Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 19 22:39:03 2019
| Host         : BF-20160906TGWX running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file sobel_filter_timing_summary_routed.rpt -pb sobel_filter_timing_summary_routed.pb -rpx sobel_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : sobel_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.691        0.000                      0                  627        0.151        0.000                      0                  627        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.691        0.000                      0                  627        0.151        0.000                      0                  627        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 6.219ns (66.963%)  route 3.068ns (33.037%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[9]
                         net (fo=2, routed)           0.748     7.374    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12/O
                         net (fo=2, routed)           0.500     7.998    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.518 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.518    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.737 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.589     9.325    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3_n_7
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    10.260 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.260    p_0_in[7]
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 6.347ns (68.511%)  route 2.917ns (31.489%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[7]
                         net (fo=3, routed)           0.856     7.481    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[7]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21/O
                         net (fo=1, routed)           0.331     7.936    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.340 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.340    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.559 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.500     9.058    sobel_filter_mac_bkb_U1_n_4
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.295     9.353 r  tmp_5_i_reg_297[3]_i_4/O
                         net (fo=1, routed)           0.000     9.353    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[23][1]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.903 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.237 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.237    p_0_in[5]
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 6.159ns (66.748%)  route 3.068ns (33.252%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[9]
                         net (fo=2, routed)           0.748     7.374    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.498 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12/O
                         net (fo=2, routed)           0.500     7.998    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.518 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.518    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.737 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.589     9.325    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_3_n_7
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    10.200 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.200    p_0_in[6]
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[6]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 6.236ns (68.129%)  route 2.917ns (31.871%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[7]
                         net (fo=3, routed)           0.856     7.481    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[7]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21/O
                         net (fo=1, routed)           0.331     7.936    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.340 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.340    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.559 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.500     9.058    sobel_filter_mac_bkb_U1_n_4
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.295     9.353 r  tmp_5_i_reg_297[3]_i_4/O
                         net (fo=1, routed)           0.000     9.353    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[23][1]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.903 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.126 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.126    p_0_in[4]
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y43         FDRE                                         r  tmp_5_i_reg_297_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[4]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 6.103ns (67.659%)  route 2.917ns (32.341%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[7]
                         net (fo=3, routed)           0.856     7.481    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[7]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21/O
                         net (fo=1, routed)           0.331     7.936    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.340 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.340    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.559 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.500     9.058    sobel_filter_mac_bkb_U1_n_4
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.295     9.353 r  tmp_5_i_reg_297[3]_i_4/O
                         net (fo=1, routed)           0.000     9.353    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[23][1]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.993 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.993    p_0_in[3]
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[3]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 6.043ns (67.442%)  route 2.917ns (32.558%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[7]
                         net (fo=3, routed)           0.856     7.481    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[7]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21/O
                         net (fo=1, routed)           0.331     7.936    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_21_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.340 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.340    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.559 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.500     9.058    sobel_filter_mac_bkb_U1_n_4
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.295     9.353 r  tmp_5_i_reg_297[3]_i_4/O
                         net (fo=1, routed)           0.000     9.353    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[23][1]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.933 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.933    p_0_in[2]
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[2]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 5.948ns (68.403%)  route 2.748ns (31.597%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[5]
                         net (fo=1, routed)           0.603     7.229    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/O[0]
                         net (fo=2, routed)           0.481     8.085    sobel_filter_mac_bkb_U1_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.295     8.380 r  tmp_5_i_reg_297[3]_i_8/O
                         net (fo=2, routed)           0.432     8.813    tmp_5_i_reg_297[3]_i_8_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.937 r  tmp_5_i_reg_297[3]_i_12/O
                         net (fo=1, routed)           0.000     8.937    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[15][0]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.335 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.335    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_2_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.669    p_0_in[1]
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[1]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 5.837ns (67.994%)  route 2.748ns (32.006%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    SLICE_X31Y40         FDRE                                         r  inter_pix_V_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  inter_pix_V_V_0_sel_rd_reg/Q
                         net (fo=53, routed)          0.690     2.119    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_sel
    SLICE_X30Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.243 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_8/O
                         net (fo=1, routed)           0.541     2.784    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841     6.625 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[5]
                         net (fo=1, routed)           0.603     7.229    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[5]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     7.605 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_9/O[0]
                         net (fo=2, routed)           0.481     8.085    sobel_filter_mac_bkb_U1_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.295     8.380 r  tmp_5_i_reg_297[3]_i_8/O
                         net (fo=2, routed)           0.432     8.813    tmp_5_i_reg_297[3]_i_8_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.937 r  tmp_5_i_reg_297[3]_i_12/O
                         net (fo=1, routed)           0.000     8.937    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/inter_pix_V_V_0_payload_B_reg[15][0]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.335 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.335    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_2_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.558 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.558    p_0_in[0]
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X33Y42         FDRE                                         r  tmp_5_i_reg_297_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    tmp_5_i_reg_297_reg[0]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 PIXNUM_reg_283_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg_107_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.472ns (39.702%)  route 3.754ns (60.298%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    DSP48_X1Y13          DSP48E1                                      r  PIXNUM_reg_283_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  PIXNUM_reg_283_reg__0/P[0]
                         net (fo=2, routed)           1.169     2.576    PIXNUM_reg_283_reg__0_n_105
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.700 r  ap_CS_fsm[4]_i_56/O
                         net (fo=1, routed)           0.000     2.700    ap_CS_fsm[4]_i_56_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.233 r  ap_CS_fsm_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.233    ap_CS_fsm_reg[4]_i_33_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  ap_CS_fsm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.350    ap_CS_fsm_reg[4]_i_32_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  ap_CS_fsm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.467    ap_CS_fsm_reg[4]_i_22_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.782 f  ap_CS_fsm_reg[4]_i_21/O[3]
                         net (fo=2, routed)           0.711     4.493    PIXNUM_reg_283_reg[31]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.307     4.800 r  ap_CS_fsm[4]_i_8/O
                         net (fo=1, routed)           0.000     4.800    ap_CS_fsm[4]_i_8_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 f  ap_CS_fsm_reg[4]_i_2/CO[3]
                         net (fo=7, routed)           1.041     6.242    tmp_fu_126_p2
    SLICE_X33Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.366 r  x_reg_107[0]_i_1/O
                         net (fo=31, routed)          0.834     7.199    x_reg_107
    SLICE_X32Y29         FDRE                                         r  x_reg_107_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X32Y29         FDRE                                         r  x_reg_107_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    10.365    x_reg_107_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 PIXNUM_reg_283_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg_107_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.472ns (39.702%)  route 3.754ns (60.298%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.973     0.973    ap_clk
    DSP48_X1Y13          DSP48E1                                      r  PIXNUM_reg_283_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  PIXNUM_reg_283_reg__0/P[0]
                         net (fo=2, routed)           1.169     2.576    PIXNUM_reg_283_reg__0_n_105
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.700 r  ap_CS_fsm[4]_i_56/O
                         net (fo=1, routed)           0.000     2.700    ap_CS_fsm[4]_i_56_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.233 r  ap_CS_fsm_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.233    ap_CS_fsm_reg[4]_i_33_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.350 r  ap_CS_fsm_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.350    ap_CS_fsm_reg[4]_i_32_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.467 r  ap_CS_fsm_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.467    ap_CS_fsm_reg[4]_i_22_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.782 f  ap_CS_fsm_reg[4]_i_21/O[3]
                         net (fo=2, routed)           0.711     4.493    PIXNUM_reg_283_reg[31]
    SLICE_X31Y31         LUT3 (Prop_lut3_I0_O)        0.307     4.800 r  ap_CS_fsm[4]_i_8/O
                         net (fo=1, routed)           0.000     4.800    ap_CS_fsm[4]_i_8_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 f  ap_CS_fsm_reg[4]_i_2/CO[3]
                         net (fo=7, routed)           1.041     6.242    tmp_fu_126_p2
    SLICE_X33Y35         LUT5 (Prop_lut5_I1_O)        0.124     6.366 r  x_reg_107[0]_i_1/O
                         net (fo=31, routed)          0.834     7.199    x_reg_107
    SLICE_X32Y29         FDRE                                         r  x_reg_107_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.924    10.924    ap_clk
    SLICE_X32Y29         FDRE                                         r  x_reg_107_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    10.365    x_reg_107_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    ap_clk
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           0.068     0.642    ap_CS_fsm_state2
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    ap_clk
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.060     0.492    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_ier_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X31Y35         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ier_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sobel_filter_CTRL_BUS_s_axi_U/int_ier_reg[0]/Q
                         net (fo=3, routed)           0.113     0.664    sobel_filter_CTRL_BUS_s_axi_U/int_ier_reg_n_0_[0]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.709 r  sobel_filter_CTRL_BUS_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.709    sobel_filter_CTRL_BUS_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X30Y35         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.121     0.553    sobel_filter_CTRL_BUS_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inter_pix_V_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_pix_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    ap_clk
    SLICE_X33Y38         FDRE                                         r  inter_pix_V_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  inter_pix_V_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.114     0.665    inter_pix_V_V_TREADY
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.710 r  inter_pix_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.710    inter_pix_V_V_0_state[0]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  inter_pix_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    ap_clk
    SLICE_X32Y38         FDRE                                         r  inter_pix_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.121     0.553    inter_pix_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/int_ap_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=6, routed)           0.137     0.688    sobel_filter_CTRL_BUS_s_axi_U/ap_start
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.048     0.736 r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_idle_i_1/O
                         net (fo=1, routed)           0.000     0.736    sobel_filter_CTRL_BUS_s_axi_U/ap_idle
    SLICE_X30Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X30Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_idle_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.131     0.563    sobel_filter_CTRL_BUS_s_axi_U/int_ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=6, routed)           0.133     0.684    sobel_filter_CTRL_BUS_s_axi_U/ap_start
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  sobel_filter_CTRL_BUS_s_axi_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    ap_NS_fsm[1]
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    ap_clk
    SLICE_X30Y34         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.120     0.552    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  sobel_filter_CTRL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=6, routed)           0.137     0.688    sobel_filter_CTRL_BUS_s_axi_U/ap_start
    SLICE_X30Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.733 r  sobel_filter_CTRL_BUS_s_axi_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.733    ap_NS_fsm[0]
    SLICE_X30Y34         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    ap_clk
    SLICE_X30Y34         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y34         FDSE (Hold_fdse_C_D)         0.121     0.553    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.209ns (70.424%)  route 0.088ns (29.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X34Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[4]/Q
                         net (fo=4, routed)           0.088     0.662    sobel_filter_CTRL_BUS_s_axi_U/PIXNUM_reg_283_reg__0[4]
    SLICE_X35Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.707 r  sobel_filter_CTRL_BUS_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.707    sobel_filter_CTRL_BUS_s_axi_U/rdata[4]
    SLICE_X35Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X35Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     0.524    sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.441%)  route 0.144ns (43.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X33Y34         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sobel_filter_CTRL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=8, routed)           0.144     0.695    sobel_filter_CTRL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X32Y35         LUT5 (Prop_lut5_I2_O)        0.045     0.740 r  sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.740    sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X32Y35         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121     0.553    sobel_filter_CTRL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X34Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  sobel_filter_CTRL_BUS_s_axi_U/int_rows_reg[6]/Q
                         net (fo=4, routed)           0.096     0.671    sobel_filter_CTRL_BUS_s_axi_U/PIXNUM_reg_283_reg__0[6]
    SLICE_X35Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.716 r  sobel_filter_CTRL_BUS_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.716    sobel_filter_CTRL_BUS_s_axi_U/rdata[6]
    SLICE_X35Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X35Y31         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     0.524    sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sobel_filter_CTRL_BUS_s_axi_U/int_cols_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.132%)  route 0.158ns (45.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.410     0.410    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X33Y27         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/int_cols_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sobel_filter_CTRL_BUS_s_axi_U/int_cols_reg[18]/Q
                         net (fo=3, routed)           0.158     0.709    sobel_filter_CTRL_BUS_s_axi_U/Q[18]
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.754 r  sobel_filter_CTRL_BUS_s_axi_U/rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.754    sobel_filter_CTRL_BUS_s_axi_U/rdata[18]
    SLICE_X34Y28         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=259, unset)          0.432     0.432    sobel_filter_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X34Y28         FDRE                                         r  sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.120     0.552    sobel_filter_CTRL_BUS_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11   PIXNUM_fu_118_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   PIXNUM_reg_283_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y12   PIXNUM_fu_118_p2__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y30  PIXNUM_reg_283_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y30  PIXNUM_reg_283_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y30  PIXNUM_reg_283_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y30  PIXNUM_reg_283_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y29  PIXNUM_reg_283_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y29  PIXNUM_reg_283_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[13]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y29  PIXNUM_reg_283_reg[14]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y29  PIXNUM_reg_283_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y29  PIXNUM_reg_283_reg[16]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y30  PIXNUM_reg_283_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[2]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y29  PIXNUM_reg_283_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[10]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[11]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[11]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[12]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[12]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[13]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y30  PIXNUM_reg_283_reg[13]__0/C



