{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749166916",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (224p)",
            "contributor": [
                "Hajj, Ibrahim N.",
                "Overhauser, David V.",
                "Trick, Timothy N."
            ],
            "creator": "Rao, Vasant B.",
            "description": [
                "digital",
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(isbn13)9781461317098",
                "(ppn)749166916",
                "(doi)10.1007/978-1-4613-1709-8",
                "(firstid)GBV:749166916"
            ],
            "publisher": "Springer",
            "subject": [
                "(classificationName=linseach:mapping)elt",
                "Electrical engineering.",
                "(classificationName=loc)TK7888.4",
                "(classificationName=linseach:mapping)inf",
                "Systems engineering",
                "Electronic circuits.",
                "Engineering",
                "(classificationName=ddc)621.3815",
                "Computer engineering"
            ],
            "title": "Switch-Level Timing Simulation of MOS VLSI Circuits",
            "abstract": [
                "1. Introduction -- 2. Overview of Simulation Techniques -- 2.1 Analog vs Digital Simulation -- 2.2 Gate-Level Simulation -- 2.3 Switch-Level Logic Simulation -- 2.4 Mixed-Mode or Hybrid Simulation -- 2.5 Switch-Level Timing Simulation -- 3. Mos Network Partitioning and Ordering -- 3.1 MOS Network Components and Models -- 3.2 Partitioning the MOS Network into Blocks -- 3.3* Partitioning into Driver and Pass Transistors -- 3.4 Ordering of Partitioned Blocks -- 3.5 Conclusions -- 4. Switch-Level Timing Simulation -- 4.1 Overview -- 4.2 Waveform Representation -- 4.3 Simulation Algorithm -- 4.4 Deriving Inverter Voltage Equations -- 4.5 Determining the dc Output Voltage -- 4.6 Mapping Complex Blocks to Primitives -- 4.7 Parasitics -- 4.8 Sample Subcircuit Processing -- 5. Simulating Strongly Connected Components -- 5.1 Waveform Relaxation vs Time-point Relaxation -- 5.2 Dynamic Windowing -- 6. Performance of Idsim2 -- References -- About The Authors.",
                "Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Simulation tools were a research curiosity and in general were mistrusted by most designers and test engineers. In those days the programs were not user friendly, models were inadequate, and the algorithms were not very robust. The demand for simulation tools has been driven by the increasing complexity of integrated circuits and systems, and it has been aided by the rapid decrease in the cost of com\u00ad puting that has occurred over the past several decades. Today a wide range of tools exist for analYSiS, deSign, and verification, and expert systems and synthesis tools are rapidly emerging. In this book only one aspect of the analysis and design process is examined. but it is a very important aspect that has received much attention over the years. It is the problem of accurate circuit and timing simulation."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1988",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "66",
            "isLike": "doi:10.1007/978-1-4613-1709-8",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "abstract": "http://purl.org/dc/terms/abstract",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "license": "http://purl.org/dc/terms/license",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "description": "http://purl.org/dc/elements/1.1/description",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "volume": "http://purl.org/ontology/bibo/volume",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "title": "http://purl.org/dc/elements/1.1/title",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}