[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 5352443 heartbeat IPC: 1.868 cumulative IPC: 1.868 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 11355661 heartbeat IPC: 1.666 cumulative IPC: 1.761 (Simulation time: 00 hr 14 min 20 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16710430 heartbeat IPC: 1.867 cumulative IPC: 1.795 (Simulation time: 00 hr 21 min 09 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 22410494 heartbeat IPC: 1.754 cumulative IPC: 1.785 (Simulation time: 00 hr 27 min 53 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 29120086 heartbeat IPC: 1.49 cumulative IPC: 1.717 (Simulation time: 00 hr 35 min 39 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 29120086 cumulative IPC: 1.717 (Simulation time: 00 hr 35 min 39 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 29120086 cumulative IPC: 1.717 (Simulation time: 00 hr 35 min 39 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 53683349 heartbeat IPC: 0.4071 cumulative IPC: 0.4071 (Simulation time: 00 hr 53 min 41 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 76157394 heartbeat IPC: 0.445 cumulative IPC: 0.4252 (Simulation time: 01 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 101503144 heartbeat IPC: 0.3945 cumulative IPC: 0.4145 (Simulation time: 01 hr 25 min 23 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 125540465 heartbeat IPC: 0.416 cumulative IPC: 0.4149 (Simulation time: 01 hr 36 min 43 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 142648554 heartbeat IPC: 0.5845 cumulative IPC: 0.4404 (Simulation time: 01 hr 45 min 13 sec)
Heartbeat CPU 0 instructions: 110000007 cycles: 162457277 heartbeat IPC: 0.5048 cumulative IPC: 0.45 (Simulation time: 01 hr 55 min 01 sec)
Heartbeat CPU 0 instructions: 120000009 cycles: 181558657 heartbeat IPC: 0.5235 cumulative IPC: 0.4592 (Simulation time: 02 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 130000010 cycles: 210904092 heartbeat IPC: 0.3408 cumulative IPC: 0.4401 (Simulation time: 02 hr 18 min 37 sec)
Heartbeat CPU 0 instructions: 140000014 cycles: 241297052 heartbeat IPC: 0.329 cumulative IPC: 0.4242 (Simulation time: 02 hr 33 min 46 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 236178505 cumulative IPC: 0.4234 (Simulation time: 02 hr 45 min 19 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 236178505 cumulative IPC: 0.4234 (Simulation time: 02 hr 45 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/429.mcf-22B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4234 instructions: 100000004 cycles: 236178505
CPU 0 Branch Prediction Accuracy: 96.7% MPKI: 3 Average ROB Occupancy at Mispredict: 102.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     473632 HIT:     158853 MISS:     314779 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     473632 HIT:     158853 MISS:     314779 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 546.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   13441667 HIT:    2088764 MISS:   11352903 MSHR_MERGE:    1216721
cpu0->cpu0_L2C LOAD         ACCESS:    3088226 HIT:     456534 MISS:    2631692 MSHR_MERGE:     115439
cpu0->cpu0_L2C RFO          ACCESS:       4411 HIT:       4382 MISS:         29 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    8499639 HIT:    1066854 MISS:    7432785 MSHR_MERGE:    1101282
cpu0->cpu0_L2C WRITE        ACCESS:    1342312 HIT:     553777 MISS:     788535 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     507079 HIT:       7217 MISS:     499862 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    9716976 ISSUED:    8499639 USEFUL:     269988 USELESS:      18711
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 138.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11151753 HIT:   11151753 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11151753 HIT:   11151753 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35759059 HIT:   31130663 MISS:    4628396 MSHR_MERGE:    1028669
cpu0->cpu0_L1D LOAD         ACCESS:   15155049 HIT:   11057646 MISS:    4097403 MSHR_MERGE:    1009166
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   19953976 HIT:   19934261 MISS:      19715 MSHR_MERGE:      15304
cpu0->cpu0_L1D TRANSLATION  ACCESS:     650034 HIT:     138756 MISS:     511278 MSHR_MERGE:       4199
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 159.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8999711 HIT:    8999711 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    8999711 HIT:    8999711 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31878941 HIT:   30756438 MISS:    1122503 MSHR_MERGE:     648871
cpu0->cpu0_DTLB LOAD         ACCESS:   31878941 HIT:   30756438 MISS:    1122503 MSHR_MERGE:     648871
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 368.6 cycles
cpu0->LLC TOTAL        ACCESS:   10627055 HIT:    4162508 MISS:    6464547 MSHR_MERGE:    2430364
cpu0->LLC LOAD         ACCESS:    2516249 HIT:     760205 MISS:    1756044 MSHR_MERGE:     386908
cpu0->LLC RFO          ACCESS:         29 HIT:          0 MISS:         29 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    6330670 HIT:    2179675 MISS:    4150995 MSHR_MERGE:    2043456
cpu0->LLC WRITE        ACCESS:    1280245 HIT:    1198550 MISS:      81695 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     499862 HIT:      24078 MISS:     475784 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 209.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      76813
  ROW_BUFFER_MISS:    3875578
  AVG DBUS CONGESTED CYCLE: 6.827
Channel 0 WQ ROW_BUFFER_HIT:     350742
  ROW_BUFFER_MISS:     892905
  FULL:          0
Channel 0 REFRESHES ISSUED:      19682
