$date
	Thu Nov  2 11:58:14 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_ALU $end
$var reg 4 ! opcode [3:0] $end
$upscope $end
$scope module test_ALU $end
$var wire 2 " alu_op [1:0] $end
$upscope $end
$scope module test_ALU $end
$var wire 1 # jump $end
$upscope $end
$scope module test_ALU $end
$var wire 1 $ beq $end
$upscope $end
$scope module test_ALU $end
$var wire 1 % bne $end
$upscope $end
$scope module test_ALU $end
$var wire 1 & mem_read $end
$upscope $end
$scope module test_ALU $end
$var wire 1 ' mem_write $end
$upscope $end
$scope module test_ALU $end
$var wire 1 ( alu_src $end
$upscope $end
$scope module test_ALU $end
$var wire 1 ) reg_dst $end
$upscope $end
$scope module test_ALU $end
$var wire 1 * mem_to_reg $end
$upscope $end
$scope module test_ALU $end
$var wire 1 + reg_write $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
1(
0'
1&
0%
0$
0#
b10 "
b0 !
$end
#50000
1'
0&
0+
0*
b1 !
#90000
b0 "
0'
1+
0(
1)
b10 !
#140000
b11 !
#200000
b100 !
#270000
b101 !
#350000
b110 !
#440000
b111 !
#540000
b1000 !
#650000
b1001 !
#770000
b1 "
1$
0+
0)
b1011 !
#900000
1%
0$
b1100 !
#1040000
b0 "
0%
1+
1)
b101 !
#1340000
