{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624804558425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804558426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 19:05:58 2021 " "Processing started: Sun Jun 27 19:05:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804558426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804558426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804558426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624804559072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624804559073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca_6_part_f.v 1 1 " "Found 1 design units, including 1 entities, in source file ca_6_part_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804580420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624804580457 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_value_of_wrapper_s_register CA_6_part_f.v(5) " "Verilog HDL Always Construct warning at CA_6_part_f.v(5): inferring latch(es) for variable \"current_value_of_wrapper_s_register\", which holds its previous value in one or more paths through the always construct" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w CA_6_part_f.v(5) " "Verilog HDL Always Construct warning at CA_6_part_f.v(5): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] CA_6_part_f.v(5) " "Inferred latch for \"w\[0\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] CA_6_part_f.v(5) " "Inferred latch for \"w\[1\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] CA_6_part_f.v(5) " "Inferred latch for \"w\[2\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] CA_6_part_f.v(5) " "Inferred latch for \"w\[3\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] CA_6_part_f.v(5) " "Inferred latch for \"w\[4\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] CA_6_part_f.v(5) " "Inferred latch for \"w\[5\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] CA_6_part_f.v(5) " "Inferred latch for \"w\[6\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580498 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] CA_6_part_f.v(5) " "Inferred latch for \"w\[7\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] CA_6_part_f.v(5) " "Inferred latch for \"w\[8\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] CA_6_part_f.v(5) " "Inferred latch for \"w\[9\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] CA_6_part_f.v(5) " "Inferred latch for \"w\[10\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] CA_6_part_f.v(5) " "Inferred latch for \"w\[11\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] CA_6_part_f.v(5) " "Inferred latch for \"w\[12\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] CA_6_part_f.v(5) " "Inferred latch for \"w\[13\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] CA_6_part_f.v(5) " "Inferred latch for \"w\[14\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580499 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] CA_6_part_f.v(5) " "Inferred latch for \"w\[15\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] CA_6_part_f.v(5) " "Inferred latch for \"w\[16\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] CA_6_part_f.v(5) " "Inferred latch for \"w\[17\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] CA_6_part_f.v(5) " "Inferred latch for \"w\[18\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] CA_6_part_f.v(5) " "Inferred latch for \"w\[19\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] CA_6_part_f.v(5) " "Inferred latch for \"w\[20\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] CA_6_part_f.v(5) " "Inferred latch for \"w\[21\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] CA_6_part_f.v(5) " "Inferred latch for \"w\[22\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] CA_6_part_f.v(5) " "Inferred latch for \"w\[23\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] CA_6_part_f.v(5) " "Inferred latch for \"w\[24\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] CA_6_part_f.v(5) " "Inferred latch for \"w\[25\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] CA_6_part_f.v(5) " "Inferred latch for \"w\[26\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580500 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] CA_6_part_f.v(5) " "Inferred latch for \"w\[27\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] CA_6_part_f.v(5) " "Inferred latch for \"w\[28\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] CA_6_part_f.v(5) " "Inferred latch for \"w\[29\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] CA_6_part_f.v(5) " "Inferred latch for \"w\[30\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] CA_6_part_f.v(5) " "Inferred latch for \"w\[31\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[0\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[0\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[1\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[1\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[2\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[2\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[3\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[3\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580501 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[4\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[4\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[5\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[5\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[6\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[6\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[7\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[7\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[8\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[8\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[9\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[9\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[10\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[10\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[11\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[11\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[12\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[12\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580502 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[13\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[13\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[14\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[14\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[15\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[15\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[16\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[16\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[17\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[17\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[18\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[18\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[19\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[19\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[20\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[20\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[21\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[21\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[22\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[22\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580503 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[23\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[23\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[24\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[24\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[25\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[25\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[26\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[26\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[27\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[27\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[28\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[28\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[29\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[29\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[30\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[30\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[31\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[31\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804580504 "|wrapper"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624804581289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624804581989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804581989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624804582086 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624804582086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624804582086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624804582086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804582105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 19:06:22 2021 " "Processing ended: Sun Jun 27 19:06:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804582105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804582105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804582105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804582105 ""}
