{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "24", "@year": "2020", "@timestamp": "2020-01-24T22:17:23.000023-05:00", "@month": "01"}, "ait:date-sort": {"@day": "12", "@year": "2017", "@month": "12"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Foundation for Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "PEst-OE/EEI/UI0127/2013", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T11:49:19.045175Z", "xocs:funding-text": "This work was supported by National Funds through FCT - Foundation for Science and Technology, in the context of the project PEst-OE/EEI/UI0127/2013.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Network-based priority buffer", "abstracts": "\u00a9 2017 IEEE.The paper suggests very fast electronic solutions for priority buffers that take data from many potential sources, accumulate them in a register, and output the most priority item in run time in such a way that as soon as a new value arrives it is included in the set with all previously received and untreated items and properly handled. It is shown that such circuits are required for real time embedded and cyber-physical systems. The buffer was first simulated in a Java program (in software) that allows to verify the intended functionality and then prototyped in hardware using commercially available prototyping boards with field-programmable gate arrays and up-to-date design environment, namely Vivado 2017.1. The best-known alternatives are briefly described and analyzed. The results of experiments have shown that the proposed solutions consume comparable hardware resources and are significantly faster. They may be used not only for priority management but also for real-time data sort.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "cyber-physical system", "@xml:lang": "eng"}, {"$": "data sort", "@xml:lang": "eng"}, {"$": "priority buffer", "@xml:lang": "eng"}, {"$": "prototyping", "@xml:lang": "eng"}, {"$": "real-time embedded system", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2017-January"}, "pagerange": {"@first": "1", "@last": "4"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781538606865", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "5", "confcatnumber": "CFP17M26-ART", "confseriestitle": "International Conference on Electrical Engineering - Boumerdes", "conflocation": {"@country": "dza", "city": "Boumerdes"}, "confcode": "133825", "confdate": {"enddate": {"@day": "31", "@year": "2017", "@month": "10"}, "startdate": {"@day": "29", "@year": "2017", "@month": "10"}}}}}, "sourcetitle": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "publicationdate": {"month": "12", "year": "2017", "date-text": {"@xfab-added": "true", "$": "12 December 2017"}, "day": "12"}, "sourcetitle-abbrev": "Int. Conf. Electr. Eng. - Boumerdes, ICEE-B", "@country": "usa", "issuetitle": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "@srcid": "21100859904"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1706"}, {"$": "2208"}, {"$": "3105"}, {"$": "2606"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "722.4", "classification-description": "Digital Computers and Systems"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}, {"$": "PHYS"}, {"$": "MATH"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "12", "@year": "2018", "@timestamp": "BST 05:24:29", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "621983841", "@idtype": "PUI"}, {"$": "910457268", "@idtype": "CAR-ID"}, {"$": "20181905174870", "@idtype": "CPX"}, {"$": "85046641510", "@idtype": "SCP"}, {"$": "85046641510", "@idtype": "SGR"}], "ce:doi": "10.1109/ICEE-B.2017.8192203"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proceedings of the 7th Asian Control Conference-ASCC2009, Hong Kong, August 2009, pp. 9-14", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 7th Asian Control Conference-ASCC2009"}}, {"ref-fulltext": "S.A. Edwards, \"Design Languages for Embedded Systems\", Computer Science Technical Report CUCS-009-03, Columbia University, May, 2003", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design languages for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "Columbia University, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Computer Science Technical Report CUCS-009-03"}}, {"ref-fulltext": "R. Rajkumar, I. Lee, L. Sha, and J. Stankovic, \"Cyber-Physical Systems: The Next Computing Revolution\", Proceedings of the 47th ACM/IEEE Design Automation Conference 2010, Anaheim, California, USA, pp. 731-736", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Cyber-physical systems: The next computing revolution"}, "refd-itemidlist": {"itemid": {"$": "77956217277", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "731", "@last": "736"}}, "ref-text": "Anaheim, California, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rajkumar", "ce:indexed-name": "Rajkumar R."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee I."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Sha", "ce:indexed-name": "Sha L."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Stankovic", "ce:indexed-name": "Stankovic J."}]}, "ref-sourcetitle": "Proceedings of the 47th ACM/IEEE Design Automation Conference"}}, {"ref-fulltext": "E.A. Lee and S.A. Seshia, Introduction to Embedded Systems-A Cyber-Physical Systems Approach, LeeSeshia.org, 2011", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "79957551757", "@idtype": "SGR"}}, "ref-text": "LeeSeshia.org", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "2", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "Introduction to Embedded Systems-A Cyber-Physical Systems Approach"}}, {"ref-fulltext": "J.C. Jensen, E.A. Lee, and S.A. Seshia, An Introductory Lab in Embedded and Cyber-Physical Systems v.1.50, http://leeseshia.org/lab, 2014", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://leeseshia.org/lab", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85031648033", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Jensen", "ce:indexed-name": "Jensen J.C."}, {"@seq": "2", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "An Introductory Lab in Embedded and Cyber-Physical Systems v.1.50"}}, {"ref-fulltext": "K. Vipin, S. Shreejith, S.A. Fahmy, and A. Easwaran, \"Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs\", Proceedings of the 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, IEEE Computer society, 2014, pp. 31-36", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Mapping time-critical safety-critical cyber physical systems to hybrid FPGAS"}, "refd-itemidlist": {"itemid": {"$": "84916608640", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "31", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vipin", "ce:indexed-name": "Vipin K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Shreejith", "ce:indexed-name": "Shreejith S."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Easwaran", "ce:indexed-name": "Easwaran A."}]}, "ref-sourcetitle": "Proceedings of the 2nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, IEEE Computer Society"}}, {"ref-fulltext": "M. Panunzio and T. Vardanega, \"An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems\", Journal of Systems Architecture, 60, 2014, pp. 770-781", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems"}, "refd-itemidlist": {"itemid": {"$": "84908275224", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "60"}, "pagerange": {"@first": "770", "@last": "781"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Panunzio", "ce:indexed-name": "Panunzio M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Vardanega", "ce:indexed-name": "Vardanega T."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "S.W. Al-Haj and K.E. Batcher, Designing Sorting Networks. A New Paradigm, Springer, 2011", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm, Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Al-Haj", "ce:indexed-name": "Al-Haj S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "S.J. Piestrak, \"Efficient Hamming weight comparators of binary vectors,\" Electronic Letters, vol. 43, no. 11, pp. 611-612, 2007", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, 2014, vol. 38, no. 5, pp. 470-484", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "M. Zuluada, P. Milder, and M. Puschel, \"Computer Generation of Streaming Sorting Networks\", Proceedings of the 49th Design Automation Conference, San Francisco, June, 2012, pp. 1245-1253", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49th Design Automation Conference"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Data Processing in the Firmware Systems for Logic Control Based on Seach Networks\", Automation and Remote Control, 2017, vol. 78, no. 1, pp. 100-112", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Data processing in the firmware systems for logic control based on seach networks"}, "refd-itemidlist": {"itemid": {"$": "85011838845", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "78", "@issue": "1"}, "pagerange": {"@first": "100", "@last": "112"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Automation and Remote Control"}}, {"ref-fulltext": "B.W. Kernighan and D.M. Ritchie, The C Programming Language, Prentice Hall, 1988", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "Digilent, Inc., Nexys4\u2122 FPGA board reference manual. [Online]. Available: http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4-RM-VB1 -Final-3.pdf", "@id": "14", "ref-info": {"ref-website": {"websitename": "Digilent, Inc", "ce:e-address": {"$": "http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84994807188", "@idtype": "SGR"}}, "ref-sourcetitle": "Nexys4\u2122 FPGA Board Reference Manual"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite, Available: https://www.xilinx.com/products/design-tools/vivado.html", "@id": "15", "ref-info": {"ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "https://www.xilinx.com/products/design-tools/vivado.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84886697998", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-85046641510", "dc:description": "\u00a9 2017 IEEE.The paper suggests very fast electronic solutions for priority buffers that take data from many potential sources, accumulate them in a register, and output the most priority item in run time in such a way that as soon as a new value arrives it is included in the set with all previously received and untreated items and properly handled. It is shown that such circuits are required for real time embedded and cyber-physical systems. The buffer was first simulated in a Java program (in software) that allows to verify the intended functionality and then prototyped in hardware using commercially available prototyping boards with field-programmable gate arrays and up-to-date design environment, namely Vivado 2017.1. The best-known alternatives are briefly described and analyzed. The results of experiments have shown that the proposed solutions consume comparable hardware resources and are significantly faster. They may be used not only for priority management but also for real-time data sort.", "prism:coverDate": "2017-12-12", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85046641510", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046641510"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85046641510&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85046641510&origin=inward"}], "prism:isbn": "9781538606865", "prism:publicationName": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "source-id": "21100859904", "citedby-count": "1", "prism:volume": "2017-January", "subtype": "cp", "prism:pageRange": "1-4", "dc:title": "Network-based priority buffer", "prism:endingPage": "4", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICEE-B.2017.8192203", "prism:startingPage": "1", "dc:identifier": "SCOPUS_ID:85046641510", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Design environment", "@weight": "b", "@candidate": "n"}, {"$": "Fast electronics", "@weight": "b", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "b", "@candidate": "n"}, {"$": "Network-based", "@weight": "b", "@candidate": "n"}, {"$": "Potential sources", "@weight": "b", "@candidate": "n"}, {"$": "priority buffer", "@weight": "b", "@candidate": "n"}, {"$": "Real-time data", "@weight": "b", "@candidate": "n"}, {"$": "Real-time embedded systems", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "cyber-physical system"}, {"@_fa": "true", "$": "data sort"}, {"@_fa": "true", "$": "priority buffer"}, {"@_fa": "true", "$": "prototyping"}, {"@_fa": "true", "$": "real-time embedded system"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Instrumentation", "@code": "3105", "@abbrev": "PHYS"}, {"@_fa": "true", "$": "Control and Optimization", "@code": "2606", "@abbrev": "MATH"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}