{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769614995477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769614995477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 28 10:43:15 2026 " "Processing started: Wed Jan 28 10:43:15 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769614995477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769614995477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769614995477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769614995739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769614995739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615001900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615001900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/segment7_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615001902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615001902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615001904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615001904 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LogicalStep_Lab2_top.vhd " "Can't analyze file -- file LogicalStep_Lab2_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615001906 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "segment7_mux.vhd " "Can't analyze file -- file segment7_mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615001908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SevenSegment.vhd " "Can't analyze file -- file SevenSegment.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1769615001910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bit_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bit_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit_2_to_1 " "Found entity 1: mux_4bit_2_to_1" {  } { { "mux_4bit_2_to_1.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/mux_4bit_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615001912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615001912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_inverters.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_inverters " "Found entity 1: pb_inverters" {  } { { "pb_Inverters.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/pb_Inverters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769615001914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615001914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LogicalStep_Lab2_top.v(58) " "Verilog HDL Instantiation warning at LogicalStep_Lab2_top.v(58): instance has no name" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1769615001914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769615001929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[7..4\] LogicalStep_Lab2_top.v(8) " "Output port \"leds\[7..4\]\" at LogicalStep_Lab2_top.v(8) has no driver" {  } { { "LogicalStep_Lab2_top.v" "" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769615001930 "|LogicalStep_Lab2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:u1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:u1\"" {  } { { "LogicalStep_Lab2_top.v" "u1" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615001933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:u3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:u3\"" {  } { { "LogicalStep_Lab2_top.v" "u3" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615001936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2_to_1 mux_4bit_2_to_1:comb_11 " "Elaborating entity \"mux_4bit_2_to_1\" for hierarchy \"mux_4bit_2_to_1:comb_11\"" {  } { { "LogicalStep_Lab2_top.v" "comb_11" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769615001942 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u4 pb_Inverters " "Node instance \"u4\" instantiates undefined entity \"pb_Inverters\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "LogicalStep_Lab2_top.v" "u4" { Text "C:/Users/a82zheng/ECE-124/Lab2/LogicalStep_Lab2_top.v" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1769615001946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769615002004 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 28 10:43:22 2026 " "Processing ended: Wed Jan 28 10:43:22 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769615002004 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769615002004 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769615002004 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769615002004 ""}
