# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-308.4.1.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd(11): near ")": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(9): (vcom-1136) Unknown identifier "opcode".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(9): Expression is not a signal.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1136) Unknown identifier "opcode_size".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1136) Unknown identifier "opcode_size".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Bad expression in left bound of range expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Bad expression in right bound of range expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1136) Unknown identifier "opcode".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(12): String literal found where non-array type (error) was expected.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(15): String literal found where non-array type (error) was expected.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(18): String literal found where non-array type (error) was expected.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd(11): near ")": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd(11): near ")": expecting: IDENTIFIER
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_entity.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(5): near "ENTITY": expecting: IDENTIFIER
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1136) Unknown identifier "opcode_size".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1136) Unknown identifier "opcode_size".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Bad expression in left bound of range expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Bad expression in right bound of range expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(12): Case choice must be a locally static expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(15): Case choice must be a locally static expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(18): Case choice must be a locally static expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Case statement covers only 3 out of 6561 cases.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Case statement covers only 3 out of 6561 cases.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(11): Case statement covers only 3 out of 6561 cases.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(22): near "when": expecting: END
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd(24): near "case": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu_tb
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(8): near "ARCHITECTURE": expecting: ';'
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(12): Array type for 'pred' is not constrained.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): (vcom-1136) Unknown identifier "unsigned".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): Cannot resolve expression type of infix expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): (vcom-1136) Unknown identifier "unsigned".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): Cannot resolve expression type of infix expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# -- Loading entity bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(19): Signal "pred" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(20): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): (vcom-1136) Unknown identifier "unsigned".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): Cannot resolve expression type of infix expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(16): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): (vcom-1136) Unknown identifier "unsigned".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): Cannot resolve expression type of infix expression.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(17): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# -- Loading entity bpu
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(20): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# ** Error: (vcom-11) Could not find ./work.numeric_std.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(4): (vcom-1195) Cannot find expanded name: 'work.numeric_std'.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(4): Unknown record element "numeric_std".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(6): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# ** Error: (vcom-11) Could not find ./work.numeric_std.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(4): (vcom-1195) Cannot find expanded name: 'work.numeric_std'.
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(4): Unknown record element "numeric_std".
# ** Error: /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd(6): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading package numeric_std
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading package numeric_std
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
vsim work.bpu_tb
# vsim work.bpu_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.mytypes(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.bpu_tb(bahbievfb)
# Loading work.bpu(structural_nottaken)
add wave *
run 10 us
restart
run 100 us
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_tb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading package numeric_std
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
vcom -reportprogress 300 -work work /home/microsystem14.28/project/vhdlsim/fetch_stage/BPU/bpu_not_taken.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mytypes
# -- Loading entity bpu
# -- Compiling architecture structural_nottaken of bpu
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.mytypes(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.bpu_tb(bahbievfb)
# Loading work.bpu(structural_nottaken)
run 100 us
