INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.srcs/sources_1/new/word_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_word_inverter_0_0/sim/top_word_inverter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_word_inverter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/sim/bd_b43a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a
INFO: [VRFC 10-311] analyzing module clk_map_imp_O6A2WW
INFO: [VRFC 10-311] analyzing module i_nodes_imp_15UDTWU
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1CPMH0B
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1YYDW3B
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_1F8G0UZ
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_RDZU81
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_1019TZV
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_8JYSRE
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_CE0594
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_FULKLE
INFO: [VRFC 10-311] analyzing module switchboards_imp_N052MU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_0/sim/bd_b43a_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_2/sim/bd_b43a_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_3/sim/bd_b43a_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_4/sim/bd_b43a_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_5/sim/bd_b43a_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_6/sim/bd_b43a_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_7/sim/bd_b43a_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_aroutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_7/sim/bd_b43a_aroutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_7/sim/bd_b43a_aroutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_7/sim/bd_b43a_aroutsw_0.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_routsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_8/sim/bd_b43a_routsw_0.sv:87]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_9/sim/bd_b43a_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_awoutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_9/sim/bd_b43a_awoutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_9/sim/bd_b43a_awoutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_9/sim/bd_b43a_awoutsw_0.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_10/sim/bd_b43a_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_woutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_10/sim/bd_b43a_woutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_10/sim/bd_b43a_woutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_10/sim/bd_b43a_woutsw_0.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_boutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_11/sim/bd_b43a_boutsw_0.sv:87]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_12/sim/bd_b43a_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_13/sim/bd_b43a_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_14/sim/bd_b43a_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_15/sim/bd_b43a_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_16/sim/bd_b43a_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_17/sim/bd_b43a_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_18/sim/bd_b43a_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_19/sim/bd_b43a_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_20/sim/bd_b43a_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_21/sim/bd_b43a_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_22/sim/bd_b43a_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_23/sim/bd_b43a_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_24/sim/bd_b43a_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_25/sim/bd_b43a_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_26/sim/bd_b43a_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_27/sim/bd_b43a_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_28/sim/bd_b43a_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_29/sim/bd_b43a_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_30/sim/bd_b43a_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_31/sim/bd_b43a_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_32/sim/bd_b43a_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_33/sim/bd_b43a_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_34/sim/bd_b43a_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_35/sim/bd_b43a_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_36/sim/bd_b43a_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_37/sim/bd_b43a_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_38/sim/bd_b43a_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_39/sim/bd_b43a_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_40/sim/bd_b43a_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_41/sim/bd_b43a_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_42/sim/bd_b43a_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_43/sim/bd_b43a_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_44/sim/bd_b43a_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_45/sim/bd_b43a_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_46/sim/bd_b43a_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_b43a_m02e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/sim/top_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_selectio_wiz_0_1/top_selectio_wiz_0_1_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_selectio_wiz_0_1_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_selectio_wiz_0_1/top_selectio_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_selectio_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_quad_spi_0_0/sim/top_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_axi_quad_spi_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_rst_ps7_0_100M_0/sim/top_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_rst_ps7_0_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_gpio_0_0/sim/top_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_gpio_1_0/sim/top_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_axi_gpio_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.ip_user_files/bd/top/ip/top_axi_smc_0/bd_0/ip/ip_1/sim/bd_b43a_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_b43a_psr_aclk_0'
