 
****************************************
Report : area
Design : spi_combine
Version: K-2015.06
Date   : Mon Jan  1 18:08:46 2024
****************************************

Library(s) Used:

    scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic (File: /home/IC/SPI_CHIP/FDRY/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db)

Number of ports:                          221
Number of nets:                           911
Number of cells:                          729
Number of combinational cells:            537
Number of sequential cells:               183
Number of macros/black boxes:               0
Number of buf/inv:                        117
Number of references:                      13

Combinational area:               7696.281603
Buf/Inv area:                      770.918402
Noncombinational area:            8773.631870
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 16469.913473
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------
spi_combine                       16469.9135    100.0   227.4048   499.9680  0.0000  spi_combine
miso_inout_port                      51.6096      0.3     6.4512    45.1584  0.0000  inout_port_1
mosi_inout_port                      51.6096      0.3     6.4512    45.1584  0.0000  inout_port_2
sck_inout_port                       51.6096      0.3     6.4512    45.1584  0.0000  inout_port_0
spi_MasterMode_u                  12960.4607     78.7  2886.9120  2590.1567  0.0000  spi_MasterMode
spi_MasterMode_u/read_fifo         3494.9376     21.2  1533.7728  1961.1648  0.0000  spi_fifo_DATAWIDTH8_1
spi_MasterMode_u/slave_selector     185.4720      1.1   185.4720     0.0000  0.0000  BitDistributor8
spi_MasterMode_u/sub_234            308.0448      1.9   308.0448     0.0000  0.0000  spi_MasterMode_DW01_dec_0
spi_MasterMode_u/write_fifo        3494.9376     21.2  1533.7728  1961.1648  0.0000  spi_fifo_DATAWIDTH8_0
spi_SlaveMode_u                    2627.2512     16.0  1001.5488  1625.7024  0.0000  spi_SlaveMode
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------
Total                                                  7696.2816  8773.6319  0.0000

1
