#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n14214.Q[0] (.latch clocked by pclk)
Endpoint  : n13256.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14214.clk[0] (.latch)                                           1.014     1.014
n14214.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14215.in[0] (.names)                                            1.014     2.070
n14215.out[0] (.names)                                           0.261     2.331
n14206.in[0] (.names)                                            1.014     3.344
n14206.out[0] (.names)                                           0.261     3.605
n13429.in[0] (.names)                                            1.014     4.619
n13429.out[0] (.names)                                           0.261     4.880
n13431.in[2] (.names)                                            1.014     5.894
n13431.out[0] (.names)                                           0.261     6.155
n13432.in[0] (.names)                                            1.014     7.169
n13432.out[0] (.names)                                           0.261     7.430
n13433.in[0] (.names)                                            1.014     8.444
n13433.out[0] (.names)                                           0.261     8.705
n13434.in[0] (.names)                                            1.014     9.719
n13434.out[0] (.names)                                           0.261     9.980
n13422.in[1] (.names)                                            1.014    10.993
n13422.out[0] (.names)                                           0.261    11.254
n13419.in[3] (.names)                                            1.014    12.268
n13419.out[0] (.names)                                           0.261    12.529
n13293.in[0] (.names)                                            1.014    13.543
n13293.out[0] (.names)                                           0.261    13.804
n13423.in[0] (.names)                                            1.014    14.818
n13423.out[0] (.names)                                           0.261    15.079
n13426.in[0] (.names)                                            1.014    16.093
n13426.out[0] (.names)                                           0.261    16.354
n13427.in[0] (.names)                                            1.014    17.367
n13427.out[0] (.names)                                           0.261    17.628
n13300.in[1] (.names)                                            1.014    18.642
n13300.out[0] (.names)                                           0.261    18.903
n13486.in[0] (.names)                                            1.014    19.917
n13486.out[0] (.names)                                           0.261    20.178
n13487.in[3] (.names)                                            1.014    21.192
n13487.out[0] (.names)                                           0.261    21.453
n13488.in[1] (.names)                                            1.014    22.467
n13488.out[0] (.names)                                           0.261    22.728
n13441.in[0] (.names)                                            1.014    23.742
n13441.out[0] (.names)                                           0.261    24.003
n13489.in[0] (.names)                                            1.014    25.016
n13489.out[0] (.names)                                           0.261    25.277
n13490.in[0] (.names)                                            1.014    26.291
n13490.out[0] (.names)                                           0.261    26.552
n13491.in[0] (.names)                                            1.014    27.566
n13491.out[0] (.names)                                           0.261    27.827
n14218.in[1] (.names)                                            1.014    28.841
n14218.out[0] (.names)                                           0.261    29.102
n14219.in[2] (.names)                                            1.014    30.116
n14219.out[0] (.names)                                           0.261    30.377
n13251.in[2] (.names)                                            1.014    31.390
n13251.out[0] (.names)                                           0.261    31.651
n14221.in[0] (.names)                                            1.014    32.665
n14221.out[0] (.names)                                           0.261    32.926
n14222.in[0] (.names)                                            1.014    33.940
n14222.out[0] (.names)                                           0.261    34.201
n14223.in[2] (.names)                                            1.014    35.215
n14223.out[0] (.names)                                           0.261    35.476
n14224.in[1] (.names)                                            1.014    36.490
n14224.out[0] (.names)                                           0.261    36.751
n14225.in[1] (.names)                                            1.014    37.765
n14225.out[0] (.names)                                           0.261    38.026
n14226.in[0] (.names)                                            1.014    39.039
n14226.out[0] (.names)                                           0.261    39.300
n14227.in[0] (.names)                                            1.014    40.314
n14227.out[0] (.names)                                           0.261    40.575
n14230.in[1] (.names)                                            1.014    41.589
n14230.out[0] (.names)                                           0.261    41.850
n14231.in[0] (.names)                                            1.014    42.864
n14231.out[0] (.names)                                           0.261    43.125
n14232.in[0] (.names)                                            1.014    44.139
n14232.out[0] (.names)                                           0.261    44.400
n14234.in[1] (.names)                                            1.014    45.413
n14234.out[0] (.names)                                           0.261    45.674
n14235.in[0] (.names)                                            1.014    46.688
n14235.out[0] (.names)                                           0.261    46.949
n14236.in[0] (.names)                                            1.014    47.963
n14236.out[0] (.names)                                           0.261    48.224
n14237.in[0] (.names)                                            1.014    49.238
n14237.out[0] (.names)                                           0.261    49.499
n13249.in[0] (.names)                                            1.014    50.513
n13249.out[0] (.names)                                           0.261    50.774
n13255.in[0] (.names)                                            1.014    51.787
n13255.out[0] (.names)                                           0.261    52.048
n13256.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13256.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n237.Q[0] (.latch clocked by pclk)
Endpoint  : n14275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n237.clk[0] (.latch)                                             1.014     1.014
n237.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13402.in[0] (.names)                                            1.014     2.070
n13402.out[0] (.names)                                           0.261     2.331
n13404.in[1] (.names)                                            1.014     3.344
n13404.out[0] (.names)                                           0.261     3.605
n13394.in[1] (.names)                                            1.014     4.619
n13394.out[0] (.names)                                           0.261     4.880
n13336.in[2] (.names)                                            1.014     5.894
n13336.out[0] (.names)                                           0.261     6.155
n13410.in[1] (.names)                                            1.014     7.169
n13410.out[0] (.names)                                           0.261     7.430
n13406.in[2] (.names)                                            1.014     8.444
n13406.out[0] (.names)                                           0.261     8.705
n13412.in[0] (.names)                                            1.014     9.719
n13412.out[0] (.names)                                           0.261     9.980
n13413.in[0] (.names)                                            1.014    10.993
n13413.out[0] (.names)                                           0.261    11.254
n13414.in[3] (.names)                                            1.014    12.268
n13414.out[0] (.names)                                           0.261    12.529
n13399.in[0] (.names)                                            1.014    13.543
n13399.out[0] (.names)                                           0.261    13.804
n13415.in[0] (.names)                                            1.014    14.818
n13415.out[0] (.names)                                           0.261    15.079
n13310.in[1] (.names)                                            1.014    16.093
n13310.out[0] (.names)                                           0.261    16.354
n13398.in[3] (.names)                                            1.014    17.367
n13398.out[0] (.names)                                           0.261    17.628
n13400.in[0] (.names)                                            1.014    18.642
n13400.out[0] (.names)                                           0.261    18.903
n13407.in[3] (.names)                                            1.014    19.917
n13407.out[0] (.names)                                           0.261    20.178
n13408.in[1] (.names)                                            1.014    21.192
n13408.out[0] (.names)                                           0.261    21.453
n13409.in[0] (.names)                                            1.014    22.467
n13409.out[0] (.names)                                           0.261    22.728
n13289.in[0] (.names)                                            1.014    23.742
n13289.out[0] (.names)                                           0.261    24.003
n13391.in[0] (.names)                                            1.014    25.016
n13391.out[0] (.names)                                           0.261    25.277
n13440.in[3] (.names)                                            1.014    26.291
n13440.out[0] (.names)                                           0.261    26.552
n13454.in[1] (.names)                                            1.014    27.566
n13454.out[0] (.names)                                           0.261    27.827
n13455.in[0] (.names)                                            1.014    28.841
n13455.out[0] (.names)                                           0.261    29.102
n13456.in[0] (.names)                                            1.014    30.116
n13456.out[0] (.names)                                           0.261    30.377
n13460.in[1] (.names)                                            1.014    31.390
n13460.out[0] (.names)                                           0.261    31.651
n13461.in[2] (.names)                                            1.014    32.665
n13461.out[0] (.names)                                           0.261    32.926
n13462.in[0] (.names)                                            1.014    33.940
n13462.out[0] (.names)                                           0.261    34.201
n13465.in[1] (.names)                                            1.014    35.215
n13465.out[0] (.names)                                           0.261    35.476
n14254.in[2] (.names)                                            1.014    36.490
n14254.out[0] (.names)                                           0.261    36.751
n14257.in[3] (.names)                                            1.014    37.765
n14257.out[0] (.names)                                           0.261    38.026
n14258.in[1] (.names)                                            1.014    39.039
n14258.out[0] (.names)                                           0.261    39.300
n14259.in[2] (.names)                                            1.014    40.314
n14259.out[0] (.names)                                           0.261    40.575
n14260.in[0] (.names)                                            1.014    41.589
n14260.out[0] (.names)                                           0.261    41.850
n14261.in[0] (.names)                                            1.014    42.864
n14261.out[0] (.names)                                           0.261    43.125
n13238.in[0] (.names)                                            1.014    44.139
n13238.out[0] (.names)                                           0.261    44.400
n14263.in[1] (.names)                                            1.014    45.413
n14263.out[0] (.names)                                           0.261    45.674
n14266.in[0] (.names)                                            1.014    46.688
n14266.out[0] (.names)                                           0.261    46.949
n14267.in[0] (.names)                                            1.014    47.963
n14267.out[0] (.names)                                           0.261    48.224
n14268.in[1] (.names)                                            1.014    49.238
n14268.out[0] (.names)                                           0.261    49.499
n14278.in[0] (.names)                                            1.014    50.513
n14278.out[0] (.names)                                           0.261    50.774
n13244.in[0] (.names)                                            1.014    51.787
n13244.out[0] (.names)                                           0.261    52.048
n14275.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14275.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n237.Q[0] (.latch clocked by pclk)
Endpoint  : n13245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n237.clk[0] (.latch)                                             1.014     1.014
n237.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13402.in[0] (.names)                                            1.014     2.070
n13402.out[0] (.names)                                           0.261     2.331
n13404.in[1] (.names)                                            1.014     3.344
n13404.out[0] (.names)                                           0.261     3.605
n13394.in[1] (.names)                                            1.014     4.619
n13394.out[0] (.names)                                           0.261     4.880
n13336.in[2] (.names)                                            1.014     5.894
n13336.out[0] (.names)                                           0.261     6.155
n13410.in[1] (.names)                                            1.014     7.169
n13410.out[0] (.names)                                           0.261     7.430
n13406.in[2] (.names)                                            1.014     8.444
n13406.out[0] (.names)                                           0.261     8.705
n13412.in[0] (.names)                                            1.014     9.719
n13412.out[0] (.names)                                           0.261     9.980
n13413.in[0] (.names)                                            1.014    10.993
n13413.out[0] (.names)                                           0.261    11.254
n13414.in[3] (.names)                                            1.014    12.268
n13414.out[0] (.names)                                           0.261    12.529
n13399.in[0] (.names)                                            1.014    13.543
n13399.out[0] (.names)                                           0.261    13.804
n13415.in[0] (.names)                                            1.014    14.818
n13415.out[0] (.names)                                           0.261    15.079
n13310.in[1] (.names)                                            1.014    16.093
n13310.out[0] (.names)                                           0.261    16.354
n13398.in[3] (.names)                                            1.014    17.367
n13398.out[0] (.names)                                           0.261    17.628
n13400.in[0] (.names)                                            1.014    18.642
n13400.out[0] (.names)                                           0.261    18.903
n13407.in[3] (.names)                                            1.014    19.917
n13407.out[0] (.names)                                           0.261    20.178
n13408.in[1] (.names)                                            1.014    21.192
n13408.out[0] (.names)                                           0.261    21.453
n13409.in[0] (.names)                                            1.014    22.467
n13409.out[0] (.names)                                           0.261    22.728
n13289.in[0] (.names)                                            1.014    23.742
n13289.out[0] (.names)                                           0.261    24.003
n13391.in[0] (.names)                                            1.014    25.016
n13391.out[0] (.names)                                           0.261    25.277
n13440.in[3] (.names)                                            1.014    26.291
n13440.out[0] (.names)                                           0.261    26.552
n13454.in[1] (.names)                                            1.014    27.566
n13454.out[0] (.names)                                           0.261    27.827
n13455.in[0] (.names)                                            1.014    28.841
n13455.out[0] (.names)                                           0.261    29.102
n13456.in[0] (.names)                                            1.014    30.116
n13456.out[0] (.names)                                           0.261    30.377
n13460.in[1] (.names)                                            1.014    31.390
n13460.out[0] (.names)                                           0.261    31.651
n13461.in[2] (.names)                                            1.014    32.665
n13461.out[0] (.names)                                           0.261    32.926
n13462.in[0] (.names)                                            1.014    33.940
n13462.out[0] (.names)                                           0.261    34.201
n13465.in[1] (.names)                                            1.014    35.215
n13465.out[0] (.names)                                           0.261    35.476
n14254.in[2] (.names)                                            1.014    36.490
n14254.out[0] (.names)                                           0.261    36.751
n14257.in[3] (.names)                                            1.014    37.765
n14257.out[0] (.names)                                           0.261    38.026
n14258.in[1] (.names)                                            1.014    39.039
n14258.out[0] (.names)                                           0.261    39.300
n14259.in[2] (.names)                                            1.014    40.314
n14259.out[0] (.names)                                           0.261    40.575
n14260.in[0] (.names)                                            1.014    41.589
n14260.out[0] (.names)                                           0.261    41.850
n14261.in[0] (.names)                                            1.014    42.864
n14261.out[0] (.names)                                           0.261    43.125
n13238.in[0] (.names)                                            1.014    44.139
n13238.out[0] (.names)                                           0.261    44.400
n14263.in[1] (.names)                                            1.014    45.413
n14263.out[0] (.names)                                           0.261    45.674
n14266.in[0] (.names)                                            1.014    46.688
n14266.out[0] (.names)                                           0.261    46.949
n14267.in[0] (.names)                                            1.014    47.963
n14267.out[0] (.names)                                           0.261    48.224
n14268.in[1] (.names)                                            1.014    49.238
n14268.out[0] (.names)                                           0.261    49.499
n14278.in[0] (.names)                                            1.014    50.513
n14278.out[0] (.names)                                           0.261    50.774
n13244.in[0] (.names)                                            1.014    51.787
n13244.out[0] (.names)                                           0.261    52.048
n13245.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13245.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n9479.Q[0] (.latch clocked by pclk)
Endpoint  : n8235.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9479.clk[0] (.latch)                                            1.014     1.014
n9479.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9549.in[0] (.names)                                             1.014     2.070
n9549.out[0] (.names)                                            0.261     2.331
n9550.in[0] (.names)                                             1.014     3.344
n9550.out[0] (.names)                                            0.261     3.605
n9548.in[0] (.names)                                             1.014     4.619
n9548.out[0] (.names)                                            0.261     4.880
n9546.in[0] (.names)                                             1.014     5.894
n9546.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n9486.in[0] (.names)                                             1.014     8.444
n9486.out[0] (.names)                                            0.261     8.705
n9487.in[0] (.names)                                             1.014     9.719
n9487.out[0] (.names)                                            0.261     9.980
n9488.in[1] (.names)                                             1.014    10.993
n9488.out[0] (.names)                                            0.261    11.254
n9489.in[0] (.names)                                             1.014    12.268
n9489.out[0] (.names)                                            0.261    12.529
n9491.in[0] (.names)                                             1.014    13.543
n9491.out[0] (.names)                                            0.261    13.804
n9495.in[0] (.names)                                             1.014    14.818
n9495.out[0] (.names)                                            0.261    15.079
n9496.in[0] (.names)                                             1.014    16.093
n9496.out[0] (.names)                                            0.261    16.354
n9497.in[0] (.names)                                             1.014    17.367
n9497.out[0] (.names)                                            0.261    17.628
n9498.in[0] (.names)                                             1.014    18.642
n9498.out[0] (.names)                                            0.261    18.903
n9499.in[0] (.names)                                             1.014    19.917
n9499.out[0] (.names)                                            0.261    20.178
n9535.in[1] (.names)                                             1.014    21.192
n9535.out[0] (.names)                                            0.261    21.453
n9533.in[0] (.names)                                             1.014    22.467
n9533.out[0] (.names)                                            0.261    22.728
n9534.in[0] (.names)                                             1.014    23.742
n9534.out[0] (.names)                                            0.261    24.003
n8326.in[3] (.names)                                             1.014    25.016
n8326.out[0] (.names)                                            0.261    25.277
n8327.in[0] (.names)                                             1.014    26.291
n8327.out[0] (.names)                                            0.261    26.552
n8328.in[0] (.names)                                             1.014    27.566
n8328.out[0] (.names)                                            0.261    27.827
n8329.in[1] (.names)                                             1.014    28.841
n8329.out[0] (.names)                                            0.261    29.102
n8330.in[0] (.names)                                             1.014    30.116
n8330.out[0] (.names)                                            0.261    30.377
n8313.in[1] (.names)                                             1.014    31.390
n8313.out[0] (.names)                                            0.261    31.651
n8289.in[1] (.names)                                             1.014    32.665
n8289.out[0] (.names)                                            0.261    32.926
n8369.in[2] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8373.in[0] (.names)                                             1.014    35.215
n8373.out[0] (.names)                                            0.261    35.476
n8374.in[1] (.names)                                             1.014    36.490
n8374.out[0] (.names)                                            0.261    36.751
n8375.in[0] (.names)                                             1.014    37.765
n8375.out[0] (.names)                                            0.261    38.026
n8376.in[0] (.names)                                             1.014    39.039
n8376.out[0] (.names)                                            0.261    39.300
n8380.in[2] (.names)                                             1.014    40.314
n8380.out[0] (.names)                                            0.261    40.575
n8381.in[2] (.names)                                             1.014    41.589
n8381.out[0] (.names)                                            0.261    41.850
n8336.in[0] (.names)                                             1.014    42.864
n8336.out[0] (.names)                                            0.261    43.125
n8410.in[2] (.names)                                             1.014    44.139
n8410.out[0] (.names)                                            0.261    44.400
n8349.in[1] (.names)                                             1.014    45.413
n8349.out[0] (.names)                                            0.261    45.674
n8412.in[0] (.names)                                             1.014    46.688
n8412.out[0] (.names)                                            0.261    46.949
n8413.in[2] (.names)                                             1.014    47.963
n8413.out[0] (.names)                                            0.261    48.224
n8414.in[0] (.names)                                             1.014    49.238
n8414.out[0] (.names)                                            0.261    49.499
n8238.in[0] (.names)                                             1.014    50.513
n8238.out[0] (.names)                                            0.261    50.774
n8234.in[0] (.names)                                             1.014    51.787
n8234.out[0] (.names)                                            0.261    52.048
n8235.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8235.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n610.Q[0] (.latch clocked by pclk)
Endpoint  : n7809.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n610.clk[0] (.latch)                                             1.014     1.014
n610.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7819.in[0] (.names)                                             1.014     2.070
n7819.out[0] (.names)                                            0.261     2.331
n7821.in[0] (.names)                                             1.014     3.344
n7821.out[0] (.names)                                            0.261     3.605
n7823.in[2] (.names)                                             1.014     4.619
n7823.out[0] (.names)                                            0.261     4.880
n7824.in[0] (.names)                                             1.014     5.894
n7824.out[0] (.names)                                            0.261     6.155
n7812.in[0] (.names)                                             1.014     7.169
n7812.out[0] (.names)                                            0.261     7.430
n7813.in[0] (.names)                                             1.014     8.444
n7813.out[0] (.names)                                            0.261     8.705
n7871.in[1] (.names)                                             1.014     9.719
n7871.out[0] (.names)                                            0.261     9.980
n7872.in[0] (.names)                                             1.014    10.993
n7872.out[0] (.names)                                            0.261    11.254
n7873.in[1] (.names)                                             1.014    12.268
n7873.out[0] (.names)                                            0.261    12.529
n7874.in[0] (.names)                                             1.014    13.543
n7874.out[0] (.names)                                            0.261    13.804
n7875.in[0] (.names)                                             1.014    14.818
n7875.out[0] (.names)                                            0.261    15.079
n7876.in[0] (.names)                                             1.014    16.093
n7876.out[0] (.names)                                            0.261    16.354
n7878.in[1] (.names)                                             1.014    17.367
n7878.out[0] (.names)                                            0.261    17.628
n7845.in[0] (.names)                                             1.014    18.642
n7845.out[0] (.names)                                            0.261    18.903
n7846.in[0] (.names)                                             1.014    19.917
n7846.out[0] (.names)                                            0.261    20.178
n7847.in[0] (.names)                                             1.014    21.192
n7847.out[0] (.names)                                            0.261    21.453
n7848.in[1] (.names)                                             1.014    22.467
n7848.out[0] (.names)                                            0.261    22.728
n7850.in[1] (.names)                                             1.014    23.742
n7850.out[0] (.names)                                            0.261    24.003
n7879.in[1] (.names)                                             1.014    25.016
n7879.out[0] (.names)                                            0.261    25.277
n7867.in[3] (.names)                                             1.014    26.291
n7867.out[0] (.names)                                            0.261    26.552
n8335.in[0] (.names)                                             1.014    27.566
n8335.out[0] (.names)                                            0.261    27.827
n8340.in[2] (.names)                                             1.014    28.841
n8340.out[0] (.names)                                            0.261    29.102
n8354.in[1] (.names)                                             1.014    30.116
n8354.out[0] (.names)                                            0.261    30.377
n8355.in[0] (.names)                                             1.014    31.390
n8355.out[0] (.names)                                            0.261    31.651
n8343.in[0] (.names)                                             1.014    32.665
n8343.out[0] (.names)                                            0.261    32.926
n8344.in[2] (.names)                                             1.014    33.940
n8344.out[0] (.names)                                            0.261    34.201
n8385.in[0] (.names)                                             1.014    35.215
n8385.out[0] (.names)                                            0.261    35.476
n8395.in[0] (.names)                                             1.014    36.490
n8395.out[0] (.names)                                            0.261    36.751
n8396.in[0] (.names)                                             1.014    37.765
n8396.out[0] (.names)                                            0.261    38.026
n8398.in[1] (.names)                                             1.014    39.039
n8398.out[0] (.names)                                            0.261    39.300
n8402.in[0] (.names)                                             1.014    40.314
n8402.out[0] (.names)                                            0.261    40.575
n8403.in[0] (.names)                                             1.014    41.589
n8403.out[0] (.names)                                            0.261    41.850
n8404.in[0] (.names)                                             1.014    42.864
n8404.out[0] (.names)                                            0.261    43.125
n8405.in[0] (.names)                                             1.014    44.139
n8405.out[0] (.names)                                            0.261    44.400
n8408.in[1] (.names)                                             1.014    45.413
n8408.out[0] (.names)                                            0.261    45.674
n8406.in[0] (.names)                                             1.014    46.688
n8406.out[0] (.names)                                            0.261    46.949
n8407.in[0] (.names)                                             1.014    47.963
n8407.out[0] (.names)                                            0.261    48.224
n8409.in[1] (.names)                                             1.014    49.238
n8409.out[0] (.names)                                            0.261    49.499
n8206.in[1] (.names)                                             1.014    50.513
n8206.out[0] (.names)                                            0.261    50.774
n7808.in[0] (.names)                                             1.014    51.787
n7808.out[0] (.names)                                            0.261    52.048
n7809.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7809.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n421.Q[0] (.latch clocked by pclk)
Endpoint  : n368.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n421.clk[0] (.latch)                                             1.014     1.014
n421.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1244.in[0] (.names)                                             1.014     2.070
n1244.out[0] (.names)                                            0.261     2.331
n1245.in[1] (.names)                                             1.014     3.344
n1245.out[0] (.names)                                            0.261     3.605
n1246.in[0] (.names)                                             1.014     4.619
n1246.out[0] (.names)                                            0.261     4.880
n1249.in[0] (.names)                                             1.014     5.894
n1249.out[0] (.names)                                            0.261     6.155
n1250.in[0] (.names)                                             1.014     7.169
n1250.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1201.in[0] (.names)                                             1.014     9.719
n1201.out[0] (.names)                                            0.261     9.980
n1202.in[2] (.names)                                             1.014    10.993
n1202.out[0] (.names)                                            0.261    11.254
n1203.in[1] (.names)                                             1.014    12.268
n1203.out[0] (.names)                                            0.261    12.529
n1205.in[1] (.names)                                             1.014    13.543
n1205.out[0] (.names)                                            0.261    13.804
n1208.in[1] (.names)                                             1.014    14.818
n1208.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n1210.in[0] (.names)                                             1.014    17.367
n1210.out[0] (.names)                                            0.261    17.628
n1211.in[0] (.names)                                             1.014    18.642
n1211.out[0] (.names)                                            0.261    18.903
n1212.in[2] (.names)                                             1.014    19.917
n1212.out[0] (.names)                                            0.261    20.178
n1213.in[1] (.names)                                             1.014    21.192
n1213.out[0] (.names)                                            0.261    21.453
n1218.in[1] (.names)                                             1.014    22.467
n1218.out[0] (.names)                                            0.261    22.728
n1265.in[2] (.names)                                             1.014    23.742
n1265.out[0] (.names)                                            0.261    24.003
n1267.in[0] (.names)                                             1.014    25.016
n1267.out[0] (.names)                                            0.261    25.277
n1268.in[0] (.names)                                             1.014    26.291
n1268.out[0] (.names)                                            0.261    26.552
n1197.in[0] (.names)                                             1.014    27.566
n1197.out[0] (.names)                                            0.261    27.827
n310.in[0] (.names)                                              1.014    28.841
n310.out[0] (.names)                                             0.261    29.102
n485.in[1] (.names)                                              1.014    30.116
n485.out[0] (.names)                                             0.261    30.377
n486.in[2] (.names)                                              1.014    31.390
n486.out[0] (.names)                                             0.261    31.651
n487.in[0] (.names)                                              1.014    32.665
n487.out[0] (.names)                                             0.261    32.926
n488.in[0] (.names)                                              1.014    33.940
n488.out[0] (.names)                                             0.261    34.201
n490.in[1] (.names)                                              1.014    35.215
n490.out[0] (.names)                                             0.261    35.476
n491.in[0] (.names)                                              1.014    36.490
n491.out[0] (.names)                                             0.261    36.751
n492.in[1] (.names)                                              1.014    37.765
n492.out[0] (.names)                                             0.261    38.026
n493.in[0] (.names)                                              1.014    39.039
n493.out[0] (.names)                                             0.261    39.300
n494.in[1] (.names)                                              1.014    40.314
n494.out[0] (.names)                                             0.261    40.575
n495.in[0] (.names)                                              1.014    41.589
n495.out[0] (.names)                                             0.261    41.850
n497.in[0] (.names)                                              1.014    42.864
n497.out[0] (.names)                                             0.261    43.125
n479.in[0] (.names)                                              1.014    44.139
n479.out[0] (.names)                                             0.261    44.400
n337.in[1] (.names)                                              1.014    45.413
n337.out[0] (.names)                                             0.261    45.674
n539.in[1] (.names)                                              1.014    46.688
n539.out[0] (.names)                                             0.261    46.949
n541.in[0] (.names)                                              1.014    47.963
n541.out[0] (.names)                                             0.261    48.224
n543.in[1] (.names)                                              1.014    49.238
n543.out[0] (.names)                                             0.261    49.499
n436.in[0] (.names)                                              1.014    50.513
n436.out[0] (.names)                                             0.261    50.774
n367.in[0] (.names)                                              1.014    51.787
n367.out[0] (.names)                                             0.261    52.048
n368.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n368.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n101.inpad[0] (.input clocked by pclk)
Endpoint  : n8634.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n101.inpad[0] (.input)                                           0.000     0.000
n9133.in[0] (.names)                                             1.014     1.014
n9133.out[0] (.names)                                            0.261     1.275
n9134.in[1] (.names)                                             1.014     2.289
n9134.out[0] (.names)                                            0.261     2.550
n9135.in[1] (.names)                                             1.014     3.563
n9135.out[0] (.names)                                            0.261     3.824
n9136.in[0] (.names)                                             1.014     4.838
n9136.out[0] (.names)                                            0.261     5.099
n9137.in[0] (.names)                                             1.014     6.113
n9137.out[0] (.names)                                            0.261     6.374
n9139.in[0] (.names)                                             1.014     7.388
n9139.out[0] (.names)                                            0.261     7.649
n9141.in[1] (.names)                                             1.014     8.663
n9141.out[0] (.names)                                            0.261     8.924
n9142.in[2] (.names)                                             1.014     9.938
n9142.out[0] (.names)                                            0.261    10.199
n9143.in[0] (.names)                                             1.014    11.212
n9143.out[0] (.names)                                            0.261    11.473
n9207.in[1] (.names)                                             1.014    12.487
n9207.out[0] (.names)                                            0.261    12.748
n9208.in[2] (.names)                                             1.014    13.762
n9208.out[0] (.names)                                            0.261    14.023
n9209.in[0] (.names)                                             1.014    15.037
n9209.out[0] (.names)                                            0.261    15.298
n9210.in[1] (.names)                                             1.014    16.312
n9210.out[0] (.names)                                            0.261    16.573
n9211.in[0] (.names)                                             1.014    17.586
n9211.out[0] (.names)                                            0.261    17.847
n9212.in[0] (.names)                                             1.014    18.861
n9212.out[0] (.names)                                            0.261    19.122
n9204.in[1] (.names)                                             1.014    20.136
n9204.out[0] (.names)                                            0.261    20.397
n9186.in[1] (.names)                                             1.014    21.411
n9186.out[0] (.names)                                            0.261    21.672
n9187.in[2] (.names)                                             1.014    22.686
n9187.out[0] (.names)                                            0.261    22.947
n9188.in[1] (.names)                                             1.014    23.961
n9188.out[0] (.names)                                            0.261    24.222
n9190.in[0] (.names)                                             1.014    25.235
n9190.out[0] (.names)                                            0.261    25.496
n9195.in[0] (.names)                                             1.014    26.510
n9195.out[0] (.names)                                            0.261    26.771
n9193.in[1] (.names)                                             1.014    27.785
n9193.out[0] (.names)                                            0.261    28.046
n9194.in[0] (.names)                                             1.014    29.060
n9194.out[0] (.names)                                            0.261    29.321
n9191.in[0] (.names)                                             1.014    30.335
n9191.out[0] (.names)                                            0.261    30.596
n9196.in[0] (.names)                                             1.014    31.609
n9196.out[0] (.names)                                            0.261    31.870
n9261.in[0] (.names)                                             1.014    32.884
n9261.out[0] (.names)                                            0.261    33.145
n9262.in[0] (.names)                                             1.014    34.159
n9262.out[0] (.names)                                            0.261    34.420
n9264.in[1] (.names)                                             1.014    35.434
n9264.out[0] (.names)                                            0.261    35.695
n9472.in[1] (.names)                                             1.014    36.709
n9472.out[0] (.names)                                            0.261    36.970
n9474.in[0] (.names)                                             1.014    37.984
n9474.out[0] (.names)                                            0.261    38.245
n9475.in[0] (.names)                                             1.014    39.258
n9475.out[0] (.names)                                            0.261    39.519
n9466.in[1] (.names)                                             1.014    40.533
n9466.out[0] (.names)                                            0.261    40.794
n9467.in[0] (.names)                                             1.014    41.808
n9467.out[0] (.names)                                            0.261    42.069
n9468.in[1] (.names)                                             1.014    43.083
n9468.out[0] (.names)                                            0.261    43.344
n9469.in[0] (.names)                                             1.014    44.358
n9469.out[0] (.names)                                            0.261    44.619
n9451.in[0] (.names)                                             1.014    45.632
n9451.out[0] (.names)                                            0.261    45.893
n9454.in[1] (.names)                                             1.014    46.907
n9454.out[0] (.names)                                            0.261    47.168
n9455.in[0] (.names)                                             1.014    48.182
n9455.out[0] (.names)                                            0.261    48.443
n9456.in[0] (.names)                                             1.014    49.457
n9456.out[0] (.names)                                            0.261    49.718
n8633.in[0] (.names)                                             1.014    50.732
n8633.out[0] (.names)                                            0.261    50.993
n8634.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8634.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 8
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : n14556.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14882.in[2] (.names)                                            1.014    12.268
n14882.out[0] (.names)                                           0.261    12.529
n14886.in[1] (.names)                                            1.014    13.543
n14886.out[0] (.names)                                           0.261    13.804
n14887.in[2] (.names)                                            1.014    14.818
n14887.out[0] (.names)                                           0.261    15.079
n14890.in[1] (.names)                                            1.014    16.093
n14890.out[0] (.names)                                           0.261    16.354
n14891.in[2] (.names)                                            1.014    17.367
n14891.out[0] (.names)                                           0.261    17.628
n14904.in[0] (.names)                                            1.014    18.642
n14904.out[0] (.names)                                           0.261    18.903
n14906.in[1] (.names)                                            1.014    19.917
n14906.out[0] (.names)                                           0.261    20.178
n14907.in[0] (.names)                                            1.014    21.192
n14907.out[0] (.names)                                           0.261    21.453
n14920.in[3] (.names)                                            1.014    22.467
n14920.out[0] (.names)                                           0.261    22.728
n14924.in[0] (.names)                                            1.014    23.742
n14924.out[0] (.names)                                           0.261    24.003
n14925.in[2] (.names)                                            1.014    25.016
n14925.out[0] (.names)                                           0.261    25.277
n14926.in[1] (.names)                                            1.014    26.291
n14926.out[0] (.names)                                           0.261    26.552
n14927.in[0] (.names)                                            1.014    27.566
n14927.out[0] (.names)                                           0.261    27.827
n14928.in[0] (.names)                                            1.014    28.841
n14928.out[0] (.names)                                           0.261    29.102
n14929.in[1] (.names)                                            1.014    30.116
n14929.out[0] (.names)                                           0.261    30.377
n14930.in[0] (.names)                                            1.014    31.390
n14930.out[0] (.names)                                           0.261    31.651
n14935.in[0] (.names)                                            1.014    32.665
n14935.out[0] (.names)                                           0.261    32.926
n14936.in[0] (.names)                                            1.014    33.940
n14936.out[0] (.names)                                           0.261    34.201
n14932.in[0] (.names)                                            1.014    35.215
n14932.out[0] (.names)                                           0.261    35.476
n14937.in[0] (.names)                                            1.014    36.490
n14937.out[0] (.names)                                           0.261    36.751
n14938.in[0] (.names)                                            1.014    37.765
n14938.out[0] (.names)                                           0.261    38.026
n14922.in[0] (.names)                                            1.014    39.039
n14922.out[0] (.names)                                           0.261    39.300
n14921.in[0] (.names)                                            1.014    40.314
n14921.out[0] (.names)                                           0.261    40.575
n14923.in[0] (.names)                                            1.014    41.589
n14923.out[0] (.names)                                           0.261    41.850
n14933.in[3] (.names)                                            1.014    42.864
n14933.out[0] (.names)                                           0.261    43.125
n14941.in[1] (.names)                                            1.014    44.139
n14941.out[0] (.names)                                           0.261    44.400
n14943.in[0] (.names)                                            1.014    45.413
n14943.out[0] (.names)                                           0.261    45.674
n14947.in[2] (.names)                                            1.014    46.688
n14947.out[0] (.names)                                           0.261    46.949
n14945.in[0] (.names)                                            1.014    47.963
n14945.out[0] (.names)                                           0.261    48.224
n14561.in[0] (.names)                                            1.014    49.238
n14561.out[0] (.names)                                           0.261    49.499
n14555.in[0] (.names)                                            1.014    50.513
n14555.out[0] (.names)                                           0.261    50.774
n14556.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14556.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n421.Q[0] (.latch clocked by pclk)
Endpoint  : n437.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n421.clk[0] (.latch)                                             1.014     1.014
n421.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1244.in[0] (.names)                                             1.014     2.070
n1244.out[0] (.names)                                            0.261     2.331
n1245.in[1] (.names)                                             1.014     3.344
n1245.out[0] (.names)                                            0.261     3.605
n1246.in[0] (.names)                                             1.014     4.619
n1246.out[0] (.names)                                            0.261     4.880
n1249.in[0] (.names)                                             1.014     5.894
n1249.out[0] (.names)                                            0.261     6.155
n1250.in[0] (.names)                                             1.014     7.169
n1250.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1201.in[0] (.names)                                             1.014     9.719
n1201.out[0] (.names)                                            0.261     9.980
n1202.in[2] (.names)                                             1.014    10.993
n1202.out[0] (.names)                                            0.261    11.254
n1203.in[1] (.names)                                             1.014    12.268
n1203.out[0] (.names)                                            0.261    12.529
n1205.in[1] (.names)                                             1.014    13.543
n1205.out[0] (.names)                                            0.261    13.804
n1208.in[1] (.names)                                             1.014    14.818
n1208.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n1210.in[0] (.names)                                             1.014    17.367
n1210.out[0] (.names)                                            0.261    17.628
n1211.in[0] (.names)                                             1.014    18.642
n1211.out[0] (.names)                                            0.261    18.903
n1212.in[2] (.names)                                             1.014    19.917
n1212.out[0] (.names)                                            0.261    20.178
n1213.in[1] (.names)                                             1.014    21.192
n1213.out[0] (.names)                                            0.261    21.453
n1218.in[1] (.names)                                             1.014    22.467
n1218.out[0] (.names)                                            0.261    22.728
n1265.in[2] (.names)                                             1.014    23.742
n1265.out[0] (.names)                                            0.261    24.003
n1267.in[0] (.names)                                             1.014    25.016
n1267.out[0] (.names)                                            0.261    25.277
n1268.in[0] (.names)                                             1.014    26.291
n1268.out[0] (.names)                                            0.261    26.552
n1197.in[0] (.names)                                             1.014    27.566
n1197.out[0] (.names)                                            0.261    27.827
n310.in[0] (.names)                                              1.014    28.841
n310.out[0] (.names)                                             0.261    29.102
n485.in[1] (.names)                                              1.014    30.116
n485.out[0] (.names)                                             0.261    30.377
n486.in[2] (.names)                                              1.014    31.390
n486.out[0] (.names)                                             0.261    31.651
n487.in[0] (.names)                                              1.014    32.665
n487.out[0] (.names)                                             0.261    32.926
n488.in[0] (.names)                                              1.014    33.940
n488.out[0] (.names)                                             0.261    34.201
n490.in[1] (.names)                                              1.014    35.215
n490.out[0] (.names)                                             0.261    35.476
n491.in[0] (.names)                                              1.014    36.490
n491.out[0] (.names)                                             0.261    36.751
n492.in[1] (.names)                                              1.014    37.765
n492.out[0] (.names)                                             0.261    38.026
n493.in[0] (.names)                                              1.014    39.039
n493.out[0] (.names)                                             0.261    39.300
n494.in[1] (.names)                                              1.014    40.314
n494.out[0] (.names)                                             0.261    40.575
n495.in[0] (.names)                                              1.014    41.589
n495.out[0] (.names)                                             0.261    41.850
n497.in[0] (.names)                                              1.014    42.864
n497.out[0] (.names)                                             0.261    43.125
n479.in[0] (.names)                                              1.014    44.139
n479.out[0] (.names)                                             0.261    44.400
n337.in[1] (.names)                                              1.014    45.413
n337.out[0] (.names)                                             0.261    45.674
n539.in[1] (.names)                                              1.014    46.688
n539.out[0] (.names)                                             0.261    46.949
n541.in[0] (.names)                                              1.014    47.963
n541.out[0] (.names)                                             0.261    48.224
n543.in[1] (.names)                                              1.014    49.238
n543.out[0] (.names)                                             0.261    49.499
n436.in[0] (.names)                                              1.014    50.513
n436.out[0] (.names)                                             0.261    50.774
n437.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n437.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n1396.Q[0] (.latch clocked by pclk)
Endpoint  : n243.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1396.clk[0] (.latch)                                            1.014     1.014
n1396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1384.in[0] (.names)                                             1.014     2.070
n1384.out[0] (.names)                                            0.261     2.331
n1397.in[0] (.names)                                             1.014     3.344
n1397.out[0] (.names)                                            0.261     3.605
n1337.in[0] (.names)                                             1.014     4.619
n1337.out[0] (.names)                                            0.261     4.880
n1342.in[0] (.names)                                             1.014     5.894
n1342.out[0] (.names)                                            0.261     6.155
n1629.in[1] (.names)                                             1.014     7.169
n1629.out[0] (.names)                                            0.261     7.430
n1630.in[1] (.names)                                             1.014     8.444
n1630.out[0] (.names)                                            0.261     8.705
n1634.in[2] (.names)                                             1.014     9.719
n1634.out[0] (.names)                                            0.261     9.980
n1635.in[1] (.names)                                             1.014    10.993
n1635.out[0] (.names)                                            0.261    11.254
n1636.in[0] (.names)                                             1.014    12.268
n1636.out[0] (.names)                                            0.261    12.529
n1637.in[0] (.names)                                             1.014    13.543
n1637.out[0] (.names)                                            0.261    13.804
n1554.in[0] (.names)                                             1.014    14.818
n1554.out[0] (.names)                                            0.261    15.079
n1578.in[2] (.names)                                             1.014    16.093
n1578.out[0] (.names)                                            0.261    16.354
n1580.in[2] (.names)                                             1.014    17.367
n1580.out[0] (.names)                                            0.261    17.628
n1585.in[0] (.names)                                             1.014    18.642
n1585.out[0] (.names)                                            0.261    18.903
n1593.in[3] (.names)                                             1.014    19.917
n1593.out[0] (.names)                                            0.261    20.178
n1586.in[2] (.names)                                             1.014    21.192
n1586.out[0] (.names)                                            0.261    21.453
n1595.in[1] (.names)                                             1.014    22.467
n1595.out[0] (.names)                                            0.261    22.728
n1596.in[2] (.names)                                             1.014    23.742
n1596.out[0] (.names)                                            0.261    24.003
n1583.in[0] (.names)                                             1.014    25.016
n1583.out[0] (.names)                                            0.261    25.277
n1587.in[0] (.names)                                             1.014    26.291
n1587.out[0] (.names)                                            0.261    26.552
n1588.in[2] (.names)                                             1.014    27.566
n1588.out[0] (.names)                                            0.261    27.827
n1589.in[0] (.names)                                             1.014    28.841
n1589.out[0] (.names)                                            0.261    29.102
n1590.in[0] (.names)                                             1.014    30.116
n1590.out[0] (.names)                                            0.261    30.377
n1591.in[0] (.names)                                             1.014    31.390
n1591.out[0] (.names)                                            0.261    31.651
n355.in[0] (.names)                                              1.014    32.665
n355.out[0] (.names)                                             0.261    32.926
n1610.in[0] (.names)                                             1.014    33.940
n1610.out[0] (.names)                                            0.261    34.201
n1611.in[0] (.names)                                             1.014    35.215
n1611.out[0] (.names)                                            0.261    35.476
n1612.in[0] (.names)                                             1.014    36.490
n1612.out[0] (.names)                                            0.261    36.751
n1613.in[1] (.names)                                             1.014    37.765
n1613.out[0] (.names)                                            0.261    38.026
n1614.in[0] (.names)                                             1.014    39.039
n1614.out[0] (.names)                                            0.261    39.300
n1620.in[2] (.names)                                             1.014    40.314
n1620.out[0] (.names)                                            0.261    40.575
n1621.in[0] (.names)                                             1.014    41.589
n1621.out[0] (.names)                                            0.261    41.850
n1622.in[1] (.names)                                             1.014    42.864
n1622.out[0] (.names)                                            0.261    43.125
n1623.in[0] (.names)                                             1.014    44.139
n1623.out[0] (.names)                                            0.261    44.400
n1624.in[0] (.names)                                             1.014    45.413
n1624.out[0] (.names)                                            0.261    45.674
n1625.in[0] (.names)                                             1.014    46.688
n1625.out[0] (.names)                                            0.261    46.949
n1626.in[0] (.names)                                             1.014    47.963
n1626.out[0] (.names)                                            0.261    48.224
n386.in[1] (.names)                                              1.014    49.238
n386.out[0] (.names)                                             0.261    49.499
n416.in[0] (.names)                                              1.014    50.513
n416.out[0] (.names)                                             0.261    50.774
n243.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n243.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n1413.Q[0] (.latch clocked by pclk)
Endpoint  : n439.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1413.clk[0] (.latch)                                            1.014     1.014
n1413.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1414.in[0] (.names)                                             1.014     2.070
n1414.out[0] (.names)                                            0.261     2.331
n1398.in[0] (.names)                                             1.014     3.344
n1398.out[0] (.names)                                            0.261     3.605
n1463.in[0] (.names)                                             1.014     4.619
n1463.out[0] (.names)                                            0.261     4.880
n1467.in[1] (.names)                                             1.014     5.894
n1467.out[0] (.names)                                            0.261     6.155
n1468.in[0] (.names)                                             1.014     7.169
n1468.out[0] (.names)                                            0.261     7.430
n1470.in[1] (.names)                                             1.014     8.444
n1470.out[0] (.names)                                            0.261     8.705
n1520.in[1] (.names)                                             1.014     9.719
n1520.out[0] (.names)                                            0.261     9.980
n1521.in[0] (.names)                                             1.014    10.993
n1521.out[0] (.names)                                            0.261    11.254
n1474.in[2] (.names)                                             1.014    12.268
n1474.out[0] (.names)                                            0.261    12.529
n1475.in[0] (.names)                                             1.014    13.543
n1475.out[0] (.names)                                            0.261    13.804
n1479.in[0] (.names)                                             1.014    14.818
n1479.out[0] (.names)                                            0.261    15.079
n1480.in[0] (.names)                                             1.014    16.093
n1480.out[0] (.names)                                            0.261    16.354
n1481.in[0] (.names)                                             1.014    17.367
n1481.out[0] (.names)                                            0.261    17.628
n1482.in[0] (.names)                                             1.014    18.642
n1482.out[0] (.names)                                            0.261    18.903
n1483.in[0] (.names)                                             1.014    19.917
n1483.out[0] (.names)                                            0.261    20.178
n1492.in[0] (.names)                                             1.014    21.192
n1492.out[0] (.names)                                            0.261    21.453
n1495.in[2] (.names)                                             1.014    22.467
n1495.out[0] (.names)                                            0.261    22.728
n1496.in[1] (.names)                                             1.014    23.742
n1496.out[0] (.names)                                            0.261    24.003
n1493.in[0] (.names)                                             1.014    25.016
n1493.out[0] (.names)                                            0.261    25.277
n1494.in[1] (.names)                                             1.014    26.291
n1494.out[0] (.names)                                            0.261    26.552
n1442.in[1] (.names)                                             1.014    27.566
n1442.out[0] (.names)                                            0.261    27.827
n1498.in[1] (.names)                                             1.014    28.841
n1498.out[0] (.names)                                            0.261    29.102
n1499.in[0] (.names)                                             1.014    30.116
n1499.out[0] (.names)                                            0.261    30.377
n1500.in[2] (.names)                                             1.014    31.390
n1500.out[0] (.names)                                            0.261    31.651
n1501.in[0] (.names)                                             1.014    32.665
n1501.out[0] (.names)                                            0.261    32.926
n1502.in[0] (.names)                                             1.014    33.940
n1502.out[0] (.names)                                            0.261    34.201
n1503.in[0] (.names)                                             1.014    35.215
n1503.out[0] (.names)                                            0.261    35.476
n1505.in[0] (.names)                                             1.014    36.490
n1505.out[0] (.names)                                            0.261    36.751
n1506.in[2] (.names)                                             1.014    37.765
n1506.out[0] (.names)                                            0.261    38.026
n1507.in[0] (.names)                                             1.014    39.039
n1507.out[0] (.names)                                            0.261    39.300
n1508.in[0] (.names)                                             1.014    40.314
n1508.out[0] (.names)                                            0.261    40.575
n1509.in[0] (.names)                                             1.014    41.589
n1509.out[0] (.names)                                            0.261    41.850
n1510.in[0] (.names)                                             1.014    42.864
n1510.out[0] (.names)                                            0.261    43.125
n1511.in[1] (.names)                                             1.014    44.139
n1511.out[0] (.names)                                            0.261    44.400
n1512.in[3] (.names)                                             1.014    45.413
n1512.out[0] (.names)                                            0.261    45.674
n1513.in[0] (.names)                                             1.014    46.688
n1513.out[0] (.names)                                            0.261    46.949
n1514.in[0] (.names)                                             1.014    47.963
n1514.out[0] (.names)                                            0.261    48.224
n1515.in[0] (.names)                                             1.014    49.238
n1515.out[0] (.names)                                            0.261    49.499
n438.in[0] (.names)                                              1.014    50.513
n438.out[0] (.names)                                             0.261    50.774
n439.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n439.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n1413.Q[0] (.latch clocked by pclk)
Endpoint  : n1497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1413.clk[0] (.latch)                                            1.014     1.014
n1413.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1414.in[0] (.names)                                             1.014     2.070
n1414.out[0] (.names)                                            0.261     2.331
n1398.in[0] (.names)                                             1.014     3.344
n1398.out[0] (.names)                                            0.261     3.605
n1463.in[0] (.names)                                             1.014     4.619
n1463.out[0] (.names)                                            0.261     4.880
n1467.in[1] (.names)                                             1.014     5.894
n1467.out[0] (.names)                                            0.261     6.155
n1468.in[0] (.names)                                             1.014     7.169
n1468.out[0] (.names)                                            0.261     7.430
n1470.in[1] (.names)                                             1.014     8.444
n1470.out[0] (.names)                                            0.261     8.705
n1520.in[1] (.names)                                             1.014     9.719
n1520.out[0] (.names)                                            0.261     9.980
n1521.in[0] (.names)                                             1.014    10.993
n1521.out[0] (.names)                                            0.261    11.254
n1474.in[2] (.names)                                             1.014    12.268
n1474.out[0] (.names)                                            0.261    12.529
n1475.in[0] (.names)                                             1.014    13.543
n1475.out[0] (.names)                                            0.261    13.804
n1479.in[0] (.names)                                             1.014    14.818
n1479.out[0] (.names)                                            0.261    15.079
n1480.in[0] (.names)                                             1.014    16.093
n1480.out[0] (.names)                                            0.261    16.354
n1481.in[0] (.names)                                             1.014    17.367
n1481.out[0] (.names)                                            0.261    17.628
n1482.in[0] (.names)                                             1.014    18.642
n1482.out[0] (.names)                                            0.261    18.903
n1483.in[0] (.names)                                             1.014    19.917
n1483.out[0] (.names)                                            0.261    20.178
n1492.in[0] (.names)                                             1.014    21.192
n1492.out[0] (.names)                                            0.261    21.453
n1495.in[2] (.names)                                             1.014    22.467
n1495.out[0] (.names)                                            0.261    22.728
n1496.in[1] (.names)                                             1.014    23.742
n1496.out[0] (.names)                                            0.261    24.003
n1493.in[0] (.names)                                             1.014    25.016
n1493.out[0] (.names)                                            0.261    25.277
n1494.in[1] (.names)                                             1.014    26.291
n1494.out[0] (.names)                                            0.261    26.552
n1442.in[1] (.names)                                             1.014    27.566
n1442.out[0] (.names)                                            0.261    27.827
n1498.in[1] (.names)                                             1.014    28.841
n1498.out[0] (.names)                                            0.261    29.102
n1499.in[0] (.names)                                             1.014    30.116
n1499.out[0] (.names)                                            0.261    30.377
n1500.in[2] (.names)                                             1.014    31.390
n1500.out[0] (.names)                                            0.261    31.651
n1501.in[0] (.names)                                             1.014    32.665
n1501.out[0] (.names)                                            0.261    32.926
n1502.in[0] (.names)                                             1.014    33.940
n1502.out[0] (.names)                                            0.261    34.201
n1503.in[0] (.names)                                             1.014    35.215
n1503.out[0] (.names)                                            0.261    35.476
n1505.in[0] (.names)                                             1.014    36.490
n1505.out[0] (.names)                                            0.261    36.751
n1506.in[2] (.names)                                             1.014    37.765
n1506.out[0] (.names)                                            0.261    38.026
n1507.in[0] (.names)                                             1.014    39.039
n1507.out[0] (.names)                                            0.261    39.300
n1508.in[0] (.names)                                             1.014    40.314
n1508.out[0] (.names)                                            0.261    40.575
n1509.in[0] (.names)                                             1.014    41.589
n1509.out[0] (.names)                                            0.261    41.850
n1510.in[0] (.names)                                             1.014    42.864
n1510.out[0] (.names)                                            0.261    43.125
n1511.in[1] (.names)                                             1.014    44.139
n1511.out[0] (.names)                                            0.261    44.400
n1512.in[3] (.names)                                             1.014    45.413
n1512.out[0] (.names)                                            0.261    45.674
n1513.in[0] (.names)                                             1.014    46.688
n1513.out[0] (.names)                                            0.261    46.949
n1514.in[0] (.names)                                             1.014    47.963
n1514.out[0] (.names)                                            0.261    48.224
n1515.in[0] (.names)                                             1.014    49.238
n1515.out[0] (.names)                                            0.261    49.499
n438.in[0] (.names)                                              1.014    50.513
n438.out[0] (.names)                                             0.261    50.774
n1497.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1497.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n2553.Q[0] (.latch clocked by pclk)
Endpoint  : n1738.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2553.clk[0] (.latch)                                            1.014     1.014
n2553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n2724.in[2] (.names)                                             1.014     3.344
n2724.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2726.in[0] (.names)                                             1.014     5.894
n2726.out[0] (.names)                                            0.261     6.155
n2727.in[0] (.names)                                             1.014     7.169
n2727.out[0] (.names)                                            0.261     7.430
n2728.in[0] (.names)                                             1.014     8.444
n2728.out[0] (.names)                                            0.261     8.705
n2746.in[0] (.names)                                             1.014     9.719
n2746.out[0] (.names)                                            0.261     9.980
n2750.in[1] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2744.in[0] (.names)                                             1.014    13.543
n2744.out[0] (.names)                                            0.261    13.804
n2745.in[0] (.names)                                             1.014    14.818
n2745.out[0] (.names)                                            0.261    15.079
n2752.in[0] (.names)                                             1.014    16.093
n2752.out[0] (.names)                                            0.261    16.354
n2753.in[0] (.names)                                             1.014    17.367
n2753.out[0] (.names)                                            0.261    17.628
n2761.in[2] (.names)                                             1.014    18.642
n2761.out[0] (.names)                                            0.261    18.903
n2762.in[0] (.names)                                             1.014    19.917
n2762.out[0] (.names)                                            0.261    20.178
n2763.in[0] (.names)                                             1.014    21.192
n2763.out[0] (.names)                                            0.261    21.453
n2609.in[0] (.names)                                             1.014    22.467
n2609.out[0] (.names)                                            0.261    22.728
n2788.in[2] (.names)                                             1.014    23.742
n2788.out[0] (.names)                                            0.261    24.003
n2854.in[0] (.names)                                             1.014    25.016
n2854.out[0] (.names)                                            0.261    25.277
n2856.in[0] (.names)                                             1.014    26.291
n2856.out[0] (.names)                                            0.261    26.552
n2857.in[0] (.names)                                             1.014    27.566
n2857.out[0] (.names)                                            0.261    27.827
n2861.in[1] (.names)                                             1.014    28.841
n2861.out[0] (.names)                                            0.261    29.102
n2862.in[0] (.names)                                             1.014    30.116
n2862.out[0] (.names)                                            0.261    30.377
n2865.in[2] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2868.in[1] (.names)                                             1.014    32.665
n2868.out[0] (.names)                                            0.261    32.926
n2869.in[0] (.names)                                             1.014    33.940
n2869.out[0] (.names)                                            0.261    34.201
n1735.in[2] (.names)                                             1.014    35.215
n1735.out[0] (.names)                                            0.261    35.476
n2872.in[0] (.names)                                             1.014    36.490
n2872.out[0] (.names)                                            0.261    36.751
n2873.in[0] (.names)                                             1.014    37.765
n2873.out[0] (.names)                                            0.261    38.026
n2878.in[1] (.names)                                             1.014    39.039
n2878.out[0] (.names)                                            0.261    39.300
n2799.in[1] (.names)                                             1.014    40.314
n2799.out[0] (.names)                                            0.261    40.575
n2800.in[1] (.names)                                             1.014    41.589
n2800.out[0] (.names)                                            0.261    41.850
n1747.in[1] (.names)                                             1.014    42.864
n1747.out[0] (.names)                                            0.261    43.125
n2836.in[2] (.names)                                             1.014    44.139
n2836.out[0] (.names)                                            0.261    44.400
n2837.in[1] (.names)                                             1.014    45.413
n2837.out[0] (.names)                                            0.261    45.674
n2838.in[1] (.names)                                             1.014    46.688
n2838.out[0] (.names)                                            0.261    46.949
n2513.in[2] (.names)                                             1.014    47.963
n2513.out[0] (.names)                                            0.261    48.224
n2511.in[0] (.names)                                             1.014    49.238
n2511.out[0] (.names)                                            0.261    49.499
n1737.in[0] (.names)                                             1.014    50.513
n1737.out[0] (.names)                                            0.261    50.774
n1738.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1738.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n5028.Q[0] (.latch clocked by pclk)
Endpoint  : n4944.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5028.clk[0] (.latch)                                            1.014     1.014
n5028.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[1] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5051.in[1] (.names)                                             1.014     4.619
n5051.out[0] (.names)                                            0.261     4.880
n5058.in[0] (.names)                                             1.014     5.894
n5058.out[0] (.names)                                            0.261     6.155
n5029.in[0] (.names)                                             1.014     7.169
n5029.out[0] (.names)                                            0.261     7.430
n5030.in[3] (.names)                                             1.014     8.444
n5030.out[0] (.names)                                            0.261     8.705
n5031.in[2] (.names)                                             1.014     9.719
n5031.out[0] (.names)                                            0.261     9.980
n5037.in[1] (.names)                                             1.014    10.993
n5037.out[0] (.names)                                            0.261    11.254
n5038.in[0] (.names)                                             1.014    12.268
n5038.out[0] (.names)                                            0.261    12.529
n5035.in[0] (.names)                                             1.014    13.543
n5035.out[0] (.names)                                            0.261    13.804
n5003.in[1] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n4998.in[1] (.names)                                             1.014    16.093
n4998.out[0] (.names)                                            0.261    16.354
n5005.in[0] (.names)                                             1.014    17.367
n5005.out[0] (.names)                                            0.261    17.628
n4996.in[1] (.names)                                             1.014    18.642
n4996.out[0] (.names)                                            0.261    18.903
n4997.in[0] (.names)                                             1.014    19.917
n4997.out[0] (.names)                                            0.261    20.178
n4999.in[3] (.names)                                             1.014    21.192
n4999.out[0] (.names)                                            0.261    21.453
n5001.in[1] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[1] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5006.in[1] (.names)                                             1.014    26.291
n5006.out[0] (.names)                                            0.261    26.552
n5008.in[0] (.names)                                             1.014    27.566
n5008.out[0] (.names)                                            0.261    27.827
n5009.in[0] (.names)                                             1.014    28.841
n5009.out[0] (.names)                                            0.261    29.102
n5010.in[0] (.names)                                             1.014    30.116
n5010.out[0] (.names)                                            0.261    30.377
n5013.in[2] (.names)                                             1.014    31.390
n5013.out[0] (.names)                                            0.261    31.651
n5014.in[0] (.names)                                             1.014    32.665
n5014.out[0] (.names)                                            0.261    32.926
n4918.in[0] (.names)                                             1.014    33.940
n4918.out[0] (.names)                                            0.261    34.201
n4920.in[1] (.names)                                             1.014    35.215
n4920.out[0] (.names)                                            0.261    35.476
n4921.in[0] (.names)                                             1.014    36.490
n4921.out[0] (.names)                                            0.261    36.751
n4923.in[0] (.names)                                             1.014    37.765
n4923.out[0] (.names)                                            0.261    38.026
n4924.in[0] (.names)                                             1.014    39.039
n4924.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4966.in[0] (.names)                                             1.014    41.589
n4966.out[0] (.names)                                            0.261    41.850
n290.in[1] (.names)                                              1.014    42.864
n290.out[0] (.names)                                             0.261    43.125
n4936.in[2] (.names)                                             1.014    44.139
n4936.out[0] (.names)                                            0.261    44.400
n4938.in[1] (.names)                                             1.014    45.413
n4938.out[0] (.names)                                            0.261    45.674
n4940.in[1] (.names)                                             1.014    46.688
n4940.out[0] (.names)                                            0.261    46.949
n4941.in[0] (.names)                                             1.014    47.963
n4941.out[0] (.names)                                            0.261    48.224
n4311.in[0] (.names)                                             1.014    49.238
n4311.out[0] (.names)                                            0.261    49.499
n4942.in[0] (.names)                                             1.014    50.513
n4942.out[0] (.names)                                            0.261    50.774
n4944.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4944.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n5028.Q[0] (.latch clocked by pclk)
Endpoint  : n344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5028.clk[0] (.latch)                                            1.014     1.014
n5028.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[1] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5051.in[1] (.names)                                             1.014     4.619
n5051.out[0] (.names)                                            0.261     4.880
n5058.in[0] (.names)                                             1.014     5.894
n5058.out[0] (.names)                                            0.261     6.155
n5029.in[0] (.names)                                             1.014     7.169
n5029.out[0] (.names)                                            0.261     7.430
n5030.in[3] (.names)                                             1.014     8.444
n5030.out[0] (.names)                                            0.261     8.705
n5031.in[2] (.names)                                             1.014     9.719
n5031.out[0] (.names)                                            0.261     9.980
n5037.in[1] (.names)                                             1.014    10.993
n5037.out[0] (.names)                                            0.261    11.254
n5038.in[0] (.names)                                             1.014    12.268
n5038.out[0] (.names)                                            0.261    12.529
n5035.in[0] (.names)                                             1.014    13.543
n5035.out[0] (.names)                                            0.261    13.804
n5003.in[1] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n4998.in[1] (.names)                                             1.014    16.093
n4998.out[0] (.names)                                            0.261    16.354
n5005.in[0] (.names)                                             1.014    17.367
n5005.out[0] (.names)                                            0.261    17.628
n4996.in[1] (.names)                                             1.014    18.642
n4996.out[0] (.names)                                            0.261    18.903
n4997.in[0] (.names)                                             1.014    19.917
n4997.out[0] (.names)                                            0.261    20.178
n4999.in[3] (.names)                                             1.014    21.192
n4999.out[0] (.names)                                            0.261    21.453
n5001.in[1] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[1] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5006.in[1] (.names)                                             1.014    26.291
n5006.out[0] (.names)                                            0.261    26.552
n5008.in[0] (.names)                                             1.014    27.566
n5008.out[0] (.names)                                            0.261    27.827
n5009.in[0] (.names)                                             1.014    28.841
n5009.out[0] (.names)                                            0.261    29.102
n5010.in[0] (.names)                                             1.014    30.116
n5010.out[0] (.names)                                            0.261    30.377
n5013.in[2] (.names)                                             1.014    31.390
n5013.out[0] (.names)                                            0.261    31.651
n5014.in[0] (.names)                                             1.014    32.665
n5014.out[0] (.names)                                            0.261    32.926
n4918.in[0] (.names)                                             1.014    33.940
n4918.out[0] (.names)                                            0.261    34.201
n4920.in[1] (.names)                                             1.014    35.215
n4920.out[0] (.names)                                            0.261    35.476
n4921.in[0] (.names)                                             1.014    36.490
n4921.out[0] (.names)                                            0.261    36.751
n4923.in[0] (.names)                                             1.014    37.765
n4923.out[0] (.names)                                            0.261    38.026
n4924.in[0] (.names)                                             1.014    39.039
n4924.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4966.in[0] (.names)                                             1.014    41.589
n4966.out[0] (.names)                                            0.261    41.850
n290.in[1] (.names)                                              1.014    42.864
n290.out[0] (.names)                                             0.261    43.125
n4968.in[0] (.names)                                             1.014    44.139
n4968.out[0] (.names)                                            0.261    44.400
n4969.in[0] (.names)                                             1.014    45.413
n4969.out[0] (.names)                                            0.261    45.674
n4971.in[1] (.names)                                             1.014    46.688
n4971.out[0] (.names)                                            0.261    46.949
n4973.in[0] (.names)                                             1.014    47.963
n4973.out[0] (.names)                                            0.261    48.224
n4974.in[0] (.names)                                             1.014    49.238
n4974.out[0] (.names)                                            0.261    49.499
n343.in[0] (.names)                                              1.014    50.513
n343.out[0] (.names)                                             0.261    50.774
n344.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n344.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n319.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5345.in[0] (.names)                                             1.014    13.543
n5345.out[0] (.names)                                            0.261    13.804
n5347.in[0] (.names)                                             1.014    14.818
n5347.out[0] (.names)                                            0.261    15.079
n5348.in[0] (.names)                                             1.014    16.093
n5348.out[0] (.names)                                            0.261    16.354
n5350.in[0] (.names)                                             1.014    17.367
n5350.out[0] (.names)                                            0.261    17.628
n5413.in[2] (.names)                                             1.014    18.642
n5413.out[0] (.names)                                            0.261    18.903
n5418.in[2] (.names)                                             1.014    19.917
n5418.out[0] (.names)                                            0.261    20.178
n5416.in[0] (.names)                                             1.014    21.192
n5416.out[0] (.names)                                            0.261    21.453
n5417.in[0] (.names)                                             1.014    22.467
n5417.out[0] (.names)                                            0.261    22.728
n5419.in[0] (.names)                                             1.014    23.742
n5419.out[0] (.names)                                            0.261    24.003
n5420.in[0] (.names)                                             1.014    25.016
n5420.out[0] (.names)                                            0.261    25.277
n5424.in[2] (.names)                                             1.014    26.291
n5424.out[0] (.names)                                            0.261    26.552
n5208.in[0] (.names)                                             1.014    27.566
n5208.out[0] (.names)                                            0.261    27.827
n5209.in[0] (.names)                                             1.014    28.841
n5209.out[0] (.names)                                            0.261    29.102
n5210.in[1] (.names)                                             1.014    30.116
n5210.out[0] (.names)                                            0.261    30.377
n5213.in[1] (.names)                                             1.014    31.390
n5213.out[0] (.names)                                            0.261    31.651
n5214.in[0] (.names)                                             1.014    32.665
n5214.out[0] (.names)                                            0.261    32.926
n5216.in[1] (.names)                                             1.014    33.940
n5216.out[0] (.names)                                            0.261    34.201
n5218.in[0] (.names)                                             1.014    35.215
n5218.out[0] (.names)                                            0.261    35.476
n5219.in[0] (.names)                                             1.014    36.490
n5219.out[0] (.names)                                            0.261    36.751
n5221.in[0] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[3] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5200.in[0] (.names)                                             1.014    40.314
n5200.out[0] (.names)                                            0.261    40.575
n5016.in[0] (.names)                                             1.014    41.589
n5016.out[0] (.names)                                            0.261    41.850
n5018.in[0] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5020.in[0] (.names)                                             1.014    44.139
n5020.out[0] (.names)                                            0.261    44.400
n5024.in[1] (.names)                                             1.014    45.413
n5024.out[0] (.names)                                            0.261    45.674
n5025.in[1] (.names)                                             1.014    46.688
n5025.out[0] (.names)                                            0.261    46.949
n5026.in[0] (.names)                                             1.014    47.963
n5026.out[0] (.names)                                            0.261    48.224
n5027.in[0] (.names)                                             1.014    49.238
n5027.out[0] (.names)                                            0.261    49.499
n318.in[0] (.names)                                              1.014    50.513
n318.out[0] (.names)                                             0.261    50.774
n319.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n319.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n610.Q[0] (.latch clocked by pclk)
Endpoint  : n8207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n610.clk[0] (.latch)                                             1.014     1.014
n610.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7819.in[0] (.names)                                             1.014     2.070
n7819.out[0] (.names)                                            0.261     2.331
n7821.in[0] (.names)                                             1.014     3.344
n7821.out[0] (.names)                                            0.261     3.605
n7823.in[2] (.names)                                             1.014     4.619
n7823.out[0] (.names)                                            0.261     4.880
n7824.in[0] (.names)                                             1.014     5.894
n7824.out[0] (.names)                                            0.261     6.155
n7812.in[0] (.names)                                             1.014     7.169
n7812.out[0] (.names)                                            0.261     7.430
n7813.in[0] (.names)                                             1.014     8.444
n7813.out[0] (.names)                                            0.261     8.705
n7871.in[1] (.names)                                             1.014     9.719
n7871.out[0] (.names)                                            0.261     9.980
n7872.in[0] (.names)                                             1.014    10.993
n7872.out[0] (.names)                                            0.261    11.254
n7873.in[1] (.names)                                             1.014    12.268
n7873.out[0] (.names)                                            0.261    12.529
n7874.in[0] (.names)                                             1.014    13.543
n7874.out[0] (.names)                                            0.261    13.804
n7875.in[0] (.names)                                             1.014    14.818
n7875.out[0] (.names)                                            0.261    15.079
n7876.in[0] (.names)                                             1.014    16.093
n7876.out[0] (.names)                                            0.261    16.354
n7878.in[1] (.names)                                             1.014    17.367
n7878.out[0] (.names)                                            0.261    17.628
n7845.in[0] (.names)                                             1.014    18.642
n7845.out[0] (.names)                                            0.261    18.903
n7846.in[0] (.names)                                             1.014    19.917
n7846.out[0] (.names)                                            0.261    20.178
n7847.in[0] (.names)                                             1.014    21.192
n7847.out[0] (.names)                                            0.261    21.453
n7848.in[1] (.names)                                             1.014    22.467
n7848.out[0] (.names)                                            0.261    22.728
n7850.in[1] (.names)                                             1.014    23.742
n7850.out[0] (.names)                                            0.261    24.003
n7879.in[1] (.names)                                             1.014    25.016
n7879.out[0] (.names)                                            0.261    25.277
n7867.in[3] (.names)                                             1.014    26.291
n7867.out[0] (.names)                                            0.261    26.552
n8335.in[0] (.names)                                             1.014    27.566
n8335.out[0] (.names)                                            0.261    27.827
n8340.in[2] (.names)                                             1.014    28.841
n8340.out[0] (.names)                                            0.261    29.102
n8354.in[1] (.names)                                             1.014    30.116
n8354.out[0] (.names)                                            0.261    30.377
n8355.in[0] (.names)                                             1.014    31.390
n8355.out[0] (.names)                                            0.261    31.651
n8343.in[0] (.names)                                             1.014    32.665
n8343.out[0] (.names)                                            0.261    32.926
n8344.in[2] (.names)                                             1.014    33.940
n8344.out[0] (.names)                                            0.261    34.201
n8385.in[0] (.names)                                             1.014    35.215
n8385.out[0] (.names)                                            0.261    35.476
n8395.in[0] (.names)                                             1.014    36.490
n8395.out[0] (.names)                                            0.261    36.751
n8396.in[0] (.names)                                             1.014    37.765
n8396.out[0] (.names)                                            0.261    38.026
n8398.in[1] (.names)                                             1.014    39.039
n8398.out[0] (.names)                                            0.261    39.300
n8402.in[0] (.names)                                             1.014    40.314
n8402.out[0] (.names)                                            0.261    40.575
n8403.in[0] (.names)                                             1.014    41.589
n8403.out[0] (.names)                                            0.261    41.850
n8404.in[0] (.names)                                             1.014    42.864
n8404.out[0] (.names)                                            0.261    43.125
n8405.in[0] (.names)                                             1.014    44.139
n8405.out[0] (.names)                                            0.261    44.400
n8408.in[1] (.names)                                             1.014    45.413
n8408.out[0] (.names)                                            0.261    45.674
n8406.in[0] (.names)                                             1.014    46.688
n8406.out[0] (.names)                                            0.261    46.949
n8407.in[0] (.names)                                             1.014    47.963
n8407.out[0] (.names)                                            0.261    48.224
n8409.in[1] (.names)                                             1.014    49.238
n8409.out[0] (.names)                                            0.261    49.499
n8206.in[1] (.names)                                             1.014    50.513
n8206.out[0] (.names)                                            0.261    50.774
n8207.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8207.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n8885.Q[0] (.latch clocked by pclk)
Endpoint  : n7744.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8885.clk[0] (.latch)                                            1.014     1.014
n8885.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8888.in[0] (.names)                                             1.014     2.070
n8888.out[0] (.names)                                            0.261     2.331
n8890.in[0] (.names)                                             1.014     3.344
n8890.out[0] (.names)                                            0.261     3.605
n8891.in[0] (.names)                                             1.014     4.619
n8891.out[0] (.names)                                            0.261     4.880
n8700.in[0] (.names)                                             1.014     5.894
n8700.out[0] (.names)                                            0.261     6.155
n8948.in[1] (.names)                                             1.014     7.169
n8948.out[0] (.names)                                            0.261     7.430
n8949.in[3] (.names)                                             1.014     8.444
n8949.out[0] (.names)                                            0.261     8.705
n8950.in[0] (.names)                                             1.014     9.719
n8950.out[0] (.names)                                            0.261     9.980
n8953.in[2] (.names)                                             1.014    10.993
n8953.out[0] (.names)                                            0.261    11.254
n8954.in[0] (.names)                                             1.014    12.268
n8954.out[0] (.names)                                            0.261    12.529
n8955.in[0] (.names)                                             1.014    13.543
n8955.out[0] (.names)                                            0.261    13.804
n8956.in[0] (.names)                                             1.014    14.818
n8956.out[0] (.names)                                            0.261    15.079
n8957.in[0] (.names)                                             1.014    16.093
n8957.out[0] (.names)                                            0.261    16.354
n8958.in[0] (.names)                                             1.014    17.367
n8958.out[0] (.names)                                            0.261    17.628
n8912.in[0] (.names)                                             1.014    18.642
n8912.out[0] (.names)                                            0.261    18.903
n9054.in[2] (.names)                                             1.014    19.917
n9054.out[0] (.names)                                            0.261    20.178
n9058.in[1] (.names)                                             1.014    21.192
n9058.out[0] (.names)                                            0.261    21.453
n9012.in[1] (.names)                                             1.014    22.467
n9012.out[0] (.names)                                            0.261    22.728
n8908.in[1] (.names)                                             1.014    23.742
n8908.out[0] (.names)                                            0.261    24.003
n8909.in[0] (.names)                                             1.014    25.016
n8909.out[0] (.names)                                            0.261    25.277
n8922.in[0] (.names)                                             1.014    26.291
n8922.out[0] (.names)                                            0.261    26.552
n8941.in[0] (.names)                                             1.014    27.566
n8941.out[0] (.names)                                            0.261    27.827
n8942.in[0] (.names)                                             1.014    28.841
n8942.out[0] (.names)                                            0.261    29.102
n8917.in[2] (.names)                                             1.014    30.116
n8917.out[0] (.names)                                            0.261    30.377
n8910.in[2] (.names)                                             1.014    31.390
n8910.out[0] (.names)                                            0.261    31.651
n8913.in[0] (.names)                                             1.014    32.665
n8913.out[0] (.names)                                            0.261    32.926
n8926.in[1] (.names)                                             1.014    33.940
n8926.out[0] (.names)                                            0.261    34.201
n8933.in[2] (.names)                                             1.014    35.215
n8933.out[0] (.names)                                            0.261    35.476
n8959.in[2] (.names)                                             1.014    36.490
n8959.out[0] (.names)                                            0.261    36.751
n8960.in[0] (.names)                                             1.014    37.765
n8960.out[0] (.names)                                            0.261    38.026
n8961.in[0] (.names)                                             1.014    39.039
n8961.out[0] (.names)                                            0.261    39.300
n8962.in[0] (.names)                                             1.014    40.314
n8962.out[0] (.names)                                            0.261    40.575
n8963.in[0] (.names)                                             1.014    41.589
n8963.out[0] (.names)                                            0.261    41.850
n8964.in[0] (.names)                                             1.014    42.864
n8964.out[0] (.names)                                            0.261    43.125
n8965.in[0] (.names)                                             1.014    44.139
n8965.out[0] (.names)                                            0.261    44.400
n8966.in[0] (.names)                                             1.014    45.413
n8966.out[0] (.names)                                            0.261    45.674
n8914.in[0] (.names)                                             1.014    46.688
n8914.out[0] (.names)                                            0.261    46.949
n8967.in[0] (.names)                                             1.014    47.963
n8967.out[0] (.names)                                            0.261    48.224
n8216.in[0] (.names)                                             1.014    49.238
n8216.out[0] (.names)                                            0.261    49.499
n7743.in[0] (.names)                                             1.014    50.513
n7743.out[0] (.names)                                            0.261    50.774
n7744.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7744.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n9457.Q[0] (.latch clocked by pclk)
Endpoint  : n8253.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9457.clk[0] (.latch)                                            1.014     1.014
n9457.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9458.in[0] (.names)                                             1.014     2.070
n9458.out[0] (.names)                                            0.261     2.331
n9459.in[0] (.names)                                             1.014     3.344
n9459.out[0] (.names)                                            0.261     3.605
n8862.in[0] (.names)                                             1.014     4.619
n8862.out[0] (.names)                                            0.261     4.880
n8863.in[3] (.names)                                             1.014     5.894
n8863.out[0] (.names)                                            0.261     6.155
n8865.in[1] (.names)                                             1.014     7.169
n8865.out[0] (.names)                                            0.261     7.430
n8866.in[0] (.names)                                             1.014     8.444
n8866.out[0] (.names)                                            0.261     8.705
n8867.in[1] (.names)                                             1.014     9.719
n8867.out[0] (.names)                                            0.261     9.980
n8870.in[1] (.names)                                             1.014    10.993
n8870.out[0] (.names)                                            0.261    11.254
n8871.in[0] (.names)                                             1.014    12.268
n8871.out[0] (.names)                                            0.261    12.529
n8872.in[0] (.names)                                             1.014    13.543
n8872.out[0] (.names)                                            0.261    13.804
n8874.in[0] (.names)                                             1.014    14.818
n8874.out[0] (.names)                                            0.261    15.079
n8875.in[0] (.names)                                             1.014    16.093
n8875.out[0] (.names)                                            0.261    16.354
n8877.in[0] (.names)                                             1.014    17.367
n8877.out[0] (.names)                                            0.261    17.628
n8895.in[2] (.names)                                             1.014    18.642
n8895.out[0] (.names)                                            0.261    18.903
n8896.in[0] (.names)                                             1.014    19.917
n8896.out[0] (.names)                                            0.261    20.178
n8859.in[0] (.names)                                             1.014    21.192
n8859.out[0] (.names)                                            0.261    21.453
n8695.in[2] (.names)                                             1.014    22.467
n8695.out[0] (.names)                                            0.261    22.728
n8697.in[0] (.names)                                             1.014    23.742
n8697.out[0] (.names)                                            0.261    24.003
n8698.in[1] (.names)                                             1.014    25.016
n8698.out[0] (.names)                                            0.261    25.277
n8699.in[0] (.names)                                             1.014    26.291
n8699.out[0] (.names)                                            0.261    26.552
n8702.in[2] (.names)                                             1.014    27.566
n8702.out[0] (.names)                                            0.261    27.827
n8703.in[0] (.names)                                             1.014    28.841
n8703.out[0] (.names)                                            0.261    29.102
n8705.in[0] (.names)                                             1.014    30.116
n8705.out[0] (.names)                                            0.261    30.377
n8706.in[2] (.names)                                             1.014    31.390
n8706.out[0] (.names)                                            0.261    31.651
n8707.in[0] (.names)                                             1.014    32.665
n8707.out[0] (.names)                                            0.261    32.926
n8708.in[0] (.names)                                             1.014    33.940
n8708.out[0] (.names)                                            0.261    34.201
n8651.in[3] (.names)                                             1.014    35.215
n8651.out[0] (.names)                                            0.261    35.476
n8787.in[1] (.names)                                             1.014    36.490
n8787.out[0] (.names)                                            0.261    36.751
n8788.in[1] (.names)                                             1.014    37.765
n8788.out[0] (.names)                                            0.261    38.026
n8790.in[1] (.names)                                             1.014    39.039
n8790.out[0] (.names)                                            0.261    39.300
n8791.in[0] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n8793.in[0] (.names)                                             1.014    41.589
n8793.out[0] (.names)                                            0.261    41.850
n8794.in[0] (.names)                                             1.014    42.864
n8794.out[0] (.names)                                            0.261    43.125
n8797.in[0] (.names)                                             1.014    44.139
n8797.out[0] (.names)                                            0.261    44.400
n8798.in[0] (.names)                                             1.014    45.413
n8798.out[0] (.names)                                            0.261    45.674
n8799.in[0] (.names)                                             1.014    46.688
n8799.out[0] (.names)                                            0.261    46.949
n8795.in[2] (.names)                                             1.014    47.963
n8795.out[0] (.names)                                            0.261    48.224
n8649.in[0] (.names)                                             1.014    49.238
n8649.out[0] (.names)                                            0.261    49.499
n8252.in[0] (.names)                                             1.014    50.513
n8252.out[0] (.names)                                            0.261    50.774
n8253.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n9457.Q[0] (.latch clocked by pclk)
Endpoint  : n8636.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9457.clk[0] (.latch)                                            1.014     1.014
n9457.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9458.in[0] (.names)                                             1.014     2.070
n9458.out[0] (.names)                                            0.261     2.331
n9459.in[0] (.names)                                             1.014     3.344
n9459.out[0] (.names)                                            0.261     3.605
n8862.in[0] (.names)                                             1.014     4.619
n8862.out[0] (.names)                                            0.261     4.880
n8863.in[3] (.names)                                             1.014     5.894
n8863.out[0] (.names)                                            0.261     6.155
n8865.in[1] (.names)                                             1.014     7.169
n8865.out[0] (.names)                                            0.261     7.430
n8866.in[0] (.names)                                             1.014     8.444
n8866.out[0] (.names)                                            0.261     8.705
n8867.in[1] (.names)                                             1.014     9.719
n8867.out[0] (.names)                                            0.261     9.980
n8870.in[1] (.names)                                             1.014    10.993
n8870.out[0] (.names)                                            0.261    11.254
n8871.in[0] (.names)                                             1.014    12.268
n8871.out[0] (.names)                                            0.261    12.529
n8872.in[0] (.names)                                             1.014    13.543
n8872.out[0] (.names)                                            0.261    13.804
n8874.in[0] (.names)                                             1.014    14.818
n8874.out[0] (.names)                                            0.261    15.079
n8875.in[0] (.names)                                             1.014    16.093
n8875.out[0] (.names)                                            0.261    16.354
n8877.in[0] (.names)                                             1.014    17.367
n8877.out[0] (.names)                                            0.261    17.628
n8895.in[2] (.names)                                             1.014    18.642
n8895.out[0] (.names)                                            0.261    18.903
n8896.in[0] (.names)                                             1.014    19.917
n8896.out[0] (.names)                                            0.261    20.178
n8859.in[0] (.names)                                             1.014    21.192
n8859.out[0] (.names)                                            0.261    21.453
n8695.in[2] (.names)                                             1.014    22.467
n8695.out[0] (.names)                                            0.261    22.728
n8732.in[2] (.names)                                             1.014    23.742
n8732.out[0] (.names)                                            0.261    24.003
n8734.in[1] (.names)                                             1.014    25.016
n8734.out[0] (.names)                                            0.261    25.277
n8735.in[0] (.names)                                             1.014    26.291
n8735.out[0] (.names)                                            0.261    26.552
n8736.in[1] (.names)                                             1.014    27.566
n8736.out[0] (.names)                                            0.261    27.827
n8738.in[1] (.names)                                             1.014    28.841
n8738.out[0] (.names)                                            0.261    29.102
n8744.in[2] (.names)                                             1.014    30.116
n8744.out[0] (.names)                                            0.261    30.377
n8745.in[1] (.names)                                             1.014    31.390
n8745.out[0] (.names)                                            0.261    31.651
n8759.in[1] (.names)                                             1.014    32.665
n8759.out[0] (.names)                                            0.261    32.926
n8761.in[2] (.names)                                             1.014    33.940
n8761.out[0] (.names)                                            0.261    34.201
n8762.in[1] (.names)                                             1.014    35.215
n8762.out[0] (.names)                                            0.261    35.476
n8747.in[0] (.names)                                             1.014    36.490
n8747.out[0] (.names)                                            0.261    36.751
n8748.in[0] (.names)                                             1.014    37.765
n8748.out[0] (.names)                                            0.261    38.026
n8749.in[0] (.names)                                             1.014    39.039
n8749.out[0] (.names)                                            0.261    39.300
n8750.in[1] (.names)                                             1.014    40.314
n8750.out[0] (.names)                                            0.261    40.575
n8751.in[0] (.names)                                             1.014    41.589
n8751.out[0] (.names)                                            0.261    41.850
n8752.in[0] (.names)                                             1.014    42.864
n8752.out[0] (.names)                                            0.261    43.125
n8753.in[0] (.names)                                             1.014    44.139
n8753.out[0] (.names)                                            0.261    44.400
n8754.in[2] (.names)                                             1.014    45.413
n8754.out[0] (.names)                                            0.261    45.674
n8756.in[0] (.names)                                             1.014    46.688
n8756.out[0] (.names)                                            0.261    46.949
n7804.in[0] (.names)                                             1.014    47.963
n7804.out[0] (.names)                                            0.261    48.224
n8605.in[0] (.names)                                             1.014    49.238
n8605.out[0] (.names)                                            0.261    49.499
n8635.in[0] (.names)                                             1.014    50.513
n8635.out[0] (.names)                                            0.261    50.774
n8636.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8636.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n9479.Q[0] (.latch clocked by pclk)
Endpoint  : n8239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9479.clk[0] (.latch)                                            1.014     1.014
n9479.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9549.in[0] (.names)                                             1.014     2.070
n9549.out[0] (.names)                                            0.261     2.331
n9550.in[0] (.names)                                             1.014     3.344
n9550.out[0] (.names)                                            0.261     3.605
n9548.in[0] (.names)                                             1.014     4.619
n9548.out[0] (.names)                                            0.261     4.880
n9546.in[0] (.names)                                             1.014     5.894
n9546.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n9486.in[0] (.names)                                             1.014     8.444
n9486.out[0] (.names)                                            0.261     8.705
n9487.in[0] (.names)                                             1.014     9.719
n9487.out[0] (.names)                                            0.261     9.980
n9488.in[1] (.names)                                             1.014    10.993
n9488.out[0] (.names)                                            0.261    11.254
n9489.in[0] (.names)                                             1.014    12.268
n9489.out[0] (.names)                                            0.261    12.529
n9491.in[0] (.names)                                             1.014    13.543
n9491.out[0] (.names)                                            0.261    13.804
n9495.in[0] (.names)                                             1.014    14.818
n9495.out[0] (.names)                                            0.261    15.079
n9496.in[0] (.names)                                             1.014    16.093
n9496.out[0] (.names)                                            0.261    16.354
n9497.in[0] (.names)                                             1.014    17.367
n9497.out[0] (.names)                                            0.261    17.628
n9498.in[0] (.names)                                             1.014    18.642
n9498.out[0] (.names)                                            0.261    18.903
n9499.in[0] (.names)                                             1.014    19.917
n9499.out[0] (.names)                                            0.261    20.178
n9535.in[1] (.names)                                             1.014    21.192
n9535.out[0] (.names)                                            0.261    21.453
n9533.in[0] (.names)                                             1.014    22.467
n9533.out[0] (.names)                                            0.261    22.728
n9534.in[0] (.names)                                             1.014    23.742
n9534.out[0] (.names)                                            0.261    24.003
n8326.in[3] (.names)                                             1.014    25.016
n8326.out[0] (.names)                                            0.261    25.277
n8327.in[0] (.names)                                             1.014    26.291
n8327.out[0] (.names)                                            0.261    26.552
n8328.in[0] (.names)                                             1.014    27.566
n8328.out[0] (.names)                                            0.261    27.827
n8329.in[1] (.names)                                             1.014    28.841
n8329.out[0] (.names)                                            0.261    29.102
n8330.in[0] (.names)                                             1.014    30.116
n8330.out[0] (.names)                                            0.261    30.377
n8313.in[1] (.names)                                             1.014    31.390
n8313.out[0] (.names)                                            0.261    31.651
n8289.in[1] (.names)                                             1.014    32.665
n8289.out[0] (.names)                                            0.261    32.926
n8369.in[2] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8373.in[0] (.names)                                             1.014    35.215
n8373.out[0] (.names)                                            0.261    35.476
n8374.in[1] (.names)                                             1.014    36.490
n8374.out[0] (.names)                                            0.261    36.751
n8375.in[0] (.names)                                             1.014    37.765
n8375.out[0] (.names)                                            0.261    38.026
n8376.in[0] (.names)                                             1.014    39.039
n8376.out[0] (.names)                                            0.261    39.300
n8380.in[2] (.names)                                             1.014    40.314
n8380.out[0] (.names)                                            0.261    40.575
n8381.in[2] (.names)                                             1.014    41.589
n8381.out[0] (.names)                                            0.261    41.850
n8336.in[0] (.names)                                             1.014    42.864
n8336.out[0] (.names)                                            0.261    43.125
n8410.in[2] (.names)                                             1.014    44.139
n8410.out[0] (.names)                                            0.261    44.400
n8349.in[1] (.names)                                             1.014    45.413
n8349.out[0] (.names)                                            0.261    45.674
n8412.in[0] (.names)                                             1.014    46.688
n8412.out[0] (.names)                                            0.261    46.949
n8413.in[2] (.names)                                             1.014    47.963
n8413.out[0] (.names)                                            0.261    48.224
n8414.in[0] (.names)                                             1.014    49.238
n8414.out[0] (.names)                                            0.261    49.499
n8238.in[0] (.names)                                             1.014    50.513
n8238.out[0] (.names)                                            0.261    50.774
n8239.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8239.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n9814.Q[0] (.latch clocked by pclk)
Endpoint  : n240.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9814.clk[0] (.latch)                                            1.014     1.014
n9814.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10432.in[0] (.names)                                            1.014     2.070
n10432.out[0] (.names)                                           0.261     2.331
n10433.in[2] (.names)                                            1.014     3.344
n10433.out[0] (.names)                                           0.261     3.605
n10434.in[0] (.names)                                            1.014     4.619
n10434.out[0] (.names)                                           0.261     4.880
n10366.in[0] (.names)                                            1.014     5.894
n10366.out[0] (.names)                                           0.261     6.155
n10430.in[0] (.names)                                            1.014     7.169
n10430.out[0] (.names)                                           0.261     7.430
n10431.in[0] (.names)                                            1.014     8.444
n10431.out[0] (.names)                                           0.261     8.705
n10435.in[3] (.names)                                            1.014     9.719
n10435.out[0] (.names)                                           0.261     9.980
n10437.in[3] (.names)                                            1.014    10.993
n10437.out[0] (.names)                                           0.261    11.254
n10377.in[0] (.names)                                            1.014    12.268
n10377.out[0] (.names)                                           0.261    12.529
n10399.in[0] (.names)                                            1.014    13.543
n10399.out[0] (.names)                                           0.261    13.804
n10440.in[3] (.names)                                            1.014    14.818
n10440.out[0] (.names)                                           0.261    15.079
n10441.in[3] (.names)                                            1.014    16.093
n10441.out[0] (.names)                                           0.261    16.354
n10750.in[2] (.names)                                            1.014    17.367
n10750.out[0] (.names)                                           0.261    17.628
n10753.in[0] (.names)                                            1.014    18.642
n10753.out[0] (.names)                                           0.261    18.903
n10754.in[0] (.names)                                            1.014    19.917
n10754.out[0] (.names)                                           0.261    20.178
n10740.in[0] (.names)                                            1.014    21.192
n10740.out[0] (.names)                                           0.261    21.453
n10760.in[1] (.names)                                            1.014    22.467
n10760.out[0] (.names)                                           0.261    22.728
n10761.in[0] (.names)                                            1.014    23.742
n10761.out[0] (.names)                                           0.261    24.003
n10756.in[0] (.names)                                            1.014    25.016
n10756.out[0] (.names)                                           0.261    25.277
n10763.in[0] (.names)                                            1.014    26.291
n10763.out[0] (.names)                                           0.261    26.552
n10764.in[0] (.names)                                            1.014    27.566
n10764.out[0] (.names)                                           0.261    27.827
n10757.in[0] (.names)                                            1.014    28.841
n10757.out[0] (.names)                                           0.261    29.102
n10755.in[0] (.names)                                            1.014    30.116
n10755.out[0] (.names)                                           0.261    30.377
n10777.in[1] (.names)                                            1.014    31.390
n10777.out[0] (.names)                                           0.261    31.651
n10778.in[2] (.names)                                            1.014    32.665
n10778.out[0] (.names)                                           0.261    32.926
n10779.in[1] (.names)                                            1.014    33.940
n10779.out[0] (.names)                                           0.261    34.201
n10784.in[0] (.names)                                            1.014    35.215
n10784.out[0] (.names)                                           0.261    35.476
n10783.in[1] (.names)                                            1.014    36.490
n10783.out[0] (.names)                                           0.261    36.751
n10693.in[0] (.names)                                            1.014    37.765
n10693.out[0] (.names)                                           0.261    38.026
n10786.in[2] (.names)                                            1.014    39.039
n10786.out[0] (.names)                                           0.261    39.300
n10793.in[1] (.names)                                            1.014    40.314
n10793.out[0] (.names)                                           0.261    40.575
n10788.in[0] (.names)                                            1.014    41.589
n10788.out[0] (.names)                                           0.261    41.850
n10789.in[0] (.names)                                            1.014    42.864
n10789.out[0] (.names)                                           0.261    43.125
n10853.in[1] (.names)                                            1.014    44.139
n10853.out[0] (.names)                                           0.261    44.400
n284.in[2] (.names)                                              1.014    45.413
n284.out[0] (.names)                                             0.261    45.674
n10854.in[1] (.names)                                            1.014    46.688
n10854.out[0] (.names)                                           0.261    46.949
n10855.in[2] (.names)                                            1.014    47.963
n10855.out[0] (.names)                                           0.261    48.224
n9791.in[0] (.names)                                             1.014    49.238
n9791.out[0] (.names)                                            0.261    49.499
n307.in[0] (.names)                                              1.014    50.513
n307.out[0] (.names)                                             0.261    50.774
n240.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n240.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n7772.Q[0] (.latch clocked by pclk)
Endpoint  : n7767.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7772.clk[0] (.latch)                                            1.014     1.014
n7772.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10353.in[0] (.names)                                            1.014     2.070
n10353.out[0] (.names)                                           0.261     2.331
n10354.in[2] (.names)                                            1.014     3.344
n10354.out[0] (.names)                                           0.261     3.605
n10356.in[0] (.names)                                            1.014     4.619
n10356.out[0] (.names)                                           0.261     4.880
n9912.in[0] (.names)                                             1.014     5.894
n9912.out[0] (.names)                                            0.261     6.155
n10358.in[2] (.names)                                            1.014     7.169
n10358.out[0] (.names)                                           0.261     7.430
n10359.in[2] (.names)                                            1.014     8.444
n10359.out[0] (.names)                                           0.261     8.705
n9978.in[0] (.names)                                             1.014     9.719
n9978.out[0] (.names)                                            0.261     9.980
n10360.in[0] (.names)                                            1.014    10.993
n10360.out[0] (.names)                                           0.261    11.254
n9845.in[0] (.names)                                             1.014    12.268
n9845.out[0] (.names)                                            0.261    12.529
n9884.in[1] (.names)                                             1.014    13.543
n9884.out[0] (.names)                                            0.261    13.804
n9885.in[2] (.names)                                             1.014    14.818
n9885.out[0] (.names)                                            0.261    15.079
n9886.in[0] (.names)                                             1.014    16.093
n9886.out[0] (.names)                                            0.261    16.354
n9887.in[2] (.names)                                             1.014    17.367
n9887.out[0] (.names)                                            0.261    17.628
n9888.in[0] (.names)                                             1.014    18.642
n9888.out[0] (.names)                                            0.261    18.903
n9889.in[0] (.names)                                             1.014    19.917
n9889.out[0] (.names)                                            0.261    20.178
n9890.in[1] (.names)                                             1.014    21.192
n9890.out[0] (.names)                                            0.261    21.453
n9891.in[0] (.names)                                             1.014    22.467
n9891.out[0] (.names)                                            0.261    22.728
n9896.in[1] (.names)                                             1.014    23.742
n9896.out[0] (.names)                                            0.261    24.003
n9898.in[3] (.names)                                             1.014    25.016
n9898.out[0] (.names)                                            0.261    25.277
n9877.in[1] (.names)                                             1.014    26.291
n9877.out[0] (.names)                                            0.261    26.552
n9878.in[1] (.names)                                             1.014    27.566
n9878.out[0] (.names)                                            0.261    27.827
n9879.in[0] (.names)                                             1.014    28.841
n9879.out[0] (.names)                                            0.261    29.102
n9880.in[0] (.names)                                             1.014    30.116
n9880.out[0] (.names)                                            0.261    30.377
n9881.in[0] (.names)                                             1.014    31.390
n9881.out[0] (.names)                                            0.261    31.651
n9855.in[0] (.names)                                             1.014    32.665
n9855.out[0] (.names)                                            0.261    32.926
n9856.in[0] (.names)                                             1.014    33.940
n9856.out[0] (.names)                                            0.261    34.201
n9858.in[0] (.names)                                             1.014    35.215
n9858.out[0] (.names)                                            0.261    35.476
n9866.in[1] (.names)                                             1.014    36.490
n9866.out[0] (.names)                                            0.261    36.751
n9867.in[0] (.names)                                             1.014    37.765
n9867.out[0] (.names)                                            0.261    38.026
n9869.in[1] (.names)                                             1.014    39.039
n9869.out[0] (.names)                                            0.261    39.300
n9870.in[1] (.names)                                             1.014    40.314
n9870.out[0] (.names)                                            0.261    40.575
n9872.in[0] (.names)                                             1.014    41.589
n9872.out[0] (.names)                                            0.261    41.850
n9873.in[0] (.names)                                             1.014    42.864
n9873.out[0] (.names)                                            0.261    43.125
n9874.in[0] (.names)                                             1.014    44.139
n9874.out[0] (.names)                                            0.261    44.400
n9831.in[0] (.names)                                             1.014    45.413
n9831.out[0] (.names)                                            0.261    45.674
n9779.in[0] (.names)                                             1.014    46.688
n9779.out[0] (.names)                                            0.261    46.949
n9850.in[0] (.names)                                             1.014    47.963
n9850.out[0] (.names)                                            0.261    48.224
n9801.in[1] (.names)                                             1.014    49.238
n9801.out[0] (.names)                                            0.261    49.499
n7766.in[0] (.names)                                             1.014    50.513
n7766.out[0] (.names)                                            0.261    50.774
n7767.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7767.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n7781.Q[0] (.latch clocked by pclk)
Endpoint  : n11146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7781.clk[0] (.latch)                                            1.014     1.014
n7781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11431.in[0] (.names)                                            1.014     2.070
n11431.out[0] (.names)                                           0.261     2.331
n11432.in[0] (.names)                                            1.014     3.344
n11432.out[0] (.names)                                           0.261     3.605
n11434.in[0] (.names)                                            1.014     4.619
n11434.out[0] (.names)                                           0.261     4.880
n11435.in[0] (.names)                                            1.014     5.894
n11435.out[0] (.names)                                           0.261     6.155
n11439.in[1] (.names)                                            1.014     7.169
n11439.out[0] (.names)                                           0.261     7.430
n11440.in[3] (.names)                                            1.014     8.444
n11440.out[0] (.names)                                           0.261     8.705
n11441.in[2] (.names)                                            1.014     9.719
n11441.out[0] (.names)                                           0.261     9.980
n11448.in[2] (.names)                                            1.014    10.993
n11448.out[0] (.names)                                           0.261    11.254
n11449.in[1] (.names)                                            1.014    12.268
n11449.out[0] (.names)                                           0.261    12.529
n11450.in[0] (.names)                                            1.014    13.543
n11450.out[0] (.names)                                           0.261    13.804
n11446.in[2] (.names)                                            1.014    14.818
n11446.out[0] (.names)                                           0.261    15.079
n11452.in[1] (.names)                                            1.014    16.093
n11452.out[0] (.names)                                           0.261    16.354
n11453.in[0] (.names)                                            1.014    17.367
n11453.out[0] (.names)                                           0.261    17.628
n11454.in[0] (.names)                                            1.014    18.642
n11454.out[0] (.names)                                           0.261    18.903
n11455.in[1] (.names)                                            1.014    19.917
n11455.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[1] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11461.in[1] (.names)                                            1.014    23.742
n11461.out[0] (.names)                                           0.261    24.003
n11476.in[2] (.names)                                            1.014    25.016
n11476.out[0] (.names)                                           0.261    25.277
n11477.in[0] (.names)                                            1.014    26.291
n11477.out[0] (.names)                                           0.261    26.552
n11478.in[0] (.names)                                            1.014    27.566
n11478.out[0] (.names)                                           0.261    27.827
n11479.in[0] (.names)                                            1.014    28.841
n11479.out[0] (.names)                                           0.261    29.102
n11480.in[0] (.names)                                            1.014    30.116
n11480.out[0] (.names)                                           0.261    30.377
n11482.in[0] (.names)                                            1.014    31.390
n11482.out[0] (.names)                                           0.261    31.651
n11483.in[1] (.names)                                            1.014    32.665
n11483.out[0] (.names)                                           0.261    32.926
n11484.in[0] (.names)                                            1.014    33.940
n11484.out[0] (.names)                                           0.261    34.201
n12934.in[3] (.names)                                            1.014    35.215
n12934.out[0] (.names)                                           0.261    35.476
n12935.in[0] (.names)                                            1.014    36.490
n12935.out[0] (.names)                                           0.261    36.751
n12936.in[1] (.names)                                            1.014    37.765
n12936.out[0] (.names)                                           0.261    38.026
n12937.in[0] (.names)                                            1.014    39.039
n12937.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n12874.in[0] (.names)                                            1.014    41.589
n12874.out[0] (.names)                                           0.261    41.850
n11208.in[0] (.names)                                            1.014    42.864
n11208.out[0] (.names)                                           0.261    43.125
n12939.in[3] (.names)                                            1.014    44.139
n12939.out[0] (.names)                                           0.261    44.400
n12940.in[0] (.names)                                            1.014    45.413
n12940.out[0] (.names)                                           0.261    45.674
n12942.in[0] (.names)                                            1.014    46.688
n12942.out[0] (.names)                                           0.261    46.949
n12926.in[0] (.names)                                            1.014    47.963
n12926.out[0] (.names)                                           0.261    48.224
n12927.in[0] (.names)                                            1.014    49.238
n12927.out[0] (.names)                                           0.261    49.499
n11145.in[1] (.names)                                            1.014    50.513
n11145.out[0] (.names)                                           0.261    50.774
n11146.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11146.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n7781.Q[0] (.latch clocked by pclk)
Endpoint  : n12929.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7781.clk[0] (.latch)                                            1.014     1.014
n7781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11431.in[0] (.names)                                            1.014     2.070
n11431.out[0] (.names)                                           0.261     2.331
n11432.in[0] (.names)                                            1.014     3.344
n11432.out[0] (.names)                                           0.261     3.605
n11434.in[0] (.names)                                            1.014     4.619
n11434.out[0] (.names)                                           0.261     4.880
n11435.in[0] (.names)                                            1.014     5.894
n11435.out[0] (.names)                                           0.261     6.155
n11439.in[1] (.names)                                            1.014     7.169
n11439.out[0] (.names)                                           0.261     7.430
n11440.in[3] (.names)                                            1.014     8.444
n11440.out[0] (.names)                                           0.261     8.705
n11441.in[2] (.names)                                            1.014     9.719
n11441.out[0] (.names)                                           0.261     9.980
n11448.in[2] (.names)                                            1.014    10.993
n11448.out[0] (.names)                                           0.261    11.254
n11449.in[1] (.names)                                            1.014    12.268
n11449.out[0] (.names)                                           0.261    12.529
n11450.in[0] (.names)                                            1.014    13.543
n11450.out[0] (.names)                                           0.261    13.804
n11446.in[2] (.names)                                            1.014    14.818
n11446.out[0] (.names)                                           0.261    15.079
n11452.in[1] (.names)                                            1.014    16.093
n11452.out[0] (.names)                                           0.261    16.354
n11453.in[0] (.names)                                            1.014    17.367
n11453.out[0] (.names)                                           0.261    17.628
n11454.in[0] (.names)                                            1.014    18.642
n11454.out[0] (.names)                                           0.261    18.903
n11455.in[1] (.names)                                            1.014    19.917
n11455.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[1] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11461.in[1] (.names)                                            1.014    23.742
n11461.out[0] (.names)                                           0.261    24.003
n11476.in[2] (.names)                                            1.014    25.016
n11476.out[0] (.names)                                           0.261    25.277
n11477.in[0] (.names)                                            1.014    26.291
n11477.out[0] (.names)                                           0.261    26.552
n11478.in[0] (.names)                                            1.014    27.566
n11478.out[0] (.names)                                           0.261    27.827
n11479.in[0] (.names)                                            1.014    28.841
n11479.out[0] (.names)                                           0.261    29.102
n11480.in[0] (.names)                                            1.014    30.116
n11480.out[0] (.names)                                           0.261    30.377
n11482.in[0] (.names)                                            1.014    31.390
n11482.out[0] (.names)                                           0.261    31.651
n11483.in[1] (.names)                                            1.014    32.665
n11483.out[0] (.names)                                           0.261    32.926
n11484.in[0] (.names)                                            1.014    33.940
n11484.out[0] (.names)                                           0.261    34.201
n12934.in[3] (.names)                                            1.014    35.215
n12934.out[0] (.names)                                           0.261    35.476
n12935.in[0] (.names)                                            1.014    36.490
n12935.out[0] (.names)                                           0.261    36.751
n12936.in[1] (.names)                                            1.014    37.765
n12936.out[0] (.names)                                           0.261    38.026
n12937.in[0] (.names)                                            1.014    39.039
n12937.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n12874.in[0] (.names)                                            1.014    41.589
n12874.out[0] (.names)                                           0.261    41.850
n11208.in[0] (.names)                                            1.014    42.864
n11208.out[0] (.names)                                           0.261    43.125
n12939.in[3] (.names)                                            1.014    44.139
n12939.out[0] (.names)                                           0.261    44.400
n12940.in[0] (.names)                                            1.014    45.413
n12940.out[0] (.names)                                           0.261    45.674
n12942.in[0] (.names)                                            1.014    46.688
n12942.out[0] (.names)                                           0.261    46.949
n12926.in[0] (.names)                                            1.014    47.963
n12926.out[0] (.names)                                           0.261    48.224
n12927.in[0] (.names)                                            1.014    49.238
n12927.out[0] (.names)                                           0.261    49.499
n11145.in[1] (.names)                                            1.014    50.513
n11145.out[0] (.names)                                           0.261    50.774
n12929.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12929.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n11751.Q[0] (.latch clocked by pclk)
Endpoint  : n11187.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11751.clk[0] (.latch)                                           1.014     1.014
n11751.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11755.in[0] (.names)                                            1.014     2.070
n11755.out[0] (.names)                                           0.261     2.331
n11756.in[0] (.names)                                            1.014     3.344
n11756.out[0] (.names)                                           0.261     3.605
n11757.in[2] (.names)                                            1.014     4.619
n11757.out[0] (.names)                                           0.261     4.880
n11758.in[0] (.names)                                            1.014     5.894
n11758.out[0] (.names)                                           0.261     6.155
n11759.in[1] (.names)                                            1.014     7.169
n11759.out[0] (.names)                                           0.261     7.430
n11713.in[0] (.names)                                            1.014     8.444
n11713.out[0] (.names)                                           0.261     8.705
n11745.in[0] (.names)                                            1.014     9.719
n11745.out[0] (.names)                                           0.261     9.980
n11746.in[0] (.names)                                            1.014    10.993
n11746.out[0] (.names)                                           0.261    11.254
n11747.in[0] (.names)                                            1.014    12.268
n11747.out[0] (.names)                                           0.261    12.529
n11716.in[2] (.names)                                            1.014    13.543
n11716.out[0] (.names)                                           0.261    13.804
n11717.in[0] (.names)                                            1.014    14.818
n11717.out[0] (.names)                                           0.261    15.079
n11723.in[2] (.names)                                            1.014    16.093
n11723.out[0] (.names)                                           0.261    16.354
n11724.in[0] (.names)                                            1.014    17.367
n11724.out[0] (.names)                                           0.261    17.628
n11725.in[1] (.names)                                            1.014    18.642
n11725.out[0] (.names)                                           0.261    18.903
n11727.in[0] (.names)                                            1.014    19.917
n11727.out[0] (.names)                                           0.261    20.178
n11729.in[0] (.names)                                            1.014    21.192
n11729.out[0] (.names)                                           0.261    21.453
n11730.in[0] (.names)                                            1.014    22.467
n11730.out[0] (.names)                                           0.261    22.728
n11731.in[0] (.names)                                            1.014    23.742
n11731.out[0] (.names)                                           0.261    24.003
n11707.in[0] (.names)                                            1.014    25.016
n11707.out[0] (.names)                                           0.261    25.277
n11708.in[2] (.names)                                            1.014    26.291
n11708.out[0] (.names)                                           0.261    26.552
n11715.in[1] (.names)                                            1.014    27.566
n11715.out[0] (.names)                                           0.261    27.827
n11259.in[1] (.names)                                            1.014    28.841
n11259.out[0] (.names)                                           0.261    29.102
n11260.in[1] (.names)                                            1.014    30.116
n11260.out[0] (.names)                                           0.261    30.377
n11248.in[0] (.names)                                            1.014    31.390
n11248.out[0] (.names)                                           0.261    31.651
n11270.in[0] (.names)                                            1.014    32.665
n11270.out[0] (.names)                                           0.261    32.926
n11271.in[0] (.names)                                            1.014    33.940
n11271.out[0] (.names)                                           0.261    34.201
n11272.in[0] (.names)                                            1.014    35.215
n11272.out[0] (.names)                                           0.261    35.476
n11273.in[1] (.names)                                            1.014    36.490
n11273.out[0] (.names)                                           0.261    36.751
n11274.in[0] (.names)                                            1.014    37.765
n11274.out[0] (.names)                                           0.261    38.026
n11275.in[1] (.names)                                            1.014    39.039
n11275.out[0] (.names)                                           0.261    39.300
n11276.in[0] (.names)                                            1.014    40.314
n11276.out[0] (.names)                                           0.261    40.575
n11277.in[0] (.names)                                            1.014    41.589
n11277.out[0] (.names)                                           0.261    41.850
n11281.in[0] (.names)                                            1.014    42.864
n11281.out[0] (.names)                                           0.261    43.125
n11285.in[0] (.names)                                            1.014    44.139
n11285.out[0] (.names)                                           0.261    44.400
n11221.in[1] (.names)                                            1.014    45.413
n11221.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11286.in[0] (.names)                                            1.014    47.963
n11286.out[0] (.names)                                           0.261    48.224
n11203.in[0] (.names)                                            1.014    49.238
n11203.out[0] (.names)                                           0.261    49.499
n11186.in[0] (.names)                                            1.014    50.513
n11186.out[0] (.names)                                           0.261    50.774
n11187.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11187.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n12601.Q[0] (.latch clocked by pclk)
Endpoint  : n12059.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12601.clk[0] (.latch)                                           1.014     1.014
n12601.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12599.in[0] (.names)                                            1.014     2.070
n12599.out[0] (.names)                                           0.261     2.331
n12588.in[2] (.names)                                            1.014     3.344
n12588.out[0] (.names)                                           0.261     3.605
n12559.in[1] (.names)                                            1.014     4.619
n12559.out[0] (.names)                                           0.261     4.880
n12558.in[0] (.names)                                            1.014     5.894
n12558.out[0] (.names)                                           0.261     6.155
n12562.in[0] (.names)                                            1.014     7.169
n12562.out[0] (.names)                                           0.261     7.430
n12594.in[2] (.names)                                            1.014     8.444
n12594.out[0] (.names)                                           0.261     8.705
n12610.in[0] (.names)                                            1.014     9.719
n12610.out[0] (.names)                                           0.261     9.980
n12611.in[0] (.names)                                            1.014    10.993
n12611.out[0] (.names)                                           0.261    11.254
n12615.in[0] (.names)                                            1.014    12.268
n12615.out[0] (.names)                                           0.261    12.529
n12616.in[0] (.names)                                            1.014    13.543
n12616.out[0] (.names)                                           0.261    13.804
n12620.in[0] (.names)                                            1.014    14.818
n12620.out[0] (.names)                                           0.261    15.079
n12637.in[1] (.names)                                            1.014    16.093
n12637.out[0] (.names)                                           0.261    16.354
n12644.in[0] (.names)                                            1.014    17.367
n12644.out[0] (.names)                                           0.261    17.628
n12645.in[0] (.names)                                            1.014    18.642
n12645.out[0] (.names)                                           0.261    18.903
n12646.in[0] (.names)                                            1.014    19.917
n12646.out[0] (.names)                                           0.261    20.178
n12647.in[0] (.names)                                            1.014    21.192
n12647.out[0] (.names)                                           0.261    21.453
n12648.in[1] (.names)                                            1.014    22.467
n12648.out[0] (.names)                                           0.261    22.728
n12638.in[1] (.names)                                            1.014    23.742
n12638.out[0] (.names)                                           0.261    24.003
n12639.in[0] (.names)                                            1.014    25.016
n12639.out[0] (.names)                                           0.261    25.277
n12651.in[2] (.names)                                            1.014    26.291
n12651.out[0] (.names)                                           0.261    26.552
n12634.in[1] (.names)                                            1.014    27.566
n12634.out[0] (.names)                                           0.261    27.827
n12635.in[1] (.names)                                            1.014    28.841
n12635.out[0] (.names)                                           0.261    29.102
n12654.in[0] (.names)                                            1.014    30.116
n12654.out[0] (.names)                                           0.261    30.377
n12056.in[0] (.names)                                            1.014    31.390
n12056.out[0] (.names)                                           0.261    31.651
n12057.in[2] (.names)                                            1.014    32.665
n12057.out[0] (.names)                                           0.261    32.926
n12058.in[1] (.names)                                            1.014    33.940
n12058.out[0] (.names)                                           0.261    34.201
n12061.in[1] (.names)                                            1.014    35.215
n12061.out[0] (.names)                                           0.261    35.476
n12063.in[1] (.names)                                            1.014    36.490
n12063.out[0] (.names)                                           0.261    36.751
n12064.in[0] (.names)                                            1.014    37.765
n12064.out[0] (.names)                                           0.261    38.026
n12065.in[0] (.names)                                            1.014    39.039
n12065.out[0] (.names)                                           0.261    39.300
n12072.in[3] (.names)                                            1.014    40.314
n12072.out[0] (.names)                                           0.261    40.575
n12076.in[0] (.names)                                            1.014    41.589
n12076.out[0] (.names)                                           0.261    41.850
n12077.in[0] (.names)                                            1.014    42.864
n12077.out[0] (.names)                                           0.261    43.125
n12079.in[1] (.names)                                            1.014    44.139
n12079.out[0] (.names)                                           0.261    44.400
n7729.in[0] (.names)                                             1.014    45.413
n7729.out[0] (.names)                                            0.261    45.674
n12080.in[1] (.names)                                            1.014    46.688
n12080.out[0] (.names)                                           0.261    46.949
n11944.in[1] (.names)                                            1.014    47.963
n11944.out[0] (.names)                                           0.261    48.224
n11945.in[1] (.names)                                            1.014    49.238
n11945.out[0] (.names)                                           0.261    49.499
n12054.in[0] (.names)                                            1.014    50.513
n12054.out[0] (.names)                                           0.261    50.774
n12059.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12059.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n828.Q[0] (.latch clocked by pclk)
Endpoint  : n13912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n828.clk[0] (.latch)                                             1.014     1.014
n828.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14047.in[0] (.names)                                            1.014     2.070
n14047.out[0] (.names)                                           0.261     2.331
n14038.in[0] (.names)                                            1.014     3.344
n14038.out[0] (.names)                                           0.261     3.605
n14041.in[0] (.names)                                            1.014     4.619
n14041.out[0] (.names)                                           0.261     4.880
n14110.in[2] (.names)                                            1.014     5.894
n14110.out[0] (.names)                                           0.261     6.155
n14126.in[0] (.names)                                            1.014     7.169
n14126.out[0] (.names)                                           0.261     7.430
n14127.in[0] (.names)                                            1.014     8.444
n14127.out[0] (.names)                                           0.261     8.705
n14129.in[0] (.names)                                            1.014     9.719
n14129.out[0] (.names)                                           0.261     9.980
n14121.in[1] (.names)                                            1.014    10.993
n14121.out[0] (.names)                                           0.261    11.254
n14176.in[0] (.names)                                            1.014    12.268
n14176.out[0] (.names)                                           0.261    12.529
n14178.in[1] (.names)                                            1.014    13.543
n14178.out[0] (.names)                                           0.261    13.804
n14177.in[0] (.names)                                            1.014    14.818
n14177.out[0] (.names)                                           0.261    15.079
n14139.in[1] (.names)                                            1.014    16.093
n14139.out[0] (.names)                                           0.261    16.354
n14181.in[0] (.names)                                            1.014    17.367
n14181.out[0] (.names)                                           0.261    17.628
n14186.in[0] (.names)                                            1.014    18.642
n14186.out[0] (.names)                                           0.261    18.903
n14183.in[0] (.names)                                            1.014    19.917
n14183.out[0] (.names)                                           0.261    20.178
n14184.in[1] (.names)                                            1.014    21.192
n14184.out[0] (.names)                                           0.261    21.453
n14151.in[1] (.names)                                            1.014    22.467
n14151.out[0] (.names)                                           0.261    22.728
n14153.in[0] (.names)                                            1.014    23.742
n14153.out[0] (.names)                                           0.261    24.003
n14005.in[1] (.names)                                            1.014    25.016
n14005.out[0] (.names)                                           0.261    25.277
n14108.in[2] (.names)                                            1.014    26.291
n14108.out[0] (.names)                                           0.261    26.552
n14109.in[2] (.names)                                            1.014    27.566
n14109.out[0] (.names)                                           0.261    27.827
n14099.in[0] (.names)                                            1.014    28.841
n14099.out[0] (.names)                                           0.261    29.102
n13858.in[0] (.names)                                            1.014    30.116
n13858.out[0] (.names)                                           0.261    30.377
n13860.in[0] (.names)                                            1.014    31.390
n13860.out[0] (.names)                                           0.261    31.651
n13862.in[0] (.names)                                            1.014    32.665
n13862.out[0] (.names)                                           0.261    32.926
n13864.in[0] (.names)                                            1.014    33.940
n13864.out[0] (.names)                                           0.261    34.201
n13865.in[0] (.names)                                            1.014    35.215
n13865.out[0] (.names)                                           0.261    35.476
n13869.in[1] (.names)                                            1.014    36.490
n13869.out[0] (.names)                                           0.261    36.751
n13898.in[1] (.names)                                            1.014    37.765
n13898.out[0] (.names)                                           0.261    38.026
n13873.in[0] (.names)                                            1.014    39.039
n13873.out[0] (.names)                                           0.261    39.300
n13900.in[0] (.names)                                            1.014    40.314
n13900.out[0] (.names)                                           0.261    40.575
n13905.in[1] (.names)                                            1.014    41.589
n13905.out[0] (.names)                                           0.261    41.850
n13906.in[0] (.names)                                            1.014    42.864
n13906.out[0] (.names)                                           0.261    43.125
n13907.in[0] (.names)                                            1.014    44.139
n13907.out[0] (.names)                                           0.261    44.400
n277.in[0] (.names)                                              1.014    45.413
n277.out[0] (.names)                                             0.261    45.674
n13901.in[0] (.names)                                            1.014    46.688
n13901.out[0] (.names)                                           0.261    46.949
n13902.in[0] (.names)                                            1.014    47.963
n13902.out[0] (.names)                                           0.261    48.224
n13910.in[1] (.names)                                            1.014    49.238
n13910.out[0] (.names)                                           0.261    49.499
n13911.in[0] (.names)                                            1.014    50.513
n13911.out[0] (.names)                                           0.261    50.774
n13912.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13912.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n237.Q[0] (.latch clocked by pclk)
Endpoint  : n14270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n237.clk[0] (.latch)                                             1.014     1.014
n237.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13402.in[0] (.names)                                            1.014     2.070
n13402.out[0] (.names)                                           0.261     2.331
n13404.in[1] (.names)                                            1.014     3.344
n13404.out[0] (.names)                                           0.261     3.605
n13394.in[1] (.names)                                            1.014     4.619
n13394.out[0] (.names)                                           0.261     4.880
n13336.in[2] (.names)                                            1.014     5.894
n13336.out[0] (.names)                                           0.261     6.155
n13410.in[1] (.names)                                            1.014     7.169
n13410.out[0] (.names)                                           0.261     7.430
n13406.in[2] (.names)                                            1.014     8.444
n13406.out[0] (.names)                                           0.261     8.705
n13412.in[0] (.names)                                            1.014     9.719
n13412.out[0] (.names)                                           0.261     9.980
n13413.in[0] (.names)                                            1.014    10.993
n13413.out[0] (.names)                                           0.261    11.254
n13414.in[3] (.names)                                            1.014    12.268
n13414.out[0] (.names)                                           0.261    12.529
n13399.in[0] (.names)                                            1.014    13.543
n13399.out[0] (.names)                                           0.261    13.804
n13415.in[0] (.names)                                            1.014    14.818
n13415.out[0] (.names)                                           0.261    15.079
n13310.in[1] (.names)                                            1.014    16.093
n13310.out[0] (.names)                                           0.261    16.354
n13398.in[3] (.names)                                            1.014    17.367
n13398.out[0] (.names)                                           0.261    17.628
n13400.in[0] (.names)                                            1.014    18.642
n13400.out[0] (.names)                                           0.261    18.903
n13407.in[3] (.names)                                            1.014    19.917
n13407.out[0] (.names)                                           0.261    20.178
n13408.in[1] (.names)                                            1.014    21.192
n13408.out[0] (.names)                                           0.261    21.453
n13409.in[0] (.names)                                            1.014    22.467
n13409.out[0] (.names)                                           0.261    22.728
n13289.in[0] (.names)                                            1.014    23.742
n13289.out[0] (.names)                                           0.261    24.003
n13391.in[0] (.names)                                            1.014    25.016
n13391.out[0] (.names)                                           0.261    25.277
n13440.in[3] (.names)                                            1.014    26.291
n13440.out[0] (.names)                                           0.261    26.552
n13454.in[1] (.names)                                            1.014    27.566
n13454.out[0] (.names)                                           0.261    27.827
n13455.in[0] (.names)                                            1.014    28.841
n13455.out[0] (.names)                                           0.261    29.102
n13456.in[0] (.names)                                            1.014    30.116
n13456.out[0] (.names)                                           0.261    30.377
n13460.in[1] (.names)                                            1.014    31.390
n13460.out[0] (.names)                                           0.261    31.651
n13461.in[2] (.names)                                            1.014    32.665
n13461.out[0] (.names)                                           0.261    32.926
n13462.in[0] (.names)                                            1.014    33.940
n13462.out[0] (.names)                                           0.261    34.201
n13465.in[1] (.names)                                            1.014    35.215
n13465.out[0] (.names)                                           0.261    35.476
n14254.in[2] (.names)                                            1.014    36.490
n14254.out[0] (.names)                                           0.261    36.751
n14257.in[3] (.names)                                            1.014    37.765
n14257.out[0] (.names)                                           0.261    38.026
n14258.in[1] (.names)                                            1.014    39.039
n14258.out[0] (.names)                                           0.261    39.300
n14259.in[2] (.names)                                            1.014    40.314
n14259.out[0] (.names)                                           0.261    40.575
n14260.in[0] (.names)                                            1.014    41.589
n14260.out[0] (.names)                                           0.261    41.850
n14261.in[0] (.names)                                            1.014    42.864
n14261.out[0] (.names)                                           0.261    43.125
n13238.in[0] (.names)                                            1.014    44.139
n13238.out[0] (.names)                                           0.261    44.400
n14263.in[1] (.names)                                            1.014    45.413
n14263.out[0] (.names)                                           0.261    45.674
n14266.in[0] (.names)                                            1.014    46.688
n14266.out[0] (.names)                                           0.261    46.949
n14267.in[0] (.names)                                            1.014    47.963
n14267.out[0] (.names)                                           0.261    48.224
n14268.in[1] (.names)                                            1.014    49.238
n14268.out[0] (.names)                                           0.261    49.499
n14269.in[0] (.names)                                            1.014    50.513
n14269.out[0] (.names)                                           0.261    50.774
n14270.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14270.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n14214.Q[0] (.latch clocked by pclk)
Endpoint  : n13250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14214.clk[0] (.latch)                                           1.014     1.014
n14214.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14215.in[0] (.names)                                            1.014     2.070
n14215.out[0] (.names)                                           0.261     2.331
n14206.in[0] (.names)                                            1.014     3.344
n14206.out[0] (.names)                                           0.261     3.605
n13429.in[0] (.names)                                            1.014     4.619
n13429.out[0] (.names)                                           0.261     4.880
n13431.in[2] (.names)                                            1.014     5.894
n13431.out[0] (.names)                                           0.261     6.155
n13432.in[0] (.names)                                            1.014     7.169
n13432.out[0] (.names)                                           0.261     7.430
n13433.in[0] (.names)                                            1.014     8.444
n13433.out[0] (.names)                                           0.261     8.705
n13434.in[0] (.names)                                            1.014     9.719
n13434.out[0] (.names)                                           0.261     9.980
n13422.in[1] (.names)                                            1.014    10.993
n13422.out[0] (.names)                                           0.261    11.254
n13419.in[3] (.names)                                            1.014    12.268
n13419.out[0] (.names)                                           0.261    12.529
n13293.in[0] (.names)                                            1.014    13.543
n13293.out[0] (.names)                                           0.261    13.804
n13423.in[0] (.names)                                            1.014    14.818
n13423.out[0] (.names)                                           0.261    15.079
n13426.in[0] (.names)                                            1.014    16.093
n13426.out[0] (.names)                                           0.261    16.354
n13427.in[0] (.names)                                            1.014    17.367
n13427.out[0] (.names)                                           0.261    17.628
n13300.in[1] (.names)                                            1.014    18.642
n13300.out[0] (.names)                                           0.261    18.903
n13486.in[0] (.names)                                            1.014    19.917
n13486.out[0] (.names)                                           0.261    20.178
n13487.in[3] (.names)                                            1.014    21.192
n13487.out[0] (.names)                                           0.261    21.453
n13488.in[1] (.names)                                            1.014    22.467
n13488.out[0] (.names)                                           0.261    22.728
n13441.in[0] (.names)                                            1.014    23.742
n13441.out[0] (.names)                                           0.261    24.003
n13489.in[0] (.names)                                            1.014    25.016
n13489.out[0] (.names)                                           0.261    25.277
n13490.in[0] (.names)                                            1.014    26.291
n13490.out[0] (.names)                                           0.261    26.552
n13491.in[0] (.names)                                            1.014    27.566
n13491.out[0] (.names)                                           0.261    27.827
n14218.in[1] (.names)                                            1.014    28.841
n14218.out[0] (.names)                                           0.261    29.102
n14219.in[2] (.names)                                            1.014    30.116
n14219.out[0] (.names)                                           0.261    30.377
n13251.in[2] (.names)                                            1.014    31.390
n13251.out[0] (.names)                                           0.261    31.651
n14221.in[0] (.names)                                            1.014    32.665
n14221.out[0] (.names)                                           0.261    32.926
n14222.in[0] (.names)                                            1.014    33.940
n14222.out[0] (.names)                                           0.261    34.201
n14223.in[2] (.names)                                            1.014    35.215
n14223.out[0] (.names)                                           0.261    35.476
n14224.in[1] (.names)                                            1.014    36.490
n14224.out[0] (.names)                                           0.261    36.751
n14225.in[1] (.names)                                            1.014    37.765
n14225.out[0] (.names)                                           0.261    38.026
n14226.in[0] (.names)                                            1.014    39.039
n14226.out[0] (.names)                                           0.261    39.300
n14227.in[0] (.names)                                            1.014    40.314
n14227.out[0] (.names)                                           0.261    40.575
n14230.in[1] (.names)                                            1.014    41.589
n14230.out[0] (.names)                                           0.261    41.850
n14231.in[0] (.names)                                            1.014    42.864
n14231.out[0] (.names)                                           0.261    43.125
n14232.in[0] (.names)                                            1.014    44.139
n14232.out[0] (.names)                                           0.261    44.400
n14234.in[1] (.names)                                            1.014    45.413
n14234.out[0] (.names)                                           0.261    45.674
n14235.in[0] (.names)                                            1.014    46.688
n14235.out[0] (.names)                                           0.261    46.949
n14236.in[0] (.names)                                            1.014    47.963
n14236.out[0] (.names)                                           0.261    48.224
n14237.in[0] (.names)                                            1.014    49.238
n14237.out[0] (.names)                                           0.261    49.499
n13249.in[0] (.names)                                            1.014    50.513
n13249.out[0] (.names)                                           0.261    50.774
n13250.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13250.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n235.Q[0] (.latch clocked by pclk)
Endpoint  : n5597.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n235.clk[0] (.latch)                                             1.014     1.014
n235.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14271.in[0] (.names)                                            1.014     2.070
n14271.out[0] (.names)                                           0.261     2.331
n14272.in[1] (.names)                                            1.014     3.344
n14272.out[0] (.names)                                           0.261     3.605
n14274.in[1] (.names)                                            1.014     4.619
n14274.out[0] (.names)                                           0.261     4.880
n14113.in[0] (.names)                                            1.014     5.894
n14113.out[0] (.names)                                           0.261     6.155
n14073.in[3] (.names)                                            1.014     7.169
n14073.out[0] (.names)                                           0.261     7.430
n14071.in[1] (.names)                                            1.014     8.444
n14071.out[0] (.names)                                           0.261     8.705
n14044.in[1] (.names)                                            1.014     9.719
n14044.out[0] (.names)                                           0.261     9.980
n14075.in[2] (.names)                                            1.014    10.993
n14075.out[0] (.names)                                           0.261    11.254
n14081.in[2] (.names)                                            1.014    12.268
n14081.out[0] (.names)                                           0.261    12.529
n14049.in[0] (.names)                                            1.014    13.543
n14049.out[0] (.names)                                           0.261    13.804
n14076.in[0] (.names)                                            1.014    14.818
n14076.out[0] (.names)                                           0.261    15.079
n14077.in[1] (.names)                                            1.014    16.093
n14077.out[0] (.names)                                           0.261    16.354
n14104.in[1] (.names)                                            1.014    17.367
n14104.out[0] (.names)                                           0.261    17.628
n14107.in[1] (.names)                                            1.014    18.642
n14107.out[0] (.names)                                           0.261    18.903
n14102.in[0] (.names)                                            1.014    19.917
n14102.out[0] (.names)                                           0.261    20.178
n14096.in[0] (.names)                                            1.014    21.192
n14096.out[0] (.names)                                           0.261    21.453
n14145.in[2] (.names)                                            1.014    22.467
n14145.out[0] (.names)                                           0.261    22.728
n14146.in[0] (.names)                                            1.014    23.742
n14146.out[0] (.names)                                           0.261    24.003
n14148.in[0] (.names)                                            1.014    25.016
n14148.out[0] (.names)                                           0.261    25.277
n14149.in[0] (.names)                                            1.014    26.291
n14149.out[0] (.names)                                           0.261    26.552
n14155.in[0] (.names)                                            1.014    27.566
n14155.out[0] (.names)                                           0.261    27.827
n14150.in[0] (.names)                                            1.014    28.841
n14150.out[0] (.names)                                           0.261    29.102
n14152.in[0] (.names)                                            1.014    30.116
n14152.out[0] (.names)                                           0.261    30.377
n14154.in[1] (.names)                                            1.014    31.390
n14154.out[0] (.names)                                           0.261    31.651
n14156.in[1] (.names)                                            1.014    32.665
n14156.out[0] (.names)                                           0.261    32.926
n13147.in[2] (.names)                                            1.014    33.940
n13147.out[0] (.names)                                           0.261    34.201
n14162.in[0] (.names)                                            1.014    35.215
n14162.out[0] (.names)                                           0.261    35.476
n13192.in[0] (.names)                                            1.014    36.490
n13192.out[0] (.names)                                           0.261    36.751
n14164.in[0] (.names)                                            1.014    37.765
n14164.out[0] (.names)                                           0.261    38.026
n14165.in[0] (.names)                                            1.014    39.039
n14165.out[0] (.names)                                           0.261    39.300
n14166.in[1] (.names)                                            1.014    40.314
n14166.out[0] (.names)                                           0.261    40.575
n14167.in[1] (.names)                                            1.014    41.589
n14167.out[0] (.names)                                           0.261    41.850
n14170.in[3] (.names)                                            1.014    42.864
n14170.out[0] (.names)                                           0.261    43.125
n13279.in[1] (.names)                                            1.014    44.139
n13279.out[0] (.names)                                           0.261    44.400
n14172.in[0] (.names)                                            1.014    45.413
n14172.out[0] (.names)                                           0.261    45.674
n13273.in[0] (.names)                                            1.014    46.688
n13273.out[0] (.names)                                           0.261    46.949
n14173.in[0] (.names)                                            1.014    47.963
n14173.out[0] (.names)                                           0.261    48.224
n14174.in[2] (.names)                                            1.014    49.238
n14174.out[0] (.names)                                           0.261    49.499
n13246.in[1] (.names)                                            1.014    50.513
n13246.out[0] (.names)                                           0.261    50.774
n5597.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5597.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : n247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14574.in[1] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n15016.in[0] (.names)                                            1.014    13.543
n15016.out[0] (.names)                                           0.261    13.804
n15021.in[0] (.names)                                            1.014    14.818
n15021.out[0] (.names)                                           0.261    15.079
n15022.in[0] (.names)                                            1.014    16.093
n15022.out[0] (.names)                                           0.261    16.354
n15024.in[1] (.names)                                            1.014    17.367
n15024.out[0] (.names)                                           0.261    17.628
n15025.in[1] (.names)                                            1.014    18.642
n15025.out[0] (.names)                                           0.261    18.903
n15026.in[1] (.names)                                            1.014    19.917
n15026.out[0] (.names)                                           0.261    20.178
n15030.in[0] (.names)                                            1.014    21.192
n15030.out[0] (.names)                                           0.261    21.453
n15031.in[2] (.names)                                            1.014    22.467
n15031.out[0] (.names)                                           0.261    22.728
n15032.in[0] (.names)                                            1.014    23.742
n15032.out[0] (.names)                                           0.261    24.003
n15033.in[0] (.names)                                            1.014    25.016
n15033.out[0] (.names)                                           0.261    25.277
n15035.in[0] (.names)                                            1.014    26.291
n15035.out[0] (.names)                                           0.261    26.552
n15036.in[0] (.names)                                            1.014    27.566
n15036.out[0] (.names)                                           0.261    27.827
n15037.in[1] (.names)                                            1.014    28.841
n15037.out[0] (.names)                                           0.261    29.102
n15038.in[0] (.names)                                            1.014    30.116
n15038.out[0] (.names)                                           0.261    30.377
n15040.in[1] (.names)                                            1.014    31.390
n15040.out[0] (.names)                                           0.261    31.651
n15041.in[0] (.names)                                            1.014    32.665
n15041.out[0] (.names)                                           0.261    32.926
n15042.in[0] (.names)                                            1.014    33.940
n15042.out[0] (.names)                                           0.261    34.201
n15043.in[0] (.names)                                            1.014    35.215
n15043.out[0] (.names)                                           0.261    35.476
n15044.in[0] (.names)                                            1.014    36.490
n15044.out[0] (.names)                                           0.261    36.751
n15045.in[0] (.names)                                            1.014    37.765
n15045.out[0] (.names)                                           0.261    38.026
n15046.in[0] (.names)                                            1.014    39.039
n15046.out[0] (.names)                                           0.261    39.300
n15047.in[0] (.names)                                            1.014    40.314
n15047.out[0] (.names)                                           0.261    40.575
n15048.in[1] (.names)                                            1.014    41.589
n15048.out[0] (.names)                                           0.261    41.850
n15049.in[0] (.names)                                            1.014    42.864
n15049.out[0] (.names)                                           0.261    43.125
n15055.in[3] (.names)                                            1.014    44.139
n15055.out[0] (.names)                                           0.261    44.400
n15062.in[1] (.names)                                            1.014    45.413
n15062.out[0] (.names)                                           0.261    45.674
n15060.in[0] (.names)                                            1.014    46.688
n15060.out[0] (.names)                                           0.261    46.949
n15061.in[0] (.names)                                            1.014    47.963
n15061.out[0] (.names)                                           0.261    48.224
n256.in[0] (.names)                                              1.014    49.238
n256.out[0] (.names)                                             0.261    49.499
n285.in[0] (.names)                                              1.014    50.513
n285.out[0] (.names)                                             0.261    50.774
n247.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n247.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : n14946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14882.in[2] (.names)                                            1.014    12.268
n14882.out[0] (.names)                                           0.261    12.529
n14886.in[1] (.names)                                            1.014    13.543
n14886.out[0] (.names)                                           0.261    13.804
n14887.in[2] (.names)                                            1.014    14.818
n14887.out[0] (.names)                                           0.261    15.079
n14890.in[1] (.names)                                            1.014    16.093
n14890.out[0] (.names)                                           0.261    16.354
n14891.in[2] (.names)                                            1.014    17.367
n14891.out[0] (.names)                                           0.261    17.628
n14904.in[0] (.names)                                            1.014    18.642
n14904.out[0] (.names)                                           0.261    18.903
n14906.in[1] (.names)                                            1.014    19.917
n14906.out[0] (.names)                                           0.261    20.178
n14907.in[0] (.names)                                            1.014    21.192
n14907.out[0] (.names)                                           0.261    21.453
n14920.in[3] (.names)                                            1.014    22.467
n14920.out[0] (.names)                                           0.261    22.728
n14924.in[0] (.names)                                            1.014    23.742
n14924.out[0] (.names)                                           0.261    24.003
n14925.in[2] (.names)                                            1.014    25.016
n14925.out[0] (.names)                                           0.261    25.277
n14926.in[1] (.names)                                            1.014    26.291
n14926.out[0] (.names)                                           0.261    26.552
n14927.in[0] (.names)                                            1.014    27.566
n14927.out[0] (.names)                                           0.261    27.827
n14928.in[0] (.names)                                            1.014    28.841
n14928.out[0] (.names)                                           0.261    29.102
n14929.in[1] (.names)                                            1.014    30.116
n14929.out[0] (.names)                                           0.261    30.377
n14930.in[0] (.names)                                            1.014    31.390
n14930.out[0] (.names)                                           0.261    31.651
n14935.in[0] (.names)                                            1.014    32.665
n14935.out[0] (.names)                                           0.261    32.926
n14936.in[0] (.names)                                            1.014    33.940
n14936.out[0] (.names)                                           0.261    34.201
n14932.in[0] (.names)                                            1.014    35.215
n14932.out[0] (.names)                                           0.261    35.476
n14937.in[0] (.names)                                            1.014    36.490
n14937.out[0] (.names)                                           0.261    36.751
n14938.in[0] (.names)                                            1.014    37.765
n14938.out[0] (.names)                                           0.261    38.026
n14922.in[0] (.names)                                            1.014    39.039
n14922.out[0] (.names)                                           0.261    39.300
n14921.in[0] (.names)                                            1.014    40.314
n14921.out[0] (.names)                                           0.261    40.575
n14923.in[0] (.names)                                            1.014    41.589
n14923.out[0] (.names)                                           0.261    41.850
n14933.in[3] (.names)                                            1.014    42.864
n14933.out[0] (.names)                                           0.261    43.125
n14941.in[1] (.names)                                            1.014    44.139
n14941.out[0] (.names)                                           0.261    44.400
n14943.in[0] (.names)                                            1.014    45.413
n14943.out[0] (.names)                                           0.261    45.674
n14947.in[2] (.names)                                            1.014    46.688
n14947.out[0] (.names)                                           0.261    46.949
n14945.in[0] (.names)                                            1.014    47.963
n14945.out[0] (.names)                                           0.261    48.224
n14561.in[0] (.names)                                            1.014    49.238
n14561.out[0] (.names)                                           0.261    49.499
n14555.in[0] (.names)                                            1.014    50.513
n14555.out[0] (.names)                                           0.261    50.774
n14946.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14946.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n13148.Q[0] (.latch clocked by pclk)
Endpoint  : out:n272.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13148.clk[0] (.latch)                                           1.014     1.014
n13148.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14719.in[0] (.names)                                            1.014     2.070
n14719.out[0] (.names)                                           0.261     2.331
n14860.in[1] (.names)                                            1.014     3.344
n14860.out[0] (.names)                                           0.261     3.605
n14861.in[0] (.names)                                            1.014     4.619
n14861.out[0] (.names)                                           0.261     4.880
n14863.in[0] (.names)                                            1.014     5.894
n14863.out[0] (.names)                                           0.261     6.155
n14864.in[0] (.names)                                            1.014     7.169
n14864.out[0] (.names)                                           0.261     7.430
n14865.in[0] (.names)                                            1.014     8.444
n14865.out[0] (.names)                                           0.261     8.705
n14867.in[1] (.names)                                            1.014     9.719
n14867.out[0] (.names)                                           0.261     9.980
n14868.in[0] (.names)                                            1.014    10.993
n14868.out[0] (.names)                                           0.261    11.254
n14871.in[2] (.names)                                            1.014    12.268
n14871.out[0] (.names)                                           0.261    12.529
n14872.in[0] (.names)                                            1.014    13.543
n14872.out[0] (.names)                                           0.261    13.804
n14873.in[2] (.names)                                            1.014    14.818
n14873.out[0] (.names)                                           0.261    15.079
n14874.in[0] (.names)                                            1.014    16.093
n14874.out[0] (.names)                                           0.261    16.354
n14746.in[0] (.names)                                            1.014    17.367
n14746.out[0] (.names)                                           0.261    17.628
n14876.in[0] (.names)                                            1.014    18.642
n14876.out[0] (.names)                                           0.261    18.903
n14877.in[1] (.names)                                            1.014    19.917
n14877.out[0] (.names)                                           0.261    20.178
n14878.in[0] (.names)                                            1.014    21.192
n14878.out[0] (.names)                                           0.261    21.453
n14593.in[0] (.names)                                            1.014    22.467
n14593.out[0] (.names)                                           0.261    22.728
n14594.in[0] (.names)                                            1.014    23.742
n14594.out[0] (.names)                                           0.261    24.003
n14595.in[0] (.names)                                            1.014    25.016
n14595.out[0] (.names)                                           0.261    25.277
n14597.in[1] (.names)                                            1.014    26.291
n14597.out[0] (.names)                                           0.261    26.552
n14599.in[0] (.names)                                            1.014    27.566
n14599.out[0] (.names)                                           0.261    27.827
n14617.in[1] (.names)                                            1.014    28.841
n14617.out[0] (.names)                                           0.261    29.102
n14619.in[0] (.names)                                            1.014    30.116
n14619.out[0] (.names)                                           0.261    30.377
n14620.in[0] (.names)                                            1.014    31.390
n14620.out[0] (.names)                                           0.261    31.651
n14621.in[0] (.names)                                            1.014    32.665
n14621.out[0] (.names)                                           0.261    32.926
n14622.in[0] (.names)                                            1.014    33.940
n14622.out[0] (.names)                                           0.261    34.201
n14623.in[1] (.names)                                            1.014    35.215
n14623.out[0] (.names)                                           0.261    35.476
n14624.in[0] (.names)                                            1.014    36.490
n14624.out[0] (.names)                                           0.261    36.751
n14628.in[1] (.names)                                            1.014    37.765
n14628.out[0] (.names)                                           0.261    38.026
n14576.in[0] (.names)                                            1.014    39.039
n14576.out[0] (.names)                                           0.261    39.300
n14627.in[0] (.names)                                            1.014    40.314
n14627.out[0] (.names)                                           0.261    40.575
n14629.in[3] (.names)                                            1.014    41.589
n14629.out[0] (.names)                                           0.261    41.850
n217.in[1] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n14631.in[2] (.names)                                            1.014    44.139
n14631.out[0] (.names)                                           0.261    44.400
n14632.in[0] (.names)                                            1.014    45.413
n14632.out[0] (.names)                                           0.261    45.674
n14633.in[0] (.names)                                            1.014    46.688
n14633.out[0] (.names)                                           0.261    46.949
n14634.in[1] (.names)                                            1.014    47.963
n14634.out[0] (.names)                                           0.261    48.224
n272.in[0] (.names)                                              1.014    49.238
n272.out[0] (.names)                                             0.261    49.499
out:n272.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 35
Startpoint: n828.Q[0] (.latch clocked by pclk)
Endpoint  : out:n266.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n828.clk[0] (.latch)                                             1.014     1.014
n828.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14047.in[0] (.names)                                            1.014     2.070
n14047.out[0] (.names)                                           0.261     2.331
n14038.in[0] (.names)                                            1.014     3.344
n14038.out[0] (.names)                                           0.261     3.605
n14041.in[0] (.names)                                            1.014     4.619
n14041.out[0] (.names)                                           0.261     4.880
n14110.in[2] (.names)                                            1.014     5.894
n14110.out[0] (.names)                                           0.261     6.155
n14126.in[0] (.names)                                            1.014     7.169
n14126.out[0] (.names)                                           0.261     7.430
n14127.in[0] (.names)                                            1.014     8.444
n14127.out[0] (.names)                                           0.261     8.705
n14129.in[0] (.names)                                            1.014     9.719
n14129.out[0] (.names)                                           0.261     9.980
n14121.in[1] (.names)                                            1.014    10.993
n14121.out[0] (.names)                                           0.261    11.254
n14176.in[0] (.names)                                            1.014    12.268
n14176.out[0] (.names)                                           0.261    12.529
n14178.in[1] (.names)                                            1.014    13.543
n14178.out[0] (.names)                                           0.261    13.804
n14177.in[0] (.names)                                            1.014    14.818
n14177.out[0] (.names)                                           0.261    15.079
n14139.in[1] (.names)                                            1.014    16.093
n14139.out[0] (.names)                                           0.261    16.354
n14181.in[0] (.names)                                            1.014    17.367
n14181.out[0] (.names)                                           0.261    17.628
n14186.in[0] (.names)                                            1.014    18.642
n14186.out[0] (.names)                                           0.261    18.903
n14183.in[0] (.names)                                            1.014    19.917
n14183.out[0] (.names)                                           0.261    20.178
n14184.in[1] (.names)                                            1.014    21.192
n14184.out[0] (.names)                                           0.261    21.453
n14151.in[1] (.names)                                            1.014    22.467
n14151.out[0] (.names)                                           0.261    22.728
n14153.in[0] (.names)                                            1.014    23.742
n14153.out[0] (.names)                                           0.261    24.003
n14005.in[1] (.names)                                            1.014    25.016
n14005.out[0] (.names)                                           0.261    25.277
n14108.in[2] (.names)                                            1.014    26.291
n14108.out[0] (.names)                                           0.261    26.552
n14109.in[2] (.names)                                            1.014    27.566
n14109.out[0] (.names)                                           0.261    27.827
n14099.in[0] (.names)                                            1.014    28.841
n14099.out[0] (.names)                                           0.261    29.102
n13858.in[0] (.names)                                            1.014    30.116
n13858.out[0] (.names)                                           0.261    30.377
n13860.in[0] (.names)                                            1.014    31.390
n13860.out[0] (.names)                                           0.261    31.651
n13862.in[0] (.names)                                            1.014    32.665
n13862.out[0] (.names)                                           0.261    32.926
n13864.in[0] (.names)                                            1.014    33.940
n13864.out[0] (.names)                                           0.261    34.201
n13865.in[0] (.names)                                            1.014    35.215
n13865.out[0] (.names)                                           0.261    35.476
n13869.in[1] (.names)                                            1.014    36.490
n13869.out[0] (.names)                                           0.261    36.751
n13898.in[1] (.names)                                            1.014    37.765
n13898.out[0] (.names)                                           0.261    38.026
n13873.in[0] (.names)                                            1.014    39.039
n13873.out[0] (.names)                                           0.261    39.300
n13900.in[0] (.names)                                            1.014    40.314
n13900.out[0] (.names)                                           0.261    40.575
n13905.in[1] (.names)                                            1.014    41.589
n13905.out[0] (.names)                                           0.261    41.850
n13906.in[0] (.names)                                            1.014    42.864
n13906.out[0] (.names)                                           0.261    43.125
n13907.in[0] (.names)                                            1.014    44.139
n13907.out[0] (.names)                                           0.261    44.400
n277.in[0] (.names)                                              1.014    45.413
n277.out[0] (.names)                                             0.261    45.674
n13901.in[0] (.names)                                            1.014    46.688
n13901.out[0] (.names)                                           0.261    46.949
n13902.in[0] (.names)                                            1.014    47.963
n13902.out[0] (.names)                                           0.261    48.224
n266.in[2] (.names)                                              1.014    49.238
n266.out[0] (.names)                                             0.261    49.499
out:n266.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 36
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : out:n256.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14574.in[1] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n15016.in[0] (.names)                                            1.014    13.543
n15016.out[0] (.names)                                           0.261    13.804
n15021.in[0] (.names)                                            1.014    14.818
n15021.out[0] (.names)                                           0.261    15.079
n15022.in[0] (.names)                                            1.014    16.093
n15022.out[0] (.names)                                           0.261    16.354
n15024.in[1] (.names)                                            1.014    17.367
n15024.out[0] (.names)                                           0.261    17.628
n15025.in[1] (.names)                                            1.014    18.642
n15025.out[0] (.names)                                           0.261    18.903
n15026.in[1] (.names)                                            1.014    19.917
n15026.out[0] (.names)                                           0.261    20.178
n15030.in[0] (.names)                                            1.014    21.192
n15030.out[0] (.names)                                           0.261    21.453
n15031.in[2] (.names)                                            1.014    22.467
n15031.out[0] (.names)                                           0.261    22.728
n15032.in[0] (.names)                                            1.014    23.742
n15032.out[0] (.names)                                           0.261    24.003
n15033.in[0] (.names)                                            1.014    25.016
n15033.out[0] (.names)                                           0.261    25.277
n15035.in[0] (.names)                                            1.014    26.291
n15035.out[0] (.names)                                           0.261    26.552
n15036.in[0] (.names)                                            1.014    27.566
n15036.out[0] (.names)                                           0.261    27.827
n15037.in[1] (.names)                                            1.014    28.841
n15037.out[0] (.names)                                           0.261    29.102
n15038.in[0] (.names)                                            1.014    30.116
n15038.out[0] (.names)                                           0.261    30.377
n15040.in[1] (.names)                                            1.014    31.390
n15040.out[0] (.names)                                           0.261    31.651
n15041.in[0] (.names)                                            1.014    32.665
n15041.out[0] (.names)                                           0.261    32.926
n15042.in[0] (.names)                                            1.014    33.940
n15042.out[0] (.names)                                           0.261    34.201
n15043.in[0] (.names)                                            1.014    35.215
n15043.out[0] (.names)                                           0.261    35.476
n15044.in[0] (.names)                                            1.014    36.490
n15044.out[0] (.names)                                           0.261    36.751
n15045.in[0] (.names)                                            1.014    37.765
n15045.out[0] (.names)                                           0.261    38.026
n15046.in[0] (.names)                                            1.014    39.039
n15046.out[0] (.names)                                           0.261    39.300
n15047.in[0] (.names)                                            1.014    40.314
n15047.out[0] (.names)                                           0.261    40.575
n15048.in[1] (.names)                                            1.014    41.589
n15048.out[0] (.names)                                           0.261    41.850
n15049.in[0] (.names)                                            1.014    42.864
n15049.out[0] (.names)                                           0.261    43.125
n15055.in[3] (.names)                                            1.014    44.139
n15055.out[0] (.names)                                           0.261    44.400
n15062.in[1] (.names)                                            1.014    45.413
n15062.out[0] (.names)                                           0.261    45.674
n15060.in[0] (.names)                                            1.014    46.688
n15060.out[0] (.names)                                           0.261    46.949
n15061.in[0] (.names)                                            1.014    47.963
n15061.out[0] (.names)                                           0.261    48.224
n256.in[0] (.names)                                              1.014    49.238
n256.out[0] (.names)                                             0.261    49.499
out:n256.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 37
Startpoint: n101.inpad[0] (.input clocked by pclk)
Endpoint  : n9457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n101.inpad[0] (.input)                                           0.000     0.000
n9133.in[0] (.names)                                             1.014     1.014
n9133.out[0] (.names)                                            0.261     1.275
n9134.in[1] (.names)                                             1.014     2.289
n9134.out[0] (.names)                                            0.261     2.550
n9135.in[1] (.names)                                             1.014     3.563
n9135.out[0] (.names)                                            0.261     3.824
n9136.in[0] (.names)                                             1.014     4.838
n9136.out[0] (.names)                                            0.261     5.099
n9137.in[0] (.names)                                             1.014     6.113
n9137.out[0] (.names)                                            0.261     6.374
n9139.in[0] (.names)                                             1.014     7.388
n9139.out[0] (.names)                                            0.261     7.649
n9141.in[1] (.names)                                             1.014     8.663
n9141.out[0] (.names)                                            0.261     8.924
n9142.in[2] (.names)                                             1.014     9.938
n9142.out[0] (.names)                                            0.261    10.199
n9143.in[0] (.names)                                             1.014    11.212
n9143.out[0] (.names)                                            0.261    11.473
n9207.in[1] (.names)                                             1.014    12.487
n9207.out[0] (.names)                                            0.261    12.748
n9208.in[2] (.names)                                             1.014    13.762
n9208.out[0] (.names)                                            0.261    14.023
n9209.in[0] (.names)                                             1.014    15.037
n9209.out[0] (.names)                                            0.261    15.298
n9210.in[1] (.names)                                             1.014    16.312
n9210.out[0] (.names)                                            0.261    16.573
n9211.in[0] (.names)                                             1.014    17.586
n9211.out[0] (.names)                                            0.261    17.847
n9212.in[0] (.names)                                             1.014    18.861
n9212.out[0] (.names)                                            0.261    19.122
n9204.in[1] (.names)                                             1.014    20.136
n9204.out[0] (.names)                                            0.261    20.397
n9186.in[1] (.names)                                             1.014    21.411
n9186.out[0] (.names)                                            0.261    21.672
n9187.in[2] (.names)                                             1.014    22.686
n9187.out[0] (.names)                                            0.261    22.947
n9188.in[1] (.names)                                             1.014    23.961
n9188.out[0] (.names)                                            0.261    24.222
n9190.in[0] (.names)                                             1.014    25.235
n9190.out[0] (.names)                                            0.261    25.496
n9195.in[0] (.names)                                             1.014    26.510
n9195.out[0] (.names)                                            0.261    26.771
n9193.in[1] (.names)                                             1.014    27.785
n9193.out[0] (.names)                                            0.261    28.046
n9194.in[0] (.names)                                             1.014    29.060
n9194.out[0] (.names)                                            0.261    29.321
n9191.in[0] (.names)                                             1.014    30.335
n9191.out[0] (.names)                                            0.261    30.596
n9196.in[0] (.names)                                             1.014    31.609
n9196.out[0] (.names)                                            0.261    31.870
n9261.in[0] (.names)                                             1.014    32.884
n9261.out[0] (.names)                                            0.261    33.145
n9262.in[0] (.names)                                             1.014    34.159
n9262.out[0] (.names)                                            0.261    34.420
n9264.in[1] (.names)                                             1.014    35.434
n9264.out[0] (.names)                                            0.261    35.695
n9472.in[1] (.names)                                             1.014    36.709
n9472.out[0] (.names)                                            0.261    36.970
n9474.in[0] (.names)                                             1.014    37.984
n9474.out[0] (.names)                                            0.261    38.245
n9475.in[0] (.names)                                             1.014    39.258
n9475.out[0] (.names)                                            0.261    39.519
n9466.in[1] (.names)                                             1.014    40.533
n9466.out[0] (.names)                                            0.261    40.794
n9467.in[0] (.names)                                             1.014    41.808
n9467.out[0] (.names)                                            0.261    42.069
n9468.in[1] (.names)                                             1.014    43.083
n9468.out[0] (.names)                                            0.261    43.344
n9469.in[0] (.names)                                             1.014    44.358
n9469.out[0] (.names)                                            0.261    44.619
n9451.in[0] (.names)                                             1.014    45.632
n9451.out[0] (.names)                                            0.261    45.893
n9454.in[1] (.names)                                             1.014    46.907
n9454.out[0] (.names)                                            0.261    47.168
n9455.in[0] (.names)                                             1.014    48.182
n9455.out[0] (.names)                                            0.261    48.443
n9456.in[0] (.names)                                             1.014    49.457
n9456.out[0] (.names)                                            0.261    49.718
n9457.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9457.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 38
Startpoint: n1.inpad[0] (.input clocked by pclk)
Endpoint  : n7811.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n1.inpad[0] (.input)                                             0.000     0.000
n7911.in[0] (.names)                                             1.014     1.014
n7911.out[0] (.names)                                            0.261     1.275
n7909.in[0] (.names)                                             1.014     2.289
n7909.out[0] (.names)                                            0.261     2.550
n7912.in[2] (.names)                                             1.014     3.563
n7912.out[0] (.names)                                            0.261     3.824
n7914.in[0] (.names)                                             1.014     4.838
n7914.out[0] (.names)                                            0.261     5.099
n7825.in[0] (.names)                                             1.014     6.113
n7825.out[0] (.names)                                            0.261     6.374
n7984.in[1] (.names)                                             1.014     7.388
n7984.out[0] (.names)                                            0.261     7.649
n8003.in[0] (.names)                                             1.014     8.663
n8003.out[0] (.names)                                            0.261     8.924
n8004.in[1] (.names)                                             1.014     9.938
n8004.out[0] (.names)                                            0.261    10.199
n8005.in[1] (.names)                                             1.014    11.212
n8005.out[0] (.names)                                            0.261    11.473
n8006.in[0] (.names)                                             1.014    12.487
n8006.out[0] (.names)                                            0.261    12.748
n7925.in[0] (.names)                                             1.014    13.762
n7925.out[0] (.names)                                            0.261    14.023
n7926.in[3] (.names)                                             1.014    15.037
n7926.out[0] (.names)                                            0.261    15.298
n7929.in[0] (.names)                                             1.014    16.312
n7929.out[0] (.names)                                            0.261    16.573
n7930.in[0] (.names)                                             1.014    17.586
n7930.out[0] (.names)                                            0.261    17.847
n7933.in[3] (.names)                                             1.014    18.861
n7933.out[0] (.names)                                            0.261    19.122
n7934.in[2] (.names)                                             1.014    20.136
n7934.out[0] (.names)                                            0.261    20.397
n7935.in[0] (.names)                                             1.014    21.411
n7935.out[0] (.names)                                            0.261    21.672
n7936.in[0] (.names)                                             1.014    22.686
n7936.out[0] (.names)                                            0.261    22.947
n7949.in[1] (.names)                                             1.014    23.961
n7949.out[0] (.names)                                            0.261    24.222
n7952.in[2] (.names)                                             1.014    25.235
n7952.out[0] (.names)                                            0.261    25.496
n7954.in[0] (.names)                                             1.014    26.510
n7954.out[0] (.names)                                            0.261    26.771
n7962.in[1] (.names)                                             1.014    27.785
n7962.out[0] (.names)                                            0.261    28.046
n7964.in[3] (.names)                                             1.014    29.060
n7964.out[0] (.names)                                            0.261    29.321
n7965.in[0] (.names)                                             1.014    30.335
n7965.out[0] (.names)                                            0.261    30.596
n7959.in[0] (.names)                                             1.014    31.609
n7959.out[0] (.names)                                            0.261    31.870
n7792.in[0] (.names)                                             1.014    32.884
n7792.out[0] (.names)                                            0.261    33.145
n7961.in[2] (.names)                                             1.014    34.159
n7961.out[0] (.names)                                            0.261    34.420
n7969.in[1] (.names)                                             1.014    35.434
n7969.out[0] (.names)                                            0.261    35.695
n7971.in[0] (.names)                                             1.014    36.709
n7971.out[0] (.names)                                            0.261    36.970
n7972.in[0] (.names)                                             1.014    37.984
n7972.out[0] (.names)                                            0.261    38.245
n7973.in[0] (.names)                                             1.014    39.258
n7973.out[0] (.names)                                            0.261    39.519
n7771.in[2] (.names)                                             1.014    40.533
n7771.out[0] (.names)                                            0.261    40.794
n7974.in[0] (.names)                                             1.014    41.808
n7974.out[0] (.names)                                            0.261    42.069
n7779.in[0] (.names)                                             1.014    43.083
n7779.out[0] (.names)                                            0.261    43.344
n7975.in[0] (.names)                                             1.014    44.358
n7975.out[0] (.names)                                            0.261    44.619
n7976.in[2] (.names)                                             1.014    45.632
n7976.out[0] (.names)                                            0.261    45.893
n7977.in[0] (.names)                                             1.014    46.907
n7977.out[0] (.names)                                            0.261    47.168
n7978.in[0] (.names)                                             1.014    48.182
n7978.out[0] (.names)                                            0.261    48.443
n7810.in[1] (.names)                                             1.014    49.457
n7810.out[0] (.names)                                            0.261    49.718
n7811.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7811.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 39
Startpoint: n1.inpad[0] (.input clocked by pclk)
Endpoint  : n7966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n1.inpad[0] (.input)                                             0.000     0.000
n7911.in[0] (.names)                                             1.014     1.014
n7911.out[0] (.names)                                            0.261     1.275
n7909.in[0] (.names)                                             1.014     2.289
n7909.out[0] (.names)                                            0.261     2.550
n7912.in[2] (.names)                                             1.014     3.563
n7912.out[0] (.names)                                            0.261     3.824
n7914.in[0] (.names)                                             1.014     4.838
n7914.out[0] (.names)                                            0.261     5.099
n7825.in[0] (.names)                                             1.014     6.113
n7825.out[0] (.names)                                            0.261     6.374
n7984.in[1] (.names)                                             1.014     7.388
n7984.out[0] (.names)                                            0.261     7.649
n8003.in[0] (.names)                                             1.014     8.663
n8003.out[0] (.names)                                            0.261     8.924
n8004.in[1] (.names)                                             1.014     9.938
n8004.out[0] (.names)                                            0.261    10.199
n8005.in[1] (.names)                                             1.014    11.212
n8005.out[0] (.names)                                            0.261    11.473
n8006.in[0] (.names)                                             1.014    12.487
n8006.out[0] (.names)                                            0.261    12.748
n7925.in[0] (.names)                                             1.014    13.762
n7925.out[0] (.names)                                            0.261    14.023
n7926.in[3] (.names)                                             1.014    15.037
n7926.out[0] (.names)                                            0.261    15.298
n7929.in[0] (.names)                                             1.014    16.312
n7929.out[0] (.names)                                            0.261    16.573
n7930.in[0] (.names)                                             1.014    17.586
n7930.out[0] (.names)                                            0.261    17.847
n7933.in[3] (.names)                                             1.014    18.861
n7933.out[0] (.names)                                            0.261    19.122
n7934.in[2] (.names)                                             1.014    20.136
n7934.out[0] (.names)                                            0.261    20.397
n7935.in[0] (.names)                                             1.014    21.411
n7935.out[0] (.names)                                            0.261    21.672
n7936.in[0] (.names)                                             1.014    22.686
n7936.out[0] (.names)                                            0.261    22.947
n7949.in[1] (.names)                                             1.014    23.961
n7949.out[0] (.names)                                            0.261    24.222
n7952.in[2] (.names)                                             1.014    25.235
n7952.out[0] (.names)                                            0.261    25.496
n7954.in[0] (.names)                                             1.014    26.510
n7954.out[0] (.names)                                            0.261    26.771
n7962.in[1] (.names)                                             1.014    27.785
n7962.out[0] (.names)                                            0.261    28.046
n7964.in[3] (.names)                                             1.014    29.060
n7964.out[0] (.names)                                            0.261    29.321
n7965.in[0] (.names)                                             1.014    30.335
n7965.out[0] (.names)                                            0.261    30.596
n7959.in[0] (.names)                                             1.014    31.609
n7959.out[0] (.names)                                            0.261    31.870
n7792.in[0] (.names)                                             1.014    32.884
n7792.out[0] (.names)                                            0.261    33.145
n7961.in[2] (.names)                                             1.014    34.159
n7961.out[0] (.names)                                            0.261    34.420
n7969.in[1] (.names)                                             1.014    35.434
n7969.out[0] (.names)                                            0.261    35.695
n7971.in[0] (.names)                                             1.014    36.709
n7971.out[0] (.names)                                            0.261    36.970
n7972.in[0] (.names)                                             1.014    37.984
n7972.out[0] (.names)                                            0.261    38.245
n7973.in[0] (.names)                                             1.014    39.258
n7973.out[0] (.names)                                            0.261    39.519
n7771.in[2] (.names)                                             1.014    40.533
n7771.out[0] (.names)                                            0.261    40.794
n7974.in[0] (.names)                                             1.014    41.808
n7974.out[0] (.names)                                            0.261    42.069
n7779.in[0] (.names)                                             1.014    43.083
n7779.out[0] (.names)                                            0.261    43.344
n7975.in[0] (.names)                                             1.014    44.358
n7975.out[0] (.names)                                            0.261    44.619
n7976.in[2] (.names)                                             1.014    45.632
n7976.out[0] (.names)                                            0.261    45.893
n7977.in[0] (.names)                                             1.014    46.907
n7977.out[0] (.names)                                            0.261    47.168
n7978.in[0] (.names)                                             1.014    48.182
n7978.out[0] (.names)                                            0.261    48.443
n7810.in[1] (.names)                                             1.014    49.457
n7810.out[0] (.names)                                            0.261    49.718
n7966.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7966.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 40
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n5047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5345.in[0] (.names)                                             1.014    13.543
n5345.out[0] (.names)                                            0.261    13.804
n5347.in[0] (.names)                                             1.014    14.818
n5347.out[0] (.names)                                            0.261    15.079
n5348.in[0] (.names)                                             1.014    16.093
n5348.out[0] (.names)                                            0.261    16.354
n5350.in[0] (.names)                                             1.014    17.367
n5350.out[0] (.names)                                            0.261    17.628
n5413.in[2] (.names)                                             1.014    18.642
n5413.out[0] (.names)                                            0.261    18.903
n5418.in[2] (.names)                                             1.014    19.917
n5418.out[0] (.names)                                            0.261    20.178
n5416.in[0] (.names)                                             1.014    21.192
n5416.out[0] (.names)                                            0.261    21.453
n5417.in[0] (.names)                                             1.014    22.467
n5417.out[0] (.names)                                            0.261    22.728
n5419.in[0] (.names)                                             1.014    23.742
n5419.out[0] (.names)                                            0.261    24.003
n5420.in[0] (.names)                                             1.014    25.016
n5420.out[0] (.names)                                            0.261    25.277
n5424.in[2] (.names)                                             1.014    26.291
n5424.out[0] (.names)                                            0.261    26.552
n5208.in[0] (.names)                                             1.014    27.566
n5208.out[0] (.names)                                            0.261    27.827
n5209.in[0] (.names)                                             1.014    28.841
n5209.out[0] (.names)                                            0.261    29.102
n5210.in[1] (.names)                                             1.014    30.116
n5210.out[0] (.names)                                            0.261    30.377
n5213.in[1] (.names)                                             1.014    31.390
n5213.out[0] (.names)                                            0.261    31.651
n5214.in[0] (.names)                                             1.014    32.665
n5214.out[0] (.names)                                            0.261    32.926
n5216.in[1] (.names)                                             1.014    33.940
n5216.out[0] (.names)                                            0.261    34.201
n5218.in[0] (.names)                                             1.014    35.215
n5218.out[0] (.names)                                            0.261    35.476
n5219.in[0] (.names)                                             1.014    36.490
n5219.out[0] (.names)                                            0.261    36.751
n5221.in[0] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[3] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5200.in[0] (.names)                                             1.014    40.314
n5200.out[0] (.names)                                            0.261    40.575
n5016.in[0] (.names)                                             1.014    41.589
n5016.out[0] (.names)                                            0.261    41.850
n5018.in[0] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5020.in[0] (.names)                                             1.014    44.139
n5020.out[0] (.names)                                            0.261    44.400
n5024.in[1] (.names)                                             1.014    45.413
n5024.out[0] (.names)                                            0.261    45.674
n4258.in[1] (.names)                                             1.014    46.688
n4258.out[0] (.names)                                            0.261    46.949
n5045.in[1] (.names)                                             1.014    47.963
n5045.out[0] (.names)                                            0.261    48.224
n5046.in[0] (.names)                                             1.014    49.238
n5046.out[0] (.names)                                            0.261    49.499
n5047.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5047.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n5028.Q[0] (.latch clocked by pclk)
Endpoint  : n4312.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5028.clk[0] (.latch)                                            1.014     1.014
n5028.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[1] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5051.in[1] (.names)                                             1.014     4.619
n5051.out[0] (.names)                                            0.261     4.880
n5058.in[0] (.names)                                             1.014     5.894
n5058.out[0] (.names)                                            0.261     6.155
n5029.in[0] (.names)                                             1.014     7.169
n5029.out[0] (.names)                                            0.261     7.430
n5030.in[3] (.names)                                             1.014     8.444
n5030.out[0] (.names)                                            0.261     8.705
n5031.in[2] (.names)                                             1.014     9.719
n5031.out[0] (.names)                                            0.261     9.980
n5037.in[1] (.names)                                             1.014    10.993
n5037.out[0] (.names)                                            0.261    11.254
n5038.in[0] (.names)                                             1.014    12.268
n5038.out[0] (.names)                                            0.261    12.529
n5035.in[0] (.names)                                             1.014    13.543
n5035.out[0] (.names)                                            0.261    13.804
n5003.in[1] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n4998.in[1] (.names)                                             1.014    16.093
n4998.out[0] (.names)                                            0.261    16.354
n5005.in[0] (.names)                                             1.014    17.367
n5005.out[0] (.names)                                            0.261    17.628
n4996.in[1] (.names)                                             1.014    18.642
n4996.out[0] (.names)                                            0.261    18.903
n4997.in[0] (.names)                                             1.014    19.917
n4997.out[0] (.names)                                            0.261    20.178
n4999.in[3] (.names)                                             1.014    21.192
n4999.out[0] (.names)                                            0.261    21.453
n5001.in[1] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[1] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5006.in[1] (.names)                                             1.014    26.291
n5006.out[0] (.names)                                            0.261    26.552
n5008.in[0] (.names)                                             1.014    27.566
n5008.out[0] (.names)                                            0.261    27.827
n5009.in[0] (.names)                                             1.014    28.841
n5009.out[0] (.names)                                            0.261    29.102
n5010.in[0] (.names)                                             1.014    30.116
n5010.out[0] (.names)                                            0.261    30.377
n5013.in[2] (.names)                                             1.014    31.390
n5013.out[0] (.names)                                            0.261    31.651
n5014.in[0] (.names)                                             1.014    32.665
n5014.out[0] (.names)                                            0.261    32.926
n4918.in[0] (.names)                                             1.014    33.940
n4918.out[0] (.names)                                            0.261    34.201
n4920.in[1] (.names)                                             1.014    35.215
n4920.out[0] (.names)                                            0.261    35.476
n4921.in[0] (.names)                                             1.014    36.490
n4921.out[0] (.names)                                            0.261    36.751
n4923.in[0] (.names)                                             1.014    37.765
n4923.out[0] (.names)                                            0.261    38.026
n4924.in[0] (.names)                                             1.014    39.039
n4924.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4966.in[0] (.names)                                             1.014    41.589
n4966.out[0] (.names)                                            0.261    41.850
n290.in[1] (.names)                                              1.014    42.864
n290.out[0] (.names)                                             0.261    43.125
n4936.in[2] (.names)                                             1.014    44.139
n4936.out[0] (.names)                                            0.261    44.400
n4938.in[1] (.names)                                             1.014    45.413
n4938.out[0] (.names)                                            0.261    45.674
n4940.in[1] (.names)                                             1.014    46.688
n4940.out[0] (.names)                                            0.261    46.949
n4941.in[0] (.names)                                             1.014    47.963
n4941.out[0] (.names)                                            0.261    48.224
n4311.in[0] (.names)                                             1.014    49.238
n4311.out[0] (.names)                                            0.261    49.499
n4312.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4312.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n5028.Q[0] (.latch clocked by pclk)
Endpoint  : n4943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5028.clk[0] (.latch)                                            1.014     1.014
n5028.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[1] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5051.in[1] (.names)                                             1.014     4.619
n5051.out[0] (.names)                                            0.261     4.880
n5058.in[0] (.names)                                             1.014     5.894
n5058.out[0] (.names)                                            0.261     6.155
n5029.in[0] (.names)                                             1.014     7.169
n5029.out[0] (.names)                                            0.261     7.430
n5030.in[3] (.names)                                             1.014     8.444
n5030.out[0] (.names)                                            0.261     8.705
n5031.in[2] (.names)                                             1.014     9.719
n5031.out[0] (.names)                                            0.261     9.980
n5037.in[1] (.names)                                             1.014    10.993
n5037.out[0] (.names)                                            0.261    11.254
n5038.in[0] (.names)                                             1.014    12.268
n5038.out[0] (.names)                                            0.261    12.529
n5035.in[0] (.names)                                             1.014    13.543
n5035.out[0] (.names)                                            0.261    13.804
n5003.in[1] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n4998.in[1] (.names)                                             1.014    16.093
n4998.out[0] (.names)                                            0.261    16.354
n5005.in[0] (.names)                                             1.014    17.367
n5005.out[0] (.names)                                            0.261    17.628
n4996.in[1] (.names)                                             1.014    18.642
n4996.out[0] (.names)                                            0.261    18.903
n4997.in[0] (.names)                                             1.014    19.917
n4997.out[0] (.names)                                            0.261    20.178
n4999.in[3] (.names)                                             1.014    21.192
n4999.out[0] (.names)                                            0.261    21.453
n5001.in[1] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[1] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5006.in[1] (.names)                                             1.014    26.291
n5006.out[0] (.names)                                            0.261    26.552
n5008.in[0] (.names)                                             1.014    27.566
n5008.out[0] (.names)                                            0.261    27.827
n5009.in[0] (.names)                                             1.014    28.841
n5009.out[0] (.names)                                            0.261    29.102
n5010.in[0] (.names)                                             1.014    30.116
n5010.out[0] (.names)                                            0.261    30.377
n5013.in[2] (.names)                                             1.014    31.390
n5013.out[0] (.names)                                            0.261    31.651
n5014.in[0] (.names)                                             1.014    32.665
n5014.out[0] (.names)                                            0.261    32.926
n4918.in[0] (.names)                                             1.014    33.940
n4918.out[0] (.names)                                            0.261    34.201
n4920.in[1] (.names)                                             1.014    35.215
n4920.out[0] (.names)                                            0.261    35.476
n4921.in[0] (.names)                                             1.014    36.490
n4921.out[0] (.names)                                            0.261    36.751
n4923.in[0] (.names)                                             1.014    37.765
n4923.out[0] (.names)                                            0.261    38.026
n4924.in[0] (.names)                                             1.014    39.039
n4924.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4966.in[0] (.names)                                             1.014    41.589
n4966.out[0] (.names)                                            0.261    41.850
n290.in[1] (.names)                                              1.014    42.864
n290.out[0] (.names)                                             0.261    43.125
n4936.in[2] (.names)                                             1.014    44.139
n4936.out[0] (.names)                                            0.261    44.400
n4938.in[1] (.names)                                             1.014    45.413
n4938.out[0] (.names)                                            0.261    45.674
n4940.in[1] (.names)                                             1.014    46.688
n4940.out[0] (.names)                                            0.261    46.949
n4941.in[0] (.names)                                             1.014    47.963
n4941.out[0] (.names)                                            0.261    48.224
n4311.in[0] (.names)                                             1.014    49.238
n4311.out[0] (.names)                                            0.261    49.499
n4943.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4943.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n5028.Q[0] (.latch clocked by pclk)
Endpoint  : n4975.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5028.clk[0] (.latch)                                            1.014     1.014
n5028.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[1] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5051.in[1] (.names)                                             1.014     4.619
n5051.out[0] (.names)                                            0.261     4.880
n5058.in[0] (.names)                                             1.014     5.894
n5058.out[0] (.names)                                            0.261     6.155
n5029.in[0] (.names)                                             1.014     7.169
n5029.out[0] (.names)                                            0.261     7.430
n5030.in[3] (.names)                                             1.014     8.444
n5030.out[0] (.names)                                            0.261     8.705
n5031.in[2] (.names)                                             1.014     9.719
n5031.out[0] (.names)                                            0.261     9.980
n5037.in[1] (.names)                                             1.014    10.993
n5037.out[0] (.names)                                            0.261    11.254
n5038.in[0] (.names)                                             1.014    12.268
n5038.out[0] (.names)                                            0.261    12.529
n5035.in[0] (.names)                                             1.014    13.543
n5035.out[0] (.names)                                            0.261    13.804
n5003.in[1] (.names)                                             1.014    14.818
n5003.out[0] (.names)                                            0.261    15.079
n4998.in[1] (.names)                                             1.014    16.093
n4998.out[0] (.names)                                            0.261    16.354
n5005.in[0] (.names)                                             1.014    17.367
n5005.out[0] (.names)                                            0.261    17.628
n4996.in[1] (.names)                                             1.014    18.642
n4996.out[0] (.names)                                            0.261    18.903
n4997.in[0] (.names)                                             1.014    19.917
n4997.out[0] (.names)                                            0.261    20.178
n4999.in[3] (.names)                                             1.014    21.192
n4999.out[0] (.names)                                            0.261    21.453
n5001.in[1] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[1] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5006.in[1] (.names)                                             1.014    26.291
n5006.out[0] (.names)                                            0.261    26.552
n5008.in[0] (.names)                                             1.014    27.566
n5008.out[0] (.names)                                            0.261    27.827
n5009.in[0] (.names)                                             1.014    28.841
n5009.out[0] (.names)                                            0.261    29.102
n5010.in[0] (.names)                                             1.014    30.116
n5010.out[0] (.names)                                            0.261    30.377
n5013.in[2] (.names)                                             1.014    31.390
n5013.out[0] (.names)                                            0.261    31.651
n5014.in[0] (.names)                                             1.014    32.665
n5014.out[0] (.names)                                            0.261    32.926
n4918.in[0] (.names)                                             1.014    33.940
n4918.out[0] (.names)                                            0.261    34.201
n4920.in[1] (.names)                                             1.014    35.215
n4920.out[0] (.names)                                            0.261    35.476
n4921.in[0] (.names)                                             1.014    36.490
n4921.out[0] (.names)                                            0.261    36.751
n4923.in[0] (.names)                                             1.014    37.765
n4923.out[0] (.names)                                            0.261    38.026
n4924.in[0] (.names)                                             1.014    39.039
n4924.out[0] (.names)                                            0.261    39.300
n4964.in[0] (.names)                                             1.014    40.314
n4964.out[0] (.names)                                            0.261    40.575
n4966.in[0] (.names)                                             1.014    41.589
n4966.out[0] (.names)                                            0.261    41.850
n290.in[1] (.names)                                              1.014    42.864
n290.out[0] (.names)                                             0.261    43.125
n4968.in[0] (.names)                                             1.014    44.139
n4968.out[0] (.names)                                            0.261    44.400
n4969.in[0] (.names)                                             1.014    45.413
n4969.out[0] (.names)                                            0.261    45.674
n4971.in[1] (.names)                                             1.014    46.688
n4971.out[0] (.names)                                            0.261    46.949
n4973.in[0] (.names)                                             1.014    47.963
n4973.out[0] (.names)                                            0.261    48.224
n4974.in[0] (.names)                                             1.014    49.238
n4974.out[0] (.names)                                            0.261    49.499
n4975.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4975.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n4314.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5149.in[1] (.names)                                             1.014     8.444
n5149.out[0] (.names)                                            0.261     8.705
n5120.in[0] (.names)                                             1.014     9.719
n5120.out[0] (.names)                                            0.261     9.980
n5150.in[0] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5152.in[1] (.names)                                             1.014    12.268
n5152.out[0] (.names)                                            0.261    12.529
n5154.in[0] (.names)                                             1.014    13.543
n5154.out[0] (.names)                                            0.261    13.804
n5155.in[0] (.names)                                             1.014    14.818
n5155.out[0] (.names)                                            0.261    15.079
n5156.in[1] (.names)                                             1.014    16.093
n5156.out[0] (.names)                                            0.261    16.354
n5157.in[0] (.names)                                             1.014    17.367
n5157.out[0] (.names)                                            0.261    17.628
n5119.in[0] (.names)                                             1.014    18.642
n5119.out[0] (.names)                                            0.261    18.903
n5158.in[0] (.names)                                             1.014    19.917
n5158.out[0] (.names)                                            0.261    20.178
n5163.in[2] (.names)                                             1.014    21.192
n5163.out[0] (.names)                                            0.261    21.453
n5165.in[1] (.names)                                             1.014    22.467
n5165.out[0] (.names)                                            0.261    22.728
n5167.in[0] (.names)                                             1.014    23.742
n5167.out[0] (.names)                                            0.261    24.003
n5168.in[0] (.names)                                             1.014    25.016
n5168.out[0] (.names)                                            0.261    25.277
n5169.in[2] (.names)                                             1.014    26.291
n5169.out[0] (.names)                                            0.261    26.552
n5170.in[0] (.names)                                             1.014    27.566
n5170.out[0] (.names)                                            0.261    27.827
n5171.in[0] (.names)                                             1.014    28.841
n5171.out[0] (.names)                                            0.261    29.102
n5172.in[0] (.names)                                             1.014    30.116
n5172.out[0] (.names)                                            0.261    30.377
n5174.in[0] (.names)                                             1.014    31.390
n5174.out[0] (.names)                                            0.261    31.651
n5175.in[0] (.names)                                             1.014    32.665
n5175.out[0] (.names)                                            0.261    32.926
n5195.in[1] (.names)                                             1.014    33.940
n5195.out[0] (.names)                                            0.261    34.201
n5176.in[0] (.names)                                             1.014    35.215
n5176.out[0] (.names)                                            0.261    35.476
n5177.in[0] (.names)                                             1.014    36.490
n5177.out[0] (.names)                                            0.261    36.751
n5186.in[2] (.names)                                             1.014    37.765
n5186.out[0] (.names)                                            0.261    38.026
n5187.in[0] (.names)                                             1.014    39.039
n5187.out[0] (.names)                                            0.261    39.300
n5188.in[0] (.names)                                             1.014    40.314
n5188.out[0] (.names)                                            0.261    40.575
n5189.in[0] (.names)                                             1.014    41.589
n5189.out[0] (.names)                                            0.261    41.850
n5190.in[0] (.names)                                             1.014    42.864
n5190.out[0] (.names)                                            0.261    43.125
n5191.in[0] (.names)                                             1.014    44.139
n5191.out[0] (.names)                                            0.261    44.400
n5180.in[0] (.names)                                             1.014    45.413
n5180.out[0] (.names)                                            0.261    45.674
n5181.in[0] (.names)                                             1.014    46.688
n5181.out[0] (.names)                                            0.261    46.949
n5194.in[1] (.names)                                             1.014    47.963
n5194.out[0] (.names)                                            0.261    48.224
n4313.in[0] (.names)                                             1.014    49.238
n4313.out[0] (.names)                                            0.261    49.499
n4314.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4314.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n4264.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5149.in[1] (.names)                                             1.014     8.444
n5149.out[0] (.names)                                            0.261     8.705
n5120.in[0] (.names)                                             1.014     9.719
n5120.out[0] (.names)                                            0.261     9.980
n5150.in[0] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5152.in[1] (.names)                                             1.014    12.268
n5152.out[0] (.names)                                            0.261    12.529
n5154.in[0] (.names)                                             1.014    13.543
n5154.out[0] (.names)                                            0.261    13.804
n5155.in[0] (.names)                                             1.014    14.818
n5155.out[0] (.names)                                            0.261    15.079
n5156.in[1] (.names)                                             1.014    16.093
n5156.out[0] (.names)                                            0.261    16.354
n5157.in[0] (.names)                                             1.014    17.367
n5157.out[0] (.names)                                            0.261    17.628
n5119.in[0] (.names)                                             1.014    18.642
n5119.out[0] (.names)                                            0.261    18.903
n5158.in[0] (.names)                                             1.014    19.917
n5158.out[0] (.names)                                            0.261    20.178
n5163.in[2] (.names)                                             1.014    21.192
n5163.out[0] (.names)                                            0.261    21.453
n5165.in[1] (.names)                                             1.014    22.467
n5165.out[0] (.names)                                            0.261    22.728
n5167.in[0] (.names)                                             1.014    23.742
n5167.out[0] (.names)                                            0.261    24.003
n5168.in[0] (.names)                                             1.014    25.016
n5168.out[0] (.names)                                            0.261    25.277
n5169.in[2] (.names)                                             1.014    26.291
n5169.out[0] (.names)                                            0.261    26.552
n5170.in[0] (.names)                                             1.014    27.566
n5170.out[0] (.names)                                            0.261    27.827
n5171.in[0] (.names)                                             1.014    28.841
n5171.out[0] (.names)                                            0.261    29.102
n5172.in[0] (.names)                                             1.014    30.116
n5172.out[0] (.names)                                            0.261    30.377
n5174.in[0] (.names)                                             1.014    31.390
n5174.out[0] (.names)                                            0.261    31.651
n5175.in[0] (.names)                                             1.014    32.665
n5175.out[0] (.names)                                            0.261    32.926
n5195.in[1] (.names)                                             1.014    33.940
n5195.out[0] (.names)                                            0.261    34.201
n5176.in[0] (.names)                                             1.014    35.215
n5176.out[0] (.names)                                            0.261    35.476
n5177.in[0] (.names)                                             1.014    36.490
n5177.out[0] (.names)                                            0.261    36.751
n5186.in[2] (.names)                                             1.014    37.765
n5186.out[0] (.names)                                            0.261    38.026
n5187.in[0] (.names)                                             1.014    39.039
n5187.out[0] (.names)                                            0.261    39.300
n5188.in[0] (.names)                                             1.014    40.314
n5188.out[0] (.names)                                            0.261    40.575
n5189.in[0] (.names)                                             1.014    41.589
n5189.out[0] (.names)                                            0.261    41.850
n5190.in[0] (.names)                                             1.014    42.864
n5190.out[0] (.names)                                            0.261    43.125
n5191.in[0] (.names)                                             1.014    44.139
n5191.out[0] (.names)                                            0.261    44.400
n5180.in[0] (.names)                                             1.014    45.413
n5180.out[0] (.names)                                            0.261    45.674
n5181.in[0] (.names)                                             1.014    46.688
n5181.out[0] (.names)                                            0.261    46.949
n5194.in[1] (.names)                                             1.014    47.963
n5194.out[0] (.names)                                            0.261    48.224
n4263.in[0] (.names)                                             1.014    49.238
n4263.out[0] (.names)                                            0.261    49.499
n4264.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4264.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n5192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5149.in[1] (.names)                                             1.014     8.444
n5149.out[0] (.names)                                            0.261     8.705
n5120.in[0] (.names)                                             1.014     9.719
n5120.out[0] (.names)                                            0.261     9.980
n5150.in[0] (.names)                                             1.014    10.993
n5150.out[0] (.names)                                            0.261    11.254
n5152.in[1] (.names)                                             1.014    12.268
n5152.out[0] (.names)                                            0.261    12.529
n5154.in[0] (.names)                                             1.014    13.543
n5154.out[0] (.names)                                            0.261    13.804
n5155.in[0] (.names)                                             1.014    14.818
n5155.out[0] (.names)                                            0.261    15.079
n5156.in[1] (.names)                                             1.014    16.093
n5156.out[0] (.names)                                            0.261    16.354
n5157.in[0] (.names)                                             1.014    17.367
n5157.out[0] (.names)                                            0.261    17.628
n5119.in[0] (.names)                                             1.014    18.642
n5119.out[0] (.names)                                            0.261    18.903
n5158.in[0] (.names)                                             1.014    19.917
n5158.out[0] (.names)                                            0.261    20.178
n5163.in[2] (.names)                                             1.014    21.192
n5163.out[0] (.names)                                            0.261    21.453
n5165.in[1] (.names)                                             1.014    22.467
n5165.out[0] (.names)                                            0.261    22.728
n5167.in[0] (.names)                                             1.014    23.742
n5167.out[0] (.names)                                            0.261    24.003
n5168.in[0] (.names)                                             1.014    25.016
n5168.out[0] (.names)                                            0.261    25.277
n5169.in[2] (.names)                                             1.014    26.291
n5169.out[0] (.names)                                            0.261    26.552
n5170.in[0] (.names)                                             1.014    27.566
n5170.out[0] (.names)                                            0.261    27.827
n5171.in[0] (.names)                                             1.014    28.841
n5171.out[0] (.names)                                            0.261    29.102
n5172.in[0] (.names)                                             1.014    30.116
n5172.out[0] (.names)                                            0.261    30.377
n5174.in[0] (.names)                                             1.014    31.390
n5174.out[0] (.names)                                            0.261    31.651
n5175.in[0] (.names)                                             1.014    32.665
n5175.out[0] (.names)                                            0.261    32.926
n5195.in[1] (.names)                                             1.014    33.940
n5195.out[0] (.names)                                            0.261    34.201
n5176.in[0] (.names)                                             1.014    35.215
n5176.out[0] (.names)                                            0.261    35.476
n5177.in[0] (.names)                                             1.014    36.490
n5177.out[0] (.names)                                            0.261    36.751
n5186.in[2] (.names)                                             1.014    37.765
n5186.out[0] (.names)                                            0.261    38.026
n5187.in[0] (.names)                                             1.014    39.039
n5187.out[0] (.names)                                            0.261    39.300
n5188.in[0] (.names)                                             1.014    40.314
n5188.out[0] (.names)                                            0.261    40.575
n5189.in[0] (.names)                                             1.014    41.589
n5189.out[0] (.names)                                            0.261    41.850
n5190.in[0] (.names)                                             1.014    42.864
n5190.out[0] (.names)                                            0.261    43.125
n5191.in[0] (.names)                                             1.014    44.139
n5191.out[0] (.names)                                            0.261    44.400
n5180.in[0] (.names)                                             1.014    45.413
n5180.out[0] (.names)                                            0.261    45.674
n5181.in[0] (.names)                                             1.014    46.688
n5181.out[0] (.names)                                            0.261    46.949
n5194.in[1] (.names)                                             1.014    47.963
n5194.out[0] (.names)                                            0.261    48.224
n4263.in[0] (.names)                                             1.014    49.238
n4263.out[0] (.names)                                            0.261    49.499
n5192.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5192.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n4266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5368.in[1] (.names)                                             1.014    13.543
n5368.out[0] (.names)                                            0.261    13.804
n5370.in[2] (.names)                                             1.014    14.818
n5370.out[0] (.names)                                            0.261    15.079
n5365.in[2] (.names)                                             1.014    16.093
n5365.out[0] (.names)                                            0.261    16.354
n5367.in[0] (.names)                                             1.014    17.367
n5367.out[0] (.names)                                            0.261    17.628
n5371.in[1] (.names)                                             1.014    18.642
n5371.out[0] (.names)                                            0.261    18.903
n5373.in[1] (.names)                                             1.014    19.917
n5373.out[0] (.names)                                            0.261    20.178
n5375.in[0] (.names)                                             1.014    21.192
n5375.out[0] (.names)                                            0.261    21.453
n5379.in[0] (.names)                                             1.014    22.467
n5379.out[0] (.names)                                            0.261    22.728
n5380.in[1] (.names)                                             1.014    23.742
n5380.out[0] (.names)                                            0.261    24.003
n5376.in[0] (.names)                                             1.014    25.016
n5376.out[0] (.names)                                            0.261    25.277
n5377.in[0] (.names)                                             1.014    26.291
n5377.out[0] (.names)                                            0.261    26.552
n5381.in[0] (.names)                                             1.014    27.566
n5381.out[0] (.names)                                            0.261    27.827
n5386.in[0] (.names)                                             1.014    28.841
n5386.out[0] (.names)                                            0.261    29.102
n5387.in[1] (.names)                                             1.014    30.116
n5387.out[0] (.names)                                            0.261    30.377
n5390.in[0] (.names)                                             1.014    31.390
n5390.out[0] (.names)                                            0.261    31.651
n5388.in[0] (.names)                                             1.014    32.665
n5388.out[0] (.names)                                            0.261    32.926
n5389.in[1] (.names)                                             1.014    33.940
n5389.out[0] (.names)                                            0.261    34.201
n5401.in[1] (.names)                                             1.014    35.215
n5401.out[0] (.names)                                            0.261    35.476
n5403.in[1] (.names)                                             1.014    36.490
n5403.out[0] (.names)                                            0.261    36.751
n5017.in[0] (.names)                                             1.014    37.765
n5017.out[0] (.names)                                            0.261    38.026
n5405.in[0] (.names)                                             1.014    39.039
n5405.out[0] (.names)                                            0.261    39.300
n5406.in[0] (.names)                                             1.014    40.314
n5406.out[0] (.names)                                            0.261    40.575
n5409.in[0] (.names)                                             1.014    41.589
n5409.out[0] (.names)                                            0.261    41.850
n5398.in[0] (.names)                                             1.014    42.864
n5398.out[0] (.names)                                            0.261    43.125
n4273.in[0] (.names)                                             1.014    44.139
n4273.out[0] (.names)                                            0.261    44.400
n5399.in[1] (.names)                                             1.014    45.413
n5399.out[0] (.names)                                            0.261    45.674
n5407.in[0] (.names)                                             1.014    46.688
n5407.out[0] (.names)                                            0.261    46.949
n5408.in[1] (.names)                                             1.014    47.963
n5408.out[0] (.names)                                            0.261    48.224
n4265.in[0] (.names)                                             1.014    49.238
n4265.out[0] (.names)                                            0.261    49.499
n4266.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4266.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n5410.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5368.in[1] (.names)                                             1.014    13.543
n5368.out[0] (.names)                                            0.261    13.804
n5370.in[2] (.names)                                             1.014    14.818
n5370.out[0] (.names)                                            0.261    15.079
n5365.in[2] (.names)                                             1.014    16.093
n5365.out[0] (.names)                                            0.261    16.354
n5367.in[0] (.names)                                             1.014    17.367
n5367.out[0] (.names)                                            0.261    17.628
n5371.in[1] (.names)                                             1.014    18.642
n5371.out[0] (.names)                                            0.261    18.903
n5373.in[1] (.names)                                             1.014    19.917
n5373.out[0] (.names)                                            0.261    20.178
n5375.in[0] (.names)                                             1.014    21.192
n5375.out[0] (.names)                                            0.261    21.453
n5379.in[0] (.names)                                             1.014    22.467
n5379.out[0] (.names)                                            0.261    22.728
n5380.in[1] (.names)                                             1.014    23.742
n5380.out[0] (.names)                                            0.261    24.003
n5376.in[0] (.names)                                             1.014    25.016
n5376.out[0] (.names)                                            0.261    25.277
n5377.in[0] (.names)                                             1.014    26.291
n5377.out[0] (.names)                                            0.261    26.552
n5381.in[0] (.names)                                             1.014    27.566
n5381.out[0] (.names)                                            0.261    27.827
n5386.in[0] (.names)                                             1.014    28.841
n5386.out[0] (.names)                                            0.261    29.102
n5387.in[1] (.names)                                             1.014    30.116
n5387.out[0] (.names)                                            0.261    30.377
n5390.in[0] (.names)                                             1.014    31.390
n5390.out[0] (.names)                                            0.261    31.651
n5388.in[0] (.names)                                             1.014    32.665
n5388.out[0] (.names)                                            0.261    32.926
n5389.in[1] (.names)                                             1.014    33.940
n5389.out[0] (.names)                                            0.261    34.201
n5401.in[1] (.names)                                             1.014    35.215
n5401.out[0] (.names)                                            0.261    35.476
n5403.in[1] (.names)                                             1.014    36.490
n5403.out[0] (.names)                                            0.261    36.751
n5017.in[0] (.names)                                             1.014    37.765
n5017.out[0] (.names)                                            0.261    38.026
n5405.in[0] (.names)                                             1.014    39.039
n5405.out[0] (.names)                                            0.261    39.300
n5406.in[0] (.names)                                             1.014    40.314
n5406.out[0] (.names)                                            0.261    40.575
n5409.in[0] (.names)                                             1.014    41.589
n5409.out[0] (.names)                                            0.261    41.850
n5398.in[0] (.names)                                             1.014    42.864
n5398.out[0] (.names)                                            0.261    43.125
n4273.in[0] (.names)                                             1.014    44.139
n4273.out[0] (.names)                                            0.261    44.400
n5399.in[1] (.names)                                             1.014    45.413
n5399.out[0] (.names)                                            0.261    45.674
n5407.in[0] (.names)                                             1.014    46.688
n5407.out[0] (.names)                                            0.261    46.949
n5408.in[1] (.names)                                             1.014    47.963
n5408.out[0] (.names)                                            0.261    48.224
n4265.in[0] (.names)                                             1.014    49.238
n4265.out[0] (.names)                                            0.261    49.499
n5410.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5410.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n5469.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5345.in[0] (.names)                                             1.014    13.543
n5345.out[0] (.names)                                            0.261    13.804
n5347.in[0] (.names)                                             1.014    14.818
n5347.out[0] (.names)                                            0.261    15.079
n5348.in[0] (.names)                                             1.014    16.093
n5348.out[0] (.names)                                            0.261    16.354
n5350.in[0] (.names)                                             1.014    17.367
n5350.out[0] (.names)                                            0.261    17.628
n5413.in[2] (.names)                                             1.014    18.642
n5413.out[0] (.names)                                            0.261    18.903
n5418.in[2] (.names)                                             1.014    19.917
n5418.out[0] (.names)                                            0.261    20.178
n5416.in[0] (.names)                                             1.014    21.192
n5416.out[0] (.names)                                            0.261    21.453
n5417.in[0] (.names)                                             1.014    22.467
n5417.out[0] (.names)                                            0.261    22.728
n5419.in[0] (.names)                                             1.014    23.742
n5419.out[0] (.names)                                            0.261    24.003
n5420.in[0] (.names)                                             1.014    25.016
n5420.out[0] (.names)                                            0.261    25.277
n5424.in[2] (.names)                                             1.014    26.291
n5424.out[0] (.names)                                            0.261    26.552
n5208.in[0] (.names)                                             1.014    27.566
n5208.out[0] (.names)                                            0.261    27.827
n5209.in[0] (.names)                                             1.014    28.841
n5209.out[0] (.names)                                            0.261    29.102
n5210.in[1] (.names)                                             1.014    30.116
n5210.out[0] (.names)                                            0.261    30.377
n5213.in[1] (.names)                                             1.014    31.390
n5213.out[0] (.names)                                            0.261    31.651
n5214.in[0] (.names)                                             1.014    32.665
n5214.out[0] (.names)                                            0.261    32.926
n5216.in[1] (.names)                                             1.014    33.940
n5216.out[0] (.names)                                            0.261    34.201
n5218.in[0] (.names)                                             1.014    35.215
n5218.out[0] (.names)                                            0.261    35.476
n5219.in[0] (.names)                                             1.014    36.490
n5219.out[0] (.names)                                            0.261    36.751
n5221.in[0] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[3] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5200.in[0] (.names)                                             1.014    40.314
n5200.out[0] (.names)                                            0.261    40.575
n5016.in[0] (.names)                                             1.014    41.589
n5016.out[0] (.names)                                            0.261    41.850
n5018.in[0] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5020.in[0] (.names)                                             1.014    44.139
n5020.out[0] (.names)                                            0.261    44.400
n5024.in[1] (.names)                                             1.014    45.413
n5024.out[0] (.names)                                            0.261    45.674
n5025.in[1] (.names)                                             1.014    46.688
n5025.out[0] (.names)                                            0.261    46.949
n5026.in[0] (.names)                                             1.014    47.963
n5026.out[0] (.names)                                            0.261    48.224
n5027.in[0] (.names)                                             1.014    49.238
n5027.out[0] (.names)                                            0.261    49.499
n5469.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5469.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n4758.Q[0] (.latch clocked by pclk)
Endpoint  : n214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4758.clk[0] (.latch)                                            1.014     1.014
n4758.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4754.in[0] (.names)                                             1.014     2.070
n4754.out[0] (.names)                                            0.261     2.331
n4751.in[0] (.names)                                             1.014     3.344
n4751.out[0] (.names)                                            0.261     3.605
n4825.in[0] (.names)                                             1.014     4.619
n4825.out[0] (.names)                                            0.261     4.880
n4828.in[2] (.names)                                             1.014     5.894
n4828.out[0] (.names)                                            0.261     6.155
n4833.in[0] (.names)                                             1.014     7.169
n4833.out[0] (.names)                                            0.261     7.430
n4720.in[0] (.names)                                             1.014     8.444
n4720.out[0] (.names)                                            0.261     8.705
n4766.in[0] (.names)                                             1.014     9.719
n4766.out[0] (.names)                                            0.261     9.980
n4773.in[0] (.names)                                             1.014    10.993
n4773.out[0] (.names)                                            0.261    11.254
n4776.in[1] (.names)                                             1.014    12.268
n4776.out[0] (.names)                                            0.261    12.529
n4771.in[0] (.names)                                             1.014    13.543
n4771.out[0] (.names)                                            0.261    13.804
n4772.in[0] (.names)                                             1.014    14.818
n4772.out[0] (.names)                                            0.261    15.079
n4775.in[2] (.names)                                             1.014    16.093
n4775.out[0] (.names)                                            0.261    16.354
n4777.in[1] (.names)                                             1.014    17.367
n4777.out[0] (.names)                                            0.261    17.628
n4778.in[2] (.names)                                             1.014    18.642
n4778.out[0] (.names)                                            0.261    18.903
n4779.in[0] (.names)                                             1.014    19.917
n4779.out[0] (.names)                                            0.261    20.178
n4780.in[2] (.names)                                             1.014    21.192
n4780.out[0] (.names)                                            0.261    21.453
n4781.in[0] (.names)                                             1.014    22.467
n4781.out[0] (.names)                                            0.261    22.728
n4782.in[0] (.names)                                             1.014    23.742
n4782.out[0] (.names)                                            0.261    24.003
n4802.in[0] (.names)                                             1.014    25.016
n4802.out[0] (.names)                                            0.261    25.277
n4805.in[0] (.names)                                             1.014    26.291
n4805.out[0] (.names)                                            0.261    26.552
n4806.in[0] (.names)                                             1.014    27.566
n4806.out[0] (.names)                                            0.261    27.827
n4803.in[0] (.names)                                             1.014    28.841
n4803.out[0] (.names)                                            0.261    29.102
n4804.in[0] (.names)                                             1.014    30.116
n4804.out[0] (.names)                                            0.261    30.377
n4807.in[0] (.names)                                             1.014    31.390
n4807.out[0] (.names)                                            0.261    31.651
n4809.in[0] (.names)                                             1.014    32.665
n4809.out[0] (.names)                                            0.261    32.926
n4812.in[0] (.names)                                             1.014    33.940
n4812.out[0] (.names)                                            0.261    34.201
n4817.in[1] (.names)                                             1.014    35.215
n4817.out[0] (.names)                                            0.261    35.476
n4813.in[0] (.names)                                             1.014    36.490
n4813.out[0] (.names)                                            0.261    36.751
n4814.in[0] (.names)                                             1.014    37.765
n4814.out[0] (.names)                                            0.261    38.026
n4815.in[0] (.names)                                             1.014    39.039
n4815.out[0] (.names)                                            0.261    39.300
n4818.in[1] (.names)                                             1.014    40.314
n4818.out[0] (.names)                                            0.261    40.575
n4819.in[1] (.names)                                             1.014    41.589
n4819.out[0] (.names)                                            0.261    41.850
n4295.in[2] (.names)                                             1.014    42.864
n4295.out[0] (.names)                                            0.261    43.125
n4821.in[2] (.names)                                             1.014    44.139
n4821.out[0] (.names)                                            0.261    44.400
n326.in[0] (.names)                                              1.014    45.413
n326.out[0] (.names)                                             0.261    45.674
n1645.in[0] (.names)                                             1.014    46.688
n1645.out[0] (.names)                                            0.261    46.949
n4811.in[1] (.names)                                             1.014    47.963
n4811.out[0] (.names)                                            0.261    48.224
n1654.in[1] (.names)                                             1.014    49.238
n1654.out[0] (.names)                                            0.261    49.499
n214.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n214.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n1906.Q[0] (.latch clocked by pclk)
Endpoint  : n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1906.clk[0] (.latch)                                            1.014     1.014
n1906.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5472.in[0] (.names)                                             1.014     2.070
n5472.out[0] (.names)                                            0.261     2.331
n5473.in[0] (.names)                                             1.014     3.344
n5473.out[0] (.names)                                            0.261     3.605
n5474.in[0] (.names)                                             1.014     4.619
n5474.out[0] (.names)                                            0.261     4.880
n5476.in[0] (.names)                                             1.014     5.894
n5476.out[0] (.names)                                            0.261     6.155
n5147.in[1] (.names)                                             1.014     7.169
n5147.out[0] (.names)                                            0.261     7.430
n5477.in[0] (.names)                                             1.014     8.444
n5477.out[0] (.names)                                            0.261     8.705
n5341.in[0] (.names)                                             1.014     9.719
n5341.out[0] (.names)                                            0.261     9.980
n5343.in[0] (.names)                                             1.014    10.993
n5343.out[0] (.names)                                            0.261    11.254
n5344.in[0] (.names)                                             1.014    12.268
n5344.out[0] (.names)                                            0.261    12.529
n5345.in[0] (.names)                                             1.014    13.543
n5345.out[0] (.names)                                            0.261    13.804
n5347.in[0] (.names)                                             1.014    14.818
n5347.out[0] (.names)                                            0.261    15.079
n5348.in[0] (.names)                                             1.014    16.093
n5348.out[0] (.names)                                            0.261    16.354
n5350.in[0] (.names)                                             1.014    17.367
n5350.out[0] (.names)                                            0.261    17.628
n5413.in[2] (.names)                                             1.014    18.642
n5413.out[0] (.names)                                            0.261    18.903
n5418.in[2] (.names)                                             1.014    19.917
n5418.out[0] (.names)                                            0.261    20.178
n5416.in[0] (.names)                                             1.014    21.192
n5416.out[0] (.names)                                            0.261    21.453
n5417.in[0] (.names)                                             1.014    22.467
n5417.out[0] (.names)                                            0.261    22.728
n5419.in[0] (.names)                                             1.014    23.742
n5419.out[0] (.names)                                            0.261    24.003
n5420.in[0] (.names)                                             1.014    25.016
n5420.out[0] (.names)                                            0.261    25.277
n5424.in[2] (.names)                                             1.014    26.291
n5424.out[0] (.names)                                            0.261    26.552
n5208.in[0] (.names)                                             1.014    27.566
n5208.out[0] (.names)                                            0.261    27.827
n5209.in[0] (.names)                                             1.014    28.841
n5209.out[0] (.names)                                            0.261    29.102
n5210.in[1] (.names)                                             1.014    30.116
n5210.out[0] (.names)                                            0.261    30.377
n5213.in[1] (.names)                                             1.014    31.390
n5213.out[0] (.names)                                            0.261    31.651
n5214.in[0] (.names)                                             1.014    32.665
n5214.out[0] (.names)                                            0.261    32.926
n5216.in[1] (.names)                                             1.014    33.940
n5216.out[0] (.names)                                            0.261    34.201
n5218.in[0] (.names)                                             1.014    35.215
n5218.out[0] (.names)                                            0.261    35.476
n5219.in[0] (.names)                                             1.014    36.490
n5219.out[0] (.names)                                            0.261    36.751
n5221.in[0] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[3] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5200.in[0] (.names)                                             1.014    40.314
n5200.out[0] (.names)                                            0.261    40.575
n5016.in[0] (.names)                                             1.014    41.589
n5016.out[0] (.names)                                            0.261    41.850
n5246.in[2] (.names)                                             1.014    42.864
n5246.out[0] (.names)                                            0.261    43.125
n5247.in[1] (.names)                                             1.014    44.139
n5247.out[0] (.names)                                            0.261    44.400
n5254.in[1] (.names)                                             1.014    45.413
n5254.out[0] (.names)                                            0.261    45.674
n5261.in[1] (.names)                                             1.014    46.688
n5261.out[0] (.names)                                            0.261    46.949
n4279.in[0] (.names)                                             1.014    47.963
n4279.out[0] (.names)                                            0.261    48.224
n4287.in[0] (.names)                                             1.014    49.238
n4287.out[0] (.names)                                            0.261    49.499
n4288.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4288.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n612.Q[0] (.latch clocked by pclk)
Endpoint  : n425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n612.clk[0] (.latch)                                             1.014     1.014
n612.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n587.in[0] (.names)                                              1.014     2.070
n587.out[0] (.names)                                             0.261     2.331
n566.in[2] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n630.in[0] (.names)                                              1.014     4.619
n630.out[0] (.names)                                             0.261     4.880
n631.in[2] (.names)                                              1.014     5.894
n631.out[0] (.names)                                             0.261     6.155
n632.in[2] (.names)                                              1.014     7.169
n632.out[0] (.names)                                             0.261     7.430
n633.in[0] (.names)                                              1.014     8.444
n633.out[0] (.names)                                             0.261     8.705
n611.in[1] (.names)                                              1.014     9.719
n611.out[0] (.names)                                             0.261     9.980
n550.in[0] (.names)                                              1.014    10.993
n550.out[0] (.names)                                             0.261    11.254
n551.in[1] (.names)                                              1.014    12.268
n551.out[0] (.names)                                             0.261    12.529
n552.in[0] (.names)                                              1.014    13.543
n552.out[0] (.names)                                             0.261    13.804
n555.in[1] (.names)                                              1.014    14.818
n555.out[0] (.names)                                             0.261    15.079
n556.in[0] (.names)                                              1.014    16.093
n556.out[0] (.names)                                             0.261    16.354
n441.in[0] (.names)                                              1.014    17.367
n441.out[0] (.names)                                             0.261    17.628
n1027.in[0] (.names)                                             1.014    18.642
n1027.out[0] (.names)                                            0.261    18.903
n1004.in[0] (.names)                                             1.014    19.917
n1004.out[0] (.names)                                            0.261    20.178
n1028.in[0] (.names)                                             1.014    21.192
n1028.out[0] (.names)                                            0.261    21.453
n1043.in[3] (.names)                                             1.014    22.467
n1043.out[0] (.names)                                            0.261    22.728
n1044.in[0] (.names)                                             1.014    23.742
n1044.out[0] (.names)                                            0.261    24.003
n973.in[1] (.names)                                              1.014    25.016
n973.out[0] (.names)                                             0.261    25.277
n974.in[3] (.names)                                              1.014    26.291
n974.out[0] (.names)                                             0.261    26.552
n975.in[1] (.names)                                              1.014    27.566
n975.out[0] (.names)                                             0.261    27.827
n947.in[0] (.names)                                              1.014    28.841
n947.out[0] (.names)                                             0.261    29.102
n948.in[0] (.names)                                              1.014    30.116
n948.out[0] (.names)                                             0.261    30.377
n950.in[0] (.names)                                              1.014    31.390
n950.out[0] (.names)                                             0.261    31.651
n951.in[2] (.names)                                              1.014    32.665
n951.out[0] (.names)                                             0.261    32.926
n952.in[0] (.names)                                              1.014    33.940
n952.out[0] (.names)                                             0.261    34.201
n944.in[1] (.names)                                              1.014    35.215
n944.out[0] (.names)                                             0.261    35.476
n953.in[2] (.names)                                              1.014    36.490
n953.out[0] (.names)                                             0.261    36.751
n954.in[0] (.names)                                              1.014    37.765
n954.out[0] (.names)                                             0.261    38.026
n956.in[2] (.names)                                              1.014    39.039
n956.out[0] (.names)                                             0.261    39.300
n957.in[0] (.names)                                              1.014    40.314
n957.out[0] (.names)                                             0.261    40.575
n958.in[0] (.names)                                              1.014    41.589
n958.out[0] (.names)                                             0.261    41.850
n197.in[0] (.names)                                              1.014    42.864
n197.out[0] (.names)                                             0.261    43.125
n959.in[0] (.names)                                              1.014    44.139
n959.out[0] (.names)                                             0.261    44.400
n960.in[0] (.names)                                              1.014    45.413
n960.out[0] (.names)                                             0.261    45.674
n961.in[1] (.names)                                              1.014    46.688
n961.out[0] (.names)                                             0.261    46.949
n371.in[0] (.names)                                              1.014    47.963
n371.out[0] (.names)                                             0.261    48.224
n424.in[1] (.names)                                              1.014    49.238
n424.out[0] (.names)                                             0.261    49.499
n425.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n425.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n1667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3414.in[0] (.names)                                             1.014     2.070
n3414.out[0] (.names)                                            0.261     2.331
n3416.in[0] (.names)                                             1.014     3.344
n3416.out[0] (.names)                                            0.261     3.605
n3417.in[0] (.names)                                             1.014     4.619
n3417.out[0] (.names)                                            0.261     4.880
n3424.in[0] (.names)                                             1.014     5.894
n3424.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3425.in[1] (.names)                                             1.014     8.444
n3425.out[0] (.names)                                            0.261     8.705
n3426.in[0] (.names)                                             1.014     9.719
n3426.out[0] (.names)                                            0.261     9.980
n3429.in[0] (.names)                                             1.014    10.993
n3429.out[0] (.names)                                            0.261    11.254
n3430.in[0] (.names)                                             1.014    12.268
n3430.out[0] (.names)                                            0.261    12.529
n3431.in[0] (.names)                                             1.014    13.543
n3431.out[0] (.names)                                            0.261    13.804
n3419.in[1] (.names)                                             1.014    14.818
n3419.out[0] (.names)                                            0.261    15.079
n3433.in[0] (.names)                                             1.014    16.093
n3433.out[0] (.names)                                            0.261    16.354
n3434.in[0] (.names)                                             1.014    17.367
n3434.out[0] (.names)                                            0.261    17.628
n3421.in[0] (.names)                                             1.014    18.642
n3421.out[0] (.names)                                            0.261    18.903
n3435.in[0] (.names)                                             1.014    19.917
n3435.out[0] (.names)                                            0.261    20.178
n3512.in[1] (.names)                                             1.014    21.192
n3512.out[0] (.names)                                            0.261    21.453
n3513.in[0] (.names)                                             1.014    22.467
n3513.out[0] (.names)                                            0.261    22.728
n3473.in[0] (.names)                                             1.014    23.742
n3473.out[0] (.names)                                            0.261    24.003
n3474.in[3] (.names)                                             1.014    25.016
n3474.out[0] (.names)                                            0.261    25.277
n3476.in[3] (.names)                                             1.014    26.291
n3476.out[0] (.names)                                            0.261    26.552
n3477.in[0] (.names)                                             1.014    27.566
n3477.out[0] (.names)                                            0.261    27.827
n3479.in[1] (.names)                                             1.014    28.841
n3479.out[0] (.names)                                            0.261    29.102
n3480.in[0] (.names)                                             1.014    30.116
n3480.out[0] (.names)                                            0.261    30.377
n3455.in[0] (.names)                                             1.014    31.390
n3455.out[0] (.names)                                            0.261    31.651
n3501.in[0] (.names)                                             1.014    32.665
n3501.out[0] (.names)                                            0.261    32.926
n3502.in[0] (.names)                                             1.014    33.940
n3502.out[0] (.names)                                            0.261    34.201
n3503.in[0] (.names)                                             1.014    35.215
n3503.out[0] (.names)                                            0.261    35.476
n3504.in[0] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3497.in[0] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3498.in[0] (.names)                                             1.014    40.314
n3498.out[0] (.names)                                            0.261    40.575
n3506.in[2] (.names)                                             1.014    41.589
n3506.out[0] (.names)                                            0.261    41.850
n331.in[0] (.names)                                              1.014    42.864
n331.out[0] (.names)                                             0.261    43.125
n3420.in[0] (.names)                                             1.014    44.139
n3420.out[0] (.names)                                            0.261    44.400
n3422.in[1] (.names)                                             1.014    45.413
n3422.out[0] (.names)                                            0.261    45.674
n3423.in[2] (.names)                                             1.014    46.688
n3423.out[0] (.names)                                            0.261    46.949
n3411.in[0] (.names)                                             1.014    47.963
n3411.out[0] (.names)                                            0.261    48.224
n1666.in[0] (.names)                                             1.014    49.238
n1666.out[0] (.names)                                            0.261    49.499
n1667.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1667.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3414.in[0] (.names)                                             1.014     2.070
n3414.out[0] (.names)                                            0.261     2.331
n3416.in[0] (.names)                                             1.014     3.344
n3416.out[0] (.names)                                            0.261     3.605
n3417.in[0] (.names)                                             1.014     4.619
n3417.out[0] (.names)                                            0.261     4.880
n3424.in[0] (.names)                                             1.014     5.894
n3424.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3425.in[1] (.names)                                             1.014     8.444
n3425.out[0] (.names)                                            0.261     8.705
n3426.in[0] (.names)                                             1.014     9.719
n3426.out[0] (.names)                                            0.261     9.980
n3429.in[0] (.names)                                             1.014    10.993
n3429.out[0] (.names)                                            0.261    11.254
n3430.in[0] (.names)                                             1.014    12.268
n3430.out[0] (.names)                                            0.261    12.529
n3431.in[0] (.names)                                             1.014    13.543
n3431.out[0] (.names)                                            0.261    13.804
n3419.in[1] (.names)                                             1.014    14.818
n3419.out[0] (.names)                                            0.261    15.079
n3433.in[0] (.names)                                             1.014    16.093
n3433.out[0] (.names)                                            0.261    16.354
n3434.in[0] (.names)                                             1.014    17.367
n3434.out[0] (.names)                                            0.261    17.628
n3421.in[0] (.names)                                             1.014    18.642
n3421.out[0] (.names)                                            0.261    18.903
n3435.in[0] (.names)                                             1.014    19.917
n3435.out[0] (.names)                                            0.261    20.178
n3512.in[1] (.names)                                             1.014    21.192
n3512.out[0] (.names)                                            0.261    21.453
n3513.in[0] (.names)                                             1.014    22.467
n3513.out[0] (.names)                                            0.261    22.728
n3473.in[0] (.names)                                             1.014    23.742
n3473.out[0] (.names)                                            0.261    24.003
n3474.in[3] (.names)                                             1.014    25.016
n3474.out[0] (.names)                                            0.261    25.277
n3476.in[3] (.names)                                             1.014    26.291
n3476.out[0] (.names)                                            0.261    26.552
n3477.in[0] (.names)                                             1.014    27.566
n3477.out[0] (.names)                                            0.261    27.827
n3479.in[1] (.names)                                             1.014    28.841
n3479.out[0] (.names)                                            0.261    29.102
n3480.in[0] (.names)                                             1.014    30.116
n3480.out[0] (.names)                                            0.261    30.377
n3455.in[0] (.names)                                             1.014    31.390
n3455.out[0] (.names)                                            0.261    31.651
n3501.in[0] (.names)                                             1.014    32.665
n3501.out[0] (.names)                                            0.261    32.926
n3502.in[0] (.names)                                             1.014    33.940
n3502.out[0] (.names)                                            0.261    34.201
n3503.in[0] (.names)                                             1.014    35.215
n3503.out[0] (.names)                                            0.261    35.476
n3504.in[0] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3497.in[0] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3509.in[2] (.names)                                             1.014    40.314
n3509.out[0] (.names)                                            0.261    40.575
n4042.in[0] (.names)                                             1.014    41.589
n4042.out[0] (.names)                                            0.261    41.850
n4044.in[1] (.names)                                             1.014    42.864
n4044.out[0] (.names)                                            0.261    43.125
n4045.in[2] (.names)                                             1.014    44.139
n4045.out[0] (.names)                                            0.261    44.400
n3978.in[0] (.names)                                             1.014    45.413
n3978.out[0] (.names)                                            0.261    45.674
n3979.in[3] (.names)                                             1.014    46.688
n3979.out[0] (.names)                                            0.261    46.949
n3986.in[0] (.names)                                             1.014    47.963
n3986.out[0] (.names)                                            0.261    48.224
n3987.in[0] (.names)                                             1.014    49.238
n3987.out[0] (.names)                                            0.261    49.499
n3988.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n4014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3414.in[0] (.names)                                             1.014     2.070
n3414.out[0] (.names)                                            0.261     2.331
n3416.in[0] (.names)                                             1.014     3.344
n3416.out[0] (.names)                                            0.261     3.605
n3417.in[0] (.names)                                             1.014     4.619
n3417.out[0] (.names)                                            0.261     4.880
n3424.in[0] (.names)                                             1.014     5.894
n3424.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3425.in[1] (.names)                                             1.014     8.444
n3425.out[0] (.names)                                            0.261     8.705
n3426.in[0] (.names)                                             1.014     9.719
n3426.out[0] (.names)                                            0.261     9.980
n3429.in[0] (.names)                                             1.014    10.993
n3429.out[0] (.names)                                            0.261    11.254
n3430.in[0] (.names)                                             1.014    12.268
n3430.out[0] (.names)                                            0.261    12.529
n3431.in[0] (.names)                                             1.014    13.543
n3431.out[0] (.names)                                            0.261    13.804
n3419.in[1] (.names)                                             1.014    14.818
n3419.out[0] (.names)                                            0.261    15.079
n3433.in[0] (.names)                                             1.014    16.093
n3433.out[0] (.names)                                            0.261    16.354
n3434.in[0] (.names)                                             1.014    17.367
n3434.out[0] (.names)                                            0.261    17.628
n3421.in[0] (.names)                                             1.014    18.642
n3421.out[0] (.names)                                            0.261    18.903
n3435.in[0] (.names)                                             1.014    19.917
n3435.out[0] (.names)                                            0.261    20.178
n3512.in[1] (.names)                                             1.014    21.192
n3512.out[0] (.names)                                            0.261    21.453
n3513.in[0] (.names)                                             1.014    22.467
n3513.out[0] (.names)                                            0.261    22.728
n3473.in[0] (.names)                                             1.014    23.742
n3473.out[0] (.names)                                            0.261    24.003
n3474.in[3] (.names)                                             1.014    25.016
n3474.out[0] (.names)                                            0.261    25.277
n3476.in[3] (.names)                                             1.014    26.291
n3476.out[0] (.names)                                            0.261    26.552
n3477.in[0] (.names)                                             1.014    27.566
n3477.out[0] (.names)                                            0.261    27.827
n3479.in[1] (.names)                                             1.014    28.841
n3479.out[0] (.names)                                            0.261    29.102
n3480.in[0] (.names)                                             1.014    30.116
n3480.out[0] (.names)                                            0.261    30.377
n3455.in[0] (.names)                                             1.014    31.390
n3455.out[0] (.names)                                            0.261    31.651
n3501.in[0] (.names)                                             1.014    32.665
n3501.out[0] (.names)                                            0.261    32.926
n3502.in[0] (.names)                                             1.014    33.940
n3502.out[0] (.names)                                            0.261    34.201
n3503.in[0] (.names)                                             1.014    35.215
n3503.out[0] (.names)                                            0.261    35.476
n3504.in[0] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3497.in[0] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3509.in[2] (.names)                                             1.014    40.314
n3509.out[0] (.names)                                            0.261    40.575
n4042.in[0] (.names)                                             1.014    41.589
n4042.out[0] (.names)                                            0.261    41.850
n4044.in[1] (.names)                                             1.014    42.864
n4044.out[0] (.names)                                            0.261    43.125
n4045.in[2] (.names)                                             1.014    44.139
n4045.out[0] (.names)                                            0.261    44.400
n3978.in[0] (.names)                                             1.014    45.413
n3978.out[0] (.names)                                            0.261    45.674
n3979.in[3] (.names)                                             1.014    46.688
n3979.out[0] (.names)                                            0.261    46.949
n3986.in[0] (.names)                                             1.014    47.963
n3986.out[0] (.names)                                            0.261    48.224
n3987.in[0] (.names)                                             1.014    49.238
n3987.out[0] (.names)                                            0.261    49.499
n4014.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4014.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n4037.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3414.in[0] (.names)                                             1.014     2.070
n3414.out[0] (.names)                                            0.261     2.331
n3416.in[0] (.names)                                             1.014     3.344
n3416.out[0] (.names)                                            0.261     3.605
n3417.in[0] (.names)                                             1.014     4.619
n3417.out[0] (.names)                                            0.261     4.880
n3424.in[0] (.names)                                             1.014     5.894
n3424.out[0] (.names)                                            0.261     6.155
n3427.in[0] (.names)                                             1.014     7.169
n3427.out[0] (.names)                                            0.261     7.430
n3425.in[1] (.names)                                             1.014     8.444
n3425.out[0] (.names)                                            0.261     8.705
n3426.in[0] (.names)                                             1.014     9.719
n3426.out[0] (.names)                                            0.261     9.980
n3429.in[0] (.names)                                             1.014    10.993
n3429.out[0] (.names)                                            0.261    11.254
n3430.in[0] (.names)                                             1.014    12.268
n3430.out[0] (.names)                                            0.261    12.529
n3431.in[0] (.names)                                             1.014    13.543
n3431.out[0] (.names)                                            0.261    13.804
n3419.in[1] (.names)                                             1.014    14.818
n3419.out[0] (.names)                                            0.261    15.079
n3433.in[0] (.names)                                             1.014    16.093
n3433.out[0] (.names)                                            0.261    16.354
n3434.in[0] (.names)                                             1.014    17.367
n3434.out[0] (.names)                                            0.261    17.628
n3421.in[0] (.names)                                             1.014    18.642
n3421.out[0] (.names)                                            0.261    18.903
n3435.in[0] (.names)                                             1.014    19.917
n3435.out[0] (.names)                                            0.261    20.178
n3512.in[1] (.names)                                             1.014    21.192
n3512.out[0] (.names)                                            0.261    21.453
n3513.in[0] (.names)                                             1.014    22.467
n3513.out[0] (.names)                                            0.261    22.728
n3473.in[0] (.names)                                             1.014    23.742
n3473.out[0] (.names)                                            0.261    24.003
n3474.in[3] (.names)                                             1.014    25.016
n3474.out[0] (.names)                                            0.261    25.277
n3476.in[3] (.names)                                             1.014    26.291
n3476.out[0] (.names)                                            0.261    26.552
n3477.in[0] (.names)                                             1.014    27.566
n3477.out[0] (.names)                                            0.261    27.827
n3479.in[1] (.names)                                             1.014    28.841
n3479.out[0] (.names)                                            0.261    29.102
n3480.in[0] (.names)                                             1.014    30.116
n3480.out[0] (.names)                                            0.261    30.377
n3455.in[0] (.names)                                             1.014    31.390
n3455.out[0] (.names)                                            0.261    31.651
n3501.in[0] (.names)                                             1.014    32.665
n3501.out[0] (.names)                                            0.261    32.926
n3502.in[0] (.names)                                             1.014    33.940
n3502.out[0] (.names)                                            0.261    34.201
n3503.in[0] (.names)                                             1.014    35.215
n3503.out[0] (.names)                                            0.261    35.476
n3504.in[0] (.names)                                             1.014    36.490
n3504.out[0] (.names)                                            0.261    36.751
n3505.in[0] (.names)                                             1.014    37.765
n3505.out[0] (.names)                                            0.261    38.026
n3497.in[0] (.names)                                             1.014    39.039
n3497.out[0] (.names)                                            0.261    39.300
n3509.in[2] (.names)                                             1.014    40.314
n3509.out[0] (.names)                                            0.261    40.575
n4042.in[0] (.names)                                             1.014    41.589
n4042.out[0] (.names)                                            0.261    41.850
n4044.in[1] (.names)                                             1.014    42.864
n4044.out[0] (.names)                                            0.261    43.125
n4045.in[2] (.names)                                             1.014    44.139
n4045.out[0] (.names)                                            0.261    44.400
n3978.in[0] (.names)                                             1.014    45.413
n3978.out[0] (.names)                                            0.261    45.674
n3979.in[3] (.names)                                             1.014    46.688
n3979.out[0] (.names)                                            0.261    46.949
n4034.in[2] (.names)                                             1.014    47.963
n4034.out[0] (.names)                                            0.261    48.224
n4036.in[3] (.names)                                             1.014    49.238
n4036.out[0] (.names)                                            0.261    49.499
n4037.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4037.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n1678.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3742.in[0] (.names)                                             1.014     2.070
n3742.out[0] (.names)                                            0.261     2.331
n3745.in[1] (.names)                                             1.014     3.344
n3745.out[0] (.names)                                            0.261     3.605
n3738.in[0] (.names)                                             1.014     4.619
n3738.out[0] (.names)                                            0.261     4.880
n3767.in[1] (.names)                                             1.014     5.894
n3767.out[0] (.names)                                            0.261     6.155
n3768.in[0] (.names)                                             1.014     7.169
n3768.out[0] (.names)                                            0.261     7.430
n3771.in[1] (.names)                                             1.014     8.444
n3771.out[0] (.names)                                            0.261     8.705
n3575.in[1] (.names)                                             1.014     9.719
n3575.out[0] (.names)                                            0.261     9.980
n3790.in[0] (.names)                                             1.014    10.993
n3790.out[0] (.names)                                            0.261    11.254
n3797.in[1] (.names)                                             1.014    12.268
n3797.out[0] (.names)                                            0.261    12.529
n3798.in[2] (.names)                                             1.014    13.543
n3798.out[0] (.names)                                            0.261    13.804
n3799.in[2] (.names)                                             1.014    14.818
n3799.out[0] (.names)                                            0.261    15.079
n3794.in[0] (.names)                                             1.014    16.093
n3794.out[0] (.names)                                            0.261    16.354
n3796.in[0] (.names)                                             1.014    17.367
n3796.out[0] (.names)                                            0.261    17.628
n3801.in[0] (.names)                                             1.014    18.642
n3801.out[0] (.names)                                            0.261    18.903
n3802.in[0] (.names)                                             1.014    19.917
n3802.out[0] (.names)                                            0.261    20.178
n3803.in[1] (.names)                                             1.014    21.192
n3803.out[0] (.names)                                            0.261    21.453
n3804.in[1] (.names)                                             1.014    22.467
n3804.out[0] (.names)                                            0.261    22.728
n3805.in[2] (.names)                                             1.014    23.742
n3805.out[0] (.names)                                            0.261    24.003
n3806.in[0] (.names)                                             1.014    25.016
n3806.out[0] (.names)                                            0.261    25.277
n3807.in[0] (.names)                                             1.014    26.291
n3807.out[0] (.names)                                            0.261    26.552
n3808.in[0] (.names)                                             1.014    27.566
n3808.out[0] (.names)                                            0.261    27.827
n3821.in[0] (.names)                                             1.014    28.841
n3821.out[0] (.names)                                            0.261    29.102
n3822.in[0] (.names)                                             1.014    30.116
n3822.out[0] (.names)                                            0.261    30.377
n3762.in[0] (.names)                                             1.014    31.390
n3762.out[0] (.names)                                            0.261    31.651
n3816.in[0] (.names)                                             1.014    32.665
n3816.out[0] (.names)                                            0.261    32.926
n3819.in[0] (.names)                                             1.014    33.940
n3819.out[0] (.names)                                            0.261    34.201
n3820.in[0] (.names)                                             1.014    35.215
n3820.out[0] (.names)                                            0.261    35.476
n3823.in[1] (.names)                                             1.014    36.490
n3823.out[0] (.names)                                            0.261    36.751
n3556.in[0] (.names)                                             1.014    37.765
n3556.out[0] (.names)                                            0.261    38.026
n3557.in[1] (.names)                                             1.014    39.039
n3557.out[0] (.names)                                            0.261    39.300
n3559.in[3] (.names)                                             1.014    40.314
n3559.out[0] (.names)                                            0.261    40.575
n3562.in[0] (.names)                                             1.014    41.589
n3562.out[0] (.names)                                            0.261    41.850
n3566.in[2] (.names)                                             1.014    42.864
n3566.out[0] (.names)                                            0.261    43.125
n3572.in[1] (.names)                                             1.014    44.139
n3572.out[0] (.names)                                            0.261    44.400
n3573.in[1] (.names)                                             1.014    45.413
n3573.out[0] (.names)                                            0.261    45.674
n3567.in[1] (.names)                                             1.014    46.688
n3567.out[0] (.names)                                            0.261    46.949
n3568.in[0] (.names)                                             1.014    47.963
n3568.out[0] (.names)                                            0.261    48.224
n1677.in[1] (.names)                                             1.014    49.238
n1677.out[0] (.names)                                            0.261    49.499
n1678.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1678.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n3569.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3742.in[0] (.names)                                             1.014     2.070
n3742.out[0] (.names)                                            0.261     2.331
n3745.in[1] (.names)                                             1.014     3.344
n3745.out[0] (.names)                                            0.261     3.605
n3738.in[0] (.names)                                             1.014     4.619
n3738.out[0] (.names)                                            0.261     4.880
n3767.in[1] (.names)                                             1.014     5.894
n3767.out[0] (.names)                                            0.261     6.155
n3768.in[0] (.names)                                             1.014     7.169
n3768.out[0] (.names)                                            0.261     7.430
n3771.in[1] (.names)                                             1.014     8.444
n3771.out[0] (.names)                                            0.261     8.705
n3575.in[1] (.names)                                             1.014     9.719
n3575.out[0] (.names)                                            0.261     9.980
n3790.in[0] (.names)                                             1.014    10.993
n3790.out[0] (.names)                                            0.261    11.254
n3797.in[1] (.names)                                             1.014    12.268
n3797.out[0] (.names)                                            0.261    12.529
n3798.in[2] (.names)                                             1.014    13.543
n3798.out[0] (.names)                                            0.261    13.804
n3799.in[2] (.names)                                             1.014    14.818
n3799.out[0] (.names)                                            0.261    15.079
n3794.in[0] (.names)                                             1.014    16.093
n3794.out[0] (.names)                                            0.261    16.354
n3796.in[0] (.names)                                             1.014    17.367
n3796.out[0] (.names)                                            0.261    17.628
n3801.in[0] (.names)                                             1.014    18.642
n3801.out[0] (.names)                                            0.261    18.903
n3802.in[0] (.names)                                             1.014    19.917
n3802.out[0] (.names)                                            0.261    20.178
n3803.in[1] (.names)                                             1.014    21.192
n3803.out[0] (.names)                                            0.261    21.453
n3804.in[1] (.names)                                             1.014    22.467
n3804.out[0] (.names)                                            0.261    22.728
n3805.in[2] (.names)                                             1.014    23.742
n3805.out[0] (.names)                                            0.261    24.003
n3806.in[0] (.names)                                             1.014    25.016
n3806.out[0] (.names)                                            0.261    25.277
n3807.in[0] (.names)                                             1.014    26.291
n3807.out[0] (.names)                                            0.261    26.552
n3808.in[0] (.names)                                             1.014    27.566
n3808.out[0] (.names)                                            0.261    27.827
n3821.in[0] (.names)                                             1.014    28.841
n3821.out[0] (.names)                                            0.261    29.102
n3822.in[0] (.names)                                             1.014    30.116
n3822.out[0] (.names)                                            0.261    30.377
n3762.in[0] (.names)                                             1.014    31.390
n3762.out[0] (.names)                                            0.261    31.651
n3816.in[0] (.names)                                             1.014    32.665
n3816.out[0] (.names)                                            0.261    32.926
n3819.in[0] (.names)                                             1.014    33.940
n3819.out[0] (.names)                                            0.261    34.201
n3820.in[0] (.names)                                             1.014    35.215
n3820.out[0] (.names)                                            0.261    35.476
n3823.in[1] (.names)                                             1.014    36.490
n3823.out[0] (.names)                                            0.261    36.751
n3556.in[0] (.names)                                             1.014    37.765
n3556.out[0] (.names)                                            0.261    38.026
n3557.in[1] (.names)                                             1.014    39.039
n3557.out[0] (.names)                                            0.261    39.300
n3559.in[3] (.names)                                             1.014    40.314
n3559.out[0] (.names)                                            0.261    40.575
n3562.in[0] (.names)                                             1.014    41.589
n3562.out[0] (.names)                                            0.261    41.850
n3566.in[2] (.names)                                             1.014    42.864
n3566.out[0] (.names)                                            0.261    43.125
n3572.in[1] (.names)                                             1.014    44.139
n3572.out[0] (.names)                                            0.261    44.400
n3573.in[1] (.names)                                             1.014    45.413
n3573.out[0] (.names)                                            0.261    45.674
n3567.in[1] (.names)                                             1.014    46.688
n3567.out[0] (.names)                                            0.261    46.949
n3568.in[0] (.names)                                             1.014    47.963
n3568.out[0] (.names)                                            0.261    48.224
n1677.in[1] (.names)                                             1.014    49.238
n1677.out[0] (.names)                                            0.261    49.499
n3569.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3569.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3742.in[0] (.names)                                             1.014     2.070
n3742.out[0] (.names)                                            0.261     2.331
n3745.in[1] (.names)                                             1.014     3.344
n3745.out[0] (.names)                                            0.261     3.605
n3738.in[0] (.names)                                             1.014     4.619
n3738.out[0] (.names)                                            0.261     4.880
n3767.in[1] (.names)                                             1.014     5.894
n3767.out[0] (.names)                                            0.261     6.155
n3768.in[0] (.names)                                             1.014     7.169
n3768.out[0] (.names)                                            0.261     7.430
n3771.in[1] (.names)                                             1.014     8.444
n3771.out[0] (.names)                                            0.261     8.705
n3575.in[1] (.names)                                             1.014     9.719
n3575.out[0] (.names)                                            0.261     9.980
n3576.in[1] (.names)                                             1.014    10.993
n3576.out[0] (.names)                                            0.261    11.254
n3579.in[1] (.names)                                             1.014    12.268
n3579.out[0] (.names)                                            0.261    12.529
n3580.in[1] (.names)                                             1.014    13.543
n3580.out[0] (.names)                                            0.261    13.804
n3581.in[1] (.names)                                             1.014    14.818
n3581.out[0] (.names)                                            0.261    15.079
n3606.in[2] (.names)                                             1.014    16.093
n3606.out[0] (.names)                                            0.261    16.354
n3611.in[1] (.names)                                             1.014    17.367
n3611.out[0] (.names)                                            0.261    17.628
n3616.in[0] (.names)                                             1.014    18.642
n3616.out[0] (.names)                                            0.261    18.903
n3614.in[0] (.names)                                             1.014    19.917
n3614.out[0] (.names)                                            0.261    20.178
n3585.in[1] (.names)                                             1.014    21.192
n3585.out[0] (.names)                                            0.261    21.453
n3617.in[2] (.names)                                             1.014    22.467
n3617.out[0] (.names)                                            0.261    22.728
n3618.in[1] (.names)                                             1.014    23.742
n3618.out[0] (.names)                                            0.261    24.003
n3619.in[0] (.names)                                             1.014    25.016
n3619.out[0] (.names)                                            0.261    25.277
n3620.in[0] (.names)                                             1.014    26.291
n3620.out[0] (.names)                                            0.261    26.552
n3621.in[0] (.names)                                             1.014    27.566
n3621.out[0] (.names)                                            0.261    27.827
n3592.in[2] (.names)                                             1.014    28.841
n3592.out[0] (.names)                                            0.261    29.102
n3628.in[3] (.names)                                             1.014    30.116
n3628.out[0] (.names)                                            0.261    30.377
n3636.in[0] (.names)                                             1.014    31.390
n3636.out[0] (.names)                                            0.261    31.651
n3638.in[1] (.names)                                             1.014    32.665
n3638.out[0] (.names)                                            0.261    32.926
n3641.in[0] (.names)                                             1.014    33.940
n3641.out[0] (.names)                                            0.261    34.201
n3577.in[1] (.names)                                             1.014    35.215
n3577.out[0] (.names)                                            0.261    35.476
n3635.in[1] (.names)                                             1.014    36.490
n3635.out[0] (.names)                                            0.261    36.751
n3649.in[0] (.names)                                             1.014    37.765
n3649.out[0] (.names)                                            0.261    38.026
n3651.in[0] (.names)                                             1.014    39.039
n3651.out[0] (.names)                                            0.261    39.300
n3652.in[0] (.names)                                             1.014    40.314
n3652.out[0] (.names)                                            0.261    40.575
n3653.in[0] (.names)                                             1.014    41.589
n3653.out[0] (.names)                                            0.261    41.850
n3656.in[2] (.names)                                             1.014    42.864
n3656.out[0] (.names)                                            0.261    43.125
n3657.in[1] (.names)                                             1.014    44.139
n3657.out[0] (.names)                                            0.261    44.400
n3658.in[0] (.names)                                             1.014    45.413
n3658.out[0] (.names)                                            0.261    45.674
n1679.in[3] (.names)                                             1.014    46.688
n1679.out[0] (.names)                                            0.261    46.949
n3660.in[2] (.names)                                             1.014    47.963
n3660.out[0] (.names)                                            0.261    48.224
n1690.in[0] (.names)                                             1.014    49.238
n1690.out[0] (.names)                                            0.261    49.499
n3659.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3659.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n257.Q[0] (.latch clocked by pclk)
Endpoint  : n5481.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n257.clk[0] (.latch)                                             1.014     1.014
n257.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5705.in[0] (.names)                                             1.014     2.070
n5705.out[0] (.names)                                            0.261     2.331
n5706.in[1] (.names)                                             1.014     3.344
n5706.out[0] (.names)                                            0.261     3.605
n5693.in[0] (.names)                                             1.014     4.619
n5693.out[0] (.names)                                            0.261     4.880
n5708.in[0] (.names)                                             1.014     5.894
n5708.out[0] (.names)                                            0.261     6.155
n5709.in[0] (.names)                                             1.014     7.169
n5709.out[0] (.names)                                            0.261     7.430
n5691.in[1] (.names)                                             1.014     8.444
n5691.out[0] (.names)                                            0.261     8.705
n5742.in[1] (.names)                                             1.014     9.719
n5742.out[0] (.names)                                            0.261     9.980
n5743.in[0] (.names)                                             1.014    10.993
n5743.out[0] (.names)                                            0.261    11.254
n5745.in[2] (.names)                                             1.014    12.268
n5745.out[0] (.names)                                            0.261    12.529
n5746.in[0] (.names)                                             1.014    13.543
n5746.out[0] (.names)                                            0.261    13.804
n5747.in[1] (.names)                                             1.014    14.818
n5747.out[0] (.names)                                            0.261    15.079
n5748.in[0] (.names)                                             1.014    16.093
n5748.out[0] (.names)                                            0.261    16.354
n5773.in[3] (.names)                                             1.014    17.367
n5773.out[0] (.names)                                            0.261    17.628
n5774.in[1] (.names)                                             1.014    18.642
n5774.out[0] (.names)                                            0.261    18.903
n5775.in[1] (.names)                                             1.014    19.917
n5775.out[0] (.names)                                            0.261    20.178
n5776.in[0] (.names)                                             1.014    21.192
n5776.out[0] (.names)                                            0.261    21.453
n5779.in[3] (.names)                                             1.014    22.467
n5779.out[0] (.names)                                            0.261    22.728
n5784.in[0] (.names)                                             1.014    23.742
n5784.out[0] (.names)                                            0.261    24.003
n5780.in[1] (.names)                                             1.014    25.016
n5780.out[0] (.names)                                            0.261    25.277
n5781.in[2] (.names)                                             1.014    26.291
n5781.out[0] (.names)                                            0.261    26.552
n5782.in[1] (.names)                                             1.014    27.566
n5782.out[0] (.names)                                            0.261    27.827
n5990.in[0] (.names)                                             1.014    28.841
n5990.out[0] (.names)                                            0.261    29.102
n5991.in[0] (.names)                                             1.014    30.116
n5991.out[0] (.names)                                            0.261    30.377
n6022.in[0] (.names)                                             1.014    31.390
n6022.out[0] (.names)                                            0.261    31.651
n6023.in[0] (.names)                                             1.014    32.665
n6023.out[0] (.names)                                            0.261    32.926
n5954.in[2] (.names)                                             1.014    33.940
n5954.out[0] (.names)                                            0.261    34.201
n5955.in[2] (.names)                                             1.014    35.215
n5955.out[0] (.names)                                            0.261    35.476
n5956.in[1] (.names)                                             1.014    36.490
n5956.out[0] (.names)                                            0.261    36.751
n5920.in[1] (.names)                                             1.014    37.765
n5920.out[0] (.names)                                            0.261    38.026
n5957.in[0] (.names)                                             1.014    39.039
n5957.out[0] (.names)                                            0.261    39.300
n5958.in[0] (.names)                                             1.014    40.314
n5958.out[0] (.names)                                            0.261    40.575
n5959.in[0] (.names)                                             1.014    41.589
n5959.out[0] (.names)                                            0.261    41.850
n5590.in[1] (.names)                                             1.014    42.864
n5590.out[0] (.names)                                            0.261    43.125
n5940.in[3] (.names)                                             1.014    44.139
n5940.out[0] (.names)                                            0.261    44.400
n5943.in[1] (.names)                                             1.014    45.413
n5943.out[0] (.names)                                            0.261    45.674
n5945.in[1] (.names)                                             1.014    46.688
n5945.out[0] (.names)                                            0.261    46.949
n5586.in[0] (.names)                                             1.014    47.963
n5586.out[0] (.names)                                            0.261    48.224
n5480.in[0] (.names)                                             1.014    49.238
n5480.out[0] (.names)                                            0.261    49.499
n5481.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5481.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n421.Q[0] (.latch clocked by pclk)
Endpoint  : n545.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n421.clk[0] (.latch)                                             1.014     1.014
n421.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1244.in[0] (.names)                                             1.014     2.070
n1244.out[0] (.names)                                            0.261     2.331
n1245.in[1] (.names)                                             1.014     3.344
n1245.out[0] (.names)                                            0.261     3.605
n1246.in[0] (.names)                                             1.014     4.619
n1246.out[0] (.names)                                            0.261     4.880
n1249.in[0] (.names)                                             1.014     5.894
n1249.out[0] (.names)                                            0.261     6.155
n1250.in[0] (.names)                                             1.014     7.169
n1250.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1201.in[0] (.names)                                             1.014     9.719
n1201.out[0] (.names)                                            0.261     9.980
n1202.in[2] (.names)                                             1.014    10.993
n1202.out[0] (.names)                                            0.261    11.254
n1203.in[1] (.names)                                             1.014    12.268
n1203.out[0] (.names)                                            0.261    12.529
n1205.in[1] (.names)                                             1.014    13.543
n1205.out[0] (.names)                                            0.261    13.804
n1208.in[1] (.names)                                             1.014    14.818
n1208.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n1210.in[0] (.names)                                             1.014    17.367
n1210.out[0] (.names)                                            0.261    17.628
n1211.in[0] (.names)                                             1.014    18.642
n1211.out[0] (.names)                                            0.261    18.903
n1212.in[2] (.names)                                             1.014    19.917
n1212.out[0] (.names)                                            0.261    20.178
n1213.in[1] (.names)                                             1.014    21.192
n1213.out[0] (.names)                                            0.261    21.453
n1218.in[1] (.names)                                             1.014    22.467
n1218.out[0] (.names)                                            0.261    22.728
n1265.in[2] (.names)                                             1.014    23.742
n1265.out[0] (.names)                                            0.261    24.003
n1267.in[0] (.names)                                             1.014    25.016
n1267.out[0] (.names)                                            0.261    25.277
n1268.in[0] (.names)                                             1.014    26.291
n1268.out[0] (.names)                                            0.261    26.552
n1197.in[0] (.names)                                             1.014    27.566
n1197.out[0] (.names)                                            0.261    27.827
n310.in[0] (.names)                                              1.014    28.841
n310.out[0] (.names)                                             0.261    29.102
n485.in[1] (.names)                                              1.014    30.116
n485.out[0] (.names)                                             0.261    30.377
n486.in[2] (.names)                                              1.014    31.390
n486.out[0] (.names)                                             0.261    31.651
n487.in[0] (.names)                                              1.014    32.665
n487.out[0] (.names)                                             0.261    32.926
n488.in[0] (.names)                                              1.014    33.940
n488.out[0] (.names)                                             0.261    34.201
n490.in[1] (.names)                                              1.014    35.215
n490.out[0] (.names)                                             0.261    35.476
n491.in[0] (.names)                                              1.014    36.490
n491.out[0] (.names)                                             0.261    36.751
n492.in[1] (.names)                                              1.014    37.765
n492.out[0] (.names)                                             0.261    38.026
n493.in[0] (.names)                                              1.014    39.039
n493.out[0] (.names)                                             0.261    39.300
n494.in[1] (.names)                                              1.014    40.314
n494.out[0] (.names)                                             0.261    40.575
n495.in[0] (.names)                                              1.014    41.589
n495.out[0] (.names)                                             0.261    41.850
n497.in[0] (.names)                                              1.014    42.864
n497.out[0] (.names)                                             0.261    43.125
n479.in[0] (.names)                                              1.014    44.139
n479.out[0] (.names)                                             0.261    44.400
n337.in[1] (.names)                                              1.014    45.413
n337.out[0] (.names)                                             0.261    45.674
n539.in[1] (.names)                                              1.014    46.688
n539.out[0] (.names)                                             0.261    46.949
n541.in[0] (.names)                                              1.014    47.963
n541.out[0] (.names)                                             0.261    48.224
n542.in[0] (.names)                                              1.014    49.238
n542.out[0] (.names)                                             0.261    49.499
n545.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n545.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n5263.Q[0] (.latch clocked by pclk)
Endpoint  : n5596.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5263.clk[0] (.latch)                                            1.014     1.014
n5263.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6085.in[2] (.names)                                             1.014     2.070
n6085.out[0] (.names)                                            0.261     2.331
n6049.in[0] (.names)                                             1.014     3.344
n6049.out[0] (.names)                                            0.261     3.605
n6084.in[0] (.names)                                             1.014     4.619
n6084.out[0] (.names)                                            0.261     4.880
n6082.in[2] (.names)                                             1.014     5.894
n6082.out[0] (.names)                                            0.261     6.155
n6090.in[2] (.names)                                             1.014     7.169
n6090.out[0] (.names)                                            0.261     7.430
n6092.in[0] (.names)                                             1.014     8.444
n6092.out[0] (.names)                                            0.261     8.705
n6093.in[1] (.names)                                             1.014     9.719
n6093.out[0] (.names)                                            0.261     9.980
n6086.in[1] (.names)                                             1.014    10.993
n6086.out[0] (.names)                                            0.261    11.254
n6050.in[0] (.names)                                             1.014    12.268
n6050.out[0] (.names)                                            0.261    12.529
n6097.in[2] (.names)                                             1.014    13.543
n6097.out[0] (.names)                                            0.261    13.804
n6098.in[0] (.names)                                             1.014    14.818
n6098.out[0] (.names)                                            0.261    15.079
n6099.in[1] (.names)                                             1.014    16.093
n6099.out[0] (.names)                                            0.261    16.354
n6101.in[1] (.names)                                             1.014    17.367
n6101.out[0] (.names)                                            0.261    17.628
n6104.in[1] (.names)                                             1.014    18.642
n6104.out[0] (.names)                                            0.261    18.903
n6105.in[0] (.names)                                             1.014    19.917
n6105.out[0] (.names)                                            0.261    20.178
n6107.in[3] (.names)                                             1.014    21.192
n6107.out[0] (.names)                                            0.261    21.453
n6109.in[0] (.names)                                             1.014    22.467
n6109.out[0] (.names)                                            0.261    22.728
n6052.in[0] (.names)                                             1.014    23.742
n6052.out[0] (.names)                                            0.261    24.003
n6117.in[0] (.names)                                             1.014    25.016
n6117.out[0] (.names)                                            0.261    25.277
n6118.in[0] (.names)                                             1.014    26.291
n6118.out[0] (.names)                                            0.261    26.552
n6119.in[0] (.names)                                             1.014    27.566
n6119.out[0] (.names)                                            0.261    27.827
n6115.in[1] (.names)                                             1.014    28.841
n6115.out[0] (.names)                                            0.261    29.102
n6116.in[0] (.names)                                             1.014    30.116
n6116.out[0] (.names)                                            0.261    30.377
n6112.in[1] (.names)                                             1.014    31.390
n6112.out[0] (.names)                                            0.261    31.651
n6113.in[0] (.names)                                             1.014    32.665
n6113.out[0] (.names)                                            0.261    32.926
n6120.in[0] (.names)                                             1.014    33.940
n6120.out[0] (.names)                                            0.261    34.201
n6123.in[0] (.names)                                             1.014    35.215
n6123.out[0] (.names)                                            0.261    35.476
n6134.in[0] (.names)                                             1.014    36.490
n6134.out[0] (.names)                                            0.261    36.751
n5638.in[1] (.names)                                             1.014    37.765
n5638.out[0] (.names)                                            0.261    38.026
n5640.in[0] (.names)                                             1.014    39.039
n5640.out[0] (.names)                                            0.261    39.300
n5641.in[2] (.names)                                             1.014    40.314
n5641.out[0] (.names)                                            0.261    40.575
n5642.in[0] (.names)                                             1.014    41.589
n5642.out[0] (.names)                                            0.261    41.850
n5643.in[0] (.names)                                             1.014    42.864
n5643.out[0] (.names)                                            0.261    43.125
n5645.in[1] (.names)                                             1.014    44.139
n5645.out[0] (.names)                                            0.261    44.400
n5646.in[0] (.names)                                             1.014    45.413
n5646.out[0] (.names)                                            0.261    45.674
n5649.in[0] (.names)                                             1.014    46.688
n5649.out[0] (.names)                                            0.261    46.949
n5650.in[0] (.names)                                             1.014    47.963
n5650.out[0] (.names)                                            0.261    48.224
n5573.in[0] (.names)                                             1.014    49.238
n5573.out[0] (.names)                                            0.261    49.499
n5596.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5596.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n421.Q[0] (.latch clocked by pclk)
Endpoint  : n451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n421.clk[0] (.latch)                                             1.014     1.014
n421.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1244.in[0] (.names)                                             1.014     2.070
n1244.out[0] (.names)                                            0.261     2.331
n1245.in[1] (.names)                                             1.014     3.344
n1245.out[0] (.names)                                            0.261     3.605
n1246.in[0] (.names)                                             1.014     4.619
n1246.out[0] (.names)                                            0.261     4.880
n1249.in[0] (.names)                                             1.014     5.894
n1249.out[0] (.names)                                            0.261     6.155
n1250.in[0] (.names)                                             1.014     7.169
n1250.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1201.in[0] (.names)                                             1.014     9.719
n1201.out[0] (.names)                                            0.261     9.980
n1202.in[2] (.names)                                             1.014    10.993
n1202.out[0] (.names)                                            0.261    11.254
n1203.in[1] (.names)                                             1.014    12.268
n1203.out[0] (.names)                                            0.261    12.529
n1205.in[1] (.names)                                             1.014    13.543
n1205.out[0] (.names)                                            0.261    13.804
n1208.in[1] (.names)                                             1.014    14.818
n1208.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n1210.in[0] (.names)                                             1.014    17.367
n1210.out[0] (.names)                                            0.261    17.628
n1211.in[0] (.names)                                             1.014    18.642
n1211.out[0] (.names)                                            0.261    18.903
n1212.in[2] (.names)                                             1.014    19.917
n1212.out[0] (.names)                                            0.261    20.178
n1213.in[1] (.names)                                             1.014    21.192
n1213.out[0] (.names)                                            0.261    21.453
n1218.in[1] (.names)                                             1.014    22.467
n1218.out[0] (.names)                                            0.261    22.728
n1265.in[2] (.names)                                             1.014    23.742
n1265.out[0] (.names)                                            0.261    24.003
n1267.in[0] (.names)                                             1.014    25.016
n1267.out[0] (.names)                                            0.261    25.277
n1268.in[0] (.names)                                             1.014    26.291
n1268.out[0] (.names)                                            0.261    26.552
n1197.in[0] (.names)                                             1.014    27.566
n1197.out[0] (.names)                                            0.261    27.827
n310.in[0] (.names)                                              1.014    28.841
n310.out[0] (.names)                                             0.261    29.102
n485.in[1] (.names)                                              1.014    30.116
n485.out[0] (.names)                                             0.261    30.377
n486.in[2] (.names)                                              1.014    31.390
n486.out[0] (.names)                                             0.261    31.651
n487.in[0] (.names)                                              1.014    32.665
n487.out[0] (.names)                                             0.261    32.926
n488.in[0] (.names)                                              1.014    33.940
n488.out[0] (.names)                                             0.261    34.201
n490.in[1] (.names)                                              1.014    35.215
n490.out[0] (.names)                                             0.261    35.476
n491.in[0] (.names)                                              1.014    36.490
n491.out[0] (.names)                                             0.261    36.751
n492.in[1] (.names)                                              1.014    37.765
n492.out[0] (.names)                                             0.261    38.026
n493.in[0] (.names)                                              1.014    39.039
n493.out[0] (.names)                                             0.261    39.300
n494.in[1] (.names)                                              1.014    40.314
n494.out[0] (.names)                                             0.261    40.575
n495.in[0] (.names)                                              1.014    41.589
n495.out[0] (.names)                                             0.261    41.850
n497.in[0] (.names)                                              1.014    42.864
n497.out[0] (.names)                                             0.261    43.125
n479.in[0] (.names)                                              1.014    44.139
n479.out[0] (.names)                                             0.261    44.400
n500.in[0] (.names)                                              1.014    45.413
n500.out[0] (.names)                                             0.261    45.674
n503.in[0] (.names)                                              1.014    46.688
n503.out[0] (.names)                                             0.261    46.949
n476.in[0] (.names)                                              1.014    47.963
n476.out[0] (.names)                                             0.261    48.224
n477.in[2] (.names)                                              1.014    49.238
n477.out[0] (.names)                                             0.261    49.499
n451.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n451.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n421.Q[0] (.latch clocked by pclk)
Endpoint  : n399.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n421.clk[0] (.latch)                                             1.014     1.014
n421.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1244.in[0] (.names)                                             1.014     2.070
n1244.out[0] (.names)                                            0.261     2.331
n1245.in[1] (.names)                                             1.014     3.344
n1245.out[0] (.names)                                            0.261     3.605
n1246.in[0] (.names)                                             1.014     4.619
n1246.out[0] (.names)                                            0.261     4.880
n1249.in[0] (.names)                                             1.014     5.894
n1249.out[0] (.names)                                            0.261     6.155
n1250.in[0] (.names)                                             1.014     7.169
n1250.out[0] (.names)                                            0.261     7.430
n1200.in[0] (.names)                                             1.014     8.444
n1200.out[0] (.names)                                            0.261     8.705
n1201.in[0] (.names)                                             1.014     9.719
n1201.out[0] (.names)                                            0.261     9.980
n1202.in[2] (.names)                                             1.014    10.993
n1202.out[0] (.names)                                            0.261    11.254
n1203.in[1] (.names)                                             1.014    12.268
n1203.out[0] (.names)                                            0.261    12.529
n1205.in[1] (.names)                                             1.014    13.543
n1205.out[0] (.names)                                            0.261    13.804
n1208.in[1] (.names)                                             1.014    14.818
n1208.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n1210.in[0] (.names)                                             1.014    17.367
n1210.out[0] (.names)                                            0.261    17.628
n1211.in[0] (.names)                                             1.014    18.642
n1211.out[0] (.names)                                            0.261    18.903
n1212.in[2] (.names)                                             1.014    19.917
n1212.out[0] (.names)                                            0.261    20.178
n1213.in[1] (.names)                                             1.014    21.192
n1213.out[0] (.names)                                            0.261    21.453
n1218.in[1] (.names)                                             1.014    22.467
n1218.out[0] (.names)                                            0.261    22.728
n1265.in[2] (.names)                                             1.014    23.742
n1265.out[0] (.names)                                            0.261    24.003
n1267.in[0] (.names)                                             1.014    25.016
n1267.out[0] (.names)                                            0.261    25.277
n1268.in[0] (.names)                                             1.014    26.291
n1268.out[0] (.names)                                            0.261    26.552
n1197.in[0] (.names)                                             1.014    27.566
n1197.out[0] (.names)                                            0.261    27.827
n310.in[0] (.names)                                              1.014    28.841
n310.out[0] (.names)                                             0.261    29.102
n485.in[1] (.names)                                              1.014    30.116
n485.out[0] (.names)                                             0.261    30.377
n486.in[2] (.names)                                              1.014    31.390
n486.out[0] (.names)                                             0.261    31.651
n487.in[0] (.names)                                              1.014    32.665
n487.out[0] (.names)                                             0.261    32.926
n488.in[0] (.names)                                              1.014    33.940
n488.out[0] (.names)                                             0.261    34.201
n490.in[1] (.names)                                              1.014    35.215
n490.out[0] (.names)                                             0.261    35.476
n491.in[0] (.names)                                              1.014    36.490
n491.out[0] (.names)                                             0.261    36.751
n492.in[1] (.names)                                              1.014    37.765
n492.out[0] (.names)                                             0.261    38.026
n493.in[0] (.names)                                              1.014    39.039
n493.out[0] (.names)                                             0.261    39.300
n494.in[1] (.names)                                              1.014    40.314
n494.out[0] (.names)                                             0.261    40.575
n495.in[0] (.names)                                              1.014    41.589
n495.out[0] (.names)                                             0.261    41.850
n497.in[0] (.names)                                              1.014    42.864
n497.out[0] (.names)                                             0.261    43.125
n479.in[0] (.names)                                              1.014    44.139
n479.out[0] (.names)                                             0.261    44.400
n500.in[0] (.names)                                              1.014    45.413
n500.out[0] (.names)                                             0.261    45.674
n503.in[0] (.names)                                              1.014    46.688
n503.out[0] (.names)                                             0.261    46.949
n476.in[0] (.names)                                              1.014    47.963
n476.out[0] (.names)                                             0.261    48.224
n398.in[0] (.names)                                              1.014    49.238
n398.out[0] (.names)                                             0.261    49.499
n399.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n399.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n1396.Q[0] (.latch clocked by pclk)
Endpoint  : n387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1396.clk[0] (.latch)                                            1.014     1.014
n1396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1384.in[0] (.names)                                             1.014     2.070
n1384.out[0] (.names)                                            0.261     2.331
n1397.in[0] (.names)                                             1.014     3.344
n1397.out[0] (.names)                                            0.261     3.605
n1337.in[0] (.names)                                             1.014     4.619
n1337.out[0] (.names)                                            0.261     4.880
n1342.in[0] (.names)                                             1.014     5.894
n1342.out[0] (.names)                                            0.261     6.155
n1629.in[1] (.names)                                             1.014     7.169
n1629.out[0] (.names)                                            0.261     7.430
n1630.in[1] (.names)                                             1.014     8.444
n1630.out[0] (.names)                                            0.261     8.705
n1634.in[2] (.names)                                             1.014     9.719
n1634.out[0] (.names)                                            0.261     9.980
n1635.in[1] (.names)                                             1.014    10.993
n1635.out[0] (.names)                                            0.261    11.254
n1636.in[0] (.names)                                             1.014    12.268
n1636.out[0] (.names)                                            0.261    12.529
n1637.in[0] (.names)                                             1.014    13.543
n1637.out[0] (.names)                                            0.261    13.804
n1554.in[0] (.names)                                             1.014    14.818
n1554.out[0] (.names)                                            0.261    15.079
n1578.in[2] (.names)                                             1.014    16.093
n1578.out[0] (.names)                                            0.261    16.354
n1580.in[2] (.names)                                             1.014    17.367
n1580.out[0] (.names)                                            0.261    17.628
n1585.in[0] (.names)                                             1.014    18.642
n1585.out[0] (.names)                                            0.261    18.903
n1593.in[3] (.names)                                             1.014    19.917
n1593.out[0] (.names)                                            0.261    20.178
n1586.in[2] (.names)                                             1.014    21.192
n1586.out[0] (.names)                                            0.261    21.453
n1595.in[1] (.names)                                             1.014    22.467
n1595.out[0] (.names)                                            0.261    22.728
n1596.in[2] (.names)                                             1.014    23.742
n1596.out[0] (.names)                                            0.261    24.003
n1583.in[0] (.names)                                             1.014    25.016
n1583.out[0] (.names)                                            0.261    25.277
n1587.in[0] (.names)                                             1.014    26.291
n1587.out[0] (.names)                                            0.261    26.552
n1588.in[2] (.names)                                             1.014    27.566
n1588.out[0] (.names)                                            0.261    27.827
n1589.in[0] (.names)                                             1.014    28.841
n1589.out[0] (.names)                                            0.261    29.102
n1590.in[0] (.names)                                             1.014    30.116
n1590.out[0] (.names)                                            0.261    30.377
n1591.in[0] (.names)                                             1.014    31.390
n1591.out[0] (.names)                                            0.261    31.651
n355.in[0] (.names)                                              1.014    32.665
n355.out[0] (.names)                                             0.261    32.926
n1610.in[0] (.names)                                             1.014    33.940
n1610.out[0] (.names)                                            0.261    34.201
n1611.in[0] (.names)                                             1.014    35.215
n1611.out[0] (.names)                                            0.261    35.476
n1612.in[0] (.names)                                             1.014    36.490
n1612.out[0] (.names)                                            0.261    36.751
n1613.in[1] (.names)                                             1.014    37.765
n1613.out[0] (.names)                                            0.261    38.026
n1614.in[0] (.names)                                             1.014    39.039
n1614.out[0] (.names)                                            0.261    39.300
n1620.in[2] (.names)                                             1.014    40.314
n1620.out[0] (.names)                                            0.261    40.575
n1621.in[0] (.names)                                             1.014    41.589
n1621.out[0] (.names)                                            0.261    41.850
n1622.in[1] (.names)                                             1.014    42.864
n1622.out[0] (.names)                                            0.261    43.125
n1623.in[0] (.names)                                             1.014    44.139
n1623.out[0] (.names)                                            0.261    44.400
n1624.in[0] (.names)                                             1.014    45.413
n1624.out[0] (.names)                                            0.261    45.674
n1625.in[0] (.names)                                             1.014    46.688
n1625.out[0] (.names)                                            0.261    46.949
n1626.in[0] (.names)                                             1.014    47.963
n1626.out[0] (.names)                                            0.261    48.224
n386.in[1] (.names)                                              1.014    49.238
n386.out[0] (.names)                                             0.261    49.499
n387.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n1413.Q[0] (.latch clocked by pclk)
Endpoint  : n323.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1413.clk[0] (.latch)                                            1.014     1.014
n1413.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1414.in[0] (.names)                                             1.014     2.070
n1414.out[0] (.names)                                            0.261     2.331
n1398.in[0] (.names)                                             1.014     3.344
n1398.out[0] (.names)                                            0.261     3.605
n1463.in[0] (.names)                                             1.014     4.619
n1463.out[0] (.names)                                            0.261     4.880
n1467.in[1] (.names)                                             1.014     5.894
n1467.out[0] (.names)                                            0.261     6.155
n1468.in[0] (.names)                                             1.014     7.169
n1468.out[0] (.names)                                            0.261     7.430
n1470.in[1] (.names)                                             1.014     8.444
n1470.out[0] (.names)                                            0.261     8.705
n1520.in[1] (.names)                                             1.014     9.719
n1520.out[0] (.names)                                            0.261     9.980
n1521.in[0] (.names)                                             1.014    10.993
n1521.out[0] (.names)                                            0.261    11.254
n1474.in[2] (.names)                                             1.014    12.268
n1474.out[0] (.names)                                            0.261    12.529
n1475.in[0] (.names)                                             1.014    13.543
n1475.out[0] (.names)                                            0.261    13.804
n1479.in[0] (.names)                                             1.014    14.818
n1479.out[0] (.names)                                            0.261    15.079
n1480.in[0] (.names)                                             1.014    16.093
n1480.out[0] (.names)                                            0.261    16.354
n1481.in[0] (.names)                                             1.014    17.367
n1481.out[0] (.names)                                            0.261    17.628
n1482.in[0] (.names)                                             1.014    18.642
n1482.out[0] (.names)                                            0.261    18.903
n1483.in[0] (.names)                                             1.014    19.917
n1483.out[0] (.names)                                            0.261    20.178
n1492.in[0] (.names)                                             1.014    21.192
n1492.out[0] (.names)                                            0.261    21.453
n1495.in[2] (.names)                                             1.014    22.467
n1495.out[0] (.names)                                            0.261    22.728
n1496.in[1] (.names)                                             1.014    23.742
n1496.out[0] (.names)                                            0.261    24.003
n1493.in[0] (.names)                                             1.014    25.016
n1493.out[0] (.names)                                            0.261    25.277
n1494.in[1] (.names)                                             1.014    26.291
n1494.out[0] (.names)                                            0.261    26.552
n1442.in[1] (.names)                                             1.014    27.566
n1442.out[0] (.names)                                            0.261    27.827
n1498.in[1] (.names)                                             1.014    28.841
n1498.out[0] (.names)                                            0.261    29.102
n1499.in[0] (.names)                                             1.014    30.116
n1499.out[0] (.names)                                            0.261    30.377
n1500.in[2] (.names)                                             1.014    31.390
n1500.out[0] (.names)                                            0.261    31.651
n1501.in[0] (.names)                                             1.014    32.665
n1501.out[0] (.names)                                            0.261    32.926
n1502.in[0] (.names)                                             1.014    33.940
n1502.out[0] (.names)                                            0.261    34.201
n1503.in[0] (.names)                                             1.014    35.215
n1503.out[0] (.names)                                            0.261    35.476
n1505.in[0] (.names)                                             1.014    36.490
n1505.out[0] (.names)                                            0.261    36.751
n1506.in[2] (.names)                                             1.014    37.765
n1506.out[0] (.names)                                            0.261    38.026
n1507.in[0] (.names)                                             1.014    39.039
n1507.out[0] (.names)                                            0.261    39.300
n1508.in[0] (.names)                                             1.014    40.314
n1508.out[0] (.names)                                            0.261    40.575
n1509.in[0] (.names)                                             1.014    41.589
n1509.out[0] (.names)                                            0.261    41.850
n1510.in[0] (.names)                                             1.014    42.864
n1510.out[0] (.names)                                            0.261    43.125
n1511.in[1] (.names)                                             1.014    44.139
n1511.out[0] (.names)                                            0.261    44.400
n1512.in[3] (.names)                                             1.014    45.413
n1512.out[0] (.names)                                            0.261    45.674
n1513.in[0] (.names)                                             1.014    46.688
n1513.out[0] (.names)                                            0.261    46.949
n1514.in[0] (.names)                                             1.014    47.963
n1514.out[0] (.names)                                            0.261    48.224
n322.in[0] (.names)                                              1.014    49.238
n322.out[0] (.names)                                             0.261    49.499
n323.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n323.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n258.Q[0] (.latch clocked by pclk)
Endpoint  : n1691.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n258.clk[0] (.latch)                                             1.014     1.014
n258.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3742.in[0] (.names)                                             1.014     2.070
n3742.out[0] (.names)                                            0.261     2.331
n3745.in[1] (.names)                                             1.014     3.344
n3745.out[0] (.names)                                            0.261     3.605
n3738.in[0] (.names)                                             1.014     4.619
n3738.out[0] (.names)                                            0.261     4.880
n3767.in[1] (.names)                                             1.014     5.894
n3767.out[0] (.names)                                            0.261     6.155
n3768.in[0] (.names)                                             1.014     7.169
n3768.out[0] (.names)                                            0.261     7.430
n3771.in[1] (.names)                                             1.014     8.444
n3771.out[0] (.names)                                            0.261     8.705
n3575.in[1] (.names)                                             1.014     9.719
n3575.out[0] (.names)                                            0.261     9.980
n3576.in[1] (.names)                                             1.014    10.993
n3576.out[0] (.names)                                            0.261    11.254
n3579.in[1] (.names)                                             1.014    12.268
n3579.out[0] (.names)                                            0.261    12.529
n3580.in[1] (.names)                                             1.014    13.543
n3580.out[0] (.names)                                            0.261    13.804
n3581.in[1] (.names)                                             1.014    14.818
n3581.out[0] (.names)                                            0.261    15.079
n3606.in[2] (.names)                                             1.014    16.093
n3606.out[0] (.names)                                            0.261    16.354
n3611.in[1] (.names)                                             1.014    17.367
n3611.out[0] (.names)                                            0.261    17.628
n3616.in[0] (.names)                                             1.014    18.642
n3616.out[0] (.names)                                            0.261    18.903
n3614.in[0] (.names)                                             1.014    19.917
n3614.out[0] (.names)                                            0.261    20.178
n3585.in[1] (.names)                                             1.014    21.192
n3585.out[0] (.names)                                            0.261    21.453
n3617.in[2] (.names)                                             1.014    22.467
n3617.out[0] (.names)                                            0.261    22.728
n3618.in[1] (.names)                                             1.014    23.742
n3618.out[0] (.names)                                            0.261    24.003
n3619.in[0] (.names)                                             1.014    25.016
n3619.out[0] (.names)                                            0.261    25.277
n3620.in[0] (.names)                                             1.014    26.291
n3620.out[0] (.names)                                            0.261    26.552
n3621.in[0] (.names)                                             1.014    27.566
n3621.out[0] (.names)                                            0.261    27.827
n3592.in[2] (.names)                                             1.014    28.841
n3592.out[0] (.names)                                            0.261    29.102
n3628.in[3] (.names)                                             1.014    30.116
n3628.out[0] (.names)                                            0.261    30.377
n3636.in[0] (.names)                                             1.014    31.390
n3636.out[0] (.names)                                            0.261    31.651
n3638.in[1] (.names)                                             1.014    32.665
n3638.out[0] (.names)                                            0.261    32.926
n3641.in[0] (.names)                                             1.014    33.940
n3641.out[0] (.names)                                            0.261    34.201
n3577.in[1] (.names)                                             1.014    35.215
n3577.out[0] (.names)                                            0.261    35.476
n3635.in[1] (.names)                                             1.014    36.490
n3635.out[0] (.names)                                            0.261    36.751
n3649.in[0] (.names)                                             1.014    37.765
n3649.out[0] (.names)                                            0.261    38.026
n3651.in[0] (.names)                                             1.014    39.039
n3651.out[0] (.names)                                            0.261    39.300
n3652.in[0] (.names)                                             1.014    40.314
n3652.out[0] (.names)                                            0.261    40.575
n3653.in[0] (.names)                                             1.014    41.589
n3653.out[0] (.names)                                            0.261    41.850
n3656.in[2] (.names)                                             1.014    42.864
n3656.out[0] (.names)                                            0.261    43.125
n3657.in[1] (.names)                                             1.014    44.139
n3657.out[0] (.names)                                            0.261    44.400
n3658.in[0] (.names)                                             1.014    45.413
n3658.out[0] (.names)                                            0.261    45.674
n1679.in[3] (.names)                                             1.014    46.688
n1679.out[0] (.names)                                            0.261    46.949
n3660.in[2] (.names)                                             1.014    47.963
n3660.out[0] (.names)                                            0.261    48.224
n1690.in[0] (.names)                                             1.014    49.238
n1690.out[0] (.names)                                            0.261    49.499
n1691.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1691.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n257.Q[0] (.latch clocked by pclk)
Endpoint  : n5556.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n257.clk[0] (.latch)                                             1.014     1.014
n257.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5705.in[0] (.names)                                             1.014     2.070
n5705.out[0] (.names)                                            0.261     2.331
n5706.in[1] (.names)                                             1.014     3.344
n5706.out[0] (.names)                                            0.261     3.605
n5693.in[0] (.names)                                             1.014     4.619
n5693.out[0] (.names)                                            0.261     4.880
n5708.in[0] (.names)                                             1.014     5.894
n5708.out[0] (.names)                                            0.261     6.155
n5709.in[0] (.names)                                             1.014     7.169
n5709.out[0] (.names)                                            0.261     7.430
n5691.in[1] (.names)                                             1.014     8.444
n5691.out[0] (.names)                                            0.261     8.705
n5742.in[1] (.names)                                             1.014     9.719
n5742.out[0] (.names)                                            0.261     9.980
n5743.in[0] (.names)                                             1.014    10.993
n5743.out[0] (.names)                                            0.261    11.254
n5745.in[2] (.names)                                             1.014    12.268
n5745.out[0] (.names)                                            0.261    12.529
n5746.in[0] (.names)                                             1.014    13.543
n5746.out[0] (.names)                                            0.261    13.804
n5747.in[1] (.names)                                             1.014    14.818
n5747.out[0] (.names)                                            0.261    15.079
n5748.in[0] (.names)                                             1.014    16.093
n5748.out[0] (.names)                                            0.261    16.354
n5773.in[3] (.names)                                             1.014    17.367
n5773.out[0] (.names)                                            0.261    17.628
n5774.in[1] (.names)                                             1.014    18.642
n5774.out[0] (.names)                                            0.261    18.903
n5775.in[1] (.names)                                             1.014    19.917
n5775.out[0] (.names)                                            0.261    20.178
n5776.in[0] (.names)                                             1.014    21.192
n5776.out[0] (.names)                                            0.261    21.453
n5779.in[3] (.names)                                             1.014    22.467
n5779.out[0] (.names)                                            0.261    22.728
n5784.in[0] (.names)                                             1.014    23.742
n5784.out[0] (.names)                                            0.261    24.003
n5780.in[1] (.names)                                             1.014    25.016
n5780.out[0] (.names)                                            0.261    25.277
n5781.in[2] (.names)                                             1.014    26.291
n5781.out[0] (.names)                                            0.261    26.552
n5782.in[1] (.names)                                             1.014    27.566
n5782.out[0] (.names)                                            0.261    27.827
n5990.in[0] (.names)                                             1.014    28.841
n5990.out[0] (.names)                                            0.261    29.102
n5991.in[0] (.names)                                             1.014    30.116
n5991.out[0] (.names)                                            0.261    30.377
n6000.in[2] (.names)                                             1.014    31.390
n6000.out[0] (.names)                                            0.261    31.651
n6008.in[2] (.names)                                             1.014    32.665
n6008.out[0] (.names)                                            0.261    32.926
n6009.in[0] (.names)                                             1.014    33.940
n6009.out[0] (.names)                                            0.261    34.201
n6010.in[0] (.names)                                             1.014    35.215
n6010.out[0] (.names)                                            0.261    35.476
n6001.in[0] (.names)                                             1.014    36.490
n6001.out[0] (.names)                                            0.261    36.751
n6012.in[0] (.names)                                             1.014    37.765
n6012.out[0] (.names)                                            0.261    38.026
n6013.in[2] (.names)                                             1.014    39.039
n6013.out[0] (.names)                                            0.261    39.300
n6031.in[0] (.names)                                             1.014    40.314
n6031.out[0] (.names)                                            0.261    40.575
n6032.in[0] (.names)                                             1.014    41.589
n6032.out[0] (.names)                                            0.261    41.850
n6034.in[0] (.names)                                             1.014    42.864
n6034.out[0] (.names)                                            0.261    43.125
n6035.in[0] (.names)                                             1.014    44.139
n6035.out[0] (.names)                                            0.261    44.400
n5534.in[2] (.names)                                             1.014    45.413
n5534.out[0] (.names)                                            0.261    45.674
n6038.in[1] (.names)                                             1.014    46.688
n6038.out[0] (.names)                                            0.261    46.949
n6039.in[0] (.names)                                             1.014    47.963
n6039.out[0] (.names)                                            0.261    48.224
n5555.in[0] (.names)                                             1.014    49.238
n5555.out[0] (.names)                                            0.261    49.499
n5556.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5556.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n257.Q[0] (.latch clocked by pclk)
Endpoint  : n6040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n257.clk[0] (.latch)                                             1.014     1.014
n257.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n5705.in[0] (.names)                                             1.014     2.070
n5705.out[0] (.names)                                            0.261     2.331
n5706.in[1] (.names)                                             1.014     3.344
n5706.out[0] (.names)                                            0.261     3.605
n5693.in[0] (.names)                                             1.014     4.619
n5693.out[0] (.names)                                            0.261     4.880
n5708.in[0] (.names)                                             1.014     5.894
n5708.out[0] (.names)                                            0.261     6.155
n5709.in[0] (.names)                                             1.014     7.169
n5709.out[0] (.names)                                            0.261     7.430
n5691.in[1] (.names)                                             1.014     8.444
n5691.out[0] (.names)                                            0.261     8.705
n5742.in[1] (.names)                                             1.014     9.719
n5742.out[0] (.names)                                            0.261     9.980
n5743.in[0] (.names)                                             1.014    10.993
n5743.out[0] (.names)                                            0.261    11.254
n5745.in[2] (.names)                                             1.014    12.268
n5745.out[0] (.names)                                            0.261    12.529
n5746.in[0] (.names)                                             1.014    13.543
n5746.out[0] (.names)                                            0.261    13.804
n5747.in[1] (.names)                                             1.014    14.818
n5747.out[0] (.names)                                            0.261    15.079
n5748.in[0] (.names)                                             1.014    16.093
n5748.out[0] (.names)                                            0.261    16.354
n5773.in[3] (.names)                                             1.014    17.367
n5773.out[0] (.names)                                            0.261    17.628
n5774.in[1] (.names)                                             1.014    18.642
n5774.out[0] (.names)                                            0.261    18.903
n5775.in[1] (.names)                                             1.014    19.917
n5775.out[0] (.names)                                            0.261    20.178
n5776.in[0] (.names)                                             1.014    21.192
n5776.out[0] (.names)                                            0.261    21.453
n5779.in[3] (.names)                                             1.014    22.467
n5779.out[0] (.names)                                            0.261    22.728
n5784.in[0] (.names)                                             1.014    23.742
n5784.out[0] (.names)                                            0.261    24.003
n5780.in[1] (.names)                                             1.014    25.016
n5780.out[0] (.names)                                            0.261    25.277
n5781.in[2] (.names)                                             1.014    26.291
n5781.out[0] (.names)                                            0.261    26.552
n5782.in[1] (.names)                                             1.014    27.566
n5782.out[0] (.names)                                            0.261    27.827
n5990.in[0] (.names)                                             1.014    28.841
n5990.out[0] (.names)                                            0.261    29.102
n5991.in[0] (.names)                                             1.014    30.116
n5991.out[0] (.names)                                            0.261    30.377
n6000.in[2] (.names)                                             1.014    31.390
n6000.out[0] (.names)                                            0.261    31.651
n6008.in[2] (.names)                                             1.014    32.665
n6008.out[0] (.names)                                            0.261    32.926
n6009.in[0] (.names)                                             1.014    33.940
n6009.out[0] (.names)                                            0.261    34.201
n6010.in[0] (.names)                                             1.014    35.215
n6010.out[0] (.names)                                            0.261    35.476
n6001.in[0] (.names)                                             1.014    36.490
n6001.out[0] (.names)                                            0.261    36.751
n6012.in[0] (.names)                                             1.014    37.765
n6012.out[0] (.names)                                            0.261    38.026
n6013.in[2] (.names)                                             1.014    39.039
n6013.out[0] (.names)                                            0.261    39.300
n6031.in[0] (.names)                                             1.014    40.314
n6031.out[0] (.names)                                            0.261    40.575
n6032.in[0] (.names)                                             1.014    41.589
n6032.out[0] (.names)                                            0.261    41.850
n6034.in[0] (.names)                                             1.014    42.864
n6034.out[0] (.names)                                            0.261    43.125
n6035.in[0] (.names)                                             1.014    44.139
n6035.out[0] (.names)                                            0.261    44.400
n5534.in[2] (.names)                                             1.014    45.413
n5534.out[0] (.names)                                            0.261    45.674
n6038.in[1] (.names)                                             1.014    46.688
n6038.out[0] (.names)                                            0.261    46.949
n6039.in[0] (.names)                                             1.014    47.963
n6039.out[0] (.names)                                            0.261    48.224
n5555.in[0] (.names)                                             1.014    49.238
n5555.out[0] (.names)                                            0.261    49.499
n6040.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6040.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n2549.Q[0] (.latch clocked by pclk)
Endpoint  : n739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2549.clk[0] (.latch)                                            1.014     1.014
n2549.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2714.in[0] (.names)                                             1.014     2.070
n2714.out[0] (.names)                                            0.261     2.331
n2712.in[0] (.names)                                             1.014     3.344
n2712.out[0] (.names)                                            0.261     3.605
n2642.in[0] (.names)                                             1.014     4.619
n2642.out[0] (.names)                                            0.261     4.880
n2643.in[1] (.names)                                             1.014     5.894
n2643.out[0] (.names)                                            0.261     6.155
n2556.in[1] (.names)                                             1.014     7.169
n2556.out[0] (.names)                                            0.261     7.430
n2559.in[0] (.names)                                             1.014     8.444
n2559.out[0] (.names)                                            0.261     8.705
n2560.in[0] (.names)                                             1.014     9.719
n2560.out[0] (.names)                                            0.261     9.980
n2561.in[0] (.names)                                             1.014    10.993
n2561.out[0] (.names)                                            0.261    11.254
n2562.in[0] (.names)                                             1.014    12.268
n2562.out[0] (.names)                                            0.261    12.529
n2563.in[1] (.names)                                             1.014    13.543
n2563.out[0] (.names)                                            0.261    13.804
n2565.in[3] (.names)                                             1.014    14.818
n2565.out[0] (.names)                                            0.261    15.079
n2566.in[0] (.names)                                             1.014    16.093
n2566.out[0] (.names)                                            0.261    16.354
n2590.in[0] (.names)                                             1.014    17.367
n2590.out[0] (.names)                                            0.261    17.628
n2593.in[0] (.names)                                             1.014    18.642
n2593.out[0] (.names)                                            0.261    18.903
n2596.in[0] (.names)                                             1.014    19.917
n2596.out[0] (.names)                                            0.261    20.178
n2598.in[1] (.names)                                             1.014    21.192
n2598.out[0] (.names)                                            0.261    21.453
n2603.in[0] (.names)                                             1.014    22.467
n2603.out[0] (.names)                                            0.261    22.728
n2601.in[1] (.names)                                             1.014    23.742
n2601.out[0] (.names)                                            0.261    24.003
n2602.in[2] (.names)                                             1.014    25.016
n2602.out[0] (.names)                                            0.261    25.277
n2604.in[1] (.names)                                             1.014    26.291
n2604.out[0] (.names)                                            0.261    26.552
n2610.in[2] (.names)                                             1.014    27.566
n2610.out[0] (.names)                                            0.261    27.827
n2606.in[0] (.names)                                             1.014    28.841
n2606.out[0] (.names)                                            0.261    29.102
n2607.in[0] (.names)                                             1.014    30.116
n2607.out[0] (.names)                                            0.261    30.377
n2611.in[1] (.names)                                             1.014    31.390
n2611.out[0] (.names)                                            0.261    31.651
n2585.in[0] (.names)                                             1.014    32.665
n2585.out[0] (.names)                                            0.261    32.926
n2613.in[1] (.names)                                             1.014    33.940
n2613.out[0] (.names)                                            0.261    34.201
n2615.in[0] (.names)                                             1.014    35.215
n2615.out[0] (.names)                                            0.261    35.476
n2617.in[1] (.names)                                             1.014    36.490
n2617.out[0] (.names)                                            0.261    36.751
n2618.in[0] (.names)                                             1.014    37.765
n2618.out[0] (.names)                                            0.261    38.026
n2619.in[0] (.names)                                             1.014    39.039
n2619.out[0] (.names)                                            0.261    39.300
n2620.in[0] (.names)                                             1.014    40.314
n2620.out[0] (.names)                                            0.261    40.575
n2621.in[0] (.names)                                             1.014    41.589
n2621.out[0] (.names)                                            0.261    41.850
n2622.in[2] (.names)                                             1.014    42.864
n2622.out[0] (.names)                                            0.261    43.125
n2583.in[0] (.names)                                             1.014    44.139
n2583.out[0] (.names)                                            0.261    44.400
n2584.in[1] (.names)                                             1.014    45.413
n2584.out[0] (.names)                                            0.261    45.674
n2579.in[0] (.names)                                             1.014    46.688
n2579.out[0] (.names)                                            0.261    46.949
n1715.in[0] (.names)                                             1.014    47.963
n1715.out[0] (.names)                                            0.261    48.224
n1739.in[0] (.names)                                             1.014    49.238
n1739.out[0] (.names)                                            0.261    49.499
n739.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n739.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n2553.Q[0] (.latch clocked by pclk)
Endpoint  : n2503.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2553.clk[0] (.latch)                                            1.014     1.014
n2553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n2724.in[2] (.names)                                             1.014     3.344
n2724.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2726.in[0] (.names)                                             1.014     5.894
n2726.out[0] (.names)                                            0.261     6.155
n2727.in[0] (.names)                                             1.014     7.169
n2727.out[0] (.names)                                            0.261     7.430
n2728.in[0] (.names)                                             1.014     8.444
n2728.out[0] (.names)                                            0.261     8.705
n2746.in[0] (.names)                                             1.014     9.719
n2746.out[0] (.names)                                            0.261     9.980
n2750.in[1] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2744.in[0] (.names)                                             1.014    13.543
n2744.out[0] (.names)                                            0.261    13.804
n2745.in[0] (.names)                                             1.014    14.818
n2745.out[0] (.names)                                            0.261    15.079
n2752.in[0] (.names)                                             1.014    16.093
n2752.out[0] (.names)                                            0.261    16.354
n2753.in[0] (.names)                                             1.014    17.367
n2753.out[0] (.names)                                            0.261    17.628
n2761.in[2] (.names)                                             1.014    18.642
n2761.out[0] (.names)                                            0.261    18.903
n2762.in[0] (.names)                                             1.014    19.917
n2762.out[0] (.names)                                            0.261    20.178
n2763.in[0] (.names)                                             1.014    21.192
n2763.out[0] (.names)                                            0.261    21.453
n2609.in[0] (.names)                                             1.014    22.467
n2609.out[0] (.names)                                            0.261    22.728
n2788.in[2] (.names)                                             1.014    23.742
n2788.out[0] (.names)                                            0.261    24.003
n2793.in[2] (.names)                                             1.014    25.016
n2793.out[0] (.names)                                            0.261    25.277
n2795.in[1] (.names)                                             1.014    26.291
n2795.out[0] (.names)                                            0.261    26.552
n2796.in[0] (.names)                                             1.014    27.566
n2796.out[0] (.names)                                            0.261    27.827
n2797.in[0] (.names)                                             1.014    28.841
n2797.out[0] (.names)                                            0.261    29.102
n2802.in[0] (.names)                                             1.014    30.116
n2802.out[0] (.names)                                            0.261    30.377
n2806.in[1] (.names)                                             1.014    31.390
n2806.out[0] (.names)                                            0.261    31.651
n2807.in[1] (.names)                                             1.014    32.665
n2807.out[0] (.names)                                            0.261    32.926
n2808.in[0] (.names)                                             1.014    33.940
n2808.out[0] (.names)                                            0.261    34.201
n2903.in[2] (.names)                                             1.014    35.215
n2903.out[0] (.names)                                            0.261    35.476
n2908.in[3] (.names)                                             1.014    36.490
n2908.out[0] (.names)                                            0.261    36.751
n2909.in[1] (.names)                                             1.014    37.765
n2909.out[0] (.names)                                            0.261    38.026
n2910.in[1] (.names)                                             1.014    39.039
n2910.out[0] (.names)                                            0.261    39.300
n2911.in[0] (.names)                                             1.014    40.314
n2911.out[0] (.names)                                            0.261    40.575
n2912.in[1] (.names)                                             1.014    41.589
n2912.out[0] (.names)                                            0.261    41.850
n2922.in[0] (.names)                                             1.014    42.864
n2922.out[0] (.names)                                            0.261    43.125
n2923.in[0] (.names)                                             1.014    44.139
n2923.out[0] (.names)                                            0.261    44.400
n1749.in[0] (.names)                                             1.014    45.413
n1749.out[0] (.names)                                            0.261    45.674
n2538.in[0] (.names)                                             1.014    46.688
n2538.out[0] (.names)                                            0.261    46.949
n2901.in[2] (.names)                                             1.014    47.963
n2901.out[0] (.names)                                            0.261    48.224
n2502.in[1] (.names)                                             1.014    49.238
n2502.out[0] (.names)                                            0.261    49.499
n2503.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2503.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n2553.Q[0] (.latch clocked by pclk)
Endpoint  : n2512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2553.clk[0] (.latch)                                            1.014     1.014
n2553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2722.in[0] (.names)                                             1.014     2.070
n2722.out[0] (.names)                                            0.261     2.331
n2724.in[2] (.names)                                             1.014     3.344
n2724.out[0] (.names)                                            0.261     3.605
n2725.in[0] (.names)                                             1.014     4.619
n2725.out[0] (.names)                                            0.261     4.880
n2726.in[0] (.names)                                             1.014     5.894
n2726.out[0] (.names)                                            0.261     6.155
n2727.in[0] (.names)                                             1.014     7.169
n2727.out[0] (.names)                                            0.261     7.430
n2728.in[0] (.names)                                             1.014     8.444
n2728.out[0] (.names)                                            0.261     8.705
n2746.in[0] (.names)                                             1.014     9.719
n2746.out[0] (.names)                                            0.261     9.980
n2750.in[1] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2744.in[0] (.names)                                             1.014    13.543
n2744.out[0] (.names)                                            0.261    13.804
n2745.in[0] (.names)                                             1.014    14.818
n2745.out[0] (.names)                                            0.261    15.079
n2752.in[0] (.names)                                             1.014    16.093
n2752.out[0] (.names)                                            0.261    16.354
n2753.in[0] (.names)                                             1.014    17.367
n2753.out[0] (.names)                                            0.261    17.628
n2761.in[2] (.names)                                             1.014    18.642
n2761.out[0] (.names)                                            0.261    18.903
n2762.in[0] (.names)                                             1.014    19.917
n2762.out[0] (.names)                                            0.261    20.178
n2763.in[0] (.names)                                             1.014    21.192
n2763.out[0] (.names)                                            0.261    21.453
n2609.in[0] (.names)                                             1.014    22.467
n2609.out[0] (.names)                                            0.261    22.728
n2788.in[2] (.names)                                             1.014    23.742
n2788.out[0] (.names)                                            0.261    24.003
n2854.in[0] (.names)                                             1.014    25.016
n2854.out[0] (.names)                                            0.261    25.277
n2856.in[0] (.names)                                             1.014    26.291
n2856.out[0] (.names)                                            0.261    26.552
n2857.in[0] (.names)                                             1.014    27.566
n2857.out[0] (.names)                                            0.261    27.827
n2861.in[1] (.names)                                             1.014    28.841
n2861.out[0] (.names)                                            0.261    29.102
n2862.in[0] (.names)                                             1.014    30.116
n2862.out[0] (.names)                                            0.261    30.377
n2865.in[2] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2868.in[1] (.names)                                             1.014    32.665
n2868.out[0] (.names)                                            0.261    32.926
n2869.in[0] (.names)                                             1.014    33.940
n2869.out[0] (.names)                                            0.261    34.201
n1735.in[2] (.names)                                             1.014    35.215
n1735.out[0] (.names)                                            0.261    35.476
n2872.in[0] (.names)                                             1.014    36.490
n2872.out[0] (.names)                                            0.261    36.751
n2873.in[0] (.names)                                             1.014    37.765
n2873.out[0] (.names)                                            0.261    38.026
n2878.in[1] (.names)                                             1.014    39.039
n2878.out[0] (.names)                                            0.261    39.300
n2799.in[1] (.names)                                             1.014    40.314
n2799.out[0] (.names)                                            0.261    40.575
n2800.in[1] (.names)                                             1.014    41.589
n2800.out[0] (.names)                                            0.261    41.850
n1747.in[1] (.names)                                             1.014    42.864
n1747.out[0] (.names)                                            0.261    43.125
n2836.in[2] (.names)                                             1.014    44.139
n2836.out[0] (.names)                                            0.261    44.400
n2837.in[1] (.names)                                             1.014    45.413
n2837.out[0] (.names)                                            0.261    45.674
n2838.in[1] (.names)                                             1.014    46.688
n2838.out[0] (.names)                                            0.261    46.949
n2513.in[2] (.names)                                             1.014    47.963
n2513.out[0] (.names)                                            0.261    48.224
n2511.in[0] (.names)                                             1.014    49.238
n2511.out[0] (.names)                                            0.261    49.499
n2512.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2512.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n1756.Q[0] (.latch clocked by pclk)
Endpoint  : n3126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1756.clk[0] (.latch)                                            1.014     1.014
n1756.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2881.in[0] (.names)                                             1.014     2.070
n2881.out[0] (.names)                                            0.261     2.331
n2883.in[2] (.names)                                             1.014     3.344
n2883.out[0] (.names)                                            0.261     3.605
n2884.in[0] (.names)                                             1.014     4.619
n2884.out[0] (.names)                                            0.261     4.880
n2888.in[0] (.names)                                             1.014     5.894
n2888.out[0] (.names)                                            0.261     6.155
n2890.in[2] (.names)                                             1.014     7.169
n2890.out[0] (.names)                                            0.261     7.430
n2891.in[0] (.names)                                             1.014     8.444
n2891.out[0] (.names)                                            0.261     8.705
n2889.in[0] (.names)                                             1.014     9.719
n2889.out[0] (.names)                                            0.261     9.980
n2885.in[1] (.names)                                             1.014    10.993
n2885.out[0] (.names)                                            0.261    11.254
n2886.in[1] (.names)                                             1.014    12.268
n2886.out[0] (.names)                                            0.261    12.529
n2892.in[1] (.names)                                             1.014    13.543
n2892.out[0] (.names)                                            0.261    13.804
n2897.in[0] (.names)                                             1.014    14.818
n2897.out[0] (.names)                                            0.261    15.079
n2895.in[0] (.names)                                             1.014    16.093
n2895.out[0] (.names)                                            0.261    16.354
n2896.in[0] (.names)                                             1.014    17.367
n2896.out[0] (.names)                                            0.261    17.628
n2898.in[1] (.names)                                             1.014    18.642
n2898.out[0] (.names)                                            0.261    18.903
n2899.in[0] (.names)                                             1.014    19.917
n2899.out[0] (.names)                                            0.261    20.178
n2900.in[1] (.names)                                             1.014    21.192
n2900.out[0] (.names)                                            0.261    21.453
n2863.in[1] (.names)                                             1.014    22.467
n2863.out[0] (.names)                                            0.261    22.728
n2915.in[0] (.names)                                             1.014    23.742
n2915.out[0] (.names)                                            0.261    24.003
n2918.in[0] (.names)                                             1.014    25.016
n2918.out[0] (.names)                                            0.261    25.277
n2919.in[0] (.names)                                             1.014    26.291
n2919.out[0] (.names)                                            0.261    26.552
n3232.in[2] (.names)                                             1.014    27.566
n3232.out[0] (.names)                                            0.261    27.827
n3213.in[0] (.names)                                             1.014    28.841
n3213.out[0] (.names)                                            0.261    29.102
n3233.in[1] (.names)                                             1.014    30.116
n3233.out[0] (.names)                                            0.261    30.377
n3234.in[2] (.names)                                             1.014    31.390
n3234.out[0] (.names)                                            0.261    31.651
n3214.in[0] (.names)                                             1.014    32.665
n3214.out[0] (.names)                                            0.261    32.926
n3235.in[0] (.names)                                             1.014    33.940
n3235.out[0] (.names)                                            0.261    34.201
n3245.in[2] (.names)                                             1.014    35.215
n3245.out[0] (.names)                                            0.261    35.476
n3211.in[0] (.names)                                             1.014    36.490
n3211.out[0] (.names)                                            0.261    36.751
n3136.in[1] (.names)                                             1.014    37.765
n3136.out[0] (.names)                                            0.261    38.026
n3137.in[0] (.names)                                             1.014    39.039
n3137.out[0] (.names)                                            0.261    39.300
n3138.in[1] (.names)                                             1.014    40.314
n3138.out[0] (.names)                                            0.261    40.575
n3139.in[2] (.names)                                             1.014    41.589
n3139.out[0] (.names)                                            0.261    41.850
n3140.in[3] (.names)                                             1.014    42.864
n3140.out[0] (.names)                                            0.261    43.125
n3141.in[2] (.names)                                             1.014    44.139
n3141.out[0] (.names)                                            0.261    44.400
n3142.in[1] (.names)                                             1.014    45.413
n3142.out[0] (.names)                                            0.261    45.674
n3143.in[0] (.names)                                             1.014    46.688
n3143.out[0] (.names)                                            0.261    46.949
n3103.in[0] (.names)                                             1.014    47.963
n3103.out[0] (.names)                                            0.261    48.224
n3104.in[2] (.names)                                             1.014    49.238
n3104.out[0] (.names)                                            0.261    49.499
n3126.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3126.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n1756.Q[0] (.latch clocked by pclk)
Endpoint  : n2519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1756.clk[0] (.latch)                                            1.014     1.014
n1756.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2881.in[0] (.names)                                             1.014     2.070
n2881.out[0] (.names)                                            0.261     2.331
n2883.in[2] (.names)                                             1.014     3.344
n2883.out[0] (.names)                                            0.261     3.605
n2884.in[0] (.names)                                             1.014     4.619
n2884.out[0] (.names)                                            0.261     4.880
n2888.in[0] (.names)                                             1.014     5.894
n2888.out[0] (.names)                                            0.261     6.155
n2890.in[2] (.names)                                             1.014     7.169
n2890.out[0] (.names)                                            0.261     7.430
n2891.in[0] (.names)                                             1.014     8.444
n2891.out[0] (.names)                                            0.261     8.705
n2889.in[0] (.names)                                             1.014     9.719
n2889.out[0] (.names)                                            0.261     9.980
n2885.in[1] (.names)                                             1.014    10.993
n2885.out[0] (.names)                                            0.261    11.254
n2886.in[1] (.names)                                             1.014    12.268
n2886.out[0] (.names)                                            0.261    12.529
n2892.in[1] (.names)                                             1.014    13.543
n2892.out[0] (.names)                                            0.261    13.804
n2897.in[0] (.names)                                             1.014    14.818
n2897.out[0] (.names)                                            0.261    15.079
n2895.in[0] (.names)                                             1.014    16.093
n2895.out[0] (.names)                                            0.261    16.354
n2896.in[0] (.names)                                             1.014    17.367
n2896.out[0] (.names)                                            0.261    17.628
n2898.in[1] (.names)                                             1.014    18.642
n2898.out[0] (.names)                                            0.261    18.903
n2899.in[0] (.names)                                             1.014    19.917
n2899.out[0] (.names)                                            0.261    20.178
n2900.in[1] (.names)                                             1.014    21.192
n2900.out[0] (.names)                                            0.261    21.453
n2863.in[1] (.names)                                             1.014    22.467
n2863.out[0] (.names)                                            0.261    22.728
n2915.in[0] (.names)                                             1.014    23.742
n2915.out[0] (.names)                                            0.261    24.003
n2918.in[0] (.names)                                             1.014    25.016
n2918.out[0] (.names)                                            0.261    25.277
n2919.in[0] (.names)                                             1.014    26.291
n2919.out[0] (.names)                                            0.261    26.552
n3232.in[2] (.names)                                             1.014    27.566
n3232.out[0] (.names)                                            0.261    27.827
n3213.in[0] (.names)                                             1.014    28.841
n3213.out[0] (.names)                                            0.261    29.102
n3233.in[1] (.names)                                             1.014    30.116
n3233.out[0] (.names)                                            0.261    30.377
n3234.in[2] (.names)                                             1.014    31.390
n3234.out[0] (.names)                                            0.261    31.651
n3214.in[0] (.names)                                             1.014    32.665
n3214.out[0] (.names)                                            0.261    32.926
n3235.in[0] (.names)                                             1.014    33.940
n3235.out[0] (.names)                                            0.261    34.201
n3245.in[2] (.names)                                             1.014    35.215
n3245.out[0] (.names)                                            0.261    35.476
n3211.in[0] (.names)                                             1.014    36.490
n3211.out[0] (.names)                                            0.261    36.751
n3136.in[1] (.names)                                             1.014    37.765
n3136.out[0] (.names)                                            0.261    38.026
n3137.in[0] (.names)                                             1.014    39.039
n3137.out[0] (.names)                                            0.261    39.300
n3138.in[1] (.names)                                             1.014    40.314
n3138.out[0] (.names)                                            0.261    40.575
n3139.in[2] (.names)                                             1.014    41.589
n3139.out[0] (.names)                                            0.261    41.850
n3140.in[3] (.names)                                             1.014    42.864
n3140.out[0] (.names)                                            0.261    43.125
n3141.in[2] (.names)                                             1.014    44.139
n3141.out[0] (.names)                                            0.261    44.400
n3142.in[1] (.names)                                             1.014    45.413
n3142.out[0] (.names)                                            0.261    45.674
n3143.in[0] (.names)                                             1.014    46.688
n3143.out[0] (.names)                                            0.261    46.949
n3103.in[0] (.names)                                             1.014    47.963
n3103.out[0] (.names)                                            0.261    48.224
n2518.in[0] (.names)                                             1.014    49.238
n2518.out[0] (.names)                                            0.261    49.499
n2519.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2519.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n3114.Q[0] (.latch clocked by pclk)
Endpoint  : n2531.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3114.clk[0] (.latch)                                            1.014     1.014
n3114.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3145.in[0] (.names)                                             1.014     2.070
n3145.out[0] (.names)                                            0.261     2.331
n3146.in[0] (.names)                                             1.014     3.344
n3146.out[0] (.names)                                            0.261     3.605
n3023.in[0] (.names)                                             1.014     4.619
n3023.out[0] (.names)                                            0.261     4.880
n3024.in[0] (.names)                                             1.014     5.894
n3024.out[0] (.names)                                            0.261     6.155
n3026.in[1] (.names)                                             1.014     7.169
n3026.out[0] (.names)                                            0.261     7.430
n3027.in[0] (.names)                                             1.014     8.444
n3027.out[0] (.names)                                            0.261     8.705
n3028.in[0] (.names)                                             1.014     9.719
n3028.out[0] (.names)                                            0.261     9.980
n3029.in[1] (.names)                                             1.014    10.993
n3029.out[0] (.names)                                            0.261    11.254
n3020.in[0] (.names)                                             1.014    12.268
n3020.out[0] (.names)                                            0.261    12.529
n3030.in[0] (.names)                                             1.014    13.543
n3030.out[0] (.names)                                            0.261    13.804
n2989.in[0] (.names)                                             1.014    14.818
n2989.out[0] (.names)                                            0.261    15.079
n2996.in[2] (.names)                                             1.014    16.093
n2996.out[0] (.names)                                            0.261    16.354
n2997.in[0] (.names)                                             1.014    17.367
n2997.out[0] (.names)                                            0.261    17.628
n2999.in[1] (.names)                                             1.014    18.642
n2999.out[0] (.names)                                            0.261    18.903
n3000.in[0] (.names)                                             1.014    19.917
n3000.out[0] (.names)                                            0.261    20.178
n2994.in[0] (.names)                                             1.014    21.192
n2994.out[0] (.names)                                            0.261    21.453
n2964.in[0] (.names)                                             1.014    22.467
n2964.out[0] (.names)                                            0.261    22.728
n2965.in[3] (.names)                                             1.014    23.742
n2965.out[0] (.names)                                            0.261    24.003
n2966.in[1] (.names)                                             1.014    25.016
n2966.out[0] (.names)                                            0.261    25.277
n2967.in[1] (.names)                                             1.014    26.291
n2967.out[0] (.names)                                            0.261    26.552
n2968.in[0] (.names)                                             1.014    27.566
n2968.out[0] (.names)                                            0.261    27.827
n2970.in[2] (.names)                                             1.014    28.841
n2970.out[0] (.names)                                            0.261    29.102
n2972.in[0] (.names)                                             1.014    30.116
n2972.out[0] (.names)                                            0.261    30.377
n2973.in[0] (.names)                                             1.014    31.390
n2973.out[0] (.names)                                            0.261    31.651
n2974.in[0] (.names)                                             1.014    32.665
n2974.out[0] (.names)                                            0.261    32.926
n2975.in[0] (.names)                                             1.014    33.940
n2975.out[0] (.names)                                            0.261    34.201
n2976.in[0] (.names)                                             1.014    35.215
n2976.out[0] (.names)                                            0.261    35.476
n2978.in[0] (.names)                                             1.014    36.490
n2978.out[0] (.names)                                            0.261    36.751
n2980.in[2] (.names)                                             1.014    37.765
n2980.out[0] (.names)                                            0.261    38.026
n2981.in[0] (.names)                                             1.014    39.039
n2981.out[0] (.names)                                            0.261    39.300
n2982.in[0] (.names)                                             1.014    40.314
n2982.out[0] (.names)                                            0.261    40.575
n2983.in[0] (.names)                                             1.014    41.589
n2983.out[0] (.names)                                            0.261    41.850
n2984.in[1] (.names)                                             1.014    42.864
n2984.out[0] (.names)                                            0.261    43.125
n1723.in[1] (.names)                                             1.014    44.139
n1723.out[0] (.names)                                            0.261    44.400
n2986.in[0] (.names)                                             1.014    45.413
n2986.out[0] (.names)                                            0.261    45.674
n2987.in[0] (.names)                                             1.014    46.688
n2987.out[0] (.names)                                            0.261    46.949
n2544.in[1] (.names)                                             1.014    47.963
n2544.out[0] (.names)                                            0.261    48.224
n2530.in[0] (.names)                                             1.014    49.238
n2530.out[0] (.names)                                            0.261    49.499
n2531.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2531.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n407.Q[0] (.latch clocked by pclk)
Endpoint  : n391.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n407.clk[0] (.latch)                                             1.014     1.014
n407.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n805.in[0] (.names)                                              1.014     2.070
n805.out[0] (.names)                                             0.261     2.331
n811.in[0] (.names)                                              1.014     3.344
n811.out[0] (.names)                                             0.261     3.605
n815.in[0] (.names)                                              1.014     4.619
n815.out[0] (.names)                                             0.261     4.880
n809.in[0] (.names)                                              1.014     5.894
n809.out[0] (.names)                                             0.261     6.155
n813.in[0] (.names)                                              1.014     7.169
n813.out[0] (.names)                                             0.261     7.430
n829.in[0] (.names)                                              1.014     8.444
n829.out[0] (.names)                                             0.261     8.705
n830.in[1] (.names)                                              1.014     9.719
n830.out[0] (.names)                                             0.261     9.980
n825.in[1] (.names)                                              1.014    10.993
n825.out[0] (.names)                                             0.261    11.254
n806.in[1] (.names)                                              1.014    12.268
n806.out[0] (.names)                                             0.261    12.529
n831.in[0] (.names)                                              1.014    13.543
n831.out[0] (.names)                                             0.261    13.804
n834.in[2] (.names)                                              1.014    14.818
n834.out[0] (.names)                                             0.261    15.079
n754.in[1] (.names)                                              1.014    16.093
n754.out[0] (.names)                                             0.261    16.354
n755.in[0] (.names)                                              1.014    17.367
n755.out[0] (.names)                                             0.261    17.628
n762.in[1] (.names)                                              1.014    18.642
n762.out[0] (.names)                                             0.261    18.903
n788.in[2] (.names)                                              1.014    19.917
n788.out[0] (.names)                                             0.261    20.178
n789.in[1] (.names)                                              1.014    21.192
n789.out[0] (.names)                                             0.261    21.453
n790.in[1] (.names)                                              1.014    22.467
n790.out[0] (.names)                                             0.261    22.728
n901.in[1] (.names)                                              1.014    23.742
n901.out[0] (.names)                                             0.261    24.003
n902.in[0] (.names)                                              1.014    25.016
n902.out[0] (.names)                                             0.261    25.277
n903.in[0] (.names)                                              1.014    26.291
n903.out[0] (.names)                                             0.261    26.552
n914.in[1] (.names)                                              1.014    27.566
n914.out[0] (.names)                                             0.261    27.827
n917.in[0] (.names)                                              1.014    28.841
n917.out[0] (.names)                                             0.261    29.102
n915.in[0] (.names)                                              1.014    30.116
n915.out[0] (.names)                                             0.261    30.377
n916.in[0] (.names)                                              1.014    31.390
n916.out[0] (.names)                                             0.261    31.651
n918.in[0] (.names)                                              1.014    32.665
n918.out[0] (.names)                                             0.261    32.926
n920.in[2] (.names)                                              1.014    33.940
n920.out[0] (.names)                                             0.261    34.201
n420.in[1] (.names)                                              1.014    35.215
n420.out[0] (.names)                                             0.261    35.476
n922.in[0] (.names)                                              1.014    36.490
n922.out[0] (.names)                                             0.261    36.751
n927.in[1] (.names)                                              1.014    37.765
n927.out[0] (.names)                                             0.261    38.026
n929.in[3] (.names)                                              1.014    39.039
n929.out[0] (.names)                                             0.261    39.300
n930.in[1] (.names)                                              1.014    40.314
n930.out[0] (.names)                                             0.261    40.575
n933.in[1] (.names)                                              1.014    41.589
n933.out[0] (.names)                                             0.261    41.850
n417.in[1] (.names)                                              1.014    42.864
n417.out[0] (.names)                                             0.261    43.125
n924.in[0] (.names)                                              1.014    44.139
n924.out[0] (.names)                                             0.261    44.400
n934.in[0] (.names)                                              1.014    45.413
n934.out[0] (.names)                                             0.261    45.674
n400.in[0] (.names)                                              1.014    46.688
n400.out[0] (.names)                                             0.261    46.949
n408.in[0] (.names)                                              1.014    47.963
n408.out[0] (.names)                                             0.261    48.224
n390.in[0] (.names)                                              1.014    49.238
n390.out[0] (.names)                                             0.261    49.499
n391.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n391.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n4632.Q[0] (.latch clocked by pclk)
Endpoint  : n4302.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4632.clk[0] (.latch)                                            1.014     1.014
n4632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4633.in[0] (.names)                                             1.014     2.070
n4633.out[0] (.names)                                            0.261     2.331
n4636.in[2] (.names)                                             1.014     3.344
n4636.out[0] (.names)                                            0.261     3.605
n4637.in[0] (.names)                                             1.014     4.619
n4637.out[0] (.names)                                            0.261     4.880
n4634.in[0] (.names)                                             1.014     5.894
n4634.out[0] (.names)                                            0.261     6.155
n4635.in[0] (.names)                                             1.014     7.169
n4635.out[0] (.names)                                            0.261     7.430
n4730.in[2] (.names)                                             1.014     8.444
n4730.out[0] (.names)                                            0.261     8.705
n4732.in[0] (.names)                                             1.014     9.719
n4732.out[0] (.names)                                            0.261     9.980
n4733.in[0] (.names)                                             1.014    10.993
n4733.out[0] (.names)                                            0.261    11.254
n4734.in[0] (.names)                                             1.014    12.268
n4734.out[0] (.names)                                            0.261    12.529
n4735.in[1] (.names)                                             1.014    13.543
n4735.out[0] (.names)                                            0.261    13.804
n4736.in[0] (.names)                                             1.014    14.818
n4736.out[0] (.names)                                            0.261    15.079
n4737.in[0] (.names)                                             1.014    16.093
n4737.out[0] (.names)                                            0.261    16.354
n4738.in[1] (.names)                                             1.014    17.367
n4738.out[0] (.names)                                            0.261    17.628
n4739.in[1] (.names)                                             1.014    18.642
n4739.out[0] (.names)                                            0.261    18.903
n4740.in[0] (.names)                                             1.014    19.917
n4740.out[0] (.names)                                            0.261    20.178
n4658.in[0] (.names)                                             1.014    21.192
n4658.out[0] (.names)                                            0.261    21.453
n4699.in[2] (.names)                                             1.014    22.467
n4699.out[0] (.names)                                            0.261    22.728
n4700.in[0] (.names)                                             1.014    23.742
n4700.out[0] (.names)                                            0.261    24.003
n4701.in[0] (.names)                                             1.014    25.016
n4701.out[0] (.names)                                            0.261    25.277
n4702.in[0] (.names)                                             1.014    26.291
n4702.out[0] (.names)                                            0.261    26.552
n4703.in[0] (.names)                                             1.014    27.566
n4703.out[0] (.names)                                            0.261    27.827
n4696.in[0] (.names)                                             1.014    28.841
n4696.out[0] (.names)                                            0.261    29.102
n4697.in[0] (.names)                                             1.014    30.116
n4697.out[0] (.names)                                            0.261    30.377
n4704.in[0] (.names)                                             1.014    31.390
n4704.out[0] (.names)                                            0.261    31.651
n4705.in[0] (.names)                                             1.014    32.665
n4705.out[0] (.names)                                            0.261    32.926
n4707.in[0] (.names)                                             1.014    33.940
n4707.out[0] (.names)                                            0.261    34.201
n4708.in[2] (.names)                                             1.014    35.215
n4708.out[0] (.names)                                            0.261    35.476
n4710.in[1] (.names)                                             1.014    36.490
n4710.out[0] (.names)                                            0.261    36.751
n4711.in[0] (.names)                                             1.014    37.765
n4711.out[0] (.names)                                            0.261    38.026
n4712.in[0] (.names)                                             1.014    39.039
n4712.out[0] (.names)                                            0.261    39.300
n4323.in[1] (.names)                                             1.014    40.314
n4323.out[0] (.names)                                            0.261    40.575
n4713.in[0] (.names)                                             1.014    41.589
n4713.out[0] (.names)                                            0.261    41.850
n4257.in[1] (.names)                                             1.014    42.864
n4257.out[0] (.names)                                            0.261    43.125
n4717.in[0] (.names)                                             1.014    44.139
n4717.out[0] (.names)                                            0.261    44.400
n4719.in[0] (.names)                                             1.014    45.413
n4719.out[0] (.names)                                            0.261    45.674
n4725.in[1] (.names)                                             1.014    46.688
n4725.out[0] (.names)                                            0.261    46.949
n4726.in[0] (.names)                                             1.014    47.963
n4726.out[0] (.names)                                            0.261    48.224
n4301.in[0] (.names)                                             1.014    49.238
n4301.out[0] (.names)                                            0.261    49.499
n4302.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4302.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n4632.Q[0] (.latch clocked by pclk)
Endpoint  : n4727.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4632.clk[0] (.latch)                                            1.014     1.014
n4632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4633.in[0] (.names)                                             1.014     2.070
n4633.out[0] (.names)                                            0.261     2.331
n4636.in[2] (.names)                                             1.014     3.344
n4636.out[0] (.names)                                            0.261     3.605
n4637.in[0] (.names)                                             1.014     4.619
n4637.out[0] (.names)                                            0.261     4.880
n4634.in[0] (.names)                                             1.014     5.894
n4634.out[0] (.names)                                            0.261     6.155
n4635.in[0] (.names)                                             1.014     7.169
n4635.out[0] (.names)                                            0.261     7.430
n4730.in[2] (.names)                                             1.014     8.444
n4730.out[0] (.names)                                            0.261     8.705
n4732.in[0] (.names)                                             1.014     9.719
n4732.out[0] (.names)                                            0.261     9.980
n4733.in[0] (.names)                                             1.014    10.993
n4733.out[0] (.names)                                            0.261    11.254
n4734.in[0] (.names)                                             1.014    12.268
n4734.out[0] (.names)                                            0.261    12.529
n4735.in[1] (.names)                                             1.014    13.543
n4735.out[0] (.names)                                            0.261    13.804
n4736.in[0] (.names)                                             1.014    14.818
n4736.out[0] (.names)                                            0.261    15.079
n4737.in[0] (.names)                                             1.014    16.093
n4737.out[0] (.names)                                            0.261    16.354
n4738.in[1] (.names)                                             1.014    17.367
n4738.out[0] (.names)                                            0.261    17.628
n4739.in[1] (.names)                                             1.014    18.642
n4739.out[0] (.names)                                            0.261    18.903
n4740.in[0] (.names)                                             1.014    19.917
n4740.out[0] (.names)                                            0.261    20.178
n4658.in[0] (.names)                                             1.014    21.192
n4658.out[0] (.names)                                            0.261    21.453
n4699.in[2] (.names)                                             1.014    22.467
n4699.out[0] (.names)                                            0.261    22.728
n4700.in[0] (.names)                                             1.014    23.742
n4700.out[0] (.names)                                            0.261    24.003
n4701.in[0] (.names)                                             1.014    25.016
n4701.out[0] (.names)                                            0.261    25.277
n4702.in[0] (.names)                                             1.014    26.291
n4702.out[0] (.names)                                            0.261    26.552
n4703.in[0] (.names)                                             1.014    27.566
n4703.out[0] (.names)                                            0.261    27.827
n4696.in[0] (.names)                                             1.014    28.841
n4696.out[0] (.names)                                            0.261    29.102
n4697.in[0] (.names)                                             1.014    30.116
n4697.out[0] (.names)                                            0.261    30.377
n4704.in[0] (.names)                                             1.014    31.390
n4704.out[0] (.names)                                            0.261    31.651
n4705.in[0] (.names)                                             1.014    32.665
n4705.out[0] (.names)                                            0.261    32.926
n4707.in[0] (.names)                                             1.014    33.940
n4707.out[0] (.names)                                            0.261    34.201
n4708.in[2] (.names)                                             1.014    35.215
n4708.out[0] (.names)                                            0.261    35.476
n4710.in[1] (.names)                                             1.014    36.490
n4710.out[0] (.names)                                            0.261    36.751
n4711.in[0] (.names)                                             1.014    37.765
n4711.out[0] (.names)                                            0.261    38.026
n4712.in[0] (.names)                                             1.014    39.039
n4712.out[0] (.names)                                            0.261    39.300
n4323.in[1] (.names)                                             1.014    40.314
n4323.out[0] (.names)                                            0.261    40.575
n4713.in[0] (.names)                                             1.014    41.589
n4713.out[0] (.names)                                            0.261    41.850
n4257.in[1] (.names)                                             1.014    42.864
n4257.out[0] (.names)                                            0.261    43.125
n4717.in[0] (.names)                                             1.014    44.139
n4717.out[0] (.names)                                            0.261    44.400
n4719.in[0] (.names)                                             1.014    45.413
n4719.out[0] (.names)                                            0.261    45.674
n4725.in[1] (.names)                                             1.014    46.688
n4725.out[0] (.names)                                            0.261    46.949
n4726.in[0] (.names)                                             1.014    47.963
n4726.out[0] (.names)                                            0.261    48.224
n4301.in[0] (.names)                                             1.014    49.238
n4301.out[0] (.names)                                            0.261    49.499
n4727.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4727.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n828.Q[0] (.latch clocked by pclk)
Endpoint  : n13195.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n828.clk[0] (.latch)                                             1.014     1.014
n828.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14047.in[0] (.names)                                            1.014     2.070
n14047.out[0] (.names)                                           0.261     2.331
n14038.in[0] (.names)                                            1.014     3.344
n14038.out[0] (.names)                                           0.261     3.605
n14041.in[0] (.names)                                            1.014     4.619
n14041.out[0] (.names)                                           0.261     4.880
n14110.in[2] (.names)                                            1.014     5.894
n14110.out[0] (.names)                                           0.261     6.155
n14126.in[0] (.names)                                            1.014     7.169
n14126.out[0] (.names)                                           0.261     7.430
n14127.in[0] (.names)                                            1.014     8.444
n14127.out[0] (.names)                                           0.261     8.705
n14129.in[0] (.names)                                            1.014     9.719
n14129.out[0] (.names)                                           0.261     9.980
n14121.in[1] (.names)                                            1.014    10.993
n14121.out[0] (.names)                                           0.261    11.254
n14176.in[0] (.names)                                            1.014    12.268
n14176.out[0] (.names)                                           0.261    12.529
n14178.in[1] (.names)                                            1.014    13.543
n14178.out[0] (.names)                                           0.261    13.804
n14177.in[0] (.names)                                            1.014    14.818
n14177.out[0] (.names)                                           0.261    15.079
n14139.in[1] (.names)                                            1.014    16.093
n14139.out[0] (.names)                                           0.261    16.354
n14181.in[0] (.names)                                            1.014    17.367
n14181.out[0] (.names)                                           0.261    17.628
n14186.in[0] (.names)                                            1.014    18.642
n14186.out[0] (.names)                                           0.261    18.903
n14183.in[0] (.names)                                            1.014    19.917
n14183.out[0] (.names)                                           0.261    20.178
n14184.in[1] (.names)                                            1.014    21.192
n14184.out[0] (.names)                                           0.261    21.453
n14151.in[1] (.names)                                            1.014    22.467
n14151.out[0] (.names)                                           0.261    22.728
n14153.in[0] (.names)                                            1.014    23.742
n14153.out[0] (.names)                                           0.261    24.003
n14005.in[1] (.names)                                            1.014    25.016
n14005.out[0] (.names)                                           0.261    25.277
n14006.in[0] (.names)                                            1.014    26.291
n14006.out[0] (.names)                                           0.261    26.552
n14019.in[2] (.names)                                            1.014    27.566
n14019.out[0] (.names)                                           0.261    27.827
n14020.in[1] (.names)                                            1.014    28.841
n14020.out[0] (.names)                                           0.261    29.102
n14015.in[0] (.names)                                            1.014    30.116
n14015.out[0] (.names)                                           0.261    30.377
n14016.in[2] (.names)                                            1.014    31.390
n14016.out[0] (.names)                                           0.261    31.651
n14018.in[0] (.names)                                            1.014    32.665
n14018.out[0] (.names)                                           0.261    32.926
n14025.in[2] (.names)                                            1.014    33.940
n14025.out[0] (.names)                                           0.261    34.201
n14027.in[3] (.names)                                            1.014    35.215
n14027.out[0] (.names)                                           0.261    35.476
n14033.in[2] (.names)                                            1.014    36.490
n14033.out[0] (.names)                                           0.261    36.751
n13150.in[1] (.names)                                            1.014    37.765
n13150.out[0] (.names)                                           0.261    38.026
n13191.in[3] (.names)                                            1.014    39.039
n13191.out[0] (.names)                                           0.261    39.300
n13194.in[2] (.names)                                            1.014    40.314
n13194.out[0] (.names)                                           0.261    40.575
n13185.in[0] (.names)                                            1.014    41.589
n13185.out[0] (.names)                                           0.261    41.850
n13230.in[1] (.names)                                            1.014    42.864
n13230.out[0] (.names)                                           0.261    43.125
n13232.in[0] (.names)                                            1.014    44.139
n13232.out[0] (.names)                                           0.261    44.400
n13177.in[0] (.names)                                            1.014    45.413
n13177.out[0] (.names)                                           0.261    45.674
n13233.in[0] (.names)                                            1.014    46.688
n13233.out[0] (.names)                                           0.261    46.949
n13236.in[0] (.names)                                            1.014    47.963
n13236.out[0] (.names)                                           0.261    48.224
n13175.in[0] (.names)                                            1.014    49.238
n13175.out[0] (.names)                                           0.261    49.499
n13195.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13195.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n7781.Q[0] (.latch clocked by pclk)
Endpoint  : n11878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7781.clk[0] (.latch)                                            1.014     1.014
n7781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11431.in[0] (.names)                                            1.014     2.070
n11431.out[0] (.names)                                           0.261     2.331
n11432.in[0] (.names)                                            1.014     3.344
n11432.out[0] (.names)                                           0.261     3.605
n11434.in[0] (.names)                                            1.014     4.619
n11434.out[0] (.names)                                           0.261     4.880
n11435.in[0] (.names)                                            1.014     5.894
n11435.out[0] (.names)                                           0.261     6.155
n11439.in[1] (.names)                                            1.014     7.169
n11439.out[0] (.names)                                           0.261     7.430
n11440.in[3] (.names)                                            1.014     8.444
n11440.out[0] (.names)                                           0.261     8.705
n11441.in[2] (.names)                                            1.014     9.719
n11441.out[0] (.names)                                           0.261     9.980
n11448.in[2] (.names)                                            1.014    10.993
n11448.out[0] (.names)                                           0.261    11.254
n11449.in[1] (.names)                                            1.014    12.268
n11449.out[0] (.names)                                           0.261    12.529
n11450.in[0] (.names)                                            1.014    13.543
n11450.out[0] (.names)                                           0.261    13.804
n11446.in[2] (.names)                                            1.014    14.818
n11446.out[0] (.names)                                           0.261    15.079
n11452.in[1] (.names)                                            1.014    16.093
n11452.out[0] (.names)                                           0.261    16.354
n11453.in[0] (.names)                                            1.014    17.367
n11453.out[0] (.names)                                           0.261    17.628
n11454.in[0] (.names)                                            1.014    18.642
n11454.out[0] (.names)                                           0.261    18.903
n11455.in[1] (.names)                                            1.014    19.917
n11455.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[1] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11461.in[1] (.names)                                            1.014    23.742
n11461.out[0] (.names)                                           0.261    24.003
n11476.in[2] (.names)                                            1.014    25.016
n11476.out[0] (.names)                                           0.261    25.277
n11477.in[0] (.names)                                            1.014    26.291
n11477.out[0] (.names)                                           0.261    26.552
n11478.in[0] (.names)                                            1.014    27.566
n11478.out[0] (.names)                                           0.261    27.827
n11479.in[0] (.names)                                            1.014    28.841
n11479.out[0] (.names)                                           0.261    29.102
n11480.in[0] (.names)                                            1.014    30.116
n11480.out[0] (.names)                                           0.261    30.377
n11482.in[0] (.names)                                            1.014    31.390
n11482.out[0] (.names)                                           0.261    31.651
n11483.in[1] (.names)                                            1.014    32.665
n11483.out[0] (.names)                                           0.261    32.926
n11484.in[0] (.names)                                            1.014    33.940
n11484.out[0] (.names)                                           0.261    34.201
n12934.in[3] (.names)                                            1.014    35.215
n12934.out[0] (.names)                                           0.261    35.476
n12935.in[0] (.names)                                            1.014    36.490
n12935.out[0] (.names)                                           0.261    36.751
n12936.in[1] (.names)                                            1.014    37.765
n12936.out[0] (.names)                                           0.261    38.026
n12937.in[0] (.names)                                            1.014    39.039
n12937.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n12874.in[0] (.names)                                            1.014    41.589
n12874.out[0] (.names)                                           0.261    41.850
n11208.in[0] (.names)                                            1.014    42.864
n11208.out[0] (.names)                                           0.261    43.125
n12939.in[3] (.names)                                            1.014    44.139
n12939.out[0] (.names)                                           0.261    44.400
n12940.in[0] (.names)                                            1.014    45.413
n12940.out[0] (.names)                                           0.261    45.674
n12942.in[0] (.names)                                            1.014    46.688
n12942.out[0] (.names)                                           0.261    46.949
n12926.in[0] (.names)                                            1.014    47.963
n12926.out[0] (.names)                                           0.261    48.224
n11877.in[0] (.names)                                            1.014    49.238
n11877.out[0] (.names)                                           0.261    49.499
n11878.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11878.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n7781.Q[0] (.latch clocked by pclk)
Endpoint  : n10369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7781.clk[0] (.latch)                                            1.014     1.014
n7781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11431.in[0] (.names)                                            1.014     2.070
n11431.out[0] (.names)                                           0.261     2.331
n11432.in[0] (.names)                                            1.014     3.344
n11432.out[0] (.names)                                           0.261     3.605
n11434.in[0] (.names)                                            1.014     4.619
n11434.out[0] (.names)                                           0.261     4.880
n11435.in[0] (.names)                                            1.014     5.894
n11435.out[0] (.names)                                           0.261     6.155
n11439.in[1] (.names)                                            1.014     7.169
n11439.out[0] (.names)                                           0.261     7.430
n11440.in[3] (.names)                                            1.014     8.444
n11440.out[0] (.names)                                           0.261     8.705
n11441.in[2] (.names)                                            1.014     9.719
n11441.out[0] (.names)                                           0.261     9.980
n11448.in[2] (.names)                                            1.014    10.993
n11448.out[0] (.names)                                           0.261    11.254
n11449.in[1] (.names)                                            1.014    12.268
n11449.out[0] (.names)                                           0.261    12.529
n11450.in[0] (.names)                                            1.014    13.543
n11450.out[0] (.names)                                           0.261    13.804
n11446.in[2] (.names)                                            1.014    14.818
n11446.out[0] (.names)                                           0.261    15.079
n11452.in[1] (.names)                                            1.014    16.093
n11452.out[0] (.names)                                           0.261    16.354
n11453.in[0] (.names)                                            1.014    17.367
n11453.out[0] (.names)                                           0.261    17.628
n11454.in[0] (.names)                                            1.014    18.642
n11454.out[0] (.names)                                           0.261    18.903
n11455.in[1] (.names)                                            1.014    19.917
n11455.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[1] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11461.in[1] (.names)                                            1.014    23.742
n11461.out[0] (.names)                                           0.261    24.003
n11476.in[2] (.names)                                            1.014    25.016
n11476.out[0] (.names)                                           0.261    25.277
n11477.in[0] (.names)                                            1.014    26.291
n11477.out[0] (.names)                                           0.261    26.552
n11478.in[0] (.names)                                            1.014    27.566
n11478.out[0] (.names)                                           0.261    27.827
n11479.in[0] (.names)                                            1.014    28.841
n11479.out[0] (.names)                                           0.261    29.102
n11480.in[0] (.names)                                            1.014    30.116
n11480.out[0] (.names)                                           0.261    30.377
n11482.in[0] (.names)                                            1.014    31.390
n11482.out[0] (.names)                                           0.261    31.651
n11483.in[1] (.names)                                            1.014    32.665
n11483.out[0] (.names)                                           0.261    32.926
n11487.in[2] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11490.in[0] (.names)                                            1.014    35.215
n11490.out[0] (.names)                                           0.261    35.476
n11488.in[0] (.names)                                            1.014    36.490
n11488.out[0] (.names)                                           0.261    36.751
n11489.in[0] (.names)                                            1.014    37.765
n11489.out[0] (.names)                                           0.261    38.026
n11501.in[3] (.names)                                            1.014    39.039
n11501.out[0] (.names)                                           0.261    39.300
n11502.in[0] (.names)                                            1.014    40.314
n11502.out[0] (.names)                                           0.261    40.575
n11504.in[0] (.names)                                            1.014    41.589
n11504.out[0] (.names)                                           0.261    41.850
n11195.in[0] (.names)                                            1.014    42.864
n11195.out[0] (.names)                                           0.261    43.125
n11505.in[0] (.names)                                            1.014    44.139
n11505.out[0] (.names)                                           0.261    44.400
n11506.in[1] (.names)                                            1.014    45.413
n11506.out[0] (.names)                                           0.261    45.674
n5495.in[0] (.names)                                             1.014    46.688
n5495.out[0] (.names)                                            0.261    46.949
n11507.in[0] (.names)                                            1.014    47.963
n11507.out[0] (.names)                                           0.261    48.224
n11184.in[0] (.names)                                            1.014    49.238
n11184.out[0] (.names)                                           0.261    49.499
n10369.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10369.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n7781.Q[0] (.latch clocked by pclk)
Endpoint  : n11495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7781.clk[0] (.latch)                                            1.014     1.014
n7781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11431.in[0] (.names)                                            1.014     2.070
n11431.out[0] (.names)                                           0.261     2.331
n11432.in[0] (.names)                                            1.014     3.344
n11432.out[0] (.names)                                           0.261     3.605
n11434.in[0] (.names)                                            1.014     4.619
n11434.out[0] (.names)                                           0.261     4.880
n11435.in[0] (.names)                                            1.014     5.894
n11435.out[0] (.names)                                           0.261     6.155
n11439.in[1] (.names)                                            1.014     7.169
n11439.out[0] (.names)                                           0.261     7.430
n11440.in[3] (.names)                                            1.014     8.444
n11440.out[0] (.names)                                           0.261     8.705
n11441.in[2] (.names)                                            1.014     9.719
n11441.out[0] (.names)                                           0.261     9.980
n11448.in[2] (.names)                                            1.014    10.993
n11448.out[0] (.names)                                           0.261    11.254
n11449.in[1] (.names)                                            1.014    12.268
n11449.out[0] (.names)                                           0.261    12.529
n11450.in[0] (.names)                                            1.014    13.543
n11450.out[0] (.names)                                           0.261    13.804
n11446.in[2] (.names)                                            1.014    14.818
n11446.out[0] (.names)                                           0.261    15.079
n11452.in[1] (.names)                                            1.014    16.093
n11452.out[0] (.names)                                           0.261    16.354
n11453.in[0] (.names)                                            1.014    17.367
n11453.out[0] (.names)                                           0.261    17.628
n11454.in[0] (.names)                                            1.014    18.642
n11454.out[0] (.names)                                           0.261    18.903
n11455.in[1] (.names)                                            1.014    19.917
n11455.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[1] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11461.in[1] (.names)                                            1.014    23.742
n11461.out[0] (.names)                                           0.261    24.003
n11476.in[2] (.names)                                            1.014    25.016
n11476.out[0] (.names)                                           0.261    25.277
n11477.in[0] (.names)                                            1.014    26.291
n11477.out[0] (.names)                                           0.261    26.552
n11478.in[0] (.names)                                            1.014    27.566
n11478.out[0] (.names)                                           0.261    27.827
n11479.in[0] (.names)                                            1.014    28.841
n11479.out[0] (.names)                                           0.261    29.102
n11480.in[0] (.names)                                            1.014    30.116
n11480.out[0] (.names)                                           0.261    30.377
n11482.in[0] (.names)                                            1.014    31.390
n11482.out[0] (.names)                                           0.261    31.651
n11483.in[1] (.names)                                            1.014    32.665
n11483.out[0] (.names)                                           0.261    32.926
n11487.in[2] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11490.in[0] (.names)                                            1.014    35.215
n11490.out[0] (.names)                                           0.261    35.476
n11488.in[0] (.names)                                            1.014    36.490
n11488.out[0] (.names)                                           0.261    36.751
n11489.in[0] (.names)                                            1.014    37.765
n11489.out[0] (.names)                                           0.261    38.026
n11501.in[3] (.names)                                            1.014    39.039
n11501.out[0] (.names)                                           0.261    39.300
n11502.in[0] (.names)                                            1.014    40.314
n11502.out[0] (.names)                                           0.261    40.575
n11504.in[0] (.names)                                            1.014    41.589
n11504.out[0] (.names)                                           0.261    41.850
n11195.in[0] (.names)                                            1.014    42.864
n11195.out[0] (.names)                                           0.261    43.125
n11505.in[0] (.names)                                            1.014    44.139
n11505.out[0] (.names)                                           0.261    44.400
n11506.in[1] (.names)                                            1.014    45.413
n11506.out[0] (.names)                                           0.261    45.674
n5495.in[0] (.names)                                             1.014    46.688
n5495.out[0] (.names)                                            0.261    46.949
n11507.in[0] (.names)                                            1.014    47.963
n11507.out[0] (.names)                                           0.261    48.224
n11184.in[0] (.names)                                            1.014    49.238
n11184.out[0] (.names)                                           0.261    49.499
n11495.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11495.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n11278.Q[0] (.latch clocked by pclk)
Endpoint  : n11580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11278.clk[0] (.latch)                                           1.014     1.014
n11278.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11236.in[0] (.names)                                            1.014     2.070
n11236.out[0] (.names)                                           0.261     2.331
n11696.in[2] (.names)                                            1.014     3.344
n11696.out[0] (.names)                                           0.261     3.605
n11698.in[0] (.names)                                            1.014     4.619
n11698.out[0] (.names)                                           0.261     4.880
n11699.in[1] (.names)                                            1.014     5.894
n11699.out[0] (.names)                                           0.261     6.155
n11700.in[2] (.names)                                            1.014     7.169
n11700.out[0] (.names)                                           0.261     7.430
n11701.in[0] (.names)                                            1.014     8.444
n11701.out[0] (.names)                                           0.261     8.705
n11554.in[0] (.names)                                            1.014     9.719
n11554.out[0] (.names)                                           0.261     9.980
n11596.in[0] (.names)                                            1.014    10.993
n11596.out[0] (.names)                                           0.261    11.254
n11574.in[0] (.names)                                            1.014    12.268
n11574.out[0] (.names)                                           0.261    12.529
n11617.in[0] (.names)                                            1.014    13.543
n11617.out[0] (.names)                                           0.261    13.804
n11618.in[1] (.names)                                            1.014    14.818
n11618.out[0] (.names)                                           0.261    15.079
n11623.in[1] (.names)                                            1.014    16.093
n11623.out[0] (.names)                                           0.261    16.354
n11624.in[0] (.names)                                            1.014    17.367
n11624.out[0] (.names)                                           0.261    17.628
n11625.in[0] (.names)                                            1.014    18.642
n11625.out[0] (.names)                                           0.261    18.903
n11628.in[0] (.names)                                            1.014    19.917
n11628.out[0] (.names)                                           0.261    20.178
n11629.in[0] (.names)                                            1.014    21.192
n11629.out[0] (.names)                                           0.261    21.453
n11647.in[2] (.names)                                            1.014    22.467
n11647.out[0] (.names)                                           0.261    22.728
n11657.in[1] (.names)                                            1.014    23.742
n11657.out[0] (.names)                                           0.261    24.003
n11581.in[1] (.names)                                            1.014    25.016
n11581.out[0] (.names)                                           0.261    25.277
n11575.in[0] (.names)                                            1.014    26.291
n11575.out[0] (.names)                                           0.261    26.552
n11576.in[1] (.names)                                            1.014    27.566
n11576.out[0] (.names)                                           0.261    27.827
n11578.in[1] (.names)                                            1.014    28.841
n11578.out[0] (.names)                                           0.261    29.102
n11600.in[1] (.names)                                            1.014    30.116
n11600.out[0] (.names)                                           0.261    30.377
n11586.in[0] (.names)                                            1.014    31.390
n11586.out[0] (.names)                                           0.261    31.651
n11583.in[1] (.names)                                            1.014    32.665
n11583.out[0] (.names)                                           0.261    32.926
n11584.in[3] (.names)                                            1.014    33.940
n11584.out[0] (.names)                                           0.261    34.201
n11592.in[0] (.names)                                            1.014    35.215
n11592.out[0] (.names)                                           0.261    35.476
n11590.in[1] (.names)                                            1.014    36.490
n11590.out[0] (.names)                                           0.261    36.751
n11591.in[0] (.names)                                            1.014    37.765
n11591.out[0] (.names)                                           0.261    38.026
n11593.in[1] (.names)                                            1.014    39.039
n11593.out[0] (.names)                                           0.261    39.300
n11594.in[0] (.names)                                            1.014    40.314
n11594.out[0] (.names)                                           0.261    40.575
n11595.in[0] (.names)                                            1.014    41.589
n11595.out[0] (.names)                                           0.261    41.850
n11199.in[3] (.names)                                            1.014    42.864
n11199.out[0] (.names)                                           0.261    43.125
n7709.in[0] (.names)                                             1.014    44.139
n7709.out[0] (.names)                                            0.261    44.400
n11609.in[0] (.names)                                            1.014    45.413
n11609.out[0] (.names)                                           0.261    45.674
n11610.in[1] (.names)                                            1.014    46.688
n11610.out[0] (.names)                                           0.261    46.949
n11204.in[0] (.names)                                            1.014    47.963
n11204.out[0] (.names)                                           0.261    48.224
n11579.in[0] (.names)                                            1.014    49.238
n11579.out[0] (.names)                                           0.261    49.499
n11580.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11580.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n4089.Q[0] (.latch clocked by pclk)
Endpoint  : n11155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4089.clk[0] (.latch)                                            1.014     1.014
n4089.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11342.in[0] (.names)                                            1.014     2.070
n11342.out[0] (.names)                                           0.261     2.331
n11344.in[0] (.names)                                            1.014     3.344
n11344.out[0] (.names)                                           0.261     3.605
n11345.in[0] (.names)                                            1.014     4.619
n11345.out[0] (.names)                                           0.261     4.880
n11346.in[0] (.names)                                            1.014     5.894
n11346.out[0] (.names)                                           0.261     6.155
n11348.in[0] (.names)                                            1.014     7.169
n11348.out[0] (.names)                                           0.261     7.430
n11352.in[0] (.names)                                            1.014     8.444
n11352.out[0] (.names)                                           0.261     8.705
n11355.in[0] (.names)                                            1.014     9.719
n11355.out[0] (.names)                                           0.261     9.980
n11357.in[1] (.names)                                            1.014    10.993
n11357.out[0] (.names)                                           0.261    11.254
n11358.in[0] (.names)                                            1.014    12.268
n11358.out[0] (.names)                                           0.261    12.529
n11337.in[0] (.names)                                            1.014    13.543
n11337.out[0] (.names)                                           0.261    13.804
n11338.in[0] (.names)                                            1.014    14.818
n11338.out[0] (.names)                                           0.261    15.079
n11340.in[1] (.names)                                            1.014    16.093
n11340.out[0] (.names)                                           0.261    16.354
n11343.in[1] (.names)                                            1.014    17.367
n11343.out[0] (.names)                                           0.261    17.628
n11405.in[0] (.names)                                            1.014    18.642
n11405.out[0] (.names)                                           0.261    18.903
n11408.in[2] (.names)                                            1.014    19.917
n11408.out[0] (.names)                                           0.261    20.178
n11409.in[1] (.names)                                            1.014    21.192
n11409.out[0] (.names)                                           0.261    21.453
n11410.in[0] (.names)                                            1.014    22.467
n11410.out[0] (.names)                                           0.261    22.728
n11413.in[0] (.names)                                            1.014    23.742
n11413.out[0] (.names)                                           0.261    24.003
n11414.in[0] (.names)                                            1.014    25.016
n11414.out[0] (.names)                                           0.261    25.277
n11416.in[2] (.names)                                            1.014    26.291
n11416.out[0] (.names)                                           0.261    26.552
n11417.in[0] (.names)                                            1.014    27.566
n11417.out[0] (.names)                                           0.261    27.827
n11418.in[0] (.names)                                            1.014    28.841
n11418.out[0] (.names)                                           0.261    29.102
n11419.in[1] (.names)                                            1.014    30.116
n11419.out[0] (.names)                                           0.261    30.377
n11394.in[1] (.names)                                            1.014    31.390
n11394.out[0] (.names)                                           0.261    31.651
n11420.in[0] (.names)                                            1.014    32.665
n11420.out[0] (.names)                                           0.261    32.926
n11430.in[1] (.names)                                            1.014    33.940
n11430.out[0] (.names)                                           0.261    34.201
n11424.in[0] (.names)                                            1.014    35.215
n11424.out[0] (.names)                                           0.261    35.476
n11425.in[3] (.names)                                            1.014    36.490
n11425.out[0] (.names)                                           0.261    36.751
n11849.in[0] (.names)                                            1.014    37.765
n11849.out[0] (.names)                                           0.261    38.026
n11851.in[1] (.names)                                            1.014    39.039
n11851.out[0] (.names)                                           0.261    39.300
n11852.in[3] (.names)                                            1.014    40.314
n11852.out[0] (.names)                                           0.261    40.575
n11853.in[0] (.names)                                            1.014    41.589
n11853.out[0] (.names)                                           0.261    41.850
n300.in[0] (.names)                                              1.014    42.864
n300.out[0] (.names)                                             0.261    43.125
n11854.in[0] (.names)                                            1.014    44.139
n11854.out[0] (.names)                                           0.261    44.400
n11855.in[0] (.names)                                            1.014    45.413
n11855.out[0] (.names)                                           0.261    45.674
n11856.in[0] (.names)                                            1.014    46.688
n11856.out[0] (.names)                                           0.261    46.949
n11185.in[1] (.names)                                            1.014    47.963
n11185.out[0] (.names)                                           0.261    48.224
n11154.in[0] (.names)                                            1.014    49.238
n11154.out[0] (.names)                                           0.261    49.499
n11155.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11155.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n11751.Q[0] (.latch clocked by pclk)
Endpoint  : n10474.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11751.clk[0] (.latch)                                           1.014     1.014
n11751.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11755.in[0] (.names)                                            1.014     2.070
n11755.out[0] (.names)                                           0.261     2.331
n11756.in[0] (.names)                                            1.014     3.344
n11756.out[0] (.names)                                           0.261     3.605
n11757.in[2] (.names)                                            1.014     4.619
n11757.out[0] (.names)                                           0.261     4.880
n11758.in[0] (.names)                                            1.014     5.894
n11758.out[0] (.names)                                           0.261     6.155
n11759.in[1] (.names)                                            1.014     7.169
n11759.out[0] (.names)                                           0.261     7.430
n11713.in[0] (.names)                                            1.014     8.444
n11713.out[0] (.names)                                           0.261     8.705
n11745.in[0] (.names)                                            1.014     9.719
n11745.out[0] (.names)                                           0.261     9.980
n11746.in[0] (.names)                                            1.014    10.993
n11746.out[0] (.names)                                           0.261    11.254
n11747.in[0] (.names)                                            1.014    12.268
n11747.out[0] (.names)                                           0.261    12.529
n11716.in[2] (.names)                                            1.014    13.543
n11716.out[0] (.names)                                           0.261    13.804
n11717.in[0] (.names)                                            1.014    14.818
n11717.out[0] (.names)                                           0.261    15.079
n11723.in[2] (.names)                                            1.014    16.093
n11723.out[0] (.names)                                           0.261    16.354
n11724.in[0] (.names)                                            1.014    17.367
n11724.out[0] (.names)                                           0.261    17.628
n11725.in[1] (.names)                                            1.014    18.642
n11725.out[0] (.names)                                           0.261    18.903
n11727.in[0] (.names)                                            1.014    19.917
n11727.out[0] (.names)                                           0.261    20.178
n11729.in[0] (.names)                                            1.014    21.192
n11729.out[0] (.names)                                           0.261    21.453
n11730.in[0] (.names)                                            1.014    22.467
n11730.out[0] (.names)                                           0.261    22.728
n11731.in[0] (.names)                                            1.014    23.742
n11731.out[0] (.names)                                           0.261    24.003
n11707.in[0] (.names)                                            1.014    25.016
n11707.out[0] (.names)                                           0.261    25.277
n11708.in[2] (.names)                                            1.014    26.291
n11708.out[0] (.names)                                           0.261    26.552
n11715.in[1] (.names)                                            1.014    27.566
n11715.out[0] (.names)                                           0.261    27.827
n11259.in[1] (.names)                                            1.014    28.841
n11259.out[0] (.names)                                           0.261    29.102
n11260.in[1] (.names)                                            1.014    30.116
n11260.out[0] (.names)                                           0.261    30.377
n11248.in[0] (.names)                                            1.014    31.390
n11248.out[0] (.names)                                           0.261    31.651
n11270.in[0] (.names)                                            1.014    32.665
n11270.out[0] (.names)                                           0.261    32.926
n11271.in[0] (.names)                                            1.014    33.940
n11271.out[0] (.names)                                           0.261    34.201
n11272.in[0] (.names)                                            1.014    35.215
n11272.out[0] (.names)                                           0.261    35.476
n11273.in[1] (.names)                                            1.014    36.490
n11273.out[0] (.names)                                           0.261    36.751
n11274.in[0] (.names)                                            1.014    37.765
n11274.out[0] (.names)                                           0.261    38.026
n11275.in[1] (.names)                                            1.014    39.039
n11275.out[0] (.names)                                           0.261    39.300
n11276.in[0] (.names)                                            1.014    40.314
n11276.out[0] (.names)                                           0.261    40.575
n11277.in[0] (.names)                                            1.014    41.589
n11277.out[0] (.names)                                           0.261    41.850
n11281.in[0] (.names)                                            1.014    42.864
n11281.out[0] (.names)                                           0.261    43.125
n11285.in[0] (.names)                                            1.014    44.139
n11285.out[0] (.names)                                           0.261    44.400
n11221.in[1] (.names)                                            1.014    45.413
n11221.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11286.in[0] (.names)                                            1.014    47.963
n11286.out[0] (.names)                                           0.261    48.224
n11203.in[0] (.names)                                            1.014    49.238
n11203.out[0] (.names)                                           0.261    49.499
n10474.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10474.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n12601.Q[0] (.latch clocked by pclk)
Endpoint  : n12070.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12601.clk[0] (.latch)                                           1.014     1.014
n12601.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12599.in[0] (.names)                                            1.014     2.070
n12599.out[0] (.names)                                           0.261     2.331
n12588.in[2] (.names)                                            1.014     3.344
n12588.out[0] (.names)                                           0.261     3.605
n12559.in[1] (.names)                                            1.014     4.619
n12559.out[0] (.names)                                           0.261     4.880
n12558.in[0] (.names)                                            1.014     5.894
n12558.out[0] (.names)                                           0.261     6.155
n12562.in[0] (.names)                                            1.014     7.169
n12562.out[0] (.names)                                           0.261     7.430
n12594.in[2] (.names)                                            1.014     8.444
n12594.out[0] (.names)                                           0.261     8.705
n12610.in[0] (.names)                                            1.014     9.719
n12610.out[0] (.names)                                           0.261     9.980
n12611.in[0] (.names)                                            1.014    10.993
n12611.out[0] (.names)                                           0.261    11.254
n12615.in[0] (.names)                                            1.014    12.268
n12615.out[0] (.names)                                           0.261    12.529
n12616.in[0] (.names)                                            1.014    13.543
n12616.out[0] (.names)                                           0.261    13.804
n12620.in[0] (.names)                                            1.014    14.818
n12620.out[0] (.names)                                           0.261    15.079
n12637.in[1] (.names)                                            1.014    16.093
n12637.out[0] (.names)                                           0.261    16.354
n12644.in[0] (.names)                                            1.014    17.367
n12644.out[0] (.names)                                           0.261    17.628
n12645.in[0] (.names)                                            1.014    18.642
n12645.out[0] (.names)                                           0.261    18.903
n12646.in[0] (.names)                                            1.014    19.917
n12646.out[0] (.names)                                           0.261    20.178
n12647.in[0] (.names)                                            1.014    21.192
n12647.out[0] (.names)                                           0.261    21.453
n12648.in[1] (.names)                                            1.014    22.467
n12648.out[0] (.names)                                           0.261    22.728
n12638.in[1] (.names)                                            1.014    23.742
n12638.out[0] (.names)                                           0.261    24.003
n12639.in[0] (.names)                                            1.014    25.016
n12639.out[0] (.names)                                           0.261    25.277
n12651.in[2] (.names)                                            1.014    26.291
n12651.out[0] (.names)                                           0.261    26.552
n12634.in[1] (.names)                                            1.014    27.566
n12634.out[0] (.names)                                           0.261    27.827
n12635.in[1] (.names)                                            1.014    28.841
n12635.out[0] (.names)                                           0.261    29.102
n12654.in[0] (.names)                                            1.014    30.116
n12654.out[0] (.names)                                           0.261    30.377
n12056.in[0] (.names)                                            1.014    31.390
n12056.out[0] (.names)                                           0.261    31.651
n12057.in[2] (.names)                                            1.014    32.665
n12057.out[0] (.names)                                           0.261    32.926
n12058.in[1] (.names)                                            1.014    33.940
n12058.out[0] (.names)                                           0.261    34.201
n12061.in[1] (.names)                                            1.014    35.215
n12061.out[0] (.names)                                           0.261    35.476
n12063.in[1] (.names)                                            1.014    36.490
n12063.out[0] (.names)                                           0.261    36.751
n12064.in[0] (.names)                                            1.014    37.765
n12064.out[0] (.names)                                           0.261    38.026
n12065.in[0] (.names)                                            1.014    39.039
n12065.out[0] (.names)                                           0.261    39.300
n12072.in[3] (.names)                                            1.014    40.314
n12072.out[0] (.names)                                           0.261    40.575
n12076.in[0] (.names)                                            1.014    41.589
n12076.out[0] (.names)                                           0.261    41.850
n12077.in[0] (.names)                                            1.014    42.864
n12077.out[0] (.names)                                           0.261    43.125
n12079.in[1] (.names)                                            1.014    44.139
n12079.out[0] (.names)                                           0.261    44.400
n7729.in[0] (.names)                                             1.014    45.413
n7729.out[0] (.names)                                            0.261    45.674
n12068.in[1] (.names)                                            1.014    46.688
n12068.out[0] (.names)                                           0.261    46.949
n11901.in[0] (.names)                                            1.014    47.963
n11901.out[0] (.names)                                           0.261    48.224
n12069.in[0] (.names)                                            1.014    49.238
n12069.out[0] (.names)                                           0.261    49.499
n12070.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12070.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n12601.Q[0] (.latch clocked by pclk)
Endpoint  : n11928.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12601.clk[0] (.latch)                                           1.014     1.014
n12601.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12599.in[0] (.names)                                            1.014     2.070
n12599.out[0] (.names)                                           0.261     2.331
n12588.in[2] (.names)                                            1.014     3.344
n12588.out[0] (.names)                                           0.261     3.605
n12559.in[1] (.names)                                            1.014     4.619
n12559.out[0] (.names)                                           0.261     4.880
n12558.in[0] (.names)                                            1.014     5.894
n12558.out[0] (.names)                                           0.261     6.155
n12562.in[0] (.names)                                            1.014     7.169
n12562.out[0] (.names)                                           0.261     7.430
n12594.in[2] (.names)                                            1.014     8.444
n12594.out[0] (.names)                                           0.261     8.705
n12610.in[0] (.names)                                            1.014     9.719
n12610.out[0] (.names)                                           0.261     9.980
n12611.in[0] (.names)                                            1.014    10.993
n12611.out[0] (.names)                                           0.261    11.254
n12615.in[0] (.names)                                            1.014    12.268
n12615.out[0] (.names)                                           0.261    12.529
n12616.in[0] (.names)                                            1.014    13.543
n12616.out[0] (.names)                                           0.261    13.804
n12620.in[0] (.names)                                            1.014    14.818
n12620.out[0] (.names)                                           0.261    15.079
n12637.in[1] (.names)                                            1.014    16.093
n12637.out[0] (.names)                                           0.261    16.354
n12644.in[0] (.names)                                            1.014    17.367
n12644.out[0] (.names)                                           0.261    17.628
n12645.in[0] (.names)                                            1.014    18.642
n12645.out[0] (.names)                                           0.261    18.903
n12646.in[0] (.names)                                            1.014    19.917
n12646.out[0] (.names)                                           0.261    20.178
n12647.in[0] (.names)                                            1.014    21.192
n12647.out[0] (.names)                                           0.261    21.453
n12648.in[1] (.names)                                            1.014    22.467
n12648.out[0] (.names)                                           0.261    22.728
n12638.in[1] (.names)                                            1.014    23.742
n12638.out[0] (.names)                                           0.261    24.003
n12639.in[0] (.names)                                            1.014    25.016
n12639.out[0] (.names)                                           0.261    25.277
n12651.in[2] (.names)                                            1.014    26.291
n12651.out[0] (.names)                                           0.261    26.552
n12634.in[1] (.names)                                            1.014    27.566
n12634.out[0] (.names)                                           0.261    27.827
n12635.in[1] (.names)                                            1.014    28.841
n12635.out[0] (.names)                                           0.261    29.102
n12654.in[0] (.names)                                            1.014    30.116
n12654.out[0] (.names)                                           0.261    30.377
n12056.in[0] (.names)                                            1.014    31.390
n12056.out[0] (.names)                                           0.261    31.651
n12057.in[2] (.names)                                            1.014    32.665
n12057.out[0] (.names)                                           0.261    32.926
n12058.in[1] (.names)                                            1.014    33.940
n12058.out[0] (.names)                                           0.261    34.201
n12061.in[1] (.names)                                            1.014    35.215
n12061.out[0] (.names)                                           0.261    35.476
n12063.in[1] (.names)                                            1.014    36.490
n12063.out[0] (.names)                                           0.261    36.751
n12064.in[0] (.names)                                            1.014    37.765
n12064.out[0] (.names)                                           0.261    38.026
n12065.in[0] (.names)                                            1.014    39.039
n12065.out[0] (.names)                                           0.261    39.300
n12072.in[3] (.names)                                            1.014    40.314
n12072.out[0] (.names)                                           0.261    40.575
n12076.in[0] (.names)                                            1.014    41.589
n12076.out[0] (.names)                                           0.261    41.850
n12077.in[0] (.names)                                            1.014    42.864
n12077.out[0] (.names)                                           0.261    43.125
n12079.in[1] (.names)                                            1.014    44.139
n12079.out[0] (.names)                                           0.261    44.400
n7729.in[0] (.names)                                             1.014    45.413
n7729.out[0] (.names)                                            0.261    45.674
n12080.in[1] (.names)                                            1.014    46.688
n12080.out[0] (.names)                                           0.261    46.949
n11944.in[1] (.names)                                            1.014    47.963
n11944.out[0] (.names)                                           0.261    48.224
n11945.in[1] (.names)                                            1.014    49.238
n11945.out[0] (.names)                                           0.261    49.499
n11928.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11928.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n828.Q[0] (.latch clocked by pclk)
Endpoint  : n13176.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n828.clk[0] (.latch)                                             1.014     1.014
n828.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14047.in[0] (.names)                                            1.014     2.070
n14047.out[0] (.names)                                           0.261     2.331
n14038.in[0] (.names)                                            1.014     3.344
n14038.out[0] (.names)                                           0.261     3.605
n14041.in[0] (.names)                                            1.014     4.619
n14041.out[0] (.names)                                           0.261     4.880
n14110.in[2] (.names)                                            1.014     5.894
n14110.out[0] (.names)                                           0.261     6.155
n14126.in[0] (.names)                                            1.014     7.169
n14126.out[0] (.names)                                           0.261     7.430
n14127.in[0] (.names)                                            1.014     8.444
n14127.out[0] (.names)                                           0.261     8.705
n14129.in[0] (.names)                                            1.014     9.719
n14129.out[0] (.names)                                           0.261     9.980
n14121.in[1] (.names)                                            1.014    10.993
n14121.out[0] (.names)                                           0.261    11.254
n14176.in[0] (.names)                                            1.014    12.268
n14176.out[0] (.names)                                           0.261    12.529
n14178.in[1] (.names)                                            1.014    13.543
n14178.out[0] (.names)                                           0.261    13.804
n14177.in[0] (.names)                                            1.014    14.818
n14177.out[0] (.names)                                           0.261    15.079
n14139.in[1] (.names)                                            1.014    16.093
n14139.out[0] (.names)                                           0.261    16.354
n14181.in[0] (.names)                                            1.014    17.367
n14181.out[0] (.names)                                           0.261    17.628
n14186.in[0] (.names)                                            1.014    18.642
n14186.out[0] (.names)                                           0.261    18.903
n14183.in[0] (.names)                                            1.014    19.917
n14183.out[0] (.names)                                           0.261    20.178
n14184.in[1] (.names)                                            1.014    21.192
n14184.out[0] (.names)                                           0.261    21.453
n14151.in[1] (.names)                                            1.014    22.467
n14151.out[0] (.names)                                           0.261    22.728
n14153.in[0] (.names)                                            1.014    23.742
n14153.out[0] (.names)                                           0.261    24.003
n14005.in[1] (.names)                                            1.014    25.016
n14005.out[0] (.names)                                           0.261    25.277
n14006.in[0] (.names)                                            1.014    26.291
n14006.out[0] (.names)                                           0.261    26.552
n14019.in[2] (.names)                                            1.014    27.566
n14019.out[0] (.names)                                           0.261    27.827
n14020.in[1] (.names)                                            1.014    28.841
n14020.out[0] (.names)                                           0.261    29.102
n14015.in[0] (.names)                                            1.014    30.116
n14015.out[0] (.names)                                           0.261    30.377
n14016.in[2] (.names)                                            1.014    31.390
n14016.out[0] (.names)                                           0.261    31.651
n14018.in[0] (.names)                                            1.014    32.665
n14018.out[0] (.names)                                           0.261    32.926
n14025.in[2] (.names)                                            1.014    33.940
n14025.out[0] (.names)                                           0.261    34.201
n14027.in[3] (.names)                                            1.014    35.215
n14027.out[0] (.names)                                           0.261    35.476
n14033.in[2] (.names)                                            1.014    36.490
n14033.out[0] (.names)                                           0.261    36.751
n13150.in[1] (.names)                                            1.014    37.765
n13150.out[0] (.names)                                           0.261    38.026
n13191.in[3] (.names)                                            1.014    39.039
n13191.out[0] (.names)                                           0.261    39.300
n13194.in[2] (.names)                                            1.014    40.314
n13194.out[0] (.names)                                           0.261    40.575
n13185.in[0] (.names)                                            1.014    41.589
n13185.out[0] (.names)                                           0.261    41.850
n13230.in[1] (.names)                                            1.014    42.864
n13230.out[0] (.names)                                           0.261    43.125
n13232.in[0] (.names)                                            1.014    44.139
n13232.out[0] (.names)                                           0.261    44.400
n13177.in[0] (.names)                                            1.014    45.413
n13177.out[0] (.names)                                           0.261    45.674
n13233.in[0] (.names)                                            1.014    46.688
n13233.out[0] (.names)                                           0.261    46.949
n13236.in[0] (.names)                                            1.014    47.963
n13236.out[0] (.names)                                           0.261    48.224
n13175.in[0] (.names)                                            1.014    49.238
n13175.out[0] (.names)                                           0.261    49.499
n13176.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13176.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n5263.Q[0] (.latch clocked by pclk)
Endpoint  : n5637.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5263.clk[0] (.latch)                                            1.014     1.014
n5263.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6085.in[2] (.names)                                             1.014     2.070
n6085.out[0] (.names)                                            0.261     2.331
n6049.in[0] (.names)                                             1.014     3.344
n6049.out[0] (.names)                                            0.261     3.605
n6084.in[0] (.names)                                             1.014     4.619
n6084.out[0] (.names)                                            0.261     4.880
n6082.in[2] (.names)                                             1.014     5.894
n6082.out[0] (.names)                                            0.261     6.155
n6090.in[2] (.names)                                             1.014     7.169
n6090.out[0] (.names)                                            0.261     7.430
n6092.in[0] (.names)                                             1.014     8.444
n6092.out[0] (.names)                                            0.261     8.705
n6093.in[1] (.names)                                             1.014     9.719
n6093.out[0] (.names)                                            0.261     9.980
n6086.in[1] (.names)                                             1.014    10.993
n6086.out[0] (.names)                                            0.261    11.254
n6050.in[0] (.names)                                             1.014    12.268
n6050.out[0] (.names)                                            0.261    12.529
n6097.in[2] (.names)                                             1.014    13.543
n6097.out[0] (.names)                                            0.261    13.804
n6098.in[0] (.names)                                             1.014    14.818
n6098.out[0] (.names)                                            0.261    15.079
n6099.in[1] (.names)                                             1.014    16.093
n6099.out[0] (.names)                                            0.261    16.354
n6101.in[1] (.names)                                             1.014    17.367
n6101.out[0] (.names)                                            0.261    17.628
n6104.in[1] (.names)                                             1.014    18.642
n6104.out[0] (.names)                                            0.261    18.903
n6105.in[0] (.names)                                             1.014    19.917
n6105.out[0] (.names)                                            0.261    20.178
n6107.in[3] (.names)                                             1.014    21.192
n6107.out[0] (.names)                                            0.261    21.453
n6109.in[0] (.names)                                             1.014    22.467
n6109.out[0] (.names)                                            0.261    22.728
n6052.in[0] (.names)                                             1.014    23.742
n6052.out[0] (.names)                                            0.261    24.003
n6117.in[0] (.names)                                             1.014    25.016
n6117.out[0] (.names)                                            0.261    25.277
n6118.in[0] (.names)                                             1.014    26.291
n6118.out[0] (.names)                                            0.261    26.552
n6119.in[0] (.names)                                             1.014    27.566
n6119.out[0] (.names)                                            0.261    27.827
n6115.in[1] (.names)                                             1.014    28.841
n6115.out[0] (.names)                                            0.261    29.102
n6116.in[0] (.names)                                             1.014    30.116
n6116.out[0] (.names)                                            0.261    30.377
n6112.in[1] (.names)                                             1.014    31.390
n6112.out[0] (.names)                                            0.261    31.651
n6113.in[0] (.names)                                             1.014    32.665
n6113.out[0] (.names)                                            0.261    32.926
n6120.in[0] (.names)                                             1.014    33.940
n6120.out[0] (.names)                                            0.261    34.201
n6123.in[0] (.names)                                             1.014    35.215
n6123.out[0] (.names)                                            0.261    35.476
n6134.in[0] (.names)                                             1.014    36.490
n6134.out[0] (.names)                                            0.261    36.751
n5638.in[1] (.names)                                             1.014    37.765
n5638.out[0] (.names)                                            0.261    38.026
n5640.in[0] (.names)                                             1.014    39.039
n5640.out[0] (.names)                                            0.261    39.300
n5641.in[2] (.names)                                             1.014    40.314
n5641.out[0] (.names)                                            0.261    40.575
n5642.in[0] (.names)                                             1.014    41.589
n5642.out[0] (.names)                                            0.261    41.850
n5643.in[0] (.names)                                             1.014    42.864
n5643.out[0] (.names)                                            0.261    43.125
n5645.in[1] (.names)                                             1.014    44.139
n5645.out[0] (.names)                                            0.261    44.400
n5646.in[0] (.names)                                             1.014    45.413
n5646.out[0] (.names)                                            0.261    45.674
n5632.in[0] (.names)                                             1.014    46.688
n5632.out[0] (.names)                                            0.261    46.949
n5633.in[0] (.names)                                             1.014    47.963
n5633.out[0] (.names)                                            0.261    48.224
n5635.in[1] (.names)                                             1.014    49.238
n5635.out[0] (.names)                                            0.261    49.499
n5637.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5637.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n828.Q[0] (.latch clocked by pclk)
Endpoint  : n13904.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n828.clk[0] (.latch)                                             1.014     1.014
n828.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14047.in[0] (.names)                                            1.014     2.070
n14047.out[0] (.names)                                           0.261     2.331
n14038.in[0] (.names)                                            1.014     3.344
n14038.out[0] (.names)                                           0.261     3.605
n14041.in[0] (.names)                                            1.014     4.619
n14041.out[0] (.names)                                           0.261     4.880
n14110.in[2] (.names)                                            1.014     5.894
n14110.out[0] (.names)                                           0.261     6.155
n14126.in[0] (.names)                                            1.014     7.169
n14126.out[0] (.names)                                           0.261     7.430
n14127.in[0] (.names)                                            1.014     8.444
n14127.out[0] (.names)                                           0.261     8.705
n14129.in[0] (.names)                                            1.014     9.719
n14129.out[0] (.names)                                           0.261     9.980
n14121.in[1] (.names)                                            1.014    10.993
n14121.out[0] (.names)                                           0.261    11.254
n14176.in[0] (.names)                                            1.014    12.268
n14176.out[0] (.names)                                           0.261    12.529
n14178.in[1] (.names)                                            1.014    13.543
n14178.out[0] (.names)                                           0.261    13.804
n14177.in[0] (.names)                                            1.014    14.818
n14177.out[0] (.names)                                           0.261    15.079
n14139.in[1] (.names)                                            1.014    16.093
n14139.out[0] (.names)                                           0.261    16.354
n14181.in[0] (.names)                                            1.014    17.367
n14181.out[0] (.names)                                           0.261    17.628
n14186.in[0] (.names)                                            1.014    18.642
n14186.out[0] (.names)                                           0.261    18.903
n14183.in[0] (.names)                                            1.014    19.917
n14183.out[0] (.names)                                           0.261    20.178
n14184.in[1] (.names)                                            1.014    21.192
n14184.out[0] (.names)                                           0.261    21.453
n14151.in[1] (.names)                                            1.014    22.467
n14151.out[0] (.names)                                           0.261    22.728
n14153.in[0] (.names)                                            1.014    23.742
n14153.out[0] (.names)                                           0.261    24.003
n14005.in[1] (.names)                                            1.014    25.016
n14005.out[0] (.names)                                           0.261    25.277
n14108.in[2] (.names)                                            1.014    26.291
n14108.out[0] (.names)                                           0.261    26.552
n14109.in[2] (.names)                                            1.014    27.566
n14109.out[0] (.names)                                           0.261    27.827
n14099.in[0] (.names)                                            1.014    28.841
n14099.out[0] (.names)                                           0.261    29.102
n13858.in[0] (.names)                                            1.014    30.116
n13858.out[0] (.names)                                           0.261    30.377
n13860.in[0] (.names)                                            1.014    31.390
n13860.out[0] (.names)                                           0.261    31.651
n13862.in[0] (.names)                                            1.014    32.665
n13862.out[0] (.names)                                           0.261    32.926
n13864.in[0] (.names)                                            1.014    33.940
n13864.out[0] (.names)                                           0.261    34.201
n13865.in[0] (.names)                                            1.014    35.215
n13865.out[0] (.names)                                           0.261    35.476
n13869.in[1] (.names)                                            1.014    36.490
n13869.out[0] (.names)                                           0.261    36.751
n13898.in[1] (.names)                                            1.014    37.765
n13898.out[0] (.names)                                           0.261    38.026
n13873.in[0] (.names)                                            1.014    39.039
n13873.out[0] (.names)                                           0.261    39.300
n13900.in[0] (.names)                                            1.014    40.314
n13900.out[0] (.names)                                           0.261    40.575
n13905.in[1] (.names)                                            1.014    41.589
n13905.out[0] (.names)                                           0.261    41.850
n13906.in[0] (.names)                                            1.014    42.864
n13906.out[0] (.names)                                           0.261    43.125
n13907.in[0] (.names)                                            1.014    44.139
n13907.out[0] (.names)                                           0.261    44.400
n277.in[0] (.names)                                              1.014    45.413
n277.out[0] (.names)                                             0.261    45.674
n13901.in[0] (.names)                                            1.014    46.688
n13901.out[0] (.names)                                           0.261    46.949
n13902.in[0] (.names)                                            1.014    47.963
n13902.out[0] (.names)                                           0.261    48.224
n266.in[2] (.names)                                              1.014    49.238
n266.out[0] (.names)                                             0.261    49.499
n13904.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13904.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n13912.Q[0] (.latch clocked by pclk)
Endpoint  : n13130.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13912.clk[0] (.latch)                                           1.014     1.014
n13912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13913.in[0] (.names)                                            1.014     2.070
n13913.out[0] (.names)                                           0.261     2.331
n13739.in[0] (.names)                                            1.014     3.344
n13739.out[0] (.names)                                           0.261     3.605
n13993.in[2] (.names)                                            1.014     4.619
n13993.out[0] (.names)                                           0.261     4.880
n13995.in[1] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13997.in[1] (.names)                                            1.014     7.169
n13997.out[0] (.names)                                           0.261     7.430
n13998.in[0] (.names)                                            1.014     8.444
n13998.out[0] (.names)                                           0.261     8.705
n14000.in[0] (.names)                                            1.014     9.719
n14000.out[0] (.names)                                           0.261     9.980
n13589.in[0] (.names)                                            1.014    10.993
n13589.out[0] (.names)                                           0.261    11.254
n13590.in[0] (.names)                                            1.014    12.268
n13590.out[0] (.names)                                           0.261    12.529
n13605.in[0] (.names)                                            1.014    13.543
n13605.out[0] (.names)                                           0.261    13.804
n13594.in[1] (.names)                                            1.014    14.818
n13594.out[0] (.names)                                           0.261    15.079
n13606.in[0] (.names)                                            1.014    16.093
n13606.out[0] (.names)                                           0.261    16.354
n13591.in[1] (.names)                                            1.014    17.367
n13591.out[0] (.names)                                           0.261    17.628
n13577.in[0] (.names)                                            1.014    18.642
n13577.out[0] (.names)                                           0.261    18.903
n13642.in[1] (.names)                                            1.014    19.917
n13642.out[0] (.names)                                           0.261    20.178
n13643.in[1] (.names)                                            1.014    21.192
n13643.out[0] (.names)                                           0.261    21.453
n13677.in[2] (.names)                                            1.014    22.467
n13677.out[0] (.names)                                           0.261    22.728
n13679.in[0] (.names)                                            1.014    23.742
n13679.out[0] (.names)                                           0.261    24.003
n13682.in[0] (.names)                                            1.014    25.016
n13682.out[0] (.names)                                           0.261    25.277
n13658.in[0] (.names)                                            1.014    26.291
n13658.out[0] (.names)                                           0.261    26.552
n13695.in[2] (.names)                                            1.014    27.566
n13695.out[0] (.names)                                           0.261    27.827
n13657.in[1] (.names)                                            1.014    28.841
n13657.out[0] (.names)                                           0.261    29.102
n13633.in[0] (.names)                                            1.014    30.116
n13633.out[0] (.names)                                           0.261    30.377
n13674.in[1] (.names)                                            1.014    31.390
n13674.out[0] (.names)                                           0.261    31.651
n13675.in[1] (.names)                                            1.014    32.665
n13675.out[0] (.names)                                           0.261    32.926
n13686.in[2] (.names)                                            1.014    33.940
n13686.out[0] (.names)                                           0.261    34.201
n13687.in[0] (.names)                                            1.014    35.215
n13687.out[0] (.names)                                           0.261    35.476
n13661.in[0] (.names)                                            1.014    36.490
n13661.out[0] (.names)                                           0.261    36.751
n13662.in[2] (.names)                                            1.014    37.765
n13662.out[0] (.names)                                           0.261    38.026
n13664.in[0] (.names)                                            1.014    39.039
n13664.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13650.in[0] (.names)                                            1.014    41.589
n13650.out[0] (.names)                                           0.261    41.850
n13651.in[0] (.names)                                            1.014    42.864
n13651.out[0] (.names)                                           0.261    43.125
n13652.in[0] (.names)                                            1.014    44.139
n13652.out[0] (.names)                                           0.261    44.400
n13655.in[2] (.names)                                            1.014    45.413
n13655.out[0] (.names)                                           0.261    45.674
n13656.in[1] (.names)                                            1.014    46.688
n13656.out[0] (.names)                                           0.261    46.949
n13281.in[1] (.names)                                            1.014    47.963
n13281.out[0] (.names)                                           0.261    48.224
n13129.in[0] (.names)                                            1.014    49.238
n13129.out[0] (.names)                                           0.261    49.499
n13130.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13130.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n13912.Q[0] (.latch clocked by pclk)
Endpoint  : n14290.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13912.clk[0] (.latch)                                           1.014     1.014
n13912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13913.in[0] (.names)                                            1.014     2.070
n13913.out[0] (.names)                                           0.261     2.331
n13739.in[0] (.names)                                            1.014     3.344
n13739.out[0] (.names)                                           0.261     3.605
n13993.in[2] (.names)                                            1.014     4.619
n13993.out[0] (.names)                                           0.261     4.880
n13995.in[1] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13997.in[1] (.names)                                            1.014     7.169
n13997.out[0] (.names)                                           0.261     7.430
n13998.in[0] (.names)                                            1.014     8.444
n13998.out[0] (.names)                                           0.261     8.705
n14000.in[0] (.names)                                            1.014     9.719
n14000.out[0] (.names)                                           0.261     9.980
n14008.in[0] (.names)                                            1.014    10.993
n14008.out[0] (.names)                                           0.261    11.254
n14009.in[0] (.names)                                            1.014    12.268
n14009.out[0] (.names)                                           0.261    12.529
n14010.in[0] (.names)                                            1.014    13.543
n14010.out[0] (.names)                                           0.261    13.804
n13956.in[0] (.names)                                            1.014    14.818
n13956.out[0] (.names)                                           0.261    15.079
n13957.in[0] (.names)                                            1.014    16.093
n13957.out[0] (.names)                                           0.261    16.354
n13958.in[0] (.names)                                            1.014    17.367
n13958.out[0] (.names)                                           0.261    17.628
n13959.in[2] (.names)                                            1.014    18.642
n13959.out[0] (.names)                                           0.261    18.903
n13960.in[2] (.names)                                            1.014    19.917
n13960.out[0] (.names)                                           0.261    20.178
n13861.in[1] (.names)                                            1.014    21.192
n13861.out[0] (.names)                                           0.261    21.453
n13961.in[0] (.names)                                            1.014    22.467
n13961.out[0] (.names)                                           0.261    22.728
n13963.in[1] (.names)                                            1.014    23.742
n13963.out[0] (.names)                                           0.261    24.003
n13974.in[1] (.names)                                            1.014    25.016
n13974.out[0] (.names)                                           0.261    25.277
n13975.in[0] (.names)                                            1.014    26.291
n13975.out[0] (.names)                                           0.261    26.552
n13977.in[0] (.names)                                            1.014    27.566
n13977.out[0] (.names)                                           0.261    27.827
n13978.in[0] (.names)                                            1.014    28.841
n13978.out[0] (.names)                                           0.261    29.102
n13863.in[0] (.names)                                            1.014    30.116
n13863.out[0] (.names)                                           0.261    30.377
n14043.in[2] (.names)                                            1.014    31.390
n14043.out[0] (.names)                                           0.261    31.651
n14062.in[1] (.names)                                            1.014    32.665
n14062.out[0] (.names)                                           0.261    32.926
n14065.in[0] (.names)                                            1.014    33.940
n14065.out[0] (.names)                                           0.261    34.201
n14066.in[0] (.names)                                            1.014    35.215
n14066.out[0] (.names)                                           0.261    35.476
n14085.in[2] (.names)                                            1.014    36.490
n14085.out[0] (.names)                                           0.261    36.751
n14057.in[0] (.names)                                            1.014    37.765
n14057.out[0] (.names)                                           0.261    38.026
n14087.in[1] (.names)                                            1.014    39.039
n14087.out[0] (.names)                                           0.261    39.300
n14089.in[3] (.names)                                            1.014    40.314
n14089.out[0] (.names)                                           0.261    40.575
n14090.in[0] (.names)                                            1.014    41.589
n14090.out[0] (.names)                                           0.261    41.850
n14091.in[0] (.names)                                            1.014    42.864
n14091.out[0] (.names)                                           0.261    43.125
n14092.in[0] (.names)                                            1.014    44.139
n14092.out[0] (.names)                                           0.261    44.400
n14298.in[0] (.names)                                            1.014    45.413
n14298.out[0] (.names)                                           0.261    45.674
n14299.in[0] (.names)                                            1.014    46.688
n14299.out[0] (.names)                                           0.261    46.949
n14301.in[1] (.names)                                            1.014    47.963
n14301.out[0] (.names)                                           0.261    48.224
n14289.in[0] (.names)                                            1.014    49.238
n14289.out[0] (.names)                                           0.261    49.499
n14290.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14290.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n13912.Q[0] (.latch clocked by pclk)
Endpoint  : n14295.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13912.clk[0] (.latch)                                           1.014     1.014
n13912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13913.in[0] (.names)                                            1.014     2.070
n13913.out[0] (.names)                                           0.261     2.331
n13739.in[0] (.names)                                            1.014     3.344
n13739.out[0] (.names)                                           0.261     3.605
n13993.in[2] (.names)                                            1.014     4.619
n13993.out[0] (.names)                                           0.261     4.880
n13995.in[1] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13997.in[1] (.names)                                            1.014     7.169
n13997.out[0] (.names)                                           0.261     7.430
n13998.in[0] (.names)                                            1.014     8.444
n13998.out[0] (.names)                                           0.261     8.705
n14000.in[0] (.names)                                            1.014     9.719
n14000.out[0] (.names)                                           0.261     9.980
n14008.in[0] (.names)                                            1.014    10.993
n14008.out[0] (.names)                                           0.261    11.254
n14009.in[0] (.names)                                            1.014    12.268
n14009.out[0] (.names)                                           0.261    12.529
n14010.in[0] (.names)                                            1.014    13.543
n14010.out[0] (.names)                                           0.261    13.804
n13956.in[0] (.names)                                            1.014    14.818
n13956.out[0] (.names)                                           0.261    15.079
n13957.in[0] (.names)                                            1.014    16.093
n13957.out[0] (.names)                                           0.261    16.354
n13958.in[0] (.names)                                            1.014    17.367
n13958.out[0] (.names)                                           0.261    17.628
n13959.in[2] (.names)                                            1.014    18.642
n13959.out[0] (.names)                                           0.261    18.903
n13960.in[2] (.names)                                            1.014    19.917
n13960.out[0] (.names)                                           0.261    20.178
n13861.in[1] (.names)                                            1.014    21.192
n13861.out[0] (.names)                                           0.261    21.453
n13961.in[0] (.names)                                            1.014    22.467
n13961.out[0] (.names)                                           0.261    22.728
n13963.in[1] (.names)                                            1.014    23.742
n13963.out[0] (.names)                                           0.261    24.003
n13974.in[1] (.names)                                            1.014    25.016
n13974.out[0] (.names)                                           0.261    25.277
n13975.in[0] (.names)                                            1.014    26.291
n13975.out[0] (.names)                                           0.261    26.552
n13977.in[0] (.names)                                            1.014    27.566
n13977.out[0] (.names)                                           0.261    27.827
n13978.in[0] (.names)                                            1.014    28.841
n13978.out[0] (.names)                                           0.261    29.102
n13863.in[0] (.names)                                            1.014    30.116
n13863.out[0] (.names)                                           0.261    30.377
n14043.in[2] (.names)                                            1.014    31.390
n14043.out[0] (.names)                                           0.261    31.651
n14062.in[1] (.names)                                            1.014    32.665
n14062.out[0] (.names)                                           0.261    32.926
n14065.in[0] (.names)                                            1.014    33.940
n14065.out[0] (.names)                                           0.261    34.201
n14066.in[0] (.names)                                            1.014    35.215
n14066.out[0] (.names)                                           0.261    35.476
n14085.in[2] (.names)                                            1.014    36.490
n14085.out[0] (.names)                                           0.261    36.751
n14057.in[0] (.names)                                            1.014    37.765
n14057.out[0] (.names)                                           0.261    38.026
n14087.in[1] (.names)                                            1.014    39.039
n14087.out[0] (.names)                                           0.261    39.300
n14089.in[3] (.names)                                            1.014    40.314
n14089.out[0] (.names)                                           0.261    40.575
n14090.in[0] (.names)                                            1.014    41.589
n14090.out[0] (.names)                                           0.261    41.850
n14091.in[0] (.names)                                            1.014    42.864
n14091.out[0] (.names)                                           0.261    43.125
n14092.in[0] (.names)                                            1.014    44.139
n14092.out[0] (.names)                                           0.261    44.400
n14298.in[0] (.names)                                            1.014    45.413
n14298.out[0] (.names)                                           0.261    45.674
n14299.in[0] (.names)                                            1.014    46.688
n14299.out[0] (.names)                                           0.261    46.949
n14301.in[1] (.names)                                            1.014    47.963
n14301.out[0] (.names)                                           0.261    48.224
n14289.in[0] (.names)                                            1.014    49.238
n14289.out[0] (.names)                                           0.261    49.499
n14295.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14295.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n13297.Q[0] (.latch clocked by pclk)
Endpoint  : n211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13297.clk[0] (.latch)                                           1.014     1.014
n13297.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13298.in[0] (.names)                                            1.014     2.070
n13298.out[0] (.names)                                           0.261     2.331
n13295.in[0] (.names)                                            1.014     3.344
n13295.out[0] (.names)                                           0.261     3.605
n13296.in[0] (.names)                                            1.014     4.619
n13296.out[0] (.names)                                           0.261     4.880
n13292.in[0] (.names)                                            1.014     5.894
n13292.out[0] (.names)                                           0.261     6.155
n13291.in[0] (.names)                                            1.014     7.169
n13291.out[0] (.names)                                           0.261     7.430
n13356.in[0] (.names)                                            1.014     8.444
n13356.out[0] (.names)                                           0.261     8.705
n13357.in[0] (.names)                                            1.014     9.719
n13357.out[0] (.names)                                           0.261     9.980
n13312.in[1] (.names)                                            1.014    10.993
n13312.out[0] (.names)                                           0.261    11.254
n13313.in[2] (.names)                                            1.014    12.268
n13313.out[0] (.names)                                           0.261    12.529
n13320.in[1] (.names)                                            1.014    13.543
n13320.out[0] (.names)                                           0.261    13.804
n13322.in[1] (.names)                                            1.014    14.818
n13322.out[0] (.names)                                           0.261    15.079
n13314.in[0] (.names)                                            1.014    16.093
n13314.out[0] (.names)                                           0.261    16.354
n13316.in[0] (.names)                                            1.014    17.367
n13316.out[0] (.names)                                           0.261    17.628
n13318.in[1] (.names)                                            1.014    18.642
n13318.out[0] (.names)                                           0.261    18.903
n13327.in[0] (.names)                                            1.014    19.917
n13327.out[0] (.names)                                           0.261    20.178
n13328.in[1] (.names)                                            1.014    21.192
n13328.out[0] (.names)                                           0.261    21.453
n13329.in[0] (.names)                                            1.014    22.467
n13329.out[0] (.names)                                           0.261    22.728
n13325.in[0] (.names)                                            1.014    23.742
n13325.out[0] (.names)                                           0.261    24.003
n13326.in[0] (.names)                                            1.014    25.016
n13326.out[0] (.names)                                           0.261    25.277
n13331.in[0] (.names)                                            1.014    26.291
n13331.out[0] (.names)                                           0.261    26.552
n13332.in[0] (.names)                                            1.014    27.566
n13332.out[0] (.names)                                           0.261    27.827
n13333.in[1] (.names)                                            1.014    28.841
n13333.out[0] (.names)                                           0.261    29.102
n13309.in[0] (.names)                                            1.014    30.116
n13309.out[0] (.names)                                           0.261    30.377
n13311.in[1] (.names)                                            1.014    31.390
n13311.out[0] (.names)                                           0.261    31.651
n13371.in[3] (.names)                                            1.014    32.665
n13371.out[0] (.names)                                           0.261    32.926
n13372.in[0] (.names)                                            1.014    33.940
n13372.out[0] (.names)                                           0.261    34.201
n13373.in[1] (.names)                                            1.014    35.215
n13373.out[0] (.names)                                           0.261    35.476
n13375.in[1] (.names)                                            1.014    36.490
n13375.out[0] (.names)                                           0.261    36.751
n13376.in[0] (.names)                                            1.014    37.765
n13376.out[0] (.names)                                           0.261    38.026
n13377.in[0] (.names)                                            1.014    39.039
n13377.out[0] (.names)                                           0.261    39.300
n13380.in[0] (.names)                                            1.014    40.314
n13380.out[0] (.names)                                           0.261    40.575
n13382.in[0] (.names)                                            1.014    41.589
n13382.out[0] (.names)                                           0.261    41.850
n13378.in[0] (.names)                                            1.014    42.864
n13378.out[0] (.names)                                           0.261    43.125
n13242.in[0] (.names)                                            1.014    44.139
n13242.out[0] (.names)                                           0.261    44.400
n13379.in[3] (.names)                                            1.014    45.413
n13379.out[0] (.names)                                           0.261    45.674
n13384.in[1] (.names)                                            1.014    46.688
n13384.out[0] (.names)                                           0.261    46.949
n13265.in[0] (.names)                                            1.014    47.963
n13265.out[0] (.names)                                           0.261    48.224
n13163.in[0] (.names)                                            1.014    49.238
n13163.out[0] (.names)                                           0.261    49.499
n211.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n211.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n13148.Q[0] (.latch clocked by pclk)
Endpoint  : n14625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13148.clk[0] (.latch)                                           1.014     1.014
n13148.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14719.in[0] (.names)                                            1.014     2.070
n14719.out[0] (.names)                                           0.261     2.331
n14860.in[1] (.names)                                            1.014     3.344
n14860.out[0] (.names)                                           0.261     3.605
n14861.in[0] (.names)                                            1.014     4.619
n14861.out[0] (.names)                                           0.261     4.880
n14863.in[0] (.names)                                            1.014     5.894
n14863.out[0] (.names)                                           0.261     6.155
n14864.in[0] (.names)                                            1.014     7.169
n14864.out[0] (.names)                                           0.261     7.430
n14865.in[0] (.names)                                            1.014     8.444
n14865.out[0] (.names)                                           0.261     8.705
n14867.in[1] (.names)                                            1.014     9.719
n14867.out[0] (.names)                                           0.261     9.980
n14868.in[0] (.names)                                            1.014    10.993
n14868.out[0] (.names)                                           0.261    11.254
n14871.in[2] (.names)                                            1.014    12.268
n14871.out[0] (.names)                                           0.261    12.529
n14872.in[0] (.names)                                            1.014    13.543
n14872.out[0] (.names)                                           0.261    13.804
n14873.in[2] (.names)                                            1.014    14.818
n14873.out[0] (.names)                                           0.261    15.079
n14874.in[0] (.names)                                            1.014    16.093
n14874.out[0] (.names)                                           0.261    16.354
n14746.in[0] (.names)                                            1.014    17.367
n14746.out[0] (.names)                                           0.261    17.628
n14876.in[0] (.names)                                            1.014    18.642
n14876.out[0] (.names)                                           0.261    18.903
n14877.in[1] (.names)                                            1.014    19.917
n14877.out[0] (.names)                                           0.261    20.178
n14878.in[0] (.names)                                            1.014    21.192
n14878.out[0] (.names)                                           0.261    21.453
n14593.in[0] (.names)                                            1.014    22.467
n14593.out[0] (.names)                                           0.261    22.728
n14594.in[0] (.names)                                            1.014    23.742
n14594.out[0] (.names)                                           0.261    24.003
n14595.in[0] (.names)                                            1.014    25.016
n14595.out[0] (.names)                                           0.261    25.277
n14597.in[1] (.names)                                            1.014    26.291
n14597.out[0] (.names)                                           0.261    26.552
n14599.in[0] (.names)                                            1.014    27.566
n14599.out[0] (.names)                                           0.261    27.827
n14617.in[1] (.names)                                            1.014    28.841
n14617.out[0] (.names)                                           0.261    29.102
n14619.in[0] (.names)                                            1.014    30.116
n14619.out[0] (.names)                                           0.261    30.377
n14620.in[0] (.names)                                            1.014    31.390
n14620.out[0] (.names)                                           0.261    31.651
n14621.in[0] (.names)                                            1.014    32.665
n14621.out[0] (.names)                                           0.261    32.926
n14622.in[0] (.names)                                            1.014    33.940
n14622.out[0] (.names)                                           0.261    34.201
n14623.in[1] (.names)                                            1.014    35.215
n14623.out[0] (.names)                                           0.261    35.476
n14624.in[0] (.names)                                            1.014    36.490
n14624.out[0] (.names)                                           0.261    36.751
n14628.in[1] (.names)                                            1.014    37.765
n14628.out[0] (.names)                                           0.261    38.026
n14576.in[0] (.names)                                            1.014    39.039
n14576.out[0] (.names)                                           0.261    39.300
n14627.in[0] (.names)                                            1.014    40.314
n14627.out[0] (.names)                                           0.261    40.575
n14629.in[3] (.names)                                            1.014    41.589
n14629.out[0] (.names)                                           0.261    41.850
n217.in[1] (.names)                                              1.014    42.864
n217.out[0] (.names)                                             0.261    43.125
n14631.in[2] (.names)                                            1.014    44.139
n14631.out[0] (.names)                                           0.261    44.400
n14632.in[0] (.names)                                            1.014    45.413
n14632.out[0] (.names)                                           0.261    45.674
n14633.in[0] (.names)                                            1.014    46.688
n14633.out[0] (.names)                                           0.261    46.949
n14634.in[1] (.names)                                            1.014    47.963
n14634.out[0] (.names)                                           0.261    48.224
n272.in[0] (.names)                                              1.014    49.238
n272.out[0] (.names)                                             0.261    49.499
n14625.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14625.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : n14566.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14574.in[1] (.names)                                            1.014    12.268
n14574.out[0] (.names)                                           0.261    12.529
n15016.in[0] (.names)                                            1.014    13.543
n15016.out[0] (.names)                                           0.261    13.804
n15021.in[0] (.names)                                            1.014    14.818
n15021.out[0] (.names)                                           0.261    15.079
n15022.in[0] (.names)                                            1.014    16.093
n15022.out[0] (.names)                                           0.261    16.354
n15024.in[1] (.names)                                            1.014    17.367
n15024.out[0] (.names)                                           0.261    17.628
n15025.in[1] (.names)                                            1.014    18.642
n15025.out[0] (.names)                                           0.261    18.903
n15026.in[1] (.names)                                            1.014    19.917
n15026.out[0] (.names)                                           0.261    20.178
n15030.in[0] (.names)                                            1.014    21.192
n15030.out[0] (.names)                                           0.261    21.453
n15031.in[2] (.names)                                            1.014    22.467
n15031.out[0] (.names)                                           0.261    22.728
n15032.in[0] (.names)                                            1.014    23.742
n15032.out[0] (.names)                                           0.261    24.003
n15033.in[0] (.names)                                            1.014    25.016
n15033.out[0] (.names)                                           0.261    25.277
n15035.in[0] (.names)                                            1.014    26.291
n15035.out[0] (.names)                                           0.261    26.552
n15036.in[0] (.names)                                            1.014    27.566
n15036.out[0] (.names)                                           0.261    27.827
n15037.in[1] (.names)                                            1.014    28.841
n15037.out[0] (.names)                                           0.261    29.102
n15038.in[0] (.names)                                            1.014    30.116
n15038.out[0] (.names)                                           0.261    30.377
n15040.in[1] (.names)                                            1.014    31.390
n15040.out[0] (.names)                                           0.261    31.651
n15041.in[0] (.names)                                            1.014    32.665
n15041.out[0] (.names)                                           0.261    32.926
n15042.in[0] (.names)                                            1.014    33.940
n15042.out[0] (.names)                                           0.261    34.201
n15043.in[0] (.names)                                            1.014    35.215
n15043.out[0] (.names)                                           0.261    35.476
n15044.in[0] (.names)                                            1.014    36.490
n15044.out[0] (.names)                                           0.261    36.751
n15045.in[0] (.names)                                            1.014    37.765
n15045.out[0] (.names)                                           0.261    38.026
n15046.in[0] (.names)                                            1.014    39.039
n15046.out[0] (.names)                                           0.261    39.300
n15047.in[0] (.names)                                            1.014    40.314
n15047.out[0] (.names)                                           0.261    40.575
n15048.in[1] (.names)                                            1.014    41.589
n15048.out[0] (.names)                                           0.261    41.850
n15049.in[0] (.names)                                            1.014    42.864
n15049.out[0] (.names)                                           0.261    43.125
n15055.in[3] (.names)                                            1.014    44.139
n15055.out[0] (.names)                                           0.261    44.400
n15062.in[1] (.names)                                            1.014    45.413
n15062.out[0] (.names)                                           0.261    45.674
n15060.in[0] (.names)                                            1.014    46.688
n15060.out[0] (.names)                                           0.261    46.949
n15061.in[0] (.names)                                            1.014    47.963
n15061.out[0] (.names)                                           0.261    48.224
n14565.in[0] (.names)                                            1.014    49.238
n14565.out[0] (.names)                                           0.261    49.499
n14566.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14566.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n13153.Q[0] (.latch clocked by pclk)
Endpoint  : n14562.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13153.clk[0] (.latch)                                           1.014     1.014
n13153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14575.in[0] (.names)                                            1.014     2.070
n14575.out[0] (.names)                                           0.261     2.331
n14578.in[3] (.names)                                            1.014     3.344
n14578.out[0] (.names)                                           0.261     3.605
n14579.in[3] (.names)                                            1.014     4.619
n14579.out[0] (.names)                                           0.261     4.880
n14580.in[0] (.names)                                            1.014     5.894
n14580.out[0] (.names)                                           0.261     6.155
n14585.in[0] (.names)                                            1.014     7.169
n14585.out[0] (.names)                                           0.261     7.430
n14587.in[0] (.names)                                            1.014     8.444
n14587.out[0] (.names)                                           0.261     8.705
n14588.in[0] (.names)                                            1.014     9.719
n14588.out[0] (.names)                                           0.261     9.980
n14573.in[0] (.names)                                            1.014    10.993
n14573.out[0] (.names)                                           0.261    11.254
n14882.in[2] (.names)                                            1.014    12.268
n14882.out[0] (.names)                                           0.261    12.529
n14886.in[1] (.names)                                            1.014    13.543
n14886.out[0] (.names)                                           0.261    13.804
n14887.in[2] (.names)                                            1.014    14.818
n14887.out[0] (.names)                                           0.261    15.079
n14890.in[1] (.names)                                            1.014    16.093
n14890.out[0] (.names)                                           0.261    16.354
n14891.in[2] (.names)                                            1.014    17.367
n14891.out[0] (.names)                                           0.261    17.628
n14904.in[0] (.names)                                            1.014    18.642
n14904.out[0] (.names)                                           0.261    18.903
n14906.in[1] (.names)                                            1.014    19.917
n14906.out[0] (.names)                                           0.261    20.178
n14907.in[0] (.names)                                            1.014    21.192
n14907.out[0] (.names)                                           0.261    21.453
n14920.in[3] (.names)                                            1.014    22.467
n14920.out[0] (.names)                                           0.261    22.728
n14924.in[0] (.names)                                            1.014    23.742
n14924.out[0] (.names)                                           0.261    24.003
n14925.in[2] (.names)                                            1.014    25.016
n14925.out[0] (.names)                                           0.261    25.277
n14926.in[1] (.names)                                            1.014    26.291
n14926.out[0] (.names)                                           0.261    26.552
n14927.in[0] (.names)                                            1.014    27.566
n14927.out[0] (.names)                                           0.261    27.827
n14928.in[0] (.names)                                            1.014    28.841
n14928.out[0] (.names)                                           0.261    29.102
n14929.in[1] (.names)                                            1.014    30.116
n14929.out[0] (.names)                                           0.261    30.377
n14930.in[0] (.names)                                            1.014    31.390
n14930.out[0] (.names)                                           0.261    31.651
n14935.in[0] (.names)                                            1.014    32.665
n14935.out[0] (.names)                                           0.261    32.926
n14936.in[0] (.names)                                            1.014    33.940
n14936.out[0] (.names)                                           0.261    34.201
n14932.in[0] (.names)                                            1.014    35.215
n14932.out[0] (.names)                                           0.261    35.476
n14937.in[0] (.names)                                            1.014    36.490
n14937.out[0] (.names)                                           0.261    36.751
n14938.in[0] (.names)                                            1.014    37.765
n14938.out[0] (.names)                                           0.261    38.026
n14922.in[0] (.names)                                            1.014    39.039
n14922.out[0] (.names)                                           0.261    39.300
n14921.in[0] (.names)                                            1.014    40.314
n14921.out[0] (.names)                                           0.261    40.575
n14923.in[0] (.names)                                            1.014    41.589
n14923.out[0] (.names)                                           0.261    41.850
n14933.in[3] (.names)                                            1.014    42.864
n14933.out[0] (.names)                                           0.261    43.125
n14941.in[1] (.names)                                            1.014    44.139
n14941.out[0] (.names)                                           0.261    44.400
n14943.in[0] (.names)                                            1.014    45.413
n14943.out[0] (.names)                                           0.261    45.674
n14947.in[2] (.names)                                            1.014    46.688
n14947.out[0] (.names)                                           0.261    46.949
n14945.in[0] (.names)                                            1.014    47.963
n14945.out[0] (.names)                                           0.261    48.224
n14561.in[0] (.names)                                            1.014    49.238
n14561.out[0] (.names)                                           0.261    49.499
n14562.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14562.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n15076.Q[0] (.latch clocked by pclk)
Endpoint  : n13128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15076.clk[0] (.latch)                                           1.014     1.014
n15076.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15437.in[0] (.names)                                            1.014     2.070
n15437.out[0] (.names)                                           0.261     2.331
n15416.in[1] (.names)                                            1.014     3.344
n15416.out[0] (.names)                                           0.261     3.605
n15412.in[1] (.names)                                            1.014     4.619
n15412.out[0] (.names)                                           0.261     4.880
n15417.in[0] (.names)                                            1.014     5.894
n15417.out[0] (.names)                                           0.261     6.155
n15406.in[0] (.names)                                            1.014     7.169
n15406.out[0] (.names)                                           0.261     7.430
n15407.in[0] (.names)                                            1.014     8.444
n15407.out[0] (.names)                                           0.261     8.705
n15408.in[1] (.names)                                            1.014     9.719
n15408.out[0] (.names)                                           0.261     9.980
n15409.in[0] (.names)                                            1.014    10.993
n15409.out[0] (.names)                                           0.261    11.254
n15418.in[1] (.names)                                            1.014    12.268
n15418.out[0] (.names)                                           0.261    12.529
n15421.in[0] (.names)                                            1.014    13.543
n15421.out[0] (.names)                                           0.261    13.804
n15429.in[2] (.names)                                            1.014    14.818
n15429.out[0] (.names)                                           0.261    15.079
n15431.in[2] (.names)                                            1.014    16.093
n15431.out[0] (.names)                                           0.261    16.354
n15432.in[0] (.names)                                            1.014    17.367
n15432.out[0] (.names)                                           0.261    17.628
n15433.in[0] (.names)                                            1.014    18.642
n15433.out[0] (.names)                                           0.261    18.903
n15434.in[0] (.names)                                            1.014    19.917
n15434.out[0] (.names)                                           0.261    20.178
n15413.in[2] (.names)                                            1.014    21.192
n15413.out[0] (.names)                                           0.261    21.453
n15430.in[0] (.names)                                            1.014    22.467
n15430.out[0] (.names)                                           0.261    22.728
n15153.in[2] (.names)                                            1.014    23.742
n15153.out[0] (.names)                                           0.261    24.003
n15154.in[2] (.names)                                            1.014    25.016
n15154.out[0] (.names)                                           0.261    25.277
n15155.in[0] (.names)                                            1.014    26.291
n15155.out[0] (.names)                                           0.261    26.552
n15156.in[1] (.names)                                            1.014    27.566
n15156.out[0] (.names)                                           0.261    27.827
n15157.in[0] (.names)                                            1.014    28.841
n15157.out[0] (.names)                                           0.261    29.102
n15159.in[0] (.names)                                            1.014    30.116
n15159.out[0] (.names)                                           0.261    30.377
n15160.in[0] (.names)                                            1.014    31.390
n15160.out[0] (.names)                                           0.261    31.651
n15161.in[0] (.names)                                            1.014    32.665
n15161.out[0] (.names)                                           0.261    32.926
n15140.in[0] (.names)                                            1.014    33.940
n15140.out[0] (.names)                                           0.261    34.201
n15162.in[0] (.names)                                            1.014    35.215
n15162.out[0] (.names)                                           0.261    35.476
n15163.in[0] (.names)                                            1.014    36.490
n15163.out[0] (.names)                                           0.261    36.751
n15164.in[0] (.names)                                            1.014    37.765
n15164.out[0] (.names)                                           0.261    38.026
n15142.in[0] (.names)                                            1.014    39.039
n15142.out[0] (.names)                                           0.261    39.300
n13125.in[1] (.names)                                            1.014    40.314
n13125.out[0] (.names)                                           0.261    40.575
n15145.in[3] (.names)                                            1.014    41.589
n15145.out[0] (.names)                                           0.261    41.850
n15143.in[2] (.names)                                            1.014    42.864
n15143.out[0] (.names)                                           0.261    43.125
n15144.in[0] (.names)                                            1.014    44.139
n15144.out[0] (.names)                                           0.261    44.400
n15147.in[1] (.names)                                            1.014    45.413
n15147.out[0] (.names)                                           0.261    45.674
n15148.in[0] (.names)                                            1.014    46.688
n15148.out[0] (.names)                                           0.261    46.949
n15149.in[0] (.names)                                            1.014    47.963
n15149.out[0] (.names)                                           0.261    48.224
n13127.in[0] (.names)                                            1.014    49.238
n13127.out[0] (.names)                                           0.261    49.499
n13128.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13128.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n212.Q[0] (.latch clocked by pclk)
Endpoint  : n9816.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n212.clk[0] (.latch)                                             1.014     1.014
n212.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10856.in[0] (.names)                                            1.014     2.070
n10856.out[0] (.names)                                           0.261     2.331
n10857.in[0] (.names)                                            1.014     3.344
n10857.out[0] (.names)                                           0.261     3.605
n10861.in[1] (.names)                                            1.014     4.619
n10861.out[0] (.names)                                           0.261     4.880
n10858.in[1] (.names)                                            1.014     5.894
n10858.out[0] (.names)                                           0.261     6.155
n10860.in[0] (.names)                                            1.014     7.169
n10860.out[0] (.names)                                           0.261     7.430
n10863.in[0] (.names)                                            1.014     8.444
n10863.out[0] (.names)                                           0.261     8.705
n10864.in[0] (.names)                                            1.014     9.719
n10864.out[0] (.names)                                           0.261     9.980
n10865.in[0] (.names)                                            1.014    10.993
n10865.out[0] (.names)                                           0.261    11.254
n10870.in[1] (.names)                                            1.014    12.268
n10870.out[0] (.names)                                           0.261    12.529
n10871.in[0] (.names)                                            1.014    13.543
n10871.out[0] (.names)                                           0.261    13.804
n10872.in[1] (.names)                                            1.014    14.818
n10872.out[0] (.names)                                           0.261    15.079
n11027.in[0] (.names)                                            1.014    16.093
n11027.out[0] (.names)                                           0.261    16.354
n10925.in[0] (.names)                                            1.014    17.367
n10925.out[0] (.names)                                           0.261    17.628
n10580.in[2] (.names)                                            1.014    18.642
n10580.out[0] (.names)                                           0.261    18.903
n10637.in[1] (.names)                                            1.014    19.917
n10637.out[0] (.names)                                           0.261    20.178
n10923.in[1] (.names)                                            1.014    21.192
n10923.out[0] (.names)                                           0.261    21.453
n10819.in[0] (.names)                                            1.014    22.467
n10819.out[0] (.names)                                           0.261    22.728
n10820.in[1] (.names)                                            1.014    23.742
n10820.out[0] (.names)                                           0.261    24.003
n10821.in[1] (.names)                                            1.014    25.016
n10821.out[0] (.names)                                           0.261    25.277
n10803.in[0] (.names)                                            1.014    26.291
n10803.out[0] (.names)                                           0.261    26.552
n10795.in[1] (.names)                                            1.014    27.566
n10795.out[0] (.names)                                           0.261    27.827
n10796.in[0] (.names)                                            1.014    28.841
n10796.out[0] (.names)                                           0.261    29.102
n10797.in[1] (.names)                                            1.014    30.116
n10797.out[0] (.names)                                           0.261    30.377
n10798.in[0] (.names)                                            1.014    31.390
n10798.out[0] (.names)                                           0.261    31.651
n10800.in[1] (.names)                                            1.014    32.665
n10800.out[0] (.names)                                           0.261    32.926
n10801.in[0] (.names)                                            1.014    33.940
n10801.out[0] (.names)                                           0.261    34.201
n10804.in[1] (.names)                                            1.014    35.215
n10804.out[0] (.names)                                           0.261    35.476
n10805.in[0] (.names)                                            1.014    36.490
n10805.out[0] (.names)                                           0.261    36.751
n10806.in[0] (.names)                                            1.014    37.765
n10806.out[0] (.names)                                           0.261    38.026
n10807.in[1] (.names)                                            1.014    39.039
n10807.out[0] (.names)                                           0.261    39.300
n10809.in[1] (.names)                                            1.014    40.314
n10809.out[0] (.names)                                           0.261    40.575
n10811.in[1] (.names)                                            1.014    41.589
n10811.out[0] (.names)                                           0.261    41.850
n10813.in[0] (.names)                                            1.014    42.864
n10813.out[0] (.names)                                           0.261    43.125
n10662.in[0] (.names)                                            1.014    44.139
n10662.out[0] (.names)                                           0.261    44.400
n289.in[1] (.names)                                              1.014    45.413
n289.out[0] (.names)                                             0.261    45.674
n10817.in[1] (.names)                                            1.014    46.688
n10817.out[0] (.names)                                           0.261    46.949
n10818.in[0] (.names)                                            1.014    47.963
n10818.out[0] (.names)                                           0.261    48.224
n9815.in[1] (.names)                                             1.014    49.238
n9815.out[0] (.names)                                            0.261    49.499
n9816.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9816.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n1750.Q[0] (.latch clocked by pclk)
Endpoint  : n3470.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1750.clk[0] (.latch)                                            1.014     1.014
n1750.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3911.in[0] (.names)                                             1.014     2.070
n3911.out[0] (.names)                                            0.261     2.331
n3912.in[3] (.names)                                             1.014     3.344
n3912.out[0] (.names)                                            0.261     3.605
n3916.in[0] (.names)                                             1.014     4.619
n3916.out[0] (.names)                                            0.261     4.880
n3917.in[0] (.names)                                             1.014     5.894
n3917.out[0] (.names)                                            0.261     6.155
n3918.in[1] (.names)                                             1.014     7.169
n3918.out[0] (.names)                                            0.261     7.430
n3919.in[1] (.names)                                             1.014     8.444
n3919.out[0] (.names)                                            0.261     8.705
n3920.in[0] (.names)                                             1.014     9.719
n3920.out[0] (.names)                                            0.261     9.980
n3921.in[0] (.names)                                             1.014    10.993
n3921.out[0] (.names)                                            0.261    11.254
n3884.in[1] (.names)                                             1.014    12.268
n3884.out[0] (.names)                                            0.261    12.529
n3923.in[2] (.names)                                             1.014    13.543
n3923.out[0] (.names)                                            0.261    13.804
n3924.in[2] (.names)                                             1.014    14.818
n3924.out[0] (.names)                                            0.261    15.079
n3925.in[0] (.names)                                             1.014    16.093
n3925.out[0] (.names)                                            0.261    16.354
n3612.in[1] (.names)                                             1.014    17.367
n3612.out[0] (.names)                                            0.261    17.628
n3882.in[3] (.names)                                             1.014    18.642
n3882.out[0] (.names)                                            0.261    18.903
n3655.in[1] (.names)                                             1.014    19.917
n3655.out[0] (.names)                                            0.261    20.178
n3897.in[1] (.names)                                             1.014    21.192
n3897.out[0] (.names)                                            0.261    21.453
n3898.in[2] (.names)                                             1.014    22.467
n3898.out[0] (.names)                                            0.261    22.728
n3899.in[0] (.names)                                             1.014    23.742
n3899.out[0] (.names)                                            0.261    24.003
n3900.in[0] (.names)                                             1.014    25.016
n3900.out[0] (.names)                                            0.261    25.277
n3901.in[0] (.names)                                             1.014    26.291
n3901.out[0] (.names)                                            0.261    26.552
n3902.in[0] (.names)                                             1.014    27.566
n3902.out[0] (.names)                                            0.261    27.827
n3904.in[1] (.names)                                             1.014    28.841
n3904.out[0] (.names)                                            0.261    29.102
n3905.in[0] (.names)                                             1.014    30.116
n3905.out[0] (.names)                                            0.261    30.377
n3906.in[1] (.names)                                             1.014    31.390
n3906.out[0] (.names)                                            0.261    31.651
n3907.in[1] (.names)                                             1.014    32.665
n3907.out[0] (.names)                                            0.261    32.926
n3456.in[0] (.names)                                             1.014    33.940
n3456.out[0] (.names)                                            0.261    34.201
n3457.in[2] (.names)                                             1.014    35.215
n3457.out[0] (.names)                                            0.261    35.476
n3459.in[2] (.names)                                             1.014    36.490
n3459.out[0] (.names)                                            0.261    36.751
n3461.in[1] (.names)                                             1.014    37.765
n3461.out[0] (.names)                                            0.261    38.026
n3462.in[3] (.names)                                             1.014    39.039
n3462.out[0] (.names)                                            0.261    39.300
n3463.in[3] (.names)                                             1.014    40.314
n3463.out[0] (.names)                                            0.261    40.575
n3468.in[0] (.names)                                             1.014    41.589
n3468.out[0] (.names)                                            0.261    41.850
n3469.in[0] (.names)                                             1.014    42.864
n3469.out[0] (.names)                                            0.261    43.125
n1664.in[0] (.names)                                             1.014    44.139
n1664.out[0] (.names)                                            0.261    44.400
n3465.in[0] (.names)                                             1.014    45.413
n3465.out[0] (.names)                                            0.261    45.674
n3466.in[0] (.names)                                             1.014    46.688
n3466.out[0] (.names)                                            0.261    46.949
n1657.in[0] (.names)                                             1.014    47.963
n1657.out[0] (.names)                                            0.261    48.224
n3467.in[0] (.names)                                             1.014    49.238
n3467.out[0] (.names)                                            0.261    49.499
n3470.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3470.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
