module test_bench;
    reg [3:0] excess3;   
    wire [3:0] binary;   

   excess_3_to_binary uut (
        .excess3(excess3),
        .binary(binary)
    );

    initial begin
     
$display(" excess3 = %b   |  binary = %b", excess3, binary);
        excess3 = 4'd0; #10; 
        excess3 = 4'd1; #10; 
        excess3 = 4'd2; #10;
        excess3 = 4'd3; #10; 
        excess3 = 4'd4; #10; 
        excess3 = 4'd5; #10;
        excess3 = 4'd6; #10; 
        excess3 = 4'd7; #10; 
        excess3 = 4'd8; #10; 
        excess3 = 4'd9; #10;
        excess3 = 4'd10; #10; 
        excess3 = 4'd11; #10;
        excess3 = 4'd12; #10;  
        excess3 = 4'd13; #10;
        excess3 = 4'd14; #10; 
        excess3 = 4'd15; #10;
     
        
        

        $finish;
    end
endmodule
