import binascii
import unittest

from capstone import CS_MODE_ARM
from functools import wraps

from manticore.core.smtlib import ConstraintSet, Z3Solver
from manticore.native.memory import SMemory64, Memory64
from manticore.native.cpu.aarch64 import Aarch64Cpu as Cpu
from manticore.native.cpu.abstractcpu import (
    Interruption,
    InstructionNotImplementedError,
    ConcretizeRegister,
)
from manticore.native.cpu.bitwise import LSL, Mask
from manticore.utils.fallback_emulator import UnicornEmulator
from tests.native.test_aarch64rf import MAGIC_64, MAGIC_32

from tests.native.aarch64cpu_asm_cache import assembly_cache

ks = None


def _ks_assemble(asm: str) -> bytes:
    """Assemble the given string using Keystone."""
    # Explicitly uses late importing so that Keystone will only be imported if this is called.
    # This lets us avoid requiring installation of Keystone for running tests.
    global ks
    from keystone import Ks, KS_ARCH_ARM64, KS_MODE_LITTLE_ENDIAN

    if ks is None:
        ks = Ks(KS_ARCH_ARM64, KS_MODE_LITTLE_ENDIAN)

    ords = ks.asm(asm)[0]
    if not ords:
        raise Exception(f"bad assembly: {asm}")
    return binascii.hexlify(bytearray(ords))


def assemble(asm: str) -> bytes:
    """
    Assemble the given string.

    An assembly cache is first checked, and if there is no entry there, then Keystone is used.
    """
    if asm in assembly_cache:
        return binascii.unhexlify(assembly_cache[asm])
    return binascii.unhexlify(_ks_assemble(asm))


# XXX: These functions are taken from 'test_armv7cpu' and modified to be more
# generic, to support running under Unicorn and Manticore from the same test
# definitions.  It would be nice to do the same for Armv7 code as well.


def itest_setregs(*preds):
    def instr_dec(custom_func):
        @wraps(custom_func)
        def wrapper(self):
            for p in preds:
                dest, src = p.split("=")

                try:
                    src = int(src, 0)
                except ValueError:
                    self.fail()

                self._setreg(dest, src)

            custom_func(self)

        return wrapper

    return instr_dec


def skip_sym(msg):
    def instr_dec(assertions_func):
        @wraps(assertions_func)
        def wrapper(self):
            if self.__class__.__name__ == "Aarch64SymInstructions":
                self.skipTest(msg)

        return wrapper

    return instr_dec


def itest(asm):
    def instr_dec(assertions_func):
        @wraps(assertions_func)
        def wrapper(self):
            self._setupCpu(asm)
            self._execute()
            assertions_func(self)

        return wrapper

    return instr_dec


def itest_custom(asms, multiple_insts=False):
    def instr_dec(custom_func):
        @wraps(custom_func)
        def wrapper(self):
            self._setupCpu(asms, mode=CS_MODE_ARM, multiple_insts=multiple_insts)
            custom_func(self)

        return wrapper

    return instr_dec


def itest_multiple(asms, count=None):
    def instr_dec(assertions_func):
        @wraps(assertions_func)
        def wrapper(self):
            self._setupCpu(asms, mode=CS_MODE_ARM, multiple_insts=True)
            for i in range(count if count else len(asms)):
                self._execute()
            assertions_func(self)

        return wrapper

    return instr_dec


NZCV_COND_MAP = {
    # name: (true, false)
    "eq": (0x40000000, 0xB0000000),
    "ne": (0xB0000000, 0x40000000),
    "cs": (0x20000000, 0xD0000000),
    "hs": (0x20000000, 0xD0000000),
    "cc": (0xD0000000, 0x20000000),
    "lo": (0xD0000000, 0x20000000),
    "mi": (0x80000000, 0x70000000),
    "pl": (0x70000000, 0x80000000),
    "vs": (0x10000000, 0xE0000000),
    "vc": (0xE0000000, 0x10000000),
    "hi": (0x20000000, 0x40000000),
    "ls": (0x40000000, 0x20000000),
    "ge": (0xD0000000, 0xC0000000),
    "lt": (0xC0000000, 0xD0000000),
    "gt": (0x90000000, 0xD0000000),
    "le": (0xD0000000, 0x90000000),
    "al": (0xF0000000, None),
    "nv": (0, None),
}


# XXX: Armv7 also has these methods: stack_pop, stack_push, stack_peek.
class Aarch64CpuTest(unittest.TestCase):
    # XXX: Adapted from the Armv7 test code.
    _multiprocess_can_split_ = True

    def setUp(self):
        cs = ConstraintSet()
        self.cpu = Cpu(SMemory64(cs))
        self.rf = self.cpu.regfile
        self._setupStack()

    def _setupStack(self):
        self.stack = self.cpu.memory.mmap(0xF000, 0x1000, "rw")
        self.rf.write("SP", self.stack + 0x1000)

    def test_read_init(self):
        self.assertEqual(self.rf.read("X0"), 0)

    def test_read_stack(self):
        self.cpu.STACK = 0x1337
        self.assertEqual(self.rf.read("SP"), 0x1337)

    def test_read_stack2(self):
        self.cpu.STACK = 0x1337 - 1
        self.assertEqual(self.rf.read("SP"), 0x1336)

    def test_read_stack3(self):
        self.cpu.STACK = 0x1337 + 1
        self.assertEqual(self.rf.read("SP"), 0x1338)

    def test_read_stack4(self):
        self.cpu.STACK = 0x1337
        self.assertEqual(self.cpu.STACK, 0x1337)

    def test_write_read_int(self):
        self.cpu.STACK -= 8
        self.cpu.write_int(self.cpu.STACK, MAGIC_64, 64)
        self.assertEqual(self.cpu.read_int(self.cpu.STACK), MAGIC_64)


class Aarch64Instructions:
    _multiprocess_can_split_ = True

    def _setupCpu(self, asm, mode=CS_MODE_ARM, multiple_insts=False):
        if mode != CS_MODE_ARM:
            raise Exception(f"Unsupported mode: '{mode}'")

        # XXX: Adapted from the Armv7 test code.
        self.code = self.mem.mmap(0x1000, 0x1000, "rwx")
        self.data = self.mem.mmap(0xD000, 0x1000, "rw")
        # Some tests rely on SP being in a particular range, so make sure that
        # all tests work before changing this.
        self.stack = self.mem.mmap(0x7FFFFFFFFFFFF000, 0x1000, "rw")

        start = self.code
        if multiple_insts:
            offset = 0
            for asm_single in asm:
                asm_inst = assemble(asm_single)
                self.mem.write(start + offset, asm_inst)
                offset += len(asm_inst)
        else:
            self.mem.write(start, assemble(asm))

        self.rf.write("PC", start)
        self.rf.write("SP", self.stack + 0x1000 - 8)
        self.cpu.mode = mode

    def _setreg(self, reg, val):
        reg = reg.upper()

        if self.mem.__class__.__name__ == "Memory64":
            self.rf.write(reg, val)
        elif self.mem.__class__.__name__ == "SMemory64":
            size = self.rf.size(reg)
            self.rf.write(reg, self.cs.new_bitvec(size, name=reg))
            self.cs.add(self.rf.read(reg) == val)
        else:
            self.fail()

    # ADD (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, uxtb")
    def test_add_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C8)
        self.assertEqual(self.rf.read("W0"), 0x414243C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, uxtb #0")
    def test_add_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C8)
        self.assertEqual(self.rf.read("W0"), 0x414243C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, uxtb #4")
    def test_add_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424B84)
        self.assertEqual(self.rf.read("W0"), 0x41424B84)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, uxth")
    def test_add_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142C698)
        self.assertEqual(self.rf.read("W0"), 0x4142C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, uxth #0")
    def test_add_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142C698)
        self.assertEqual(self.rf.read("W0"), 0x4142C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, uxth #4")
    def test_add_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414A7884)
        self.assertEqual(self.rf.read("W0"), 0x414A7884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtw")
    def test_add_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtw #0")
    def test_add_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtw #4")
    def test_add_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtx")
    def test_add_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtx #0")
    def test_add_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, uxtx #4")
    def test_add_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, sxtb")
    def test_add_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C8)
        self.assertEqual(self.rf.read("W0"), 0x414242C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, sxtb #0")
    def test_add_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C8)
        self.assertEqual(self.rf.read("W0"), 0x414242C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("add w0, w1, w2, sxtb #4")
    def test_add_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423B84)
        self.assertEqual(self.rf.read("W0"), 0x41423B84)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, sxth")
    def test_add_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141C698)
        self.assertEqual(self.rf.read("W0"), 0x4141C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, sxth #0")
    def test_add_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141C698)
        self.assertEqual(self.rf.read("W0"), 0x4141C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("add w0, w1, w2, sxth #4")
    def test_add_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x413A7884)
        self.assertEqual(self.rf.read("W0"), 0x413A7884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtw")
    def test_add_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtw #0")
    def test_add_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtw #4")
    def test_add_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtx")
    def test_add_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtx #0")
    def test_add_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, sxtx #4")
    def test_add_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, lsl #0")
    def test_add_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("add w0, w1, w2, lsl #4")
    def test_add_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, uxtb")
    def test_add_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647CC)
        self.assertEqual(self.rf.read("W0"), 0x454647CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, uxtb #0")
    def test_add_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647CC)
        self.assertEqual(self.rf.read("W0"), 0x454647CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, uxtb #4")
    def test_add_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464F88)
        self.assertEqual(self.rf.read("W0"), 0x45464F88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, uxth")
    def test_add_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4546CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, uxth #0")
    def test_add_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4546CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, uxth #4")
    def test_add_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454E7C88)
        self.assertEqual(self.rf.read("W0"), 0x454E7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, uxtw")
    def test_add_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, uxtw #0")
    def test_add_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, uxtw #4")
    def test_add_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434C5A6B7C88)
        self.assertEqual(self.rf.read("W0"), 0x5A6B7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, uxtx")
    def test_add_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, uxtx #0")
    def test_add_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, uxtx #4")
    def test_add_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, sxtb")
    def test_add_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646CC)
        self.assertEqual(self.rf.read("W0"), 0x454646CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, sxtb #0")
    def test_add_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646CC)
        self.assertEqual(self.rf.read("W0"), 0x454646CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("add x0, x1, w2, sxtb #4")
    def test_add_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463F88)
        self.assertEqual(self.rf.read("W0"), 0x45463F88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, sxth")
    def test_add_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4545CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, sxth #0")
    def test_add_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4545CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("add x0, x1, w2, sxth #4")
    def test_add_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344453E7C88)
        self.assertEqual(self.rf.read("W0"), 0x453E7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, sxtw")
    def test_add_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, sxtw #0")
    def test_add_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("add x0, x1, w2, sxtw #4")
    def test_add_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142433C5A6B7C88)
        self.assertEqual(self.rf.read("W0"), 0x5A6B7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, sxtx")
    def test_add_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, sxtx #0")
    def test_add_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, sxtx #4")
    def test_add_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, lsl #0")
    def test_add_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("add x0, x1, x2, lsl #4")
    def test_add_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # ADD (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("add w0, w1, #0")
    def test_add_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("add w0, w1, #4095")
    def test_add_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41425343)
        self.assertEqual(self.rf.read("W0"), 0x41425343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("add w0, w1, #1")
    def test_add_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("add w0, w1, #1, lsl #0")
    def test_add_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("add w0, w1, #1, lsl #12")
    def test_add_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41425344)
        self.assertEqual(self.rf.read("W0"), 0x41425344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("add x0, x1, #0")
    def test_add_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("add x0, x1, #4095")
    def test_add_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445465747)
        self.assertEqual(self.rf.read("W0"), 0x45465747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("add x0, x1, #1")
    def test_add_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("add x0, x1, #1, lsl #0")
    def test_add_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("add x0, x1, #1, lsl #12")
    def test_add_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445465748)
        self.assertEqual(self.rf.read("W0"), 0x45465748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # ADD (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("add w0, w1, w2")
    def test_add_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("add w0, w1, w2, lsl #0")
    def test_add_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("add w0, w1, w2, lsl #31")
    def test_add_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xC1424344)
        self.assertEqual(self.rf.read("W0"), 0xC1424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("add w0, w1, w2, lsl #1")
    def test_add_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0xCBCED1D4)
        self.assertEqual(self.rf.read("W0"), 0xCBCED1D4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("add w0, w1, w2, lsr #0")
    def test_add_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("add w0, w1, w2, lsr #31")
    def test_add_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("add w0, w1, w2, lsr #1")
    def test_add_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("add w0, w1, w2, asr #0")
    def test_add_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("add w0, w1, w2, asr #31")
    def test_add_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("add w0, w1, w2, asr #1")
    def test_add_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x01424344)
        self.assertEqual(self.rf.read("W0"), 0x01424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("add x0, x1, x2")
    def test_add_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("add x0, x1, x2, lsl #0")
    def test_add_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("add x0, x1, x2, lsl #63")
    def test_add_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xC142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("add x0, x1, x2, lsl #1")
    def test_add_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0xE3E6E9ECEFF2F5F8)
        self.assertEqual(self.rf.read("W0"), 0xEFF2F5F8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("add x0, x1, x2, lsr #0")
    def test_add_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("add x0, x1, x2, lsr #63")
    def test_add_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("add x0, x1, x2, lsr #1")
    def test_add_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("add x0, x1, x2, asr #0")
    def test_add_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("add x0, x1, x2, asr #63")
    def test_add_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("add x0, x1, x2, asr #1")
    def test_add_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x0142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # ADD (scalar).

    # XXX: Uses 'reset'.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "add d0, d1, d2"],
        multiple_insts=True,
    )
    def test_add_scalar(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "add d0, d1, d2"],
        multiple_insts=True,
    )
    def test_add_scalar_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # ADD (vector).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_add_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_add_vector_8b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("Q0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("D0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("S0"), 0xFEFEFEFE)
        self.assertEqual(self.rf.read("H0"), 0xFEFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 16b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_add_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_add_vector_16b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("Q0"), 0xFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("D0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("S0"), 0xFEFEFEFE)
        self.assertEqual(self.rf.read("H0"), 0xFEFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 4h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_add_vector_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_add_vector_4h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFEFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 8h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_add_vector_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_add_vector_8h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFEFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 2s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_add_vector_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_add_vector_2s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 4s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_add_vector_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_add_vector_4s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFEFFFFFFFEFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFEFFFFFFFEFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 2d.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_add_vector_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("Q0"), 0xA2A4A6A8AAACAEB0C2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("D0"), 0xC2C4C6C8CACCCED0)
        self.assertEqual(self.rf.read("S0"), 0xCACCCED0)
        self.assertEqual(self.rf.read("H0"), 0xCED0)
        self.assertEqual(self.rf.read("B0"), 0xD0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "add v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_add_vector_2d_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # ADDP (scalar).

    # XXX: Uses 'reset'.

    @itest_setregs("V1=0x41424344454647485152535455565758")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "addp d0, v1.2d"],
        multiple_insts=True,
    )
    def test_addp_scalar(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("Q0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("D0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("S0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("H0"), 0x9EA0)
        self.assertEqual(self.rf.read("B0"), 0xA0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "addp d0, v1.2d"],
        multiple_insts=True,
    )
    def test_addp_scalar_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # ADDP (vector).

    # 8b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xE3E7EBEFA3A7ABAF)
        self.assertEqual(self.rf.read("Q0"), 0xE3E7EBEFA3A7ABAF)
        self.assertEqual(self.rf.read("D0"), 0xE3E7EBEFA3A7ABAF)
        self.assertEqual(self.rf.read("S0"), 0xA3A7ABAF)
        self.assertEqual(self.rf.read("H0"), 0xABAF)
        self.assertEqual(self.rf.read("B0"), 0xAF)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_8b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("Q0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("D0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("S0"), 0xFEFEFEFE)
        self.assertEqual(self.rf.read("H0"), 0xFEFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 16b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC3C7CBCFE3E7EBEF83878B8FA3A7ABAF)
        self.assertEqual(self.rf.read("Q0"), 0xC3C7CBCFE3E7EBEF83878B8FA3A7ABAF)
        self.assertEqual(self.rf.read("D0"), 0x83878B8FA3A7ABAF)
        self.assertEqual(self.rf.read("S0"), 0xA3A7ABAF)
        self.assertEqual(self.rf.read("H0"), 0xABAF)
        self.assertEqual(self.rf.read("B0"), 0xAF)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_16b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("Q0"), 0xFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("D0"), 0xFEFEFEFEFEFEFEFE)
        self.assertEqual(self.rf.read("S0"), 0xFEFEFEFE)
        self.assertEqual(self.rf.read("H0"), 0xFEFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 4h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xE4E6ECEEA4A6ACAE)
        self.assertEqual(self.rf.read("Q0"), 0xE4E6ECEEA4A6ACAE)
        self.assertEqual(self.rf.read("D0"), 0xE4E6ECEEA4A6ACAE)
        self.assertEqual(self.rf.read("S0"), 0xA4A6ACAE)
        self.assertEqual(self.rf.read("H0"), 0xACAE)
        self.assertEqual(self.rf.read("B0"), 0xAE)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_4h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFEFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 8h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC4C6CCCEE4E6ECEE84868C8EA4A6ACAE)
        self.assertEqual(self.rf.read("Q0"), 0xC4C6CCCEE4E6ECEE84868C8EA4A6ACAE)
        self.assertEqual(self.rf.read("D0"), 0x84868C8EA4A6ACAE)
        self.assertEqual(self.rf.read("S0"), 0xA4A6ACAE)
        self.assertEqual(self.rf.read("H0"), 0xACAE)
        self.assertEqual(self.rf.read("B0"), 0xAE)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_8h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFEFFFEFFFEFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFEFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 2s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xE6E8EAECA6A8AAAC)
        self.assertEqual(self.rf.read("Q0"), 0xE6E8EAECA6A8AAAC)
        self.assertEqual(self.rf.read("D0"), 0xE6E8EAECA6A8AAAC)
        self.assertEqual(self.rf.read("S0"), 0xA6A8AAAC)
        self.assertEqual(self.rf.read("H0"), 0xAAAC)
        self.assertEqual(self.rf.read("B0"), 0xAC)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_2s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 4s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xC6C8CACCE6E8EAEC86888A8CA6A8AAAC)
        self.assertEqual(self.rf.read("Q0"), 0xC6C8CACCE6E8EAEC86888A8CA6A8AAAC)
        self.assertEqual(self.rf.read("D0"), 0x86888A8CA6A8AAAC)
        self.assertEqual(self.rf.read("S0"), 0xA6A8AAAC)
        self.assertEqual(self.rf.read("H0"), 0xAAAC)
        self.assertEqual(self.rf.read("B0"), 0xAC)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_4s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFEFFFFFFFEFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFEFFFFFFFEFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFEFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # 2d.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xD2D4D6D8DADCDEE0929496989A9C9EA0)
        self.assertEqual(self.rf.read("Q0"), 0xD2D4D6D8DADCDEE0929496989A9C9EA0)
        self.assertEqual(self.rf.read("D0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("S0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("H0"), 0x9EA0)
        self.assertEqual(self.rf.read("B0"), 0xA0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "addp v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_addp_vector_2d_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("H0"), 0xFFFE)
        self.assertEqual(self.rf.read("B0"), 0xFE)

    # ADDS (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, uxtb")
    def test_adds_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C8)
        self.assertEqual(self.rf.read("W0"), 0x414243C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, uxtb #0")
    def test_adds_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C8)
        self.assertEqual(self.rf.read("W0"), 0x414243C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, uxtb #4")
    def test_adds_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424B84)
        self.assertEqual(self.rf.read("W0"), 0x41424B84)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, uxth")
    def test_adds_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142C698)
        self.assertEqual(self.rf.read("W0"), 0x4142C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, uxth #0")
    def test_adds_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142C698)
        self.assertEqual(self.rf.read("W0"), 0x4142C698)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, uxth #4")
    def test_adds_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414A7884)
        self.assertEqual(self.rf.read("W0"), 0x414A7884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtw")
    def test_adds_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtw #0")
    def test_adds_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtw #4")
    def test_adds_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtx")
    def test_adds_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtx #0")
    def test_adds_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, uxtx #4")
    def test_adds_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, sxtb")
    def test_adds_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C8)
        self.assertEqual(self.rf.read("W0"), 0x414242C8)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, sxtb #0")
    def test_adds_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C8)
        self.assertEqual(self.rf.read("W0"), 0x414242C8)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("adds w0, w1, w2, sxtb #4")
    def test_adds_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423B84)
        self.assertEqual(self.rf.read("W0"), 0x41423B84)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, sxth")
    def test_adds_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141C698)
        self.assertEqual(self.rf.read("W0"), 0x4141C698)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, sxth #0")
    def test_adds_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141C698)
        self.assertEqual(self.rf.read("W0"), 0x4141C698)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("adds w0, w1, w2, sxth #4")
    def test_adds_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x413A7884)
        self.assertEqual(self.rf.read("W0"), 0x413A7884)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtw")
    def test_adds_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtw #0")
    def test_adds_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtw #4")
    def test_adds_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtx")
    def test_adds_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtx #0")
    def test_adds_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, sxtx #4")
    def test_adds_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, lsl #0")
    def test_adds_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xC2949698)
        self.assertEqual(self.rf.read("W0"), 0xC2949698)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("adds w0, w1, w2, lsl #4")
    def test_adds_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x56677884)
        self.assertEqual(self.rf.read("W0"), 0x56677884)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, uxtb")
    def test_adds_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647CC)
        self.assertEqual(self.rf.read("W0"), 0x454647CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, uxtb #0")
    def test_adds_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647CC)
        self.assertEqual(self.rf.read("W0"), 0x454647CC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, uxtb #4")
    def test_adds_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464F88)
        self.assertEqual(self.rf.read("W0"), 0x45464F88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, uxth")
    def test_adds_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4546CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, uxth #0")
    def test_adds_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4546CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, uxth #4")
    def test_adds_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454E7C88)
        self.assertEqual(self.rf.read("W0"), 0x454E7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, uxtw")
    def test_adds_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, uxtw #0")
    def test_adds_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, uxtw #4")
    def test_adds_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434C5A6B7C88)
        self.assertEqual(self.rf.read("W0"), 0x5A6B7C88)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, uxtx")
    def test_adds_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, uxtx #0")
    def test_adds_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, uxtx #4")
    def test_adds_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, sxtb")
    def test_adds_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646CC)
        self.assertEqual(self.rf.read("W0"), 0x454646CC)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, sxtb #0")
    def test_adds_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646CC)
        self.assertEqual(self.rf.read("W0"), 0x454646CC)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("adds x0, x1, w2, sxtb #4")
    def test_adds_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463F88)
        self.assertEqual(self.rf.read("W0"), 0x45463F88)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, sxth")
    def test_adds_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4545CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, sxth #0")
    def test_adds_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545CA9C)
        self.assertEqual(self.rf.read("W0"), 0x4545CA9C)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("adds x0, x1, w2, sxth #4")
    def test_adds_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344453E7C88)
        self.assertEqual(self.rf.read("W0"), 0x453E7C88)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, sxtw")
    def test_adds_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, sxtw #0")
    def test_adds_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C6989A9C)
        self.assertEqual(self.rf.read("W0"), 0xC6989A9C)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("adds x0, x1, w2, sxtw #4")
    def test_adds_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142433C5A6B7C88)
        self.assertEqual(self.rf.read("W0"), 0x5A6B7C88)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, sxtx")
    def test_adds_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, sxtx #0")
    def test_adds_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, sxtx #4")
    def test_adds_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, lsl #0")
    def test_adds_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xC29496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("adds x0, x1, x2, lsl #4")
    def test_adds_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x566778899AABBCC8)
        self.assertEqual(self.rf.read("W0"), 0x9AABBCC8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # ADDS (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("adds w0, w1, #0")
    def test_adds_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("adds w0, w1, #4095")
    def test_adds_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41425343)
        self.assertEqual(self.rf.read("W0"), 0x41425343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("adds w0, w1, #1")
    def test_adds_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("adds w0, w1, #1, lsl #0")
    def test_adds_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("adds w0, w1, #1, lsl #12")
    def test_adds_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41425344)
        self.assertEqual(self.rf.read("W0"), 0x41425344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("adds x0, x1, #0")
    def test_adds_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("adds x0, x1, #4095")
    def test_adds_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445465747)
        self.assertEqual(self.rf.read("W0"), 0x45465747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("adds x0, x1, #1")
    def test_adds_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("adds x0, x1, #1, lsl #0")
    def test_adds_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("adds x0, x1, #1, lsl #12")
    def test_adds_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445465748)
        self.assertEqual(self.rf.read("W0"), 0x45465748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # ADDS (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("adds w0, w1, w2")
    def test_adds_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("adds w0, w1, w2, lsl #0")
    def test_adds_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("adds w0, w1, w2, lsl #31")
    def test_adds_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xC1424344)
        self.assertEqual(self.rf.read("W0"), 0xC1424344)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("adds w0, w1, w2, lsl #1")
    def test_adds_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0xCBCED1D4)
        self.assertEqual(self.rf.read("W0"), 0xCBCED1D4)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("adds w0, w1, w2, lsr #0")
    def test_adds_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("adds w0, w1, w2, lsr #31")
    def test_adds_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("adds w0, w1, w2, lsr #1")
    def test_adds_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("adds w0, w1, w2, asr #0")
    def test_adds_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x86888A8C)
        self.assertEqual(self.rf.read("W0"), 0x86888A8C)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("adds w0, w1, w2, asr #31")
    def test_adds_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("adds w0, w1, w2, asr #1")
    def test_adds_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x01424344)
        self.assertEqual(self.rf.read("W0"), 0x01424344)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("adds x0, x1, x2")
    def test_adds_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("adds x0, x1, x2, lsl #0")
    def test_adds_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("adds x0, x1, x2, lsl #63")
    def test_adds_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xC142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("adds x0, x1, x2, lsl #1")
    def test_adds_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0xE3E6E9ECEFF2F5F8)
        self.assertEqual(self.rf.read("W0"), 0xEFF2F5F8)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("adds x0, x1, x2, lsr #0")
    def test_adds_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("adds x0, x1, x2, lsr #63")
    def test_adds_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("adds x0, x1, x2, lsr #1")
    def test_adds_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("adds x0, x1, x2, asr #0")
    def test_adds_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x929496989A9C9EA0)
        self.assertEqual(self.rf.read("W0"), 0x9A9C9EA0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("adds x0, x1, x2, asr #63")
    def test_adds_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("adds x0, x1, x2, asr #1")
    def test_adds_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x0142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # ADR.

    @itest_custom("adr x0, .0")
    def test_adr_0(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc)

    @itest_custom("adr x0, .-8")
    def test_adr_neg(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc - 8)

    @itest_custom("adr x0, .+8")
    def test_adr_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc + 8)

    # ADRP.

    @itest_custom("adrp x0, .0")
    def test_adrp_0(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc)

    @itest_custom("adrp x0, .-0x1000")
    def test_adrp_neg(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc - 0x1000)

    @itest_custom("adrp x0, .+0x1000")
    def test_adrp_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute()
        self.assertEqual(self.rf.read("X0"), pc + 0x1000)

    # AND (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("and w0, w1, #0xffff")
    def test_and_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("and w0, w1, #0xffff0000")
    def test_and_imm2_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41420000)
        self.assertEqual(self.rf.read("W0"), 0x41420000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x44434241")
    @itest("and w0, w1, #1")
    def test_and_imm3_32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("and x0, x1, #0xffff0000ffff0000")
    def test_and_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142000045460000)
        self.assertEqual(self.rf.read("W0"), 0x45460000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("and x0, x1, #0x0000ffff0000ffff")
    def test_and_imm2_64(self):
        self.assertEqual(self.rf.read("X0"), 0x434400004748)
        self.assertEqual(self.rf.read("W0"), 0x4748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4847464544434241")
    @itest("and x0, x1, #1")
    def test_and_imm3_64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # AND (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("and w0, w1, w2")
    def test_and_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("and w0, w1, w2, lsl #0")
    def test_and_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("and w0, w1, w2, lsl #31")
    def test_and_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("and w0, w1, w2, lsl #4")
    def test_and_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x14243440)
        self.assertEqual(self.rf.read("W0"), 0x14243440)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("and w0, w1, w2, lsr #0")
    def test_and_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("and w0, w1, w2, lsr #31")
    def test_and_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("and w0, w1, w2, lsr #4")
    def test_and_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434)
        self.assertEqual(self.rf.read("W0"), 0x8142434)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("and w0, w1, w2, asr #0")
    def test_and_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("and w0, w1, w2, asr #31")
    def test_and_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("and w0, w1, w2, asr #4")
    def test_and_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0xF8142434)
        self.assertEqual(self.rf.read("W0"), 0xF8142434)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("and w0, w1, w2, ror #0")
    def test_and_sft_reg_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("and w0, w1, w2, ror #31")
    def test_and_sft_reg_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("and w0, w1, w2, ror #4")
    def test_and_sft_reg_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0x48142434)
        self.assertEqual(self.rf.read("W0"), 0x48142434)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("and x0, x1, x2")
    def test_and_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("and x0, x1, x2, lsl #0")
    def test_and_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("and x0, x1, x2, lsl #63")
    def test_and_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("and x0, x1, x2, lsl #4")
    def test_and_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344454647480)
        self.assertEqual(self.rf.read("W0"), 0x54647480)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("and x0, x1, x2, lsr #0")
    def test_and_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("and x0, x1, x2, lsr #63")
    def test_and_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("and x0, x1, x2, lsr #4")
    def test_and_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("and x0, x1, x2, asr #0")
    def test_and_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("and x0, x1, x2, asr #63")
    def test_and_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("and x0, x1, x2, asr #4")
    def test_and_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0xF814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("and x0, x1, x2, ror #0")
    def test_and_sft_reg_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("and x0, x1, x2, ror #63")
    def test_and_sft_reg_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("and x0, x1, x2, ror #4")
    def test_and_sft_reg_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0x8814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # AND (vector).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "and v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_and_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("Q0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("D0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("S0"), 0x55565758)
        self.assertEqual(self.rf.read("H0"), 0x5758)
        self.assertEqual(self.rf.read("B0"), 0x58)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "and v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_and_vector_8b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("H0"), 0xFFFF)
        self.assertEqual(self.rf.read("B0"), 0xFF)

    # 16b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "and v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_and_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x41424344454647485152535455565758)
        self.assertEqual(self.rf.read("Q0"), 0x41424344454647485152535455565758)
        self.assertEqual(self.rf.read("D0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("S0"), 0x55565758)
        self.assertEqual(self.rf.read("H0"), 0x5758)
        self.assertEqual(self.rf.read("B0"), 0x58)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "and v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_and_vector_16b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("H0"), 0xFFFF)
        self.assertEqual(self.rf.read("B0"), 0xFF)

    # ANDS (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("ands w0, w1, #0xffff")
    def test_ands_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x81424344")
    @itest("ands w0, w1, #0xffff0000")
    def test_ands_imm2_32(self):
        self.assertEqual(self.rf.read("X0"), 0x81420000)
        self.assertEqual(self.rf.read("W0"), 0x81420000)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x44434241")
    @itest("ands w0, w1, #1")
    def test_ands_imm3_32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0")
    @itest("ands w0, w1, #1")
    def test_ands_imm4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    # 64-bit.

    @itest_setregs("X1=0x8142434445464748")
    @itest("ands x0, x1, #0xffff0000ffff0000")
    def test_ands_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142000045460000)
        self.assertEqual(self.rf.read("W0"), 0x45460000)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("ands x0, x1, #0x0000ffff0000ffff")
    def test_ands_imm2_64(self):
        self.assertEqual(self.rf.read("X0"), 0x434400004748)
        self.assertEqual(self.rf.read("W0"), 0x4748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4847464544434241")
    @itest("ands x0, x1, #1")
    def test_ands_imm3_64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0")
    @itest("ands x0, x1, #1")
    def test_ands_imm4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    # ANDS (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("ands w0, w1, w2")
    def test_ands_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0")
    @itest("ands w0, w1, w2")
    def test_ands_sft_reg_zero32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("ands w0, w1, w2, lsl #0")
    def test_ands_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("ands w0, w1, w2, lsl #31")
    def test_ands_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("ands w0, w1, w2, lsl #4")
    def test_ands_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x14243440)
        self.assertEqual(self.rf.read("W0"), 0x14243440)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("ands w0, w1, w2, lsr #0")
    def test_ands_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("ands w0, w1, w2, lsr #31")
    def test_ands_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("ands w0, w1, w2, lsr #4")
    def test_ands_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434)
        self.assertEqual(self.rf.read("W0"), 0x8142434)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("ands w0, w1, w2, asr #0")
    def test_ands_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("ands w0, w1, w2, asr #31")
    def test_ands_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("ands w0, w1, w2, asr #4")
    def test_ands_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0xF8142434)
        self.assertEqual(self.rf.read("W0"), 0xF8142434)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("ands w0, w1, w2, ror #0")
    def test_ands_sft_reg_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("ands w0, w1, w2, ror #31")
    def test_ands_sft_reg_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("ands w0, w1, w2, ror #4")
    def test_ands_sft_reg_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0x48142434)
        self.assertEqual(self.rf.read("W0"), 0x48142434)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("ands x0, x1, x2")
    def test_ands_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0")
    @itest("ands x0, x1, x2")
    def test_ands_sft_reg_zero64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("ands x0, x1, x2, lsl #0")
    def test_ands_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("ands x0, x1, x2, lsl #63")
    def test_ands_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("ands x0, x1, x2, lsl #4")
    def test_ands_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344454647480)
        self.assertEqual(self.rf.read("W0"), 0x54647480)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("ands x0, x1, x2, lsr #0")
    def test_ands_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("ands x0, x1, x2, lsr #63")
    def test_ands_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("ands x0, x1, x2, lsr #4")
    def test_ands_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("ands x0, x1, x2, asr #0")
    def test_ands_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("ands x0, x1, x2, asr #63")
    def test_ands_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("ands x0, x1, x2, asr #4")
    def test_ands_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0xF814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("ands x0, x1, x2, ror #0")
    def test_ands_sft_reg_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("ands x0, x1, x2, ror #63")
    def test_ands_sft_reg_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("ands x0, x1, x2, ror #4")
    def test_ands_sft_reg_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0x8814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    # ASR (immediate).

    # 32-bit.

    @itest_setregs("W1=0x81424344")
    @itest("asr w0, w1, #0")
    def test_asr_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)

    @itest_setregs("W1=0x81424344")
    @itest("asr w0, w1, #31")
    def test_asr_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x81424344")
    @itest("asr w0, w1, #4")
    def test_asr_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0xF8142434)
        self.assertEqual(self.rf.read("W0"), 0xF8142434)

    # 64-bit.

    @itest_setregs("X1=0x8142434445464748")
    @itest("asr x0, x1, #0")
    def test_asr_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748")
    @itest("asr x0, x1, #63")
    def test_asr_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x8142434445464748")
    @itest("asr x0, x1, #4")
    def test_asr_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0xF814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # ASR (register).

    # 32-bit.

    @itest_setregs("W1=0x81424344", "W2=0")
    @itest("asr w0, w1, w2")
    def test_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)

    @itest_setregs("W1=0x81424344", "W2=0xffffffff")
    @itest("asr w0, w1, w2")
    def test_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x81424344", "W2=4")
    @itest("asr w0, w1, w2")
    def test_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0xF8142434)
        self.assertEqual(self.rf.read("W0"), 0xF8142434)

    # 64-bit.

    @itest_setregs("X1=0x8142434445464748", "X2=0")
    @itest("asr x0, x1, x2")
    def test_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748", "X2=0xffffffffffffffff")
    @itest("asr x0, x1, x2")
    def test_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x8142434445464748", "X2=4")
    @itest("asr x0, x1, x2")
    def test_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0xF814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # ASRV.

    # 32-bit.

    @itest_setregs("W1=0x81424344", "W2=0")
    @itest("asrv w0, w1, w2")
    def test_asrv_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)

    @itest_setregs("W1=0x81424344", "W2=0xffffffff")
    @itest("asrv w0, w1, w2")
    def test_asrv_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x81424344", "W2=4")
    @itest("asrv w0, w1, w2")
    def test_asrv32(self):
        self.assertEqual(self.rf.read("X0"), 0xF8142434)
        self.assertEqual(self.rf.read("W0"), 0xF8142434)

    # 64-bit.

    @itest_setregs("X1=0x8142434445464748", "X2=0")
    @itest("asrv x0, x1, x2")
    def test_asrv_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748", "X2=0xffffffffffffffff")
    @itest("asrv x0, x1, x2")
    def test_asrv_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x8142434445464748", "X2=4")
    @itest("asrv x0, x1, x2")
    def test_asrv64(self):
        self.assertEqual(self.rf.read("X0"), 0xF814243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # B.cond.

    # XXX: Bundles everything into one testcase.
    def test_b_cond(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]
            asms = [f"b.{cond} .+8", "mov x1, 42", "mov x2, 43"]

            def b_cond(self, add_pc, x1, x2):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                pc = self.cpu.PC
                # Execute just two instructions, so it doesn't attempt to run
                # beyond valid code.
                self._execute(check_pc=False)
                assertEqual(self.rf.read("PC"), pc + add_pc)
                assertEqual(self.rf.read("LR"), 0)
                assertEqual(self.rf.read("X30"), 0)
                self._execute()
                assertEqual(self.rf.read("X1"), x1)
                assertEqual(self.rf.read("X2"), x2)

            @itest_setregs(f"NZCV={cond_true}")
            @itest_custom(asms, multiple_insts=True)
            def b_cond_true(self):
                b_cond(self, add_pc=8, x1=0, x2=43)

            @itest_setregs(f"NZCV={cond_false}")
            @itest_custom(asms, multiple_insts=True)
            def b_cond_false(self):
                b_cond(self, add_pc=4, x1=42, x2=0)

            if cond_true:
                self.setUp()
                b_cond_true(self)

            if cond_false:
                self.setUp()
                b_cond_false(self)

    # B.

    # Jump over the second instruction.
    @itest_custom(["b .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_b_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        # Execute just two instructions, so it doesn't attempt to run beyond
        # valid code.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump two instructions back.
    @itest_custom(["mov x1, 42", "mov x2, 43", "b .-8"], multiple_insts=True)
    def test_b_neg(self):
        self.cpu.PC += 8  # start at 'b'
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        # Execute just two instructions, so it doesn't loop indefinitely.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # BFC.

    # 32-bit.

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff")
    @itest("bfc w0, #0, #1")
    def test_bfc_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff")
    @itest("bfc w0, #0, #32")
    def test_bfc_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W0=0xffffffff")
    @itest("bfc w0, #31, #1")
    def test_bfc_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0x7FFFFFFF)

    @itest_setregs("W0=0xffffffff")
    @itest("bfc w0, #17, #15")
    def test_bfc32(self):
        self.assertEqual(self.rf.read("X0"), 0x1FFFF)
        self.assertEqual(self.rf.read("W0"), 0x1FFFF)

    # 64-bit.

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff")
    @itest("bfc x0, #0, #1")
    def test_bfc_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff")
    @itest("bfc x0, #0, #64")
    def test_bfc_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X0=0xffffffffffffffff")
    @itest("bfc x0, #63, #1")
    def test_bfc_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X0=0xffffffffffffffff")
    @itest("bfc x0, #33, #31")
    def test_bfc64(self):
        self.assertEqual(self.rf.read("X0"), 0x1FFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # BFI.

    # 32-bit.

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff", "W1=0x4142434e")
    @itest("bfi w0, w1, #0, #1")
    def test_bfi_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("bfi w0, w1, #0, #32")
    def test_bfi_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W0=0xffffffff", "W1=0x4142434e")
    @itest("bfi w0, w1, #31, #1")
    def test_bfi_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0x7FFFFFFF)

    @itest_setregs("W0=0xffffffff", "W1=0x41428000")
    @itest("bfi w0, w1, #17, #15")
    def test_bfi32(self):
        self.assertEqual(self.rf.read("X0"), 0x1FFFF)
        self.assertEqual(self.rf.read("W0"), 0x1FFFF)

    # 64-bit.

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x414243444546474e")
    @itest("bfi x0, x1, #0, #1")
    def test_bfi_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("bfi x0, x1, #0, #64")
    def test_bfi_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x414243444546474e")
    @itest("bfi x0, x1, #63, #1")
    def test_bfi_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434480000000")
    @itest("bfi x0, x1, #33, #31")
    def test_bfi64(self):
        self.assertEqual(self.rf.read("X0"), 0x1FFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # BFM.

    # 32-bit.

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff", "W1=0x414243c7")
    @itest("bfm w0, w1, #3, #5")
    def test_bfm_ge32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFF8)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFF8)

    # This is actually bfi.
    @itest_setregs("W0=0xffffffff", "W1=0x41424340")
    @itest("bfm w0, w1, #5, #3")
    def test_bfm_lt32(self):
        self.assertEqual(self.rf.read("X0"), 0x87FFFFFF)
        self.assertEqual(self.rf.read("W0"), 0x87FFFFFF)

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("bfm w0, w1, #0, #31")
    def test_bfm_ge_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    # This is actually bfi.
    @itest_setregs("W0=0xffffffff", "W1=0x4142434e")
    @itest("bfm w0, w1, #31, #0")
    def test_bfm_lt_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    # This is actually bfxil.
    @itest_setregs("W0=0xffffffff", "W1=0x41424346")
    @itest("bfm w0, w1, #0, #0")
    def test_bfm_ge_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfi.
    @itest_setregs("W0=0xffffffff", "W1=0x4142434e")
    @itest("bfm w0, w1, #1, #0")
    def test_bfm_lt_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0x7FFFFFFF)

    # 64-bit.

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x41424344454647c7")
    @itest("bfm x0, x1, #3, #5")
    def test_bfm_ge64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFF8)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFF8)

    # This is actually bfi.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464740")
    @itest("bfm x0, x1, #5, #3")
    def test_bfm_lt64(self):
        self.assertEqual(self.rf.read("X0"), 0x87FFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("bfm x0, x1, #0, #63")
    def test_bfm_ge_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # This is actually bfi.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x414243444546474e")
    @itest("bfm x0, x1, #63, #0")
    def test_bfm_lt_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    # This is actually bfxil.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464746")
    @itest("bfm x0, x1, #0, #0")
    def test_bfm_ge_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually bfi.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x414243444546474e")
    @itest("bfm x0, x1, #1, #0")
    def test_bfm_lt_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # BFXIL.

    # 32-bit.

    @itest_setregs("W0=0xffffffff", "W1=0x4142434e")
    @itest("bfxil w0, w1, #0, #1")
    def test_bfxil_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("bfxil w0, w1, #0, #32")
    def test_bfxil_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W0=0xffffffff", "W1=0x71424344")
    @itest("bfxil w0, w1, #31, #1")
    def test_bfxil_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("W0=0xffffffff", "W1=0x4344")
    @itest("bfxil w0, w1, #16, #16")
    def test_bfxil32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    # 64-bit.

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x414243444546474e")
    @itest("bfxil x0, x1, #0, #1")
    def test_bfxil_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("bfxil x0, x1, #0, #64")
    def test_bfxil_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x7142434445464748")
    @itest("bfxil x0, x1, #63, #1")
    def test_bfxil_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x45464748")
    @itest("bfxil x0, x1, #32, #32")
    def test_bfxil64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # BIC (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2")
    def test_bic32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2, lsl #0")
    def test_bic_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xf1424344", "W2=1")
    @itest("bic w0, w1, w2, lsl #31")
    def test_bic_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x71424344)
        self.assertEqual(self.rf.read("W0"), 0x71424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff000")
    @itest("bic w0, w1, w2, lsl #4")
    def test_bic_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2, lsr #0")
    def test_bic_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142434f", "W2=0x80000000")
    @itest("bic w0, w1, w2, lsr #31")
    def test_bic_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434E)
        self.assertEqual(self.rf.read("W0"), 0x4142434E)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2, lsr #4")
    def test_bic_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x40000344)
        self.assertEqual(self.rf.read("W0"), 0x40000344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2, asr #0")
    def test_bic_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("bic w0, w1, w2, asr #31")
    def test_bic_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xf0000000")
    @itest("bic w0, w1, w2, asr #4")
    def test_bic_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x424344)
        self.assertEqual(self.rf.read("W0"), 0x424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bic w0, w1, w2, ror #0")
    def test_bic_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142434f", "W2=0x80000001")
    @itest("bic w0, w1, w2, ror #31")
    def test_bic_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434C)
        self.assertEqual(self.rf.read("W0"), 0x4142434C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff000f")
    @itest("bic w0, w1, w2, ror #4")
    def test_bic_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0x344)
        self.assertEqual(self.rf.read("W0"), 0x344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2")
    def test_bic64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2, lsl #0")
    def test_bic_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xf142434445464748", "X2=1")
    @itest("bic x0, x1, x2, lsl #63")
    def test_bic_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x7142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000")
    @itest("bic x0, x1, x2, lsl #4")
    def test_bic_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2, lsr #0")
    def test_bic_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x414243444546474f", "X2=0x8000000000000000")
    @itest("bic x0, x1, x2, lsr #63")
    def test_bic_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474E)
        self.assertEqual(self.rf.read("W0"), 0x4546474E)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2, lsr #4")
    def test_bic_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x4000000005464748)
        self.assertEqual(self.rf.read("W0"), 0x5464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2, asr #0")
    def test_bic_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("bic x0, x1, x2, asr #63")
    def test_bic_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xf000000000000000")
    @itest("bic x0, x1, x2, asr #4")
    def test_bic_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x42434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bic x0, x1, x2, ror #0")
    def test_bic_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x414243444546474f", "X2=0x8000000000000001")
    @itest("bic x0, x1, x2, ror #63")
    def test_bic_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474C)
        self.assertEqual(self.rf.read("W0"), 0x4546474C)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000f")
    @itest("bic x0, x1, x2, ror #4")
    def test_bic_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0x5464748)
        self.assertEqual(self.rf.read("W0"), 0x5464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # BICS (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2")
    def test_bics32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2, lsl #0")
    def test_bics_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xf1424344", "W2=1")
    @itest("bics w0, w1, w2, lsl #31")
    def test_bics_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x71424344)
        self.assertEqual(self.rf.read("W0"), 0x71424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff000")
    @itest("bics w0, w1, w2, lsl #4")
    def test_bics_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2, lsr #0")
    def test_bics_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x9142434f", "W2=0x80000000")
    @itest("bics w0, w1, w2, lsr #31")
    def test_bics_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x9142434E)
        self.assertEqual(self.rf.read("W0"), 0x9142434E)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x91424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2, lsr #4")
    def test_bics_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x90000344)
        self.assertEqual(self.rf.read("W0"), 0x90000344)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2, asr #0")
    def test_bics_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("bics w0, w1, w2, asr #31")
    def test_bics_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("W1=0x41424344", "W2=0xf0000000")
    @itest("bics w0, w1, w2, asr #4")
    def test_bics_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x424344)
        self.assertEqual(self.rf.read("W0"), 0x424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("bics w0, w1, w2, ror #0")
    def test_bics_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x9142434f", "W2=0x80000001")
    @itest("bics w0, w1, w2, ror #31")
    def test_bics_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x9142434C)
        self.assertEqual(self.rf.read("W0"), 0x9142434C)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0xffff000f")
    @itest("bics w0, w1, w2, ror #4")
    def test_bics_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0x344)
        self.assertEqual(self.rf.read("W0"), 0x344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2")
    def test_bics64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2, lsl #0")
    def test_bics_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xf142434445464748", "X2=1")
    @itest("bics x0, x1, x2, lsl #63")
    def test_bics_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x7142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000")
    @itest("bics x0, x1, x2, lsl #4")
    def test_bics_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2, lsr #0")
    def test_bics_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x914243444546474f", "X2=0x8000000000000000")
    @itest("bics x0, x1, x2, lsr #63")
    def test_bics_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x914243444546474E)
        self.assertEqual(self.rf.read("W0"), 0x4546474E)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x9142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2, lsr #4")
    def test_bics_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x9000000005464748)
        self.assertEqual(self.rf.read("W0"), 0x5464748)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2, asr #0")
    def test_bics_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("bics x0, x1, x2, asr #63")
    def test_bics_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0xf000000000000000")
    @itest("bics x0, x1, x2, asr #4")
    def test_bics_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x42434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("bics x0, x1, x2, ror #0")
    def test_bics_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x914243444546474f", "X2=0x8000000000000001")
    @itest("bics x0, x1, x2, ror #63")
    def test_bics_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x914243444546474C)
        self.assertEqual(self.rf.read("W0"), 0x4546474C)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000f")
    @itest("bics x0, x1, x2, ror #4")
    def test_bics_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0x5464748)
        self.assertEqual(self.rf.read("W0"), 0x5464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # BL.

    # Jump over the second instruction.
    @itest_custom(["bl .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_bl_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        # Execute just two instructions, so it doesn't attempt to run beyond
        # valid code.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), pc + 4)
        self.assertEqual(self.rf.read("X30"), pc + 4)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump two instructions back.
    @itest_custom(["mov x1, 42", "mov x2, 43", "bl .-8"], multiple_insts=True)
    def test_bl_neg(self):
        self.cpu.PC += 8  # start at 'bl'
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        # Execute just two instructions, so it doesn't loop indefinitely.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 8)
        self.assertEqual(self.rf.read("LR"), pc + 4)
        self.assertEqual(self.rf.read("X30"), pc + 4)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # BLR.

    # Jump over the second instruction.
    @itest_custom(["blr x0", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_blr_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self.cpu.X0 = pc + 8
        # Execute just two instructions, so it doesn't attempt to run beyond
        # valid code.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), pc + 4)
        self.assertEqual(self.rf.read("X30"), pc + 4)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump two instructions back.
    @itest_custom(["mov x1, 42", "mov x2, 43", "blr x0"], multiple_insts=True)
    def test_blr_neg(self):
        self.cpu.PC += 8  # start at 'blr'
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self.cpu.X0 = pc - 8
        # Execute just two instructions, so it doesn't loop indefinitely.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 8)
        self.assertEqual(self.rf.read("LR"), pc + 4)
        self.assertEqual(self.rf.read("X30"), pc + 4)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # BR.

    # Jump over the second instruction.
    @itest_custom(["br x0", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_br_pos(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self.cpu.X0 = pc + 8
        # Execute just two instructions, so it doesn't attempt to run beyond
        # valid code.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump two instructions back.
    @itest_custom(["mov x1, 42", "mov x2, 43", "br x0"], multiple_insts=True)
    def test_br_neg(self):
        self.cpu.PC += 8  # start at 'br'
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self.cpu.X0 = pc - 8
        # Execute just two instructions, so it doesn't loop indefinitely.
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # CBNZ.

    # 32-bit.

    # Execute sequentially.
    @itest_custom(["cbnz w0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_pos_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["cbnz w0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_pos_non_zero32(self):
        self._setreg("W0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["mov x1, 42", "cbnz w0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_neg_zero32(self):
        self._setreg("W0", 0)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump one instruction back.
    @itest_custom(["mov x1, 42", "cbnz w0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_neg_non_zero32(self):
        self._setreg("W0", 1)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # 64-bit.

    # Execute sequentially.
    @itest_custom(["cbnz x0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_pos_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["cbnz x0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_pos_non_zero64(self):
        self._setreg("X0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["mov x1, 42", "cbnz x0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_neg_zero64(self):
        self._setreg("X0", 0)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Jump one instruction back.
    @itest_custom(["mov x1, 42", "cbnz x0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbnz_neg_non_zero64(self):
        self._setreg("X0", 1)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # CBZ.

    # 32-bit.

    # Jump over the second instruction.
    @itest_custom(["cbz w0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbz_pos_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["cbz w0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbz_pos_non_zero32(self):
        self._setreg("W0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump one instruction back.
    @itest_custom(["mov x1, 42", "cbz w0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbz_neg_zero32(self):
        self._setreg("W0", 0)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Execute sequentially.
    @itest_custom(["mov x1, 42", "cbz w0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbz_neg_non_zero32(self):
        self._setreg("W0", 1)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # 64-bit.

    # Jump over the second instruction.
    @itest_custom(["cbz x0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbz_pos_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["cbz x0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_cbz_pos_non_zero64(self):
        self._setreg("X0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump one instruction back.
    @itest_custom(["mov x1, 42", "cbz x0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbz_neg_zero64(self):
        self._setreg("X0", 0)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc - 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Execute sequentially.
    @itest_custom(["mov x1, 42", "cbz x0, .-4", "mov x2, 43"], multiple_insts=True)
    def test_cbz_neg_non_zero64(self):
        self._setreg("X0", 1)
        self.cpu.PC += 4
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # CCMP (immediate).

    # XXX: Bundles everything into one testcase.
    def test_ccmp_imm(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W0=0")
            @itest(f"ccmp w0, #0, #15, {cond}")
            def ccmp_imm_true_zc32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x60000000)

            @itest_setregs(f"NZCV={cond_true}", "W0=0x8fffffff")
            @itest(f"ccmp w0, #31, #15, {cond}")
            def ccmp_imm_true_nc32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xA0000000)

            @itest_setregs(f"NZCV={cond_false}", "W0=0xffffffff")
            @itest(f"ccmp w0, #0, #15, {cond}")
            def ccmp_imm_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xF0000000)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X0=0")
            @itest(f"ccmp x0, #0, #15, {cond}")
            def ccmp_imm_true_zc64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x60000000)

            @itest_setregs(f"NZCV={cond_true}", "X0=0x8fffffffffffffff")
            @itest(f"ccmp x0, #31, #15, {cond}")
            def ccmp_imm_true_nc64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xA0000000)

            @itest_setregs(f"NZCV={cond_false}", "X0=0xffffffffffffffff")
            @itest(f"ccmp x0, #0, #15, {cond}")
            def ccmp_imm_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xF0000000)

            if cond_true:
                self.setUp()
                ccmp_imm_true_zc32(self)

                self.setUp()
                ccmp_imm_true_nc32(self)

                self.setUp()
                ccmp_imm_true_zc64(self)

                self.setUp()
                ccmp_imm_true_nc64(self)

            if cond_false:
                self.setUp()
                ccmp_imm_false32(self)

                self.setUp()
                ccmp_imm_false64(self)

    # CCMP (register).

    # XXX: Bundles everything into one testcase.
    def test_ccmp_reg(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W0=0xffffffff", "W1=0xffffffff")
            @itest(f"ccmp w0, w1, #15, {cond}")
            def ccmp_reg_true_zc32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x60000000)

            @itest_setregs(f"NZCV={cond_true}", "W0=0x7fffffff", "W1=0xffffffff")
            @itest(f"ccmp w0, w1, #15, {cond}")
            def ccmp_reg_true_nv32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x90000000)

            @itest_setregs(f"NZCV={cond_false}", "W0=0xffffffff", "W1=0xffffffff")
            @itest(f"ccmp w0, w1, #15, {cond}")
            def ccmp_reg_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xF0000000)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X0=0xffffffffffffffff", "X1=0xffffffffffffffff")
            @itest(f"ccmp x0, x1, #15, {cond}")
            def ccmp_reg_true_zc64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x60000000)

            @itest_setregs(f"NZCV={cond_true}", "X0=0x7fffffffffffffff", "X1=0xffffffffffffffff")
            @itest(f"ccmp x0, x1, #15, {cond}")
            def ccmp_reg_true_nv64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0x90000000)

            @itest_setregs(f"NZCV={cond_false}", "X0=0xffffffffffffffff", "X1=0xffffffffffffffff")
            @itest(f"ccmp x0, x1, #15, {cond}")
            def ccmp_reg_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("NZCV"), 0xF0000000)

            if cond_true:
                self.setUp()
                ccmp_reg_true_zc32(self)

                self.setUp()
                ccmp_reg_true_nv32(self)

                self.setUp()
                ccmp_reg_true_zc64(self)

                self.setUp()
                ccmp_reg_true_nv64(self)

            if cond_false:
                self.setUp()
                ccmp_reg_false32(self)

                self.setUp()
                ccmp_reg_false64(self)

    # CINC.

    # XXX: Bundles everything into one testcase.
    def test_cinc(self):
        for cond in NZCV_COND_MAP:
            if cond in ["al", "nv"]:
                continue
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W1=0x41424344")
            @itest(f"cinc w0, w1, {cond}")
            def cinc_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424345)
                assertEqual(self.rf.read("W0"), 0x41424345)

            @itest_setregs(f"NZCV={cond_true}", "W1=0xffffffff")
            @itest(f"cinc w0, w1, {cond}")
            def cinc_true_of32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344")
            @itest(f"cinc w0, w1, {cond}")
            def cinc_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424344)
                assertEqual(self.rf.read("W0"), 0x41424344)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X1=0x4142434445464748")
            @itest(f"cinc x0, x1, {cond}")
            def cinc_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464749)
                assertEqual(self.rf.read("W0"), 0x45464749)

            @itest_setregs(f"NZCV={cond_true}", "X1=0xffffffffffffffff")
            @itest(f"cinc x0, x1, {cond}")
            def cinc_true_of64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748")
            @itest(f"cinc x0, x1, {cond}")
            def cinc_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464748)
                assertEqual(self.rf.read("W0"), 0x45464748)

            if cond_true:
                self.setUp()
                cinc_true32(self)

                self.setUp()
                cinc_true64(self)

                self.setUp()
                cinc_true_of32(self)

                self.setUp()
                cinc_true_of64(self)

            if cond_false:
                self.setUp()
                cinc_false32(self)

                self.setUp()
                cinc_false64(self)

    # CINV.

    # XXX: Bundles everything into one testcase.
    def test_cinv(self):
        for cond in NZCV_COND_MAP:
            if cond in ["al", "nv"]:
                continue
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W1=0x41424344")
            @itest(f"cinv w0, w1, {cond}")
            def cinv_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xBEBDBCBB)
                assertEqual(self.rf.read("W0"), 0xBEBDBCBB)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344")
            @itest(f"cinv w0, w1, {cond}")
            def cinv_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424344)
                assertEqual(self.rf.read("W0"), 0x41424344)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X1=0x4142434445464748")
            @itest(f"cinv x0, x1, {cond}")
            def cinv_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B7)
                assertEqual(self.rf.read("W0"), 0xBAB9B8B7)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748")
            @itest(f"cinv x0, x1, {cond}")
            def cinv_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464748)
                assertEqual(self.rf.read("W0"), 0x45464748)

            if cond_true:
                self.setUp()
                cinv_true32(self)

                self.setUp()
                cinv_true64(self)

            if cond_false:
                self.setUp()
                cinv_false32(self)

                self.setUp()
                cinv_false64(self)

    # CLZ.

    # 32-bit.

    @itest_setregs("W1=0")
    @itest("clz w0, w1")
    def test_clz_min32(self):
        self.assertEqual(self.rf.read("X0"), 32)
        self.assertEqual(self.rf.read("W0"), 32)

    @itest_setregs("W1=0xffffffff")
    @itest("clz w0, w1")
    def test_clz_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0x70f010")
    @itest("clz w0, w1")
    def test_clz32(self):
        self.assertEqual(self.rf.read("X0"), 9)
        self.assertEqual(self.rf.read("W0"), 9)

    # 64-bit.

    @itest_setregs("X1=0")
    @itest("clz x0, x1")
    def test_clz_min64(self):
        self.assertEqual(self.rf.read("X0"), 64)
        self.assertEqual(self.rf.read("W0"), 64)

    @itest_setregs("X1=0xffffffffffffffff")
    @itest("clz x0, x1")
    def test_clz_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x70f0100000")
    @itest("clz x0, x1")
    def test_clz64(self):
        self.assertEqual(self.rf.read("X0"), 25)
        self.assertEqual(self.rf.read("W0"), 25)

    # CMEQ (register, scalar).

    # XXX: Uses 'reset'.

    @itest_setregs("V1=0x81828384858687889192939495969798", "V2=0x81828384858687889192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "cmeq d0, d1, d2"],
        multiple_insts=True,
    )
    def test_cmeq_reg_scalar_eq(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("H0"), 0xFFFF)
        self.assertEqual(self.rf.read("B0"), 0xFF)

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "cmeq d0, d1, d2"],
        multiple_insts=True,
    )
    def test_cmeq_reg_scalar_neq(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # CMEQ (register, vector).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x81428344854687489152935495569758", "V2=0x81628364856687689172937495769778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("Q0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("D0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("S0"), 0xFF00FF00)
        self.assertEqual(self.rf.read("H0"), 0xFF00)
        self.assertEqual(self.rf.read("B0"), 0)

    # 16b.

    @itest_setregs("V1=0x81428344854687489152935495569758", "V2=0x81628364856687689172937495769778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFF00FF00FF00FF00FF00FF00FF00FF00)
        self.assertEqual(self.rf.read("Q0"), 0xFF00FF00FF00FF00FF00FF00FF00FF00)
        self.assertEqual(self.rf.read("D0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("S0"), 0xFF00FF00)
        self.assertEqual(self.rf.read("H0"), 0xFF00)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4h.

    @itest_setregs("V1=0x81828344858687489192935495969758", "V2=0x81828364858687689192937495969778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("D0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("S0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 8h.

    @itest_setregs("V1=0x81828344858687489192935495969758", "V2=0x81828364858687689192937495969778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFF0000FFFF0000FFFF0000FFFF0000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFF0000FFFF0000FFFF0000FFFF0000)
        self.assertEqual(self.rf.read("D0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("S0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2s.

    @itest_setregs("V1=0x81828384854687489192939495569758", "V2=0x81828384856687689192939495769778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4s.

    @itest_setregs("V1=0x81828384854687489192939495569758", "V2=0x81828384856687689192939495769778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFF00000000FFFFFFFF00000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFF00000000FFFFFFFF00000000)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2d.

    @itest_setregs("V1=0x81828384858687889152935495569758", "V2=0x81828384858687889172937495769778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_cmeq_reg_vector_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFF0000000000000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFF0000000000000000)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # CMEQ (zero, scalar).

    # XXX: Uses 'reset'.

    @itest_setregs("V1=0x81828384858687880000000000000000")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "cmeq d0, d1, #0"],
        multiple_insts=True,
    )
    def test_cmeq_zero_scalar_eq(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("S0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("H0"), 0xFFFF)
        self.assertEqual(self.rf.read("B0"), 0xFF)

    @itest_setregs("V1=0x41424344454647485152535455565758")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "cmeq d0, d1, #0"],
        multiple_insts=True,
    )
    def test_cmeq_zero_scalar_neq(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # CMEQ (zero, vector).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x00420044004600480052005400560058")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.8b, v1.8b, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("Q0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("D0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("S0"), 0xFF00FF00)
        self.assertEqual(self.rf.read("H0"), 0xFF00)
        self.assertEqual(self.rf.read("B0"), 0)

    # 16b.

    @itest_setregs("V1=0x00420044004600480052005400560058")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.16b, v1.16b, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFF00FF00FF00FF00FF00FF00FF00FF00)
        self.assertEqual(self.rf.read("Q0"), 0xFF00FF00FF00FF00FF00FF00FF00FF00)
        self.assertEqual(self.rf.read("D0"), 0xFF00FF00FF00FF00)
        self.assertEqual(self.rf.read("S0"), 0xFF00FF00)
        self.assertEqual(self.rf.read("H0"), 0xFF00)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4h.

    @itest_setregs("V1=0x00008344000087480000935400009758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.4h, v1.4h, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("D0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("S0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 8h.

    @itest_setregs("V1=0x00008344000087480000935400009758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.8h, v1.8h, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFF0000FFFF0000FFFF0000FFFF0000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFF0000FFFF0000FFFF0000FFFF0000)
        self.assertEqual(self.rf.read("D0"), 0xFFFF0000FFFF0000)
        self.assertEqual(self.rf.read("S0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2s.

    @itest_setregs("V1=0x00000000854687480000000095569758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.2s, v1.2s, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4s.

    @itest_setregs("V1=0x00000000854687480000000095569758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.4s, v1.4s, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFF00000000FFFFFFFF00000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFF00000000FFFFFFFF00000000)
        self.assertEqual(self.rf.read("D0"), 0xFFFFFFFF00000000)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2d.

    @itest_setregs("V1=0x00000000000000009152935495569758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "cmeq v0.2d, v1.2d, #0",
        ],
        multiple_insts=True,
    )
    def test_cmeq_zero_vector_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xFFFFFFFFFFFFFFFF0000000000000000)
        self.assertEqual(self.rf.read("Q0"), 0xFFFFFFFFFFFFFFFF0000000000000000)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # CMN (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, uxtb")
    def test_cmn_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, uxtb #0")
    def test_cmn_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, uxtb #4")
    def test_cmn_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, uxth")
    def test_cmn_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, uxth #0")
    def test_cmn_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, uxth #4")
    def test_cmn_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtw")
    def test_cmn_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtw #0")
    def test_cmn_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtw #4")
    def test_cmn_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtx")
    def test_cmn_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtx #0")
    def test_cmn_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, uxtx #4")
    def test_cmn_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, sxtb")
    def test_cmn_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, sxtb #0")
    def test_cmn_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmn w1, w2, sxtb #4")
    def test_cmn_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, sxth")
    def test_cmn_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, sxth #0")
    def test_cmn_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmn w1, w2, sxth #4")
    def test_cmn_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtw")
    def test_cmn_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtw #0")
    def test_cmn_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtw #4")
    def test_cmn_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtx")
    def test_cmn_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtx #0")
    def test_cmn_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, sxtx #4")
    def test_cmn_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, lsl #0")
    def test_cmn_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmn w1, w2, lsl #4")
    def test_cmn_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, uxtb")
    def test_cmn_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, uxtb #0")
    def test_cmn_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, uxtb #4")
    def test_cmn_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, uxth")
    def test_cmn_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, uxth #0")
    def test_cmn_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, uxth #4")
    def test_cmn_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, uxtw")
    def test_cmn_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, uxtw #0")
    def test_cmn_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, uxtw #4")
    def test_cmn_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, uxtx")
    def test_cmn_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, uxtx #0")
    def test_cmn_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, uxtx #4")
    def test_cmn_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, sxtb")
    def test_cmn_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, sxtb #0")
    def test_cmn_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmn x1, w2, sxtb #4")
    def test_cmn_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, sxth")
    def test_cmn_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, sxth #0")
    def test_cmn_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmn x1, w2, sxth #4")
    def test_cmn_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, sxtw")
    def test_cmn_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, sxtw #0")
    def test_cmn_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmn x1, w2, sxtw #4")
    def test_cmn_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, sxtx")
    def test_cmn_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, sxtx #0")
    def test_cmn_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, sxtx #4")
    def test_cmn_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, lsl #0")
    def test_cmn_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmn x1, x2, lsl #4")
    def test_cmn_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # CMN (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("cmn w1, #0")
    def test_cmn_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("cmn w1, #4095")
    def test_cmn_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("cmn w1, #1")
    def test_cmn_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("cmn w1, #1, lsl #0")
    def test_cmn_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("cmn w1, #1, lsl #12")
    def test_cmn_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmn x1, #0")
    def test_cmn_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmn x1, #4095")
    def test_cmn_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmn x1, #1")
    def test_cmn_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmn x1, #1, lsl #0")
    def test_cmn_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmn x1, #1, lsl #12")
    def test_cmn_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # CMN (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmn w1, w2")
    def test_cmn_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmn w1, w2, lsl #0")
    def test_cmn_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("cmn w1, w2, lsl #31")
    def test_cmn_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmn w1, w2, lsl #1")
    def test_cmn_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmn w1, w2, lsr #0")
    def test_cmn_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmn w1, w2, lsr #31")
    def test_cmn_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmn w1, w2, lsr #1")
    def test_cmn_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmn w1, w2, asr #0")
    def test_cmn_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmn w1, w2, asr #31")
    def test_cmn_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmn w1, w2, asr #1")
    def test_cmn_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmn x1, x2")
    def test_cmn_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmn x1, x2, lsl #0")
    def test_cmn_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("cmn x1, x2, lsl #63")
    def test_cmn_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmn x1, x2, lsl #1")
    def test_cmn_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmn x1, x2, lsr #0")
    def test_cmn_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmn x1, x2, lsr #63")
    def test_cmn_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmn x1, x2, lsr #1")
    def test_cmn_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmn x1, x2, asr #0")
    def test_cmn_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmn x1, x2, asr #63")
    def test_cmn_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmn x1, x2, asr #1")
    def test_cmn_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # CMP (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, uxtb")
    def test_cmp_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, uxtb #0")
    def test_cmp_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, uxtb #4")
    def test_cmp_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, uxth")
    def test_cmp_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, uxth #0")
    def test_cmp_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, uxth #4")
    def test_cmp_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtw")
    def test_cmp_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtw #0")
    def test_cmp_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtw #4")
    def test_cmp_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtx")
    def test_cmp_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtx #0")
    def test_cmp_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, uxtx #4")
    def test_cmp_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, sxtb")
    def test_cmp_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, sxtb #0")
    def test_cmp_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("cmp w1, w2, sxtb #4")
    def test_cmp_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, sxth")
    def test_cmp_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, sxth #0")
    def test_cmp_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("cmp w1, w2, sxth #4")
    def test_cmp_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtw")
    def test_cmp_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtw #0")
    def test_cmp_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtw #4")
    def test_cmp_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtx")
    def test_cmp_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtx #0")
    def test_cmp_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, sxtx #4")
    def test_cmp_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, lsl #0")
    def test_cmp_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("cmp w1, w2, lsl #4")
    def test_cmp_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, uxtb")
    def test_cmp_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, uxtb #0")
    def test_cmp_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, uxtb #4")
    def test_cmp_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, uxth")
    def test_cmp_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, uxth #0")
    def test_cmp_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, uxth #4")
    def test_cmp_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, uxtw")
    def test_cmp_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, uxtw #0")
    def test_cmp_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, uxtw #4")
    def test_cmp_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, uxtx")
    def test_cmp_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, uxtx #0")
    def test_cmp_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, uxtx #4")
    def test_cmp_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, sxtb")
    def test_cmp_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, sxtb #0")
    def test_cmp_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("cmp x1, w2, sxtb #4")
    def test_cmp_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, sxth")
    def test_cmp_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, sxth #0")
    def test_cmp_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("cmp x1, w2, sxth #4")
    def test_cmp_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, sxtw")
    def test_cmp_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, sxtw #0")
    def test_cmp_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("cmp x1, w2, sxtw #4")
    def test_cmp_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, sxtx")
    def test_cmp_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, sxtx #0")
    def test_cmp_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, sxtx #4")
    def test_cmp_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, lsl #0")
    def test_cmp_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("cmp x1, x2, lsl #4")
    def test_cmp_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # CMP (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("cmp w1, #0")
    def test_cmp_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("cmp w1, #4095")
    def test_cmp_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("cmp w1, #1")
    def test_cmp_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("cmp w1, #1, lsl #0")
    def test_cmp_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("cmp w1, #1, lsl #12")
    def test_cmp_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmp x1, #0")
    def test_cmp_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmp x1, #4095")
    def test_cmp_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmp x1, #1")
    def test_cmp_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmp x1, #1, lsl #0")
    def test_cmp_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("cmp x1, #1, lsl #12")
    def test_cmp_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # CMP (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmp w1, w2")
    def test_cmp_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmp w1, w2, lsl #0")
    def test_cmp_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("cmp w1, w2, lsl #31")
    def test_cmp_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmp w1, w2, lsl #1")
    def test_cmp_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmp w1, w2, lsr #0")
    def test_cmp_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmp w1, w2, lsr #31")
    def test_cmp_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmp w1, w2, lsr #1")
    def test_cmp_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("cmp w1, w2, asr #0")
    def test_cmp_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmp w1, w2, asr #31")
    def test_cmp_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("cmp w1, w2, asr #1")
    def test_cmp_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmp x1, x2")
    def test_cmp_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmp x1, x2, lsl #0")
    def test_cmp_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("cmp x1, x2, lsl #63")
    def test_cmp_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmp x1, x2, lsl #1")
    def test_cmp_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmp x1, x2, lsr #0")
    def test_cmp_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmp x1, x2, lsr #63")
    def test_cmp_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmp x1, x2, lsr #1")
    def test_cmp_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("cmp x1, x2, asr #0")
    def test_cmp_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmp x1, x2, asr #63")
    def test_cmp_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("cmp x1, x2, asr #1")
    def test_cmp_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    # CSEL.

    # XXX: Bundles everything into one testcase.
    def test_csel(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csel w0, w1, w2, {cond}")
            def csel_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424344)
                assertEqual(self.rf.read("W0"), 0x41424344)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csel w0, w1, w2, {cond}")
            def csel_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x51525354)
                assertEqual(self.rf.read("W0"), 0x51525354)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csel x0, x1, x2, {cond}")
            def csel_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464748)
                assertEqual(self.rf.read("W0"), 0x45464748)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csel x0, x1, x2, {cond}")
            def csel_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x5152535455565758)
                assertEqual(self.rf.read("W0"), 0x55565758)

            if cond_true:
                self.setUp()
                csel_true32(self)

                self.setUp()
                csel_true64(self)

            if cond_false:
                self.setUp()
                csel_false32(self)

                self.setUp()
                csel_false64(self)

    # CSET.

    # XXX: Bundles everything into one testcase.
    def test_cset(self):
        for cond in NZCV_COND_MAP:
            if cond in ["al", "nv"]:
                continue
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}")
            @itest(f"cset w0, {cond}")
            def cset_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 1)
                assertEqual(self.rf.read("W0"), 1)

            @itest_setregs(f"NZCV={cond_false}")
            @itest(f"cset w0, {cond}")
            def cset_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}")
            @itest(f"cset x0, {cond}")
            def cset_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 1)
                assertEqual(self.rf.read("W0"), 1)

            @itest_setregs(f"NZCV={cond_false}")
            @itest(f"cset x0, {cond}")
            def cset_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            if cond_true:
                self.setUp()
                cset_true32(self)

                self.setUp()
                cset_true64(self)

            if cond_false:
                self.setUp()
                cset_false32(self)

                self.setUp()
                cset_false64(self)

    # CSETM.

    # XXX: Bundles everything into one testcase.
    def test_csetm(self):
        for cond in NZCV_COND_MAP:
            if cond in ["al", "nv"]:
                continue
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}")
            @itest(f"csetm w0, {cond}")
            def csetm_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
                assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

            @itest_setregs(f"NZCV={cond_false}")
            @itest(f"csetm w0, {cond}")
            def csetm_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}")
            @itest(f"csetm x0, {cond}")
            def csetm_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
                assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

            @itest_setregs(f"NZCV={cond_false}")
            @itest(f"csetm x0, {cond}")
            def csetm_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            if cond_true:
                self.setUp()
                csetm_true32(self)

                self.setUp()
                csetm_true64(self)

            if cond_false:
                self.setUp()
                csetm_false32(self)

                self.setUp()
                csetm_false64(self)

    # CSINC.

    # XXX: Bundles everything into one testcase.
    def test_csinc(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csinc w0, w1, w2, {cond}")
            def csinc_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424344)
                assertEqual(self.rf.read("W0"), 0x41424344)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csinc w0, w1, w2, {cond}")
            def csinc_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x51525355)
                assertEqual(self.rf.read("W0"), 0x51525355)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344", "W2=0xffffffff")
            @itest(f"csinc w0, w1, w2, {cond}")
            def csinc_false_of32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csinc x0, x1, x2, {cond}")
            def csinc_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464748)
                assertEqual(self.rf.read("W0"), 0x45464748)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csinc x0, x1, x2, {cond}")
            def csinc_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x5152535455565759)
                assertEqual(self.rf.read("W0"), 0x55565759)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748", "X2=0xffffffffffffffff")
            @itest(f"csinc x0, x1, x2, {cond}")
            def csinc_false_of64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0)
                assertEqual(self.rf.read("W0"), 0)

            if cond_true:
                self.setUp()
                csinc_true32(self)

                self.setUp()
                csinc_true64(self)

            if cond_false:
                self.setUp()
                csinc_false32(self)

                self.setUp()
                csinc_false64(self)

                self.setUp()
                csinc_false_of32(self)

                self.setUp()
                csinc_false_of64(self)

    # CSINV.

    # XXX: Bundles everything into one testcase.
    def test_csinv(self):
        for cond in NZCV_COND_MAP:
            cond_true, cond_false = NZCV_COND_MAP[cond]

            # 32-bit.

            @itest_setregs(f"NZCV={cond_true}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csinv w0, w1, w2, {cond}")
            def csinv_true32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x41424344)
                assertEqual(self.rf.read("W0"), 0x41424344)

            @itest_setregs(f"NZCV={cond_false}", "W1=0x41424344", "W2=0x51525354")
            @itest(f"csinv w0, w1, w2, {cond}")
            def csinv_false32(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xAEADACAB)
                assertEqual(self.rf.read("W0"), 0xAEADACAB)

            # 64-bit.

            @itest_setregs(f"NZCV={cond_true}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csinv x0, x1, x2, {cond}")
            def csinv_true64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0x4142434445464748)
                assertEqual(self.rf.read("W0"), 0x45464748)

            @itest_setregs(f"NZCV={cond_false}", "X1=0x4142434445464748", "X2=0x5152535455565758")
            @itest(f"csinv x0, x1, x2, {cond}")
            def csinv_false64(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=cond)

                assertEqual(self.rf.read("X0"), 0xAEADACABAAA9A8A7)
                assertEqual(self.rf.read("W0"), 0xAAA9A8A7)

            if cond_true:
                self.setUp()
                csinv_true32(self)

                self.setUp()
                csinv_true64(self)

            if cond_false:
                self.setUp()
                csinv_false32(self)

                self.setUp()
                csinv_false64(self)

    # DC.

    @skip_sym("dczid_el0 is read-only")
    # XXX: Check that Manticore prohibits DC ZVA until it's implemented.
    @itest("mrs x0, dczid_el0")
    def test_dczid_el0(self):
        if self.__class__.__name__ == "Aarch64CpuInstructions":
            self.assertEqual(self.rf.read("X0"), 16)
        elif self.__class__.__name__ == "Aarch64UnicornInstructions":
            self.assertEqual(self.rf.read("X0"), 4)
        else:
            self.fail()

    # DMB.

    def test_dmb(self):
        def dmb(x):
            @skip_sym("nothing to set")
            @itest(f"dmb {x}")
            def f(self):
                pass

            self.setUp()
            f(self)

        for imm in range(16):
            dmb(f"#{imm}")

        for bar in (
            "sy",
            "st",
            "ld",
            "ish",
            "ishst",
            "ishld",
            "nsh",
            "nshst",
            "nshld",
            "osh",
            "oshst",
            "oshld",
        ):
            dmb(f"{bar}")

    # DUP (general).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.8b, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x9898989898989898)
        self.assertEqual(self.rf.read("Q0"), 0x9898989898989898)
        self.assertEqual(self.rf.read("D0"), 0x9898989898989898)
        self.assertEqual(self.rf.read("S0"), 0x98989898)
        self.assertEqual(self.rf.read("H0"), 0x9898)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 16b.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.16b, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x98989898989898989898989898989898)
        self.assertEqual(self.rf.read("Q0"), 0x98989898989898989898989898989898)
        self.assertEqual(self.rf.read("D0"), 0x9898989898989898)
        self.assertEqual(self.rf.read("S0"), 0x98989898)
        self.assertEqual(self.rf.read("H0"), 0x9898)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 4h.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.4h, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x9798979897989798)
        self.assertEqual(self.rf.read("Q0"), 0x9798979897989798)
        self.assertEqual(self.rf.read("D0"), 0x9798979897989798)
        self.assertEqual(self.rf.read("S0"), 0x97989798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 8h.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.8h, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x97989798979897989798979897989798)
        self.assertEqual(self.rf.read("Q0"), 0x97989798979897989798979897989798)
        self.assertEqual(self.rf.read("D0"), 0x9798979897989798)
        self.assertEqual(self.rf.read("S0"), 0x97989798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 2s.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.2s, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x9596979895969798)
        self.assertEqual(self.rf.read("Q0"), 0x9596979895969798)
        self.assertEqual(self.rf.read("D0"), 0x9596979895969798)
        self.assertEqual(self.rf.read("S0"), 0x95969798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 4s.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.4s, w1"],
        multiple_insts=True,
    )
    def test_dup_gen_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x95969798959697989596979895969798)
        self.assertEqual(self.rf.read("Q0"), 0x95969798959697989596979895969798)
        self.assertEqual(self.rf.read("D0"), 0x9596979895969798)
        self.assertEqual(self.rf.read("S0"), 0x95969798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 2d.

    @itest_setregs("X1=0x9192939495969798")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "dup v0.2d, x1"],
        multiple_insts=True,
    )
    def test_dup_gen_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x91929394959697989192939495969798)
        self.assertEqual(self.rf.read("Q0"), 0x91929394959697989192939495969798)
        self.assertEqual(self.rf.read("D0"), 0x9192939495969798)
        self.assertEqual(self.rf.read("S0"), 0x95969798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # EOR (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2")
    def test_eor32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2, lsl #0")
    def test_eor_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("eor w0, w1, w2, lsl #31")
    def test_eor_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xC1424344)
        self.assertEqual(self.rf.read("W0"), 0xC1424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff000")
    @itest("eor w0, w1, w2, lsl #4")
    def test_eor_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2, lsr #0")
    def test_eor_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("eor w0, w1, w2, lsr #31")
    def test_eor_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2, lsr #4")
    def test_eor_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x4EBDB344)
        self.assertEqual(self.rf.read("W0"), 0x4EBDB344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2, asr #0")
    def test_eor_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("eor w0, w1, w2, asr #31")
    def test_eor_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB)
        self.assertEqual(self.rf.read("W0"), 0xBEBDBCBB)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xf0000000")
    @itest("eor w0, w1, w2, asr #4")
    def test_eor_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0xBE424344)
        self.assertEqual(self.rf.read("W0"), 0xBE424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff0000")
    @itest("eor w0, w1, w2, ror #0")
    def test_eor_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("W0"), 0xBEBD4344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000001")
    @itest("eor w0, w1, w2, ror #31")
    def test_eor_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424347)
        self.assertEqual(self.rf.read("W0"), 0x41424347)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0xffff000f")
    @itest("eor w0, w1, w2, ror #4")
    def test_eor_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDB344)
        self.assertEqual(self.rf.read("W0"), 0xBEBDB344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2")
    def test_eor64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2, lsl #0")
    def test_eor_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("eor x0, x1, x2, lsl #63")
    def test_eor_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xC142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000")
    @itest("eor x0, x1, x2, lsl #4")
    def test_eor_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2, lsr #0")
    def test_eor_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("eor x0, x1, x2, lsr #63")
    def test_eor_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2, lsr #4")
    def test_eor_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x4EBDBCBBB5464748)
        self.assertEqual(self.rf.read("W0"), 0xB5464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2, asr #0")
    def test_eor_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("eor x0, x1, x2, asr #63")
    def test_eor_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B7)
        self.assertEqual(self.rf.read("W0"), 0xBAB9B8B7)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xf000000000000000")
    @itest("eor x0, x1, x2, asr #4")
    def test_eor_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0xBE42434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff00000000")
    @itest("eor x0, x1, x2, ror #0")
    def test_eor_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBB45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000001")
    @itest("eor x0, x1, x2, ror #63")
    def test_eor_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474B)
        self.assertEqual(self.rf.read("W0"), 0x4546474B)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0xffffffff0000000f")
    @itest("eor x0, x1, x2, ror #4")
    def test_eor_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBB5464748)
        self.assertEqual(self.rf.read("W0"), 0xB5464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # LD1 (multiple structures).

    # XXX: Uses 'reset'.

    def _ld1_mlt_structs(self, vess, elem_size, elem_count):
        for reg_count in range(1, 5):
            for mode in ("no_offset", "post_indexed_reg", "post_indexed_imm"):
                val = 0x4142434445464748
                step = 0x1010101010101010

                size = elem_size * elem_count
                dword_size = 64

                # Writeback.
                if mode == "post_indexed_imm":
                    wback = (size // 8) * reg_count
                elif mode == "post_indexed_reg":
                    wback = Mask(64)  # write the maximum value
                else:
                    wback = 0
                wback_reg = "x29"

                # Create the instruction.
                insn = "ld1 {"

                # Target registers.
                for i in range(reg_count):
                    if i != 0:
                        insn += ", "
                    insn += f"v{i}.{elem_count}{vess}"

                insn += "}, [sp]"

                # Writeback, if applicable.
                if mode == "post_indexed_reg":
                    insn += f", {wback_reg}"
                elif mode == "post_indexed_imm":
                    insn += f", #{wback}"

                # Create the test function.
                @itest_custom(
                    ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", insn],
                    multiple_insts=True,
                )
                def f(self):
                    # Disable traps first.
                    for i in range(3):
                        self._execute(reset=i == 0, check_cs=False)

                    # Push in reverse order.
                    for i in range(reg_count * (size // dword_size) - 1, -1, -1):
                        self.cpu.push_int(val + i * step)

                    # Save the stack pointer.
                    self._setreg("STACK", self.cpu.STACK)
                    stack = self.cpu.STACK

                    # Write to the writeback register, if applicable.
                    if mode == "post_indexed_reg":
                        self.rf.write(wback_reg.upper(), wback)

                    # Execute the target instruction.
                    self._execute(reset=False)

                    def assertEqual(x, y):
                        self.assertEqual(x, y, msg=insn)

                    for i in range(reg_count):
                        # Calculate the result.
                        j = i * (size // dword_size)
                        res = val + j * step
                        res |= (val + (j + 1) * step) << dword_size
                        res = res & Mask(size)

                        # Test the target registers.
                        assertEqual(self.rf.read(f"V{i}"), res & Mask(128))
                        assertEqual(self.rf.read(f"Q{i}"), res & Mask(128))
                        assertEqual(self.rf.read(f"D{i}"), res & Mask(64))
                        assertEqual(self.rf.read(f"S{i}"), res & Mask(32))
                        assertEqual(self.rf.read(f"H{i}"), res & Mask(16))
                        assertEqual(self.rf.read(f"B{i}"), res & Mask(8))

                    # Test writeback.
                    if mode in ("post_indexed_reg", "post_indexed_imm"):
                        assertEqual(self.rf.read("SP"), (stack + wback) & Mask(64))  # writeback
                    else:
                        assertEqual(self.rf.read("SP"), stack)  # no writeback

                self.setUp()
                f(self)

    def test_ld1_mlt_structs(self):
        self._ld1_mlt_structs(vess="b", elem_size=8, elem_count=8)
        self._ld1_mlt_structs(vess="b", elem_size=8, elem_count=16)

        self._ld1_mlt_structs(vess="h", elem_size=16, elem_count=4)
        self._ld1_mlt_structs(vess="h", elem_size=16, elem_count=8)

        self._ld1_mlt_structs(vess="s", elem_size=32, elem_count=2)
        self._ld1_mlt_structs(vess="s", elem_size=32, elem_count=4)

        self._ld1_mlt_structs(vess="d", elem_size=64, elem_count=1)
        self._ld1_mlt_structs(vess="d", elem_size=64, elem_count=2)

    # LDAXR.

    # 32-bit.

    @itest_custom("ldaxr w1, [sp]")
    def test_ldaxr32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldaxr w1, [sp, #0]")
    def test_ldaxr_0_32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # 64-bit.

    @itest_custom("ldaxr x1, [sp]")
    def test_ldaxr64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldaxr x1, [sp, #0]")
    def test_ldaxr_0_64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # LDP.

    # ldp w1, w2, [x27]       base register:     w1 = [x27],     w2 = [x27 + 4]
    # ldp w3, w4, [x28, #8]   base plus offset:  w3 = [x28 + 8], w4 = [x28 + 8 + 4]
    # ldp w5, w6, [x29], #8   post-indexed:      w5 = [x29],     w6 = [x29 + 4],     x29 += 8
    # ldp w7, w8, [x30, #8]!  pre-indexed:       w7 = [x30 + 8], w8 = [x30 + 8 + 4], x30 += 8

    # 32-bit.

    @itest_custom("ldp w1, w2, [sp]")
    def test_ldp_base32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp w1, w2, [sp, #8]")
    def test_ldp_base_offset32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp w1, w2, [sp, #252]")
    def test_ldp_base_offset_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 252
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp w1, w2, [sp, #-256]")
    def test_ldp_base_offset_min32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp w1, w2, [sp], #8")
    def test_ldp_post_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldp w1, w2, [sp], #252")
    def test_ldp_post_indexed_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_custom("ldp w1, w2, [sp], #-256")
    def test_ldp_post_indexed_min32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldp w1, w2, [sp, #8]!")
    def test_ldp_pre_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldp w1, w2, [sp, #252]!")
    def test_ldp_pre_indexed_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 252
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_custom("ldp w1, w2, [sp, #-256]!")
    def test_ldp_pre_indexed_min32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x41424344)
        self.assertEqual(self.rf.read("W2"), 0x41424344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # 64-bit.

    @itest_custom("ldp x1, x2, [sp]")
    def test_ldp_base64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp x1, x2, [sp, #8]")
    def test_ldp_base_offset64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x6162636465666768)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp x1, x2, [sp, #504]")
    def test_ldp_base_offset_max64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 504
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp x1, x2, [sp, #-512]")
    def test_ldp_base_offset_min64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 512
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldp x1, x2, [sp], #8")
    def test_ldp_post_indexed64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldp x1, x2, [sp], #504")
    def test_ldp_post_indexed_max64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_custom("ldp x1, x2, [sp], #-512")
    def test_ldp_post_indexed_min64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    @itest_custom("ldp x1, x2, [sp, #8]!")
    def test_ldp_pre_indexed64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x6162636465666768)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldp x1, x2, [sp, #504]!")
    def test_ldp_pre_indexed_max64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 504
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_custom("ldp x1, x2, [sp, #-512]!")
    def test_ldp_pre_indexed_min64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 512
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("X2"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W2"), 0x55565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    # LDR (immediate).

    # ldr w1, [x27]          base register (opt. offset omitted):  w1 = [x27]
    # ldr w2, [x28, #8]      base plus offset:                     w2 = [x28 + 8]
    # ldr w3, [x29], #8      post-indexed:                         w3 = [x29],     x29 += 8
    # ldr w4, [x30, #8]!     pre-indexed:                          w4 = [x30 + 8], x30 += 8

    # 32-bit.

    @itest_custom("ldr w1, [sp]")
    def test_ldr_imm_base32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr w1, [sp, #8]")
    def test_ldr_imm_base_offset32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr w1, [sp, #16380]")
    def test_ldr_imm_base_offset_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 16380
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr w1, [sp], #8")
    def test_ldr_imm_post_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldr w1, [sp], #-256")
    def test_ldr_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldr w1, [sp, #8]!")
    def test_ldr_imm_pre_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldr w1, [sp, #-256]!")
    def test_ldr_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # 64-bit.

    @itest_custom("ldr x1, [sp]")
    def test_ldr_imm_base64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr x1, [sp, #8]")
    def test_ldr_imm_base_offset64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr x1, [sp, #32760]")
    def test_ldr_imm_base_offset_max64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 32760
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldr x1, [sp], #8")
    def test_ldr_imm_post_indexed64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldr x1, [sp], #-256")
    def test_ldr_imm_post_indexed_neg64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldr x1, [sp, #8]!")
    def test_ldr_imm_pre_indexed64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldr x1, [sp, #-256]!")
    def test_ldr_imm_pre_indexed_neg64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # LDR (literal).

    @itest_custom("ldr w0, .+8")
    def test_ldr_lit32(self):
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC + 16
        self.cpu.push_int(0x4142434445464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_custom("ldr x0, .+8")
    def test_ldr_lit64(self):
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC + 16
        self.cpu.push_int(0x4142434445464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_custom("ldr w0, .-8")
    def test_ldr_lit_neg32(self):
        insn = self.mem.read(self.code, 4)
        self.mem.write(self.code + 16, insn)
        self.cpu.PC += 16
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC
        self.cpu.push_int(0x4142434445464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_custom("ldr x0, .-8")
    def test_ldr_lit_neg64(self):
        insn = self.mem.read(self.code, 4)
        self.mem.write(self.code + 16, insn)
        self.cpu.PC += 16
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC
        self.cpu.push_int(0x4142434445464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # LDR (register).

    # 32-bit.

    @itest_setregs("W1=-8")
    @itest_custom("ldr w0, [sp, w1, uxtw]")
    def test_ldr_reg_uxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldr w0, [sp, w1, uxtw #2]")
    def test_ldr_reg_uxtw2_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= LSL(0xFFFFFFF8, 2, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=8")
    @itest_custom("ldr w0, [sp, x1]")
    def test_ldr_reg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=2")
    @itest_custom("ldr w0, [sp, x1, lsl #2]")
    def test_ldr_reg_lsl32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("W1=-8")
    @itest_custom("ldr w0, [sp, w1, sxtw]")
    def test_ldr_reg_sxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldr w0, [sp, w1, sxtw #2]")
    def test_ldr_reg_sxtw2_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += LSL(8, 2, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=-8")
    @itest_custom("ldr w0, [sp, x1, sxtx]")
    def test_ldr_reg_sxtx32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=-2")
    @itest_custom("ldr w0, [sp, x1, sxtx #2]")
    def test_ldr_reg_sxtx2_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x55565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    # 64-bit.

    @itest_setregs("W1=-8")
    @itest_custom("ldr x0, [sp, w1, uxtw]")
    def test_ldr_reg_uxtw64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldr x0, [sp, w1, uxtw #3]")
    def test_ldr_reg_uxtw3_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= LSL(0xFFFFFFF8, 3, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=8")
    @itest_custom("ldr x0, [sp, x1]")
    def test_ldr_reg64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=2")
    @itest_custom("ldr x0, [sp, x1, lsl #3]")
    def test_ldr_reg_lsl64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("W1=-8")
    @itest_custom("ldr x0, [sp, w1, sxtw]")
    def test_ldr_reg_sxtw64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldr x0, [sp, w1, sxtw #3]")
    def test_ldr_reg_sxtw3_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += LSL(8, 3, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=-8")
    @itest_custom("ldr x0, [sp, x1, sxtx]")
    def test_ldr_reg_sxtx64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    @itest_setregs("X1=-2")
    @itest_custom("ldr x0, [sp, x1, sxtx #3]")
    def test_ldr_reg_sxtx3_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 16
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5152535455565758)
        self.assertEqual(self.rf.read("W0"), 0x55565758)

    # LDRB (immediate).

    # ldrb w1, [x27]          base register (opt. offset omitted):  w1 = [x27]
    # ldrb w2, [x28, #8]      base plus offset:                     w2 = [x28 + 8]
    # ldrb w3, [x29], #8      post-indexed:                         w3 = [x29],     x29 += 8
    # ldrb w4, [x30, #8]!     pre-indexed:                          w4 = [x30 + 8], x30 += 8

    @itest_custom("ldrb w1, [sp]")
    def test_ldrb_imm_base32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrb w1, [sp, #8]")
    def test_ldrb_imm_base_offset32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrb w1, [sp, #4095]")
    def test_ldrb_imm_base_offset_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 4095
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrb w1, [sp], #8")
    def test_ldrb_imm_post_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrb w1, [sp], #-256")
    def test_ldrb_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldrb w1, [sp, #8]!")
    def test_ldrb_imm_pre_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrb w1, [sp, #-256]!")
    def test_ldrb_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x48)
        self.assertEqual(self.rf.read("W1"), 0x48)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # LDRB (register).

    @itest_setregs("W1=-8")
    @itest_custom("ldrb w0, [sp, w1, uxtw]")
    def test_ldrb_reg_uxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    @itest_setregs("W1=-8")
    @itest_custom("ldrb w0, [sp, w1, uxtw #0]")
    def test_ldrb_reg_uxtw0_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    @itest_setregs("X1=8")
    @itest_custom("ldrb w0, [sp, x1]")
    def test_ldrb_reg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x48)
        self.assertEqual(self.rf.read("W0"), 0x48)

    @itest_setregs("X1=8")
    @itest_custom("ldrb w0, [sp, x1, lsl #0]")
    def test_ldrb_reg_lsl32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x48)
        self.assertEqual(self.rf.read("W0"), 0x48)

    @itest_setregs("W1=-8")
    @itest_custom("ldrb w0, [sp, w1, sxtw]")
    def test_ldrb_reg_sxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    @itest_setregs("W1=-8")
    @itest_custom("ldrb w0, [sp, w1, sxtw #0]")
    def test_ldrb_reg_sxtw0_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    @itest_setregs("X1=-8")
    @itest_custom("ldrb w0, [sp, x1, sxtx]")
    def test_ldrb_reg_sxtx32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    @itest_setregs("X1=-8")
    @itest_custom("ldrb w0, [sp, x1, sxtx #0]")
    def test_ldrb_reg_sxtx0_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x58)
        self.assertEqual(self.rf.read("W0"), 0x58)

    # LDRB misc.

    # XXX: Add similar tests for other variants.
    # XXX: Uses 'reset'.

    @itest_setregs("X0=0x4142434445464749")
    @itest_custom(["strb w0, [sp]", "ldrb w1, [sp]"], multiple_insts=True)
    def test_strb_ldrb_imm_base32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565749)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.rf.read("X1"), 0x49)
        self.assertEqual(self.rf.read("W1"), 0x49)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # LDRH (immediate).

    # ldrh w1, [x27]          base register (opt. offset omitted):  w1 = [x27]
    # ldrh w2, [x28, #8]      base plus offset:                     w2 = [x28 + 8]
    # ldrh w3, [x29], #8      post-indexed:                         w3 = [x29],     x29 += 8
    # ldrh w4, [x30, #8]!     pre-indexed:                          w4 = [x30 + 8], x30 += 8

    @itest_custom("ldrh w1, [sp]")
    def test_ldrh_imm_base32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrh w1, [sp, #8]")
    def test_ldrh_imm_base_offset32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrh w1, [sp, #8190]")
    def test_ldrh_imm_base_offset_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 8190
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrh w1, [sp], #8")
    def test_ldrh_imm_post_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrh w1, [sp], #-256")
    def test_ldrh_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldrh w1, [sp, #8]!")
    def test_ldrh_imm_pre_indexed32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrh w1, [sp, #-256]!")
    def test_ldrh_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4748)
        self.assertEqual(self.rf.read("W1"), 0x4748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # LDRH (register).

    @itest_setregs("W1=-8")
    @itest_custom("ldrh w0, [sp, w1, uxtw]")
    def test_ldrh_reg_uxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    @itest_setregs("W1=-4")
    @itest_custom("ldrh w0, [sp, w1, uxtw #1]")
    def test_ldrh_reg_uxtw1_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        # Account for -4 (0xfffffffc) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= LSL(0xFFFFFFFC, 1, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    @itest_setregs("X1=8")
    @itest_custom("ldrh w0, [sp, x1]")
    def test_ldrh_reg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4748)
        self.assertEqual(self.rf.read("W0"), 0x4748)

    @itest_setregs("X1=4")
    @itest_custom("ldrh w0, [sp, x1, lsl #1]")
    def test_ldrh_reg_lsl32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x4748)
        self.assertEqual(self.rf.read("W0"), 0x4748)

    @itest_setregs("W1=-8")
    @itest_custom("ldrh w0, [sp, w1, sxtw]")
    def test_ldrh_reg_sxtw32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    @itest_setregs("W1=-4")
    @itest_custom("ldrh w0, [sp, w1, sxtw #1]")
    def test_ldrh_reg_sxtw1_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += LSL(4, 1, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    @itest_setregs("X1=-8")
    @itest_custom("ldrh w0, [sp, x1, sxtx]")
    def test_ldrh_reg_sxtx32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    @itest_setregs("X1=-4")
    @itest_custom("ldrh w0, [sp, x1, sxtx #1]")
    def test_ldrh_reg_sxtx1_32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0x5758)
        self.assertEqual(self.rf.read("W0"), 0x5758)

    # LDRSW (immediate).

    # ldrsw x1, [x27]          base register (opt. offset omitted):  x1 = [x27]
    # ldrsw x2, [x28, #8]      base plus offset:                     x2 = [x28 + 8]
    # ldrsw x3, [x29], #8      post-indexed:                         x3 = [x29],     x29 += 8
    # ldrsw x4, [x30, #8]!     pre-indexed:                          x4 = [x30 + 8], x30 += 8

    @itest_custom("ldrsw x1, [sp]")
    def test_ldrsw_imm_base64(self):
        self.cpu.push_int(0x4142434485464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrsw x1, [sp, #8]")
    def test_ldrsw_imm_base_offset64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrsw x1, [sp, #16380]")
    def test_ldrsw_imm_base_offset_max64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.STACK -= 16380
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldrsw x1, [sp], #8")
    def test_ldrsw_imm_post_indexed64(self):
        self.cpu.push_int(0x4142434485464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrsw x1, [sp], #-256")
    def test_ldrsw_imm_post_indexed_neg64(self):
        self.cpu.push_int(0x4142434485464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_custom("ldrsw x1, [sp, #8]!")
    def test_ldrsw_imm_pre_indexed64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_custom("ldrsw x1, [sp, #-256]!")
    def test_ldrsw_imm_pre_indexed_neg64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W1"), 0x85464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # LDRSW (literal).

    @itest_custom("ldrsw x0, .+8")
    def test_ldrsw_lit64(self):
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC + 16
        self.cpu.push_int(0x4142434485464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    @itest_custom("ldrsw x0, .-8")
    def test_ldrsw_lit_neg64(self):
        insn = self.mem.read(self.code, 4)
        self.mem.write(self.code + 16, insn)
        self.cpu.PC += 16
        self._setreg("PC", self.cpu.PC)
        self.cpu.STACK = self.cpu.PC
        self.cpu.push_int(0x4142434485464748)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    # LDRSW (register).

    @itest_setregs("W1=-8")
    @itest_custom("ldrsw x0, [sp, w1, uxtw]")
    def test_ldrsw_reg_uxtw64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= 0xFFFFFFF8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldrsw x0, [sp, w1, uxtw #2]")
    def test_ldrsw_reg_uxtw2_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        self.cpu.STACK -= LSL(0xFFFFFFF8, 2, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    @itest_setregs("X1=8")
    @itest_custom("ldrsw x0, [sp, x1]")
    def test_ldrsw_reg64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    @itest_setregs("X1=2")
    @itest_custom("ldrsw x0, [sp, x1, lsl #2]")
    def test_ldrsw_reg_lsl64(self):
        self.cpu.push_int(0x4142434485464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    @itest_setregs("W1=-8")
    @itest_custom("ldrsw x0, [sp, w1, sxtw]")
    def test_ldrsw_reg_sxtw64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    @itest_setregs("W1=-8")
    @itest_custom("ldrsw x0, [sp, w1, sxtw #2]")
    def test_ldrsw_reg_sxtw2_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        self.cpu.STACK += LSL(8, 2, 64)
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    @itest_setregs("X1=-8")
    @itest_custom("ldrsw x0, [sp, x1, sxtx]")
    def test_ldrsw_reg_sxtx64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    @itest_setregs("X1=-2")
    @itest_custom("ldrsw x0, [sp, x1, sxtx #2]")
    def test_ldrsw_reg_sxtx2_64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535485565758)
        self.cpu.STACK += 8
        self._setreg("STACK", self.cpu.STACK)
        self._execute()
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85565758)
        self.assertEqual(self.rf.read("W0"), 0x85565758)

    # LDUR.

    # 32-bit.

    # This is actually ldur since a positive offset must be a multiple of 4 for
    # the 32-bit variant of ldr (immediate).
    @itest_custom("ldr w1, [sp, #1]")
    def test_ldr_ldur32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x44454647)
        self.assertEqual(self.rf.read("W1"), 0x44454647)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # This is actually ldur since negative offsets are not allowed with ldr
    # (immediate).
    @itest_custom("ldr w1, [sp, #-256]")
    def test_ldr_ldur_neg32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur w1, [sp, #-256]")
    def test_ldur_min32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur w1, [sp, #255]")
    def test_ldur_max32(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 255
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur w1, [sp, #1]")
    def test_ldur32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x44454647)
        self.assertEqual(self.rf.read("W1"), 0x44454647)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # 64-bit.

    # This is actually ldur since a positive offset must be a multiple of 8 for
    # the 64-bit variant of ldr (immediate).
    @itest_custom("ldr x1, [sp, #4]")
    def test_ldr_ldur64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4546474851525354)
        self.assertEqual(self.rf.read("W1"), 0x51525354)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # This is actually ldur since negative offsets are not allowed with ldr
    # (immediate).
    @itest_custom("ldr x1, [sp, #-256]")
    def test_ldr_ldur_neg64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur x1, [sp, #-256]")
    def test_ldur_min64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK += 256
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur x1, [sp, #255]")
    def test_ldur_max64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.STACK -= 255
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldur x1, [sp, #4]")
    def test_ldur64(self):
        self.cpu.push_int(0x4142434445464748)
        self.cpu.push_int(0x5152535455565758)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4546474851525354)
        self.assertEqual(self.rf.read("W1"), 0x51525354)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # LDXR.

    # 32-bit.

    @itest_custom("ldxr w1, [sp]")
    def test_ldxr32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldxr w1, [sp, #0]")
    def test_ldxr_0_32(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x45464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # 64-bit.

    @itest_custom("ldxr x1, [sp]")
    def test_ldxr64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_custom("ldxr x1, [sp, #0]")
    def test_ldxr_0_64(self):
        self.cpu.push_int(0x4142434445464748)
        self._setreg("STACK", self.cpu.STACK)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W1"), 0x45464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # LSL (register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0")
    @itest("lsl w0, w1, w2")
    def test_lsl_reg_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x44434241", "W2=0xffffffff")
    @itest("lsl w0, w1, w2")
    def test_lsl_reg_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=4")
    @itest("lsl w0, w1, w2")
    def test_lsl_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x14243440)
        self.assertEqual(self.rf.read("W0"), 0x14243440)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0")
    @itest("lsl x0, x1, x2")
    def test_lsl_reg_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4847464544434241", "X2=0xffffffffffffffff")
    @itest("lsl x0, x1, x2")
    def test_lsl_reg_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=4")
    @itest("lsl x0, x1, x2")
    def test_lsl_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344454647480)
        self.assertEqual(self.rf.read("W0"), 0x54647480)

    # LSL (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("lsl w0, w1, #0")
    def test_lsl_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x44434241")
    @itest("lsl w0, w1, #31")
    def test_lsl_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41424344")
    @itest("lsl w0, w1, #4")
    def test_lsl_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x14243440)
        self.assertEqual(self.rf.read("W0"), 0x14243440)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("lsl x0, x1, #0")
    def test_lsl_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4847464544434241")
    @itest("lsl x0, x1, #63")
    def test_lsl_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("lsl x0, x1, #4")
    def test_lsl_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344454647480)
        self.assertEqual(self.rf.read("W0"), 0x54647480)

    # LSLV.

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0")
    @itest("lslv w0, w1, w2")
    def test_lslv_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x44434241", "W2=0xffffffff")
    @itest("lslv w0, w1, w2")
    def test_lslv_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=4")
    @itest("lslv w0, w1, w2")
    def test_lslv32(self):
        self.assertEqual(self.rf.read("X0"), 0x14243440)
        self.assertEqual(self.rf.read("W0"), 0x14243440)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0")
    @itest("lslv x0, x1, x2")
    def test_lslv_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4847464544434241", "X2=0xffffffffffffffff")
    @itest("lslv x0, x1, x2")
    def test_lslv_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=4")
    @itest("lslv x0, x1, x2")
    def test_lslv64(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344454647480)
        self.assertEqual(self.rf.read("W0"), 0x54647480)

    # LSR (register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0")
    @itest("lsr w0, w1, w2")
    def test_lsr_reg_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x81424344", "W2=0xffffffff")
    @itest("lsr w0, w1, w2")
    def test_lsr_reg_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x41424344", "W2=4")
    @itest("lsr w0, w1, w2")
    def test_lsr_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434)
        self.assertEqual(self.rf.read("W0"), 0x4142434)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0")
    @itest("lsr x0, x1, x2")
    def test_lsr_reg_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748", "X2=0xffffffffffffffff")
    @itest("lsr x0, x1, x2")
    def test_lsr_reg_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x4142434445464748", "X2=4")
    @itest("lsr x0, x1, x2")
    def test_lsr_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # LSR (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("lsr w0, w1, #0")
    def test_lsr_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x81424344")
    @itest("lsr w0, w1, #31")
    def test_lsr_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x41424344")
    @itest("lsr w0, w1, #4")
    def test_lsr_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434)
        self.assertEqual(self.rf.read("W0"), 0x4142434)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("lsr x0, x1, #0")
    def test_lsr_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748")
    @itest("lsr x0, x1, #63")
    def test_lsr_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x4142434445464748")
    @itest("lsr x0, x1, #4")
    def test_lsr_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # LSRV.

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0")
    @itest("lsrv w0, w1, w2")
    def test_lsrv_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x81424344", "W2=0xffffffff")
    @itest("lsrv w0, w1, w2")
    def test_lsrv_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x41424344", "W2=4")
    @itest("lsrv w0, w1, w2")
    def test_lsrv32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434)
        self.assertEqual(self.rf.read("W0"), 0x4142434)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0")
    @itest("lsrv x0, x1, x2")
    def test_lsrv_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748", "X2=0xffffffffffffffff")
    @itest("lsrv x0, x1, x2")
    def test_lsrv_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x4142434445464748", "X2=4")
    @itest("lsrv x0, x1, x2")
    def test_lsrv64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546474)
        self.assertEqual(self.rf.read("W0"), 0x44546474)

    # MADD.

    # 32-bit.

    @itest_setregs("W1=0xffffffff", "W2=0xffffffff", "W3=0xffffffff")
    @itest("madd w0, w1, w2, w3")
    def test_madd_max32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=-1", "W2=-1", "W3=-1")
    @itest("madd w0, w1, w2, w3")
    def test_madd_neg32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=1", "W2=1", "W3=0xffffffff")
    @itest("madd w0, w1, w2, w3")
    def test_madd_of1_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0xffffffff", "W2=2", "W3=0xffffffff")
    @itest("madd w0, w1, w2, w3")
    def test_madd_of2_32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    @itest_setregs("W1=2", "W2=3", "W3=4")
    @itest("madd w0, w1, w2, w3")
    def test_madd32(self):
        self.assertEqual(self.rf.read("X0"), 10)
        self.assertEqual(self.rf.read("W0"), 10)

    # 64-bit.

    @itest_setregs("X1=0xffffffffffffffff", "X2=0xffffffffffffffff", "X3=0xffffffffffffffff")
    @itest("madd x0, x1, x2, x3")
    def test_madd_max64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=-1", "X2=-1", "X3=-1")
    @itest("madd x0, x1, x2, x3")
    def test_madd_neg64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=1", "X2=1", "X3=0xffffffffffffffff")
    @itest("madd x0, x1, x2, x3")
    def test_madd_of1_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=2", "X3=0xffffffffffffffff")
    @itest("madd x0, x1, x2, x3")
    def test_madd_of2_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    @itest_setregs("X1=2", "X2=3", "X3=4")
    @itest("madd x0, x1, x2, x3")
    def test_madd64(self):
        self.assertEqual(self.rf.read("X0"), 10)
        self.assertEqual(self.rf.read("W0"), 10)

    # MOV (to/from SP).

    @itest_setregs(f"X0={MAGIC_64}")
    @itest("mov sp, x0")
    def test_mov_to_sp(self):
        self.assertEqual(self.rf.read("SP"), MAGIC_64)
        self.assertEqual(self.rf.read("WSP"), MAGIC_32)

    @itest_custom("mov x0, sp")
    def test_mov_from_sp(self):
        # Do not overwrite SP with '_setupCpu'.
        self.rf.write("SP", MAGIC_64)
        self._setreg("SP", self.cpu.SP)
        self._execute()
        self.assertEqual(self.rf.read("X0"), MAGIC_64)
        self.assertEqual(self.rf.read("W0"), MAGIC_32)

    @itest_setregs(f"W0={MAGIC_32}")
    @itest("mov wsp, w0")
    def test_mov_to_sp32(self):
        self.assertEqual(self.rf.read("SP"), MAGIC_32)
        self.assertEqual(self.rf.read("WSP"), MAGIC_32)

    @itest_custom("mov w0, wsp")
    def test_mov_from_sp32(self):
        # Do not overwrite WSP with '_setupCpu'.
        self.rf.write("WSP", MAGIC_32)
        self._setreg("WSP", self.cpu.WSP)
        self._execute()
        self.assertEqual(self.rf.read("X0"), MAGIC_32)
        self.assertEqual(self.rf.read("W0"), MAGIC_32)

    # MOV (inverted wide immediate).

    # 32-bit.

    @skip_sym("immediate")
    @itest("mov w0, #0xffffffff")
    def test_mov_inv_wide_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @skip_sym("immediate")
    @itest("mov w0, #-1")
    def test_mov_inv_wide_imm_neg32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # 64-bit.

    @skip_sym("immediate")
    @itest("mov x0, #0xffffffffffffffff")
    def test_mov_inv_wide_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @skip_sym("immediate")
    @itest("mov x0, #-1")
    def test_mov_inv_wide_imm_neg64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # MOV (wide immediate).

    # 32-bit.

    @skip_sym("immediate")
    @itest("mov w0, #0")
    def test_mov_wide_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("mov w0, #0xffff0000")
    def test_mov_wide_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    @skip_sym("immediate")
    @itest("mov w0, #1")
    def test_mov_wide_imm32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    # 64-bit.

    @skip_sym("immediate")
    @itest("mov x0, #0")
    def test_mov_wide_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("mov x0, #0xffff000000000000")
    def test_mov_wide_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("mov x0, #1")
    def test_mov_wide_imm64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    # MOV (bitmask immediate).

    @skip_sym("immediate")
    @itest("mov w0, #0x7ffffffe")
    def test_mov_bmask_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0x7FFFFFFE)

    @skip_sym("immediate")
    @itest("mov x0, #0x7ffffffffffffffe")
    def test_mov_bmask_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # MOV (register).

    @itest_setregs("X1=42")
    @itest("mov x0, x1")
    def test_mov_reg(self):
        self.assertEqual(self.rf.read("X0"), 42)
        self.assertEqual(self.rf.read("W0"), 42)

    @itest_setregs("W1=42")
    @itest("mov w0, w1")
    def test_mov_reg32(self):
        self.assertEqual(self.rf.read("X0"), 42)
        self.assertEqual(self.rf.read("W0"), 42)

    # MOV (to general).

    def test_mov_to_general(self):
        self._umov(mnem="mov", dst="w", vess="s", elem_size=32, elem_count=4)
        self._umov(mnem="mov", dst="x", vess="d", elem_size=64, elem_count=2)

    # MOV misc.

    @skip_sym("immediate")
    @itest_multiple(["movn x0, #0", "mov w0, #1"])
    def test_mov_same_reg32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    # MOVK.

    # 32-bit.

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0")
    def test_movk_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41420000)
        self.assertEqual(self.rf.read("W0"), 0x41420000)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0xffff")
    def test_movk_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4142FFFF)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0x1001")
    def test_movk32(self):
        self.assertEqual(self.rf.read("X0"), 0x41421001)
        self.assertEqual(self.rf.read("W0"), 0x41421001)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0, lsl #0")
    def test_movk_sft0_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41420000)
        self.assertEqual(self.rf.read("W0"), 0x41420000)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0xffff, lsl #0")
    def test_movk_sft0_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4142FFFF)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0x1001, lsl #0")
    def test_movk_sft0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41421001)
        self.assertEqual(self.rf.read("W0"), 0x41421001)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0, lsl #16")
    def test_movk_sft16_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0xffff, lsl #16")
    def test_movk_sft16_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF4344)
        self.assertEqual(self.rf.read("W0"), 0xFFFF4344)

    @skip_sym("immediate")
    @itest_setregs("W0=0x41424344")
    @itest("movk w0, #0x1001, lsl #16")
    def test_movk_sft16_32(self):
        self.assertEqual(self.rf.read("X0"), 0x10014344)
        self.assertEqual(self.rf.read("W0"), 0x10014344)

    # 64-bit.

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0")
    def test_movk_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445460000)
        self.assertEqual(self.rf.read("W0"), 0x45460000)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0xffff")
    def test_movk_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4546FFFF)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0x1001")
    def test_movk64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445461001)
        self.assertEqual(self.rf.read("W0"), 0x45461001)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0, lsl #0")
    def test_movk_sft0_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445460000)
        self.assertEqual(self.rf.read("W0"), 0x45460000)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0xffff, lsl #0")
    def test_movk_sft0_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4546FFFF)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0x1001, lsl #0")
    def test_movk_sft0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445461001)
        self.assertEqual(self.rf.read("W0"), 0x45461001)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0, lsl #16")
    def test_movk_sft16_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434400004748)
        self.assertEqual(self.rf.read("W0"), 0x4748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0xffff, lsl #16")
    def test_movk_sft16_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344FFFF4748)
        self.assertEqual(self.rf.read("W0"), 0xFFFF4748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0x1001, lsl #16")
    def test_movk_sft16_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434410014748)
        self.assertEqual(self.rf.read("W0"), 0x10014748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0, lsl #32")
    def test_movk_sft32_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142000045464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0xffff, lsl #32")
    def test_movk_sft32_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142FFFF45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0x1001, lsl #32")
    def test_movk_sft32_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142100145464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0, lsl #48")
    def test_movk_sft48_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0xffff, lsl #48")
    def test_movk_sft48_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @skip_sym("immediate")
    @itest_setregs("X0=0x4142434445464748")
    @itest("movk x0, #0x1001, lsl #48")
    def test_movk_sft48_64(self):
        self.assertEqual(self.rf.read("X0"), 0x1001434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # MOVN.

    # 32-bit.

    @skip_sym("immediate")
    @itest("movn w0, #0")
    def test_movn32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @skip_sym("immediate")
    @itest("movn w0, #65535")
    def test_movn_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    @skip_sym("immediate")
    @itest("movn w0, #65535, lsl #16")
    def test_movn_sft16_32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFF)

    # 64-bit.

    @skip_sym("immediate")
    @itest("movn x0, #0")
    def test_movn64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @skip_sym("immediate")
    @itest("movn x0, #65535")
    def test_movn_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    @skip_sym("immediate")
    @itest("movn x0, #65535, lsl #16")
    def test_movn_sft16_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF0000FFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFF)

    @skip_sym("immediate")
    @itest("movn x0, #65535, lsl #32")
    def test_movn_sft32_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000FFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @skip_sym("immediate")
    @itest("movn x0, #65535, lsl #48")
    def test_movn_sft48_64(self):
        self.assertEqual(self.rf.read("X0"), 0x0000FFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # MOVZ.

    # 32-bit.

    @skip_sym("immediate")
    @itest("movz w0, #0")
    def test_movz32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("movz w0, #65535")
    def test_movz_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFF)

    @skip_sym("immediate")
    @itest("movz w0, #65535, lsl #16")
    def test_movz_sft16_32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    # 64-bit.

    @skip_sym("immediate")
    @itest("movz x0, #0")
    def test_movz64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("movz x0, #65535")
    def test_movz_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFF)

    @skip_sym("immediate")
    @itest("movz x0, #65535, lsl #16")
    def test_movz_sft16_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFF0000)

    @skip_sym("immediate")
    @itest("movz x0, #65535, lsl #32")
    def test_movz_sft32_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF00000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @skip_sym("immediate")
    @itest("movz x0, #65535, lsl #48")
    def test_movz_sft48_64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # MSR (register) and MRS.

    # XXX: Uses 'reset'.

    # TPIDR_EL0.

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom(["msr tpidr_el0, x1", "mrs x0, tpidr_el0"], multiple_insts=True)
    def test_msr_mrs_tpidr_el0(self):
        self._execute()
        self._execute(reset=False)
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom(["msr s3_3_c13_c0_2, x1", "mrs x0, s3_3_c13_c0_2"], multiple_insts=True)
    def test_msr_mrs_tpidr_el0_s(self):
        self._execute()
        self._execute(reset=False)
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # MSUB.

    # 32-bit.

    @itest_setregs("W1=0xffffffff", "W2=0xffffffff", "W3=0xffffffff")
    @itest("msub w0, w1, w2, w3")
    def test_msub_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("W1=-1", "W2=-1", "W3=-1")
    @itest("msub w0, w1, w2, w3")
    def test_msub_neg32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("W1=0xffffffff", "W2=2", "W3=1")
    @itest("msub w0, w1, w2, w3")
    def test_msub_of32(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)

    @itest_setregs("W1=3", "W2=4", "W3=5")
    @itest("msub w0, w1, w2, w3")
    def test_msub32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFF9)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFF9)

    # 64-bit.

    @itest_setregs("X1=0xffffffffffffffff", "X2=0xffffffffffffffff", "X3=0xffffffffffffffff")
    @itest("msub x0, x1, x2, x3")
    def test_msub_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("X1=-1", "X2=-1", "X3=-1")
    @itest("msub x0, x1, x2, x3")
    def test_msub_neg64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("X1=0xffffffffffffffff", "X2=2", "X3=1")
    @itest("msub x0, x1, x2, x3")
    def test_msub_of64(self):
        self.assertEqual(self.rf.read("X0"), 3)
        self.assertEqual(self.rf.read("W0"), 3)

    @itest_setregs("X1=3", "X2=4", "X3=5")
    @itest("msub x0, x1, x2, x3")
    def test_msub64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFF9)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFF9)

    # MUL.

    # 32-bit.

    @itest_setregs("W1=0xffffffff", "W2=0xffffffff")
    @itest("mul w0, w1, w2")
    def test_mul_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=-1", "W2=-1")
    @itest("mul w0, w1, w2")
    def test_mul_neg32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x80000000", "W2=2")
    @itest("mul w0, w1, w2")
    def test_mul_of32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=2", "W2=3")
    @itest("mul w0, w1, w2")
    def test_mul32(self):
        self.assertEqual(self.rf.read("X0"), 6)
        self.assertEqual(self.rf.read("W0"), 6)

    @itest_setregs("W1=2", "W2=-3")
    @itest("mul w0, w1, w2")
    def test_mul_pos_neg32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFA)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFA)

    # 64-bit.

    @itest_setregs("X1=0xffffffffffffffff", "X2=0xffffffffffffffff")
    @itest("mul x0, x1, x2")
    def test_mul_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=-1", "X2=-1")
    @itest("mul x0, x1, x2")
    def test_mul_neg64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x8000000000000000", "X2=2")
    @itest("mul x0, x1, x2")
    def test_mul_of64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=2", "X2=3")
    @itest("mul x0, x1, x2")
    def test_mul64(self):
        self.assertEqual(self.rf.read("X0"), 6)
        self.assertEqual(self.rf.read("W0"), 6)

    @itest_setregs("X1=2", "X2=-3")
    @itest("mul x0, x1, x2")
    def test_mul_pos_neg64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFA)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFA)

    # NEG (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("neg w0, w1")
    def test_neg_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("W0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("neg w0, w1, lsl #0")
    def test_neg_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("W0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=1")
    @itest("neg w0, w1, lsl #31")
    def test_neg_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("neg w0, w1, lsl #1")
    def test_neg_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x7D7B7978)
        self.assertEqual(self.rf.read("W0"), 0x7D7B7978)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("neg w0, w1, lsr #0")
    def test_neg_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("W0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x80000000")
    @itest("neg w0, w1, lsr #31")
    def test_neg_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x80000000")
    @itest("neg w0, w1, lsr #1")
    def test_neg_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0xC0000000)
        self.assertEqual(self.rf.read("W0"), 0xC0000000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("neg w0, w1, asr #0")
    def test_neg_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("W0"), 0xBEBDBCBC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x80000000")
    @itest("neg w0, w1, asr #31")
    def test_neg_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x80000000")
    @itest("neg w0, w1, asr #1")
    def test_neg_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x40000000)
        self.assertEqual(self.rf.read("W0"), 0x40000000)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("neg x0, x1")
    def test_neg_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B8)
        self.assertEqual(self.rf.read("W0"), 0xBAB9B8B8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("neg x0, x1, lsl #0")
    def test_neg_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B8)
        self.assertEqual(self.rf.read("W0"), 0xBAB9B8B8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=1")
    @itest("neg x0, x1, lsl #63")
    def test_neg_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("neg x0, x1, lsl #1")
    def test_neg_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x7D7B797775737170)
        self.assertEqual(self.rf.read("W0"), 0x75737170)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("neg x0, x1, lsr #0")
    def test_neg_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B8)
        self.assertEqual(self.rf.read("W0"), 0xBAB9B8B8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x8000000000000000")
    @itest("neg x0, x1, lsr #63")
    def test_neg_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x8000000000000000")
    @itest("neg x0, x1, lsr #1")
    def test_neg_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0xC000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("neg x0, x1, asr #0")
    def test_neg_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xBEBDBCBBBAB9B8B8)
        self.assertEqual(self.rf.read("W0"), 0xBAB9B8B8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x8000000000000000")
    @itest("neg x0, x1, asr #63")
    def test_neg_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x8000000000000000")
    @itest("neg x0, x1, asr #1")
    def test_neg_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x4000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # NOP.

    @itest_custom("nop")
    def test_nop(self):
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)  # check explicitly
        self.assertEqual(self.rf.read("PC"), pc + 4)

    # ORR (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41420000")
    @itest("orr w0, w1, #0xffff")
    def test_orr_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4142FFFF)

    @itest_setregs("W1=0x00004344")
    @itest("orr w0, w1, #0xffff0000")
    def test_orr_imm2_32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF4344)
        self.assertEqual(self.rf.read("W0"), 0xFFFF4344)

    @itest_setregs("W1=0x41424344")
    @itest("orr w0, w1, #1")
    def test_orr_imm3_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)

    # 64-bit.

    @itest_setregs("X1=0x0000414200004344")
    @itest("orr x0, x1, #0xffff0000ffff0000")
    def test_orr_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF4142FFFF4344)
        self.assertEqual(self.rf.read("W0"), 0xFFFF4344)

    @itest_setregs("X1=0x4142000043440000")
    @itest("orr x0, x1, #0x0000ffff0000ffff")
    def test_orr_imm2_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142FFFF4344FFFF)
        self.assertEqual(self.rf.read("W0"), 0x4344FFFF)

    @itest_setregs("X1=0x4142434445464748")
    @itest("orr x0, x1, #1")
    def test_orr_imm3_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)

    # ORR (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2")
    def test_orr_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2, lsl #0")
    def test_orr_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x4142", "W2=1")
    @itest("orr w0, w1, w2, lsl #31")
    def test_orr_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x80004142)
        self.assertEqual(self.rf.read("W0"), 0x80004142)

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2, lsl #1")
    def test_orr_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0x41428688)
        self.assertEqual(self.rf.read("W0"), 0x41428688)

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2, lsr #0")
    def test_orr_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x41420000", "W2=0x80000000")
    @itest("orr w0, w1, w2, lsr #31")
    def test_orr_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41420001)
        self.assertEqual(self.rf.read("W0"), 0x41420001)

    @itest_setregs("W1=0x4142", "W2=0x80000000")
    @itest("orr w0, w1, w2, lsr #1")
    def test_orr_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x40004142)
        self.assertEqual(self.rf.read("W0"), 0x40004142)

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2, asr #0")
    def test_orr_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x41420000", "W2=0x80000000")
    @itest("orr w0, w1, w2, asr #31")
    def test_orr_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x4142", "W2=0x80000000")
    @itest("orr w0, w1, w2, asr #1")
    def test_orr_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0xC0004142)
        self.assertEqual(self.rf.read("W0"), 0xC0004142)

    @itest_setregs("W1=0x41420000", "W2=0x4344")
    @itest("orr w0, w1, w2, ror #0")
    def test_orr_sft_reg_ror_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x4140", "W2=0x80000001")
    @itest("orr w0, w1, w2, ror #31")
    def test_orr_sft_reg_ror_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x00004143)
        self.assertEqual(self.rf.read("W0"), 0x00004143)

    @itest_setregs("W1=0x4142", "W2=1")
    @itest("orr w0, w1, w2, ror #1")
    def test_orr_sft_reg_ror32(self):
        self.assertEqual(self.rf.read("X0"), 0x80004142)
        self.assertEqual(self.rf.read("W0"), 0x80004142)

    # 64-bit.

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2")
    def test_orr_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2, lsl #0")
    def test_orr_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x41424344", "X2=1")
    @itest("orr x0, x1, x2, lsl #63")
    def test_orr_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000041424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2, lsl #1")
    def test_orr_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243448A8C8E90)
        self.assertEqual(self.rf.read("W0"), 0x8A8C8E90)

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2, lsr #0")
    def test_orr_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434400000000", "X2=0x8000000000000000")
    @itest("orr x0, x1, x2, lsr #63")
    def test_orr_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434400000001)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x41424344", "X2=0x8000000000000000")
    @itest("orr x0, x1, x2, lsr #1")
    def test_orr_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x4000000041424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2, asr #0")
    def test_orr_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434400000000", "X2=0x8000000000000000")
    @itest("orr x0, x1, x2, asr #63")
    def test_orr_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x41424344", "X2=0x8000000000000000")
    @itest("orr x0, x1, x2, asr #1")
    def test_orr_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0xC000000041424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("X1=0x4142434400000000", "X2=0x45464748")
    @itest("orr x0, x1, x2, ror #0")
    def test_orr_sft_reg_ror_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434445464740", "X2=0x8000000000000001")
    @itest("orr x0, x1, x2, ror #63")
    def test_orr_sft_reg_ror_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464743)
        self.assertEqual(self.rf.read("W0"), 0x45464743)

    @itest_setregs("X1=0x41424344", "X2=1")
    @itest("orr x0, x1, x2, ror #1")
    def test_orr_sft_reg_ror64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000041424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    # ORR (vector, register).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x81008300850087009100930095009700", "V2=0x00820084008600880092009400960098")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "orr v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_orr_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x9192939495969798)
        self.assertEqual(self.rf.read("Q0"), 0x9192939495969798)
        self.assertEqual(self.rf.read("D0"), 0x9192939495969798)
        self.assertEqual(self.rf.read("S0"), 0x95969798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # 16b.

    @itest_setregs("V1=0x81008300850087009100930095009700", "V2=0x00820084008600880092009400960098")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "orr v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_orr_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0x81828384858687889192939495969798)
        self.assertEqual(self.rf.read("Q0"), 0x81828384858687889192939495969798)
        self.assertEqual(self.rf.read("D0"), 0x9192939495969798)
        self.assertEqual(self.rf.read("S0"), 0x95969798)
        self.assertEqual(self.rf.read("H0"), 0x9798)
        self.assertEqual(self.rf.read("B0"), 0x98)

    # RBIT.

    # 32-bit.

    @itest_setregs("W1=0")
    @itest("rbit w0, w1")
    def test_rbit_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0xffffffff")
    @itest("rbit w0, w1")
    def test_rbit_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=1")
    @itest("rbit w0, w1")
    def test_rbit_one32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41424344")
    @itest("rbit w0, w1")
    def test_rbit32(self):
        self.assertEqual(self.rf.read("X0"), 0x22C24282)
        self.assertEqual(self.rf.read("W0"), 0x22C24282)

    # 64-bit.

    @itest_setregs("X1=0")
    @itest("rbit x0, x1")
    def test_rbit_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff")
    @itest("rbit x0, x1")
    def test_rbit_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=1")
    @itest("rbit x0, x1")
    def test_rbit_one64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("rbit x0, x1")
    def test_rbit64(self):
        self.assertEqual(self.rf.read("X0"), 0x12E262A222C24282)
        self.assertEqual(self.rf.read("W0"), 0x22C24282)

    # RET.

    @itest_custom("ret")
    def test_ret(self):
        pc = self.cpu.PC
        self.cpu.X30 = pc + 16
        self._setreg("X30", self.cpu.X30)
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 16)

    @itest_custom("ret X0")
    def test_ret_reg(self):
        pc = self.cpu.PC
        self.cpu.X0 = pc + 32
        self._setreg("X0", self.cpu.X0)
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 32)

    # REV.

    # 32-bit.

    @itest_setregs("W1=0")
    @itest("rev w0, w1")
    def test_rev_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0xffffffff")
    @itest("rev w0, w1")
    def test_rev_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x41424344")
    @itest("rev w0, w1")
    def test_rev32(self):
        self.assertEqual(self.rf.read("X0"), 0x44434241)
        self.assertEqual(self.rf.read("W0"), 0x44434241)

    # 64-bit.

    @itest_setregs("X1=0")
    @itest("rev x0, x1")
    def test_rev_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff")
    @itest("rev x0, x1")
    def test_rev_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x4142434445464748")
    @itest("rev x0, x1")
    def test_rev64(self):
        self.assertEqual(self.rf.read("X0"), 0x4847464544434241)
        self.assertEqual(self.rf.read("W0"), 0x44434241)

    # SBFIZ.

    # 32-bit.

    @itest_setregs("W1=0x44434241")
    @itest("sbfiz w0, w1, #0, #1")
    def test_sbfiz_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x41424344")
    @itest("sbfiz w0, w1, #0, #32")
    def test_sbfiz_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x44434241")
    @itest("sbfiz w0, w1, #31, #1")
    def test_sbfiz_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41427fff")
    @itest("sbfiz w0, w1, #17, #15")
    def test_sbfiz32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFE0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFE0000)

    # 64-bit.

    @itest_setregs("X1=0x4847464544434241")
    @itest("sbfiz x0, x1, #0, #1")
    def test_sbfiz_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sbfiz x0, x1, #0, #64")
    def test_sbfiz_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4847464544434241")
    @itest("sbfiz x0, x1, #63, #1")
    def test_sbfiz_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x414243447fffffff")
    @itest("sbfiz x0, x1, #33, #31")
    def test_sbfiz64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE00000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # SBFM.

    # 32-bit.

    # This is actually sbfx.
    @itest_setregs("W0=0xffffffff", "W1=0x41424328")
    @itest("sbfm w0, w1, #3, #5")
    def test_sbfm_ge32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    # This is actually sbfiz.
    @itest_setregs("W0=0xffffffff", "W1=0x41424349")
    @itest("sbfm w0, w1, #5, #3")
    def test_sbfm_lt32(self):
        self.assertEqual(self.rf.read("X0"), 0xC8000000)
        self.assertEqual(self.rf.read("W0"), 0xC8000000)

    # This is actually asr.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("sbfm w0, w1, #0, #31")
    def test_sbfm_ge_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    # This is actually sbfiz.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("sbfm w0, w1, #31, #0")
    def test_sbfm_lt_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually sbfx.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("sbfm w0, w1, #0, #0")
    def test_sbfm_ge_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # This is actually sbfiz.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("sbfm w0, w1, #1, #0")
    def test_sbfm_lt_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    # This is actually sxtb.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("sbfm w0, w1, #0, #7")
    def test_sbfm_sxtb_zero32(self):
        self.assertEqual(self.rf.read("X0"), 0x44)
        self.assertEqual(self.rf.read("W0"), 0x44)

    @itest_setregs("W0=0xffffffff", "W1=0x41424384")
    @itest("sbfm w0, w1, #0, #7")
    def test_sbfm_sxtb_one32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFF84)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFF84)

    # This is actually sxth.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("sbfm w0, w1, #0, #15")
    def test_sbfm_sxth_zero32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)

    @itest_setregs("W0=0xffffffff", "W1=0x41428344")
    @itest("sbfm w0, w1, #0, #15")
    def test_sbfm_sxth_one32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF8344)
        self.assertEqual(self.rf.read("W0"), 0xFFFF8344)

    # 64-bit.

    # This is actually sbfx.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464728")
    @itest("sbfm x0, x1, #3, #5")
    def test_sbfm_ge64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFD)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFD)

    # This is actually sbfiz.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464749")
    @itest("sbfm x0, x1, #5, #3")
    def test_sbfm_lt64(self):
        self.assertEqual(self.rf.read("X0"), 0xC800000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # This is actually asr.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("sbfm x0, x1, #0, #63")
    def test_sbfm_ge_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # This is actually sbfiz.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("sbfm x0, x1, #63, #0")
    def test_sbfm_lt_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    # This is actually sbfx.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("sbfm x0, x1, #0, #0")
    def test_sbfm_ge_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # This is actually sbfiz.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("sbfm x0, x1, #1, #0")
    def test_sbfm_lt_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # This is actually sxtb.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("sbfm x0, x1, #0, #7")
    def test_sbfm_sxtb_zero64(self):
        self.assertEqual(self.rf.read("X0"), 0x48)
        self.assertEqual(self.rf.read("W0"), 0x48)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464788")
    @itest("sbfm x0, x1, #0, #7")
    def test_sbfm_sxtb_one64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFF88)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFF88)

    # This is actually sxth.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("sbfm x0, x1, #0, #15")
    def test_sbfm_sxth_zero64(self):
        self.assertEqual(self.rf.read("X0"), 0x4748)
        self.assertEqual(self.rf.read("W0"), 0x4748)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445468748")
    @itest("sbfm x0, x1, #0, #15")
    def test_sbfm_sxth_one64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFF8748)
        self.assertEqual(self.rf.read("W0"), 0xFFFF8748)

    # This is actually sxtw.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("sbfm x0, x1, #0, #31")
    def test_sbfm_sxtw_zero(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434485464748")
    @itest("sbfm x0, x1, #0, #31")
    def test_sbfm_sxtw_one(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    # SBFX.

    # 32-bit.

    @itest_setregs("W1=0x44434241")
    @itest("sbfx w0, w1, #0, #1")
    def test_sbfx_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0x41424344")
    @itest("sbfx w0, w1, #0, #32")
    def test_sbfx_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x81424344")
    @itest("sbfx w0, w1, #31, #1")
    def test_sbfx_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("W1=0xffff4344")
    @itest("sbfx w0, w1, #16, #16")
    def test_sbfx32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # 64-bit.

    @itest_setregs("X1=0x4847464544434241")
    @itest("sbfx x0, x1, #0, #1")
    def test_sbfx_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sbfx x0, x1, #0, #64")
    def test_sbfx_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748")
    @itest("sbfx x0, x1, #63, #1")
    def test_sbfx_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=0xffffffff45464748")
    @itest("sbfx x0, x1, #32, #32")
    def test_sbfx64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # STP.

    # stp w1, w2, [x27]       base register:     [x27]     = w1, [x27 + 4]     = w2
    # stp w3, w4, [x28, #8]   base plus offset:  [x28 + 8] = w3, [x28 + 8 + 4] = w4
    # stp w5, w6, [x29], #8   post-indexed:      [x29]     = w5, [x29 + 4]     = w6, x29 += 8
    # stp w7, w8, [x30, #8]!  pre-indexed:       [x30 + 8] = w7, [x30 + 8 + 4] = w8, x30 += 8

    # 32-bit.

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp]")
    def test_stp_base32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #8]")
    def test_stp_base_offset32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #252]")
    def test_stp_base_offset_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 252
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 252), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #-256]")
    def test_stp_base_offset_min32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp], #8")
    def test_stp_post_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp], #252")
    def test_stp_post_indexed_max32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp], #-256")
    def test_stp_post_indexed_min32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #8]!")
    def test_stp_pre_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #252]!")
    def test_stp_pre_indexed_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 252
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 252), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_setregs("W1=0x45464748", "W2=0x41424344")
    @itest_custom("stp w1, w2, [sp, #-256]!")
    def test_stp_pre_indexed_min32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp]")
    def test_stp_base64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #8]")
    def test_stp_base_offset64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self.cpu.push_int(0x8182838485868788)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #504]")
    def test_stp_base_offset_max64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self.cpu.STACK -= 504
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 504), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 504 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #-512]")
    def test_stp_base_offset_min64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self.cpu.STACK += 512
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 512), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 512 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp], #8")
    def test_stp_post_indexed64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp], #504")
    def test_stp_post_indexed_max64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp], #-512")
    def test_stp_post_indexed_min64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #8]!")
    def test_stp_pre_indexed64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #504]!")
    def test_stp_pre_indexed_max64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self.cpu.STACK -= 504
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 504), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 504 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest_custom("stp x1, x2, [sp, #-512]!")
    def test_stp_pre_indexed_min64(self):
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self.cpu.STACK += 512
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 512), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 512 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    # STP (SIMD&FP).

    # 32-bit.

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "stp s1, s2, [sp]"],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #8]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #252]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_max32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 252
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 252), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #-256]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_min32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp], #8",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp], #252",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_max32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp], #-256",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_min32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #8]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #252]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_max32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 252
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 252), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 252)  # writeback

    @itest_setregs("S1=0x45464748", "S2=0x41424344")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp s1, s2, [sp, #-256]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_min32(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # 64-bit.

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "stp d1, d2, [sp]"],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #8]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #504]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_max64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 504
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 504), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 504 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #-512]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_min64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 512
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 512), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 512 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp], #8",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp], #504",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_max64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp], #-512",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_min64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #8]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 8 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #504]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_max64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 504
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 504), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 504 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack + 504)  # writeback

    @itest_setregs("D1=0x4142434445464748", "D2=0x5152535455565758")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp d1, d2, [sp, #-512]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_min64(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 512
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 512), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 512 + 8), 0x5152535455565758)
        self.assertEqual(self.rf.read("SP"), stack - 512)  # writeback

    # 128-bit.

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "stp q1, q2, [sp]"],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #16]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 16 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 16 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #1008]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_max128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 1008
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 1008), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #-1024]",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_base_offset_min128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 1024
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 1024), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp], #16",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack + 16)  # writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp], #1008",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_max128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack + 1008)  # writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp], #-1024",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_post_indexed_min128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack - 1024)  # writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #16]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 16), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 16 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 16 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 16 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack + 16)  # writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #1008]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_max128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK -= 1008
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack + 1008), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack + 1008 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack + 1008)  # writeback

    @itest_setregs("Q1=0x41424344454647485152535455565758", "Q2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "stp q1, q2, [sp, #-1024]!",
        ],
        multiple_insts=True,
    )
    def test_stp_simd_fp_pre_indexed_min128(self):
        for i in range(3):
            self._execute(reset=i == 0)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.push_int(0xFFFFFFFFFFFFFFFF)
        self.cpu.STACK += 1024
        stack = self.cpu.STACK
        self._execute(reset=False)
        self.assertEqual(self.cpu.read_int(stack - 1024), 0x5152535455565758)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 8), 0x4142434445464748)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 16), 0x7172737475767778)
        self.assertEqual(self.cpu.read_int(stack - 1024 + 24), 0x6162636465666768)
        self.assertEqual(self.rf.read("SP"), stack - 1024)  # writeback

    # STR (immediate).

    # str w1, [x27]          base register (opt. offset omitted):  [x27]     = w1
    # str w2, [x28, #8]      base plus offset:                     [x28 + 8] = w2
    # str w3, [x29], #8      post-indexed:                         [x29]     = w3, x29 += 8
    # str w4, [x30, #8]!     pre-indexed:                          [x30 + 8] = w4, x30 += 8

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp]")
    def test_str_imm_base32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp, #8]")
    def test_str_imm_base_offset32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp, #16380]")
    def test_str_imm_base_offset_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 16380
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 16380), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp], #8")
    def test_str_imm_post_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp], #-256")
    def test_str_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp, #8]!")
    def test_str_imm_pre_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("str w1, [sp, #-256]!")
    def test_str_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp]")
    def test_str_imm_base64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp, #8]")
    def test_str_imm_base_offset64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp, #32760]")
    def test_str_imm_base_offset_max64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 32760
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 32760), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp], #8")
    def test_str_imm_post_indexed64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp], #-256")
    def test_str_imm_post_indexed_neg64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp, #8]!")
    def test_str_imm_pre_indexed64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("str x1, [sp, #-256]!")
    def test_str_imm_pre_indexed_neg64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # STR (register).

    # 32-bit.

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("str w0, [sp, w1, uxtw]")
    def test_str_reg_uxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= 0xFFFFFFF8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("str w0, [sp, w1, uxtw #2]")
    def test_str_reg_uxtw2_32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= LSL(0xFFFFFFF8, 2, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "X1=8")
    @itest_custom("str w0, [sp, x1]")
    def test_str_reg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "X1=2")
    @itest_custom("str w0, [sp, x1, lsl #2]")
    def test_str_reg_lsl32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("str w0, [sp, w1, sxtw]")
    def test_str_reg_sxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("str w0, [sp, w1, sxtw #2]")
    def test_str_reg_sxtw2_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += LSL(8, 2, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "X1=-8")
    @itest_custom("str w0, [sp, x1, sxtx]")
    def test_str_reg_sxtx32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    @itest_setregs("W0=0x41424344", "X1=-2")
    @itest_custom("str w0, [sp, x1, sxtx #2]")
    def test_str_reg_sxtx2_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)

    # 64-bit.

    @itest_setregs("X0=0x4142434445464748", "W1=-8")
    @itest_custom("str x0, [sp, w1, uxtw]")
    def test_str_reg_uxtw64(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= 0xFFFFFFF8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "W1=-8")
    @itest_custom("str x0, [sp, w1, uxtw #3]")
    def test_str_reg_uxtw3_64(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= LSL(0xFFFFFFF8, 3, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "X1=8")
    @itest_custom("str x0, [sp, x1]")
    def test_str_reg64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "X1=2")
    @itest_custom("str x0, [sp, x1, lsl #3]")
    def test_str_reg_lsl64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self.cpu.push_int(0x7172737475767778)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 16), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "W1=-8")
    @itest_custom("str x0, [sp, w1, sxtw]")
    def test_str_reg_sxtw64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "W1=-8")
    @itest_custom("str x0, [sp, w1, sxtw #3]")
    def test_str_reg_sxtw3_64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += LSL(8, 3, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "X1=-8")
    @itest_custom("str x0, [sp, x1, sxtx]")
    def test_str_reg_sxtx64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    @itest_setregs("X0=0x4142434445464748", "X1=-2")
    @itest_custom("str x0, [sp, x1, sxtx #3]")
    def test_str_reg_sxtx3_64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 16
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)

    # STRB (immediate).

    # strb w1, [x27]          base register (opt. offset omitted):  [x27]     = w1
    # strb w2, [x28, #8]      base plus offset:                     [x28 + 8] = w2
    # strb w3, [x29], #8      post-indexed:                         [x29]     = w3, x29 += 8
    # strb w4, [x30, #8]!     pre-indexed:                          [x30 + 8] = w4, x30 += 8

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp]")
    def test_strb_imm_base32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp, #8]")
    def test_strb_imm_base_offset32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp, #4095]")
    def test_strb_imm_base_offset_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 4095
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 4095), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp], #8")
    def test_strb_imm_post_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp], #-256")
    def test_strb_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp, #8]!")
    def test_strb_imm_pre_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strb w1, [sp, #-256]!")
    def test_strb_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x5152535455565744)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # STRB (register).

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strb w0, [sp, w1, uxtw]")
    def test_strb_reg_uxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= 0xFFFFFFF8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strb w0, [sp, w1, uxtw #0]")
    def test_strb_reg_uxtw0_32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= 0xFFFFFFF8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "X1=8")
    @itest_custom("strb w0, [sp, x1]")
    def test_strb_reg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "X1=8")
    @itest_custom("strb w0, [sp, x1, lsl #0]")
    def test_strb_reg_lsl32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strb w0, [sp, w1, sxtw]")
    def test_strb_reg_sxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strb w0, [sp, w1, sxtw #0]")
    def test_strb_reg_sxtw0_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "X1=-8")
    @itest_custom("strb w0, [sp, x1, sxtx]")
    def test_strb_reg_sxtx32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    @itest_setregs("W0=0x41424344", "X1=-8")
    @itest_custom("strb w0, [sp, x1, sxtx #0]")
    def test_strb_reg_sxtx0_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455565744)

    # STRH (immediate).

    # strh w1, [x27]          base register (opt. offset omitted):  [x27]     = w1
    # strh w2, [x28, #8]      base plus offset:                     [x28 + 8] = w2
    # strh w3, [x29], #8      post-indexed:                         [x29]     = w3, x29 += 8
    # strh w4, [x30, #8]!     pre-indexed:                          [x30 + 8] = w4, x30 += 8

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp]")
    def test_strh_imm_base32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp, #8]")
    def test_strh_imm_base_offset32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp, #8190]")
    def test_strh_imm_base_offset_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 8190
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8190), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp], #8")
    def test_strh_imm_post_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp], #-256")
    def test_strh_imm_post_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp, #8]!")
    def test_strh_imm_pre_indexed32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 8), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack + 8)  # writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("strh w1, [sp, #-256]!")
    def test_strh_imm_pre_indexed_neg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x5152535455564344)
        self.assertEqual(self.rf.read("SP"), stack - 256)  # writeback

    # STRH (register).

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strh w0, [sp, w1, uxtw]")
    def test_strh_reg_uxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -8 (0xfffffff8) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= 0xFFFFFFF8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "W1=-4")
    @itest_custom("strh w0, [sp, w1, uxtw #1]")
    def test_strh_reg_uxtw1_32(self):
        self.cpu.push_int(0x5152535455565758)
        # Account for -4 (0xfffffffc) being treated like a large positive value
        # after zero extension to 64 bits.
        stack = self.cpu.STACK
        self.cpu.STACK -= LSL(0xFFFFFFFC, 1, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "X1=8")
    @itest_custom("strh w0, [sp, x1]")
    def test_strh_reg32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "X1=4")
    @itest_custom("strh w0, [sp, x1, lsl #1]")
    def test_strh_reg_lsl32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        self._execute()
        self.assertEqual(self.cpu.read_int(self.cpu.STACK + 8), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "W1=-8")
    @itest_custom("strh w0, [sp, w1, sxtw]")
    def test_strh_reg_sxtw32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "W1=-4")
    @itest_custom("strh w0, [sp, w1, sxtw #1]")
    def test_strh_reg_sxtw1_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += LSL(4, 1, 64)
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "X1=-8")
    @itest_custom("strh w0, [sp, x1, sxtx]")
    def test_strh_reg_sxtx32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    @itest_setregs("W0=0x41424344", "X1=-4")
    @itest_custom("strh w0, [sp, x1, sxtx #1]")
    def test_strh_reg_sxtx1_32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self.cpu.STACK += 8
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535455564344)

    # STUR.

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest_custom("stur w1, [sp, #-256]")
    def test_stur_min32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("stur w1, [sp, #255]")
    def test_stur_max32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 255
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 255), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("stur w1, [sp, #1]")
    def test_stur_one32(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 1), 0x5861626341424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("W1=0x41424344")
    @itest_custom("stur w1, [sp]")
    def test_stur32(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x5152535441424344)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("stur x1, [sp, #-256]")
    def test_stur_min64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK += 256
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack - 256), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("stur x1, [sp, #255]")
    def test_stur_max64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.STACK -= 255
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 255), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("stur x1, [sp, #1]")
    def test_stur_one64(self):
        self.cpu.push_int(0x5152535455565758)
        self.cpu.push_int(0x6162636465666768)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack + 1), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    @itest_setregs("X1=0x4142434445464748")
    @itest_custom("stur x1, [sp]")
    def test_stur64(self):
        self.cpu.push_int(0x5152535455565758)
        stack = self.cpu.STACK
        self._execute()
        self.assertEqual(self.cpu.read_int(stack), 0x4142434445464748)
        self.assertEqual(self.rf.read("SP"), stack)  # no writeback

    # SUB (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, uxtb")
    def test_sub_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C0)
        self.assertEqual(self.rf.read("W0"), 0x414242C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, uxtb #0")
    def test_sub_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C0)
        self.assertEqual(self.rf.read("W0"), 0x414242C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, uxtb #4")
    def test_sub_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423B04)
        self.assertEqual(self.rf.read("W0"), 0x41423B04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, uxth")
    def test_sub_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, uxth #0")
    def test_sub_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, uxth #4")
    def test_sub_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x413A0E04)
        self.assertEqual(self.rf.read("W0"), 0x413A0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtw")
    def test_sub_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtw #0")
    def test_sub_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtw #4")
    def test_sub_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtx")
    def test_sub_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtx #0")
    def test_sub_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, uxtx #4")
    def test_sub_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, sxtb")
    def test_sub_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C0)
        self.assertEqual(self.rf.read("W0"), 0x414243C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, sxtb #0")
    def test_sub_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C0)
        self.assertEqual(self.rf.read("W0"), 0x414243C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("sub w0, w1, w2, sxtb #4")
    def test_sub_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424B04)
        self.assertEqual(self.rf.read("W0"), 0x41424B04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, sxth")
    def test_sub_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, sxth #0")
    def test_sub_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("sub w0, w1, w2, sxth #4")
    def test_sub_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414A0E04)
        self.assertEqual(self.rf.read("W0"), 0x414A0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtw")
    def test_sub_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtw #0")
    def test_sub_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtw #4")
    def test_sub_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtx")
    def test_sub_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtx #0")
    def test_sub_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, sxtx #4")
    def test_sub_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, lsl #0")
    def test_sub_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("sub w0, w1, w2, lsl #4")
    def test_sub_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, uxtb")
    def test_sub_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646C4)
        self.assertEqual(self.rf.read("W0"), 0x454646C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, uxtb #0")
    def test_sub_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646C4)
        self.assertEqual(self.rf.read("W0"), 0x454646C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, uxtb #4")
    def test_sub_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463F08)
        self.assertEqual(self.rf.read("W0"), 0x45463F08)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, uxth")
    def test_sub_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4545C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, uxth #0")
    def test_sub_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4545C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, uxth #4")
    def test_sub_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344453E1208)
        self.assertEqual(self.rf.read("W0"), 0x453E1208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, uxtw")
    def test_sub_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, uxtw #0")
    def test_sub_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, uxtw #4")
    def test_sub_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142433C30211208)
        self.assertEqual(self.rf.read("W0"), 0x30211208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, uxtx")
    def test_sub_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, uxtx #0")
    def test_sub_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, uxtx #4")
    def test_sub_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, sxtb")
    def test_sub_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647C4)
        self.assertEqual(self.rf.read("W0"), 0x454647C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, sxtb #0")
    def test_sub_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647C4)
        self.assertEqual(self.rf.read("W0"), 0x454647C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("sub x0, x1, w2, sxtb #4")
    def test_sub_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464F08)
        self.assertEqual(self.rf.read("W0"), 0x45464F08)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, sxth")
    def test_sub_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4546C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, sxth #0")
    def test_sub_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4546C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("sub x0, x1, w2, sxth #4")
    def test_sub_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454E1208)
        self.assertEqual(self.rf.read("W0"), 0x454E1208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, sxtw")
    def test_sub_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, sxtw #0")
    def test_sub_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("sub x0, x1, w2, sxtw #4")
    def test_sub_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434C30211208)
        self.assertEqual(self.rf.read("W0"), 0x30211208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, sxtx")
    def test_sub_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, sxtx #0")
    def test_sub_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, sxtx #4")
    def test_sub_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, lsl #0")
    def test_sub_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("sub x0, x1, x2, lsl #4")
    def test_sub_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # SUB (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("sub w0, w1, #0")
    def test_sub_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("sub w0, w1, #4095")
    def test_sub_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423345)
        self.assertEqual(self.rf.read("W0"), 0x41423345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("sub w0, w1, #1")
    def test_sub_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("sub w0, w1, #1, lsl #0")
    def test_sub_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344")
    @itest("sub w0, w1, #1, lsl #12")
    def test_sub_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423344)
        self.assertEqual(self.rf.read("W0"), 0x41423344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("sub x0, x1, #0")
    def test_sub_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sub x0, x1, #4095")
    def test_sub_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463749)
        self.assertEqual(self.rf.read("W0"), 0x45463749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sub x0, x1, #1")
    def test_sub_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sub x0, x1, #1, lsl #0")
    def test_sub_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748")
    @itest("sub x0, x1, #1, lsl #12")
    def test_sub_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463748)
        self.assertEqual(self.rf.read("W0"), 0x45463748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # SUB (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("sub w0, w1, w2")
    def test_sub_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("sub w0, w1, w2, lsl #0")
    def test_sub_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("sub w0, w1, w2, lsl #31")
    def test_sub_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xC1424344)
        self.assertEqual(self.rf.read("W0"), 0xC1424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("sub w0, w1, w2, lsl #1")
    def test_sub_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0xB6B5B4B4)
        self.assertEqual(self.rf.read("W0"), 0xB6B5B4B4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("sub w0, w1, w2, lsr #0")
    def test_sub_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("sub w0, w1, w2, lsr #31")
    def test_sub_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("sub w0, w1, w2, lsr #1")
    def test_sub_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344)
        self.assertEqual(self.rf.read("W0"), 0x1424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("sub w0, w1, w2, asr #0")
    def test_sub_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("sub w0, w1, w2, asr #31")
    def test_sub_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("sub w0, w1, w2, asr #1")
    def test_sub_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("sub x0, x1, x2")
    def test_sub_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("sub x0, x1, x2, lsl #0")
    def test_sub_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("sub x0, x1, x2, lsl #63")
    def test_sub_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xC142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("sub x0, x1, x2, lsl #1")
    def test_sub_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x9E9D9C9B9A999898)
        self.assertEqual(self.rf.read("W0"), 0x9A999898)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("sub x0, x1, x2, lsr #0")
    def test_sub_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("sub x0, x1, x2, lsr #63")
    def test_sub_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("sub x0, x1, x2, lsr #1")
    def test_sub_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("sub x0, x1, x2, asr #0")
    def test_sub_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("sub x0, x1, x2, asr #63")
    def test_sub_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("sub x0, x1, x2, asr #1")
    def test_sub_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # SUB (scalar).

    # XXX: Uses 'reset'.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "sub d0, d1, d2"],
        multiple_insts=True,
    )
    def test_sub_scalar(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFDFDFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", "sub d0, d1, d2"],
        multiple_insts=True,
    )
    def test_sub_scalar_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # SUB (vector).

    # XXX: Uses 'reset'.

    # 8b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_8b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xE0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("Q0"), 0xE0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("D0"), 0xE0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("S0"), 0xE0E0E0E0)
        self.assertEqual(self.rf.read("H0"), 0xE0E0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.8b, v1.8b, v2.8b",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_8b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 16b.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_16b(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("Q0"), 0xE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("D0"), 0xE0E0E0E0E0E0E0E0)
        self.assertEqual(self.rf.read("S0"), 0xE0E0E0E0)
        self.assertEqual(self.rf.read("H0"), 0xE0E0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.16b, v1.16b, v2.16b",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_16b_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_4h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFE0DFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.4h, v1.4h, v2.4h",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_4h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 8h.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_8h(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFE0DFE0DFE0DFE0DFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFE0DFE0DFE0DFE0DFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFE0DFE0DFE0DFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFE0DFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.8h, v1.8h, v2.8h",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_8h_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_2s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFDFDFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.2s, v1.2s, v2.2s",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_2s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 4s.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_4s(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFDFDFE0DFDFDFE0DFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFDFDFE0DFDFDFE0DFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFDFDFE0DFDFDFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFDFDFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.4s, v1.4s, v2.4s",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_4s_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # 2d.

    @itest_setregs("V1=0x41424344454647485152535455565758", "V2=0x61626364656667687172737475767778")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_2d(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0xDFDFDFDFDFDFDFE0DFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("Q0"), 0xDFDFDFDFDFDFDFE0DFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("D0"), 0xDFDFDFDFDFDFDFE0)
        self.assertEqual(self.rf.read("S0"), 0xDFDFDFE0)
        self.assertEqual(self.rf.read("H0"), 0xDFE0)
        self.assertEqual(self.rf.read("B0"), 0xE0)

    @itest_setregs("V1=0xffffffffffffffffffffffffffffffff", "V2=0xffffffffffffffffffffffffffffffff")
    @itest_custom(
        # Disable traps first.
        [
            "mrs x30, cpacr_el1",
            "orr x30, x30, #0x300000",
            "msr cpacr_el1, x30",
            "sub v0.2d, v1.2d, v2.2d",
        ],
        multiple_insts=True,
    )
    def test_sub_vector_2d_max(self):
        for i in range(4):
            self._execute(reset=i == 0)
        self.assertEqual(self.rf.read("V0"), 0)
        self.assertEqual(self.rf.read("Q0"), 0)
        self.assertEqual(self.rf.read("D0"), 0)
        self.assertEqual(self.rf.read("S0"), 0)
        self.assertEqual(self.rf.read("H0"), 0)
        self.assertEqual(self.rf.read("B0"), 0)

    # SUBS (extended register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, uxtb")
    def test_subs_ext_reg_uxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C0)
        self.assertEqual(self.rf.read("W0"), 0x414242C0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, uxtb #0")
    def test_subs_ext_reg_uxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414242C0)
        self.assertEqual(self.rf.read("W0"), 0x414242C0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, uxtb #4")
    def test_subs_ext_reg_uxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423B04)
        self.assertEqual(self.rf.read("W0"), 0x41423B04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, uxth")
    def test_subs_ext_reg_uxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, uxth #0")
    def test_subs_ext_reg_uxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4141BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, uxth #4")
    def test_subs_ext_reg_uxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x413A0E04)
        self.assertEqual(self.rf.read("W0"), 0x413A0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtw")
    def test_subs_ext_reg_uxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtw #0")
    def test_subs_ext_reg_uxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtw #4")
    def test_subs_ext_reg_uxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtx")
    def test_subs_ext_reg_uxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtx #0")
    def test_subs_ext_reg_uxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, uxtx #4")
    def test_subs_ext_reg_uxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, sxtb")
    def test_subs_ext_reg_sxtb32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C0)
        self.assertEqual(self.rf.read("W0"), 0x414243C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, sxtb #0")
    def test_subs_ext_reg_sxtb0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414243C0)
        self.assertEqual(self.rf.read("W0"), 0x414243C0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51525384")
    @itest("subs w0, w1, w2, sxtb #4")
    def test_subs_ext_reg_sxtb4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424B04)
        self.assertEqual(self.rf.read("W0"), 0x41424B04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, sxth")
    def test_subs_ext_reg_sxth32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, sxth #0")
    def test_subs_ext_reg_sxth0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("W0"), 0x4142BFF0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x51528354")
    @itest("subs w0, w1, w2, sxth #4")
    def test_subs_ext_reg_sxth4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x414A0E04)
        self.assertEqual(self.rf.read("W0"), 0x414A0E04)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtw")
    def test_subs_ext_reg_sxtw32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtw #0")
    def test_subs_ext_reg_sxtw0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtw #4")
    def test_subs_ext_reg_sxtw4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtx")
    def test_subs_ext_reg_sxtx32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtx #0")
    def test_subs_ext_reg_sxtx0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, sxtx #4")
    def test_subs_ext_reg_sxtx4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, lsl #0")
    def test_subs_ext_reg_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xBFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x81525354")
    @itest("subs w0, w1, w2, lsl #4")
    def test_subs_ext_reg_lsl4_32(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("W0"), 0x2C1D0E04)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, uxtb")
    def test_subs_ext_reg_uxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646C4)
        self.assertEqual(self.rf.read("W0"), 0x454646C4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, uxtb #0")
    def test_subs_ext_reg_uxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454646C4)
        self.assertEqual(self.rf.read("W0"), 0x454646C4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, uxtb #4")
    def test_subs_ext_reg_uxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463F08)
        self.assertEqual(self.rf.read("W0"), 0x45463F08)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, uxth")
    def test_subs_ext_reg_uxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4545C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, uxth #0")
    def test_subs_ext_reg_uxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444545C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4545C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, uxth #4")
    def test_subs_ext_reg_uxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344453E1208)
        self.assertEqual(self.rf.read("W0"), 0x453E1208)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, uxtw")
    def test_subs_ext_reg_uxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, uxtw #0")
    def test_subs_ext_reg_uxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, uxtw #4")
    def test_subs_ext_reg_uxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142433C30211208)
        self.assertEqual(self.rf.read("W0"), 0x30211208)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, uxtx")
    def test_subs_ext_reg_uxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, uxtx #0")
    def test_subs_ext_reg_uxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, uxtx #4")
    def test_subs_ext_reg_uxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, sxtb")
    def test_subs_ext_reg_sxtb64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647C4)
        self.assertEqual(self.rf.read("W0"), 0x454647C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, sxtb #0")
    def test_subs_ext_reg_sxtb0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454647C4)
        self.assertEqual(self.rf.read("W0"), 0x454647C4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51525384")
    @itest("subs x0, x1, w2, sxtb #4")
    def test_subs_ext_reg_sxtb4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464F08)
        self.assertEqual(self.rf.read("W0"), 0x45464F08)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, sxth")
    def test_subs_ext_reg_sxth64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4546C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, sxth #0")
    def test_subs_ext_reg_sxth0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x414243444546C3F4)
        self.assertEqual(self.rf.read("W0"), 0x4546C3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x51528354")
    @itest("subs x0, x1, w2, sxth #4")
    def test_subs_ext_reg_sxth4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344454E1208)
        self.assertEqual(self.rf.read("W0"), 0x454E1208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, sxtw")
    def test_subs_ext_reg_sxtw64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, sxtw #0")
    def test_subs_ext_reg_sxtw0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344C3F3F3F4)
        self.assertEqual(self.rf.read("W0"), 0xC3F3F3F4)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "W2=0x81525354")
    @itest("subs x0, x1, w2, sxtw #4")
    def test_subs_ext_reg_sxtw4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434C30211208)
        self.assertEqual(self.rf.read("W0"), 0x30211208)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, sxtx")
    def test_subs_ext_reg_sxtx64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, sxtx #0")
    def test_subs_ext_reg_sxtx0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, sxtx #4")
    def test_subs_ext_reg_sxtx4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, lsl #0")
    def test_subs_ext_reg_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0xBFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8152535455565758")
    @itest("subs x0, x1, x2, lsl #4")
    def test_subs_ext_reg_lsl4_64(self):
        self.assertEqual(self.rf.read("X0"), 0x2C1D0DFEEFE0D1C8)
        self.assertEqual(self.rf.read("W0"), 0xEFE0D1C8)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # SUBS (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("subs w0, w1, #0")
    def test_subs_imm_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("subs w0, w1, #4095")
    def test_subs_imm_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423345)
        self.assertEqual(self.rf.read("W0"), 0x41423345)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("subs w0, w1, #1")
    def test_subs_imm32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("subs w0, w1, #1, lsl #0")
    def test_subs_imm_lsl0_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344")
    @itest("subs w0, w1, #1, lsl #12")
    def test_subs_imm_lsl12_32(self):
        self.assertEqual(self.rf.read("X0"), 0x41423344)
        self.assertEqual(self.rf.read("W0"), 0x41423344)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("subs x0, x1, #0")
    def test_subs_imm_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("subs x0, x1, #4095")
    def test_subs_imm_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463749)
        self.assertEqual(self.rf.read("W0"), 0x45463749)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("subs x0, x1, #1")
    def test_subs_imm64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("subs x0, x1, #1, lsl #0")
    def test_subs_imm_lsl0_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("subs x0, x1, #1, lsl #12")
    def test_subs_imm_lsl12_64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445463748)
        self.assertEqual(self.rf.read("W0"), 0x45463748)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    # SUBS (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("subs w0, w1, w2")
    def test_subs_sft_reg32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("subs w0, w1, w2, lsl #0")
    def test_subs_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=1")
    @itest("subs w0, w1, w2, lsl #31")
    def test_subs_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("X0"), 0xC1424344)
        self.assertEqual(self.rf.read("W0"), 0xC1424344)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("subs w0, w1, w2, lsl #1")
    def test_subs_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("X0"), 0xB6B5B4B4)
        self.assertEqual(self.rf.read("W0"), 0xB6B5B4B4)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("subs w0, w1, w2, lsr #0")
    def test_subs_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("subs w0, w1, w2, lsr #31")
    def test_subs_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424343)
        self.assertEqual(self.rf.read("W0"), 0x41424343)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("subs w0, w1, w2, lsr #1")
    def test_subs_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("X0"), 0x1424344)
        self.assertEqual(self.rf.read("W0"), 0x1424344)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("W1=0x41424344", "W2=0x45464748")
    @itest("subs w0, w1, w2, asr #0")
    def test_subs_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("X0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("W0"), 0xFBFBFBFC)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("subs w0, w1, w2, asr #31")
    def test_subs_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424345)
        self.assertEqual(self.rf.read("W0"), 0x41424345)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x41424344", "W2=0x80000000")
    @itest("subs w0, w1, w2, asr #1")
    def test_subs_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("X0"), 0x81424344)
        self.assertEqual(self.rf.read("W0"), 0x81424344)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("subs x0, x1, x2")
    def test_subs_sft_reg64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("subs x0, x1, x2, lsl #0")
    def test_subs_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=1")
    @itest("subs x0, x1, x2, lsl #63")
    def test_subs_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("X0"), 0xC142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("subs x0, x1, x2, lsl #1")
    def test_subs_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("X0"), 0x9E9D9C9B9A999898)
        self.assertEqual(self.rf.read("W0"), 0x9A999898)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("subs x0, x1, x2, lsr #0")
    def test_subs_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("subs x0, x1, x2, lsr #63")
    def test_subs_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464747)
        self.assertEqual(self.rf.read("W0"), 0x45464747)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("subs x0, x1, x2, lsr #1")
    def test_subs_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("X0"), 0x142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x20000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x5152535455565758")
    @itest("subs x0, x1, x2, asr #0")
    def test_subs_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("X0"), 0xEFEFEFEFEFEFEFF0)
        self.assertEqual(self.rf.read("W0"), 0xEFEFEFF0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("subs x0, x1, x2, asr #63")
    def test_subs_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464749)
        self.assertEqual(self.rf.read("W0"), 0x45464749)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4142434445464748", "X2=0x8000000000000000")
    @itest("subs x0, x1, x2, asr #1")
    def test_subs_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("X0"), 0x8142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)
        self.assertEqual(self.rf.read("NZCV"), 0x90000000)

    # SVC.

    @skip_sym("immediate")
    def test_svc0(self):
        with self.assertRaises(Interruption):
            self._setupCpu("svc #0")
            self._execute()

    @skip_sym("immediate")
    def test_svc1(self):
        # XXX: Maybe change the behavior to be consistent with Unicorn?
        if self.__class__.__name__ == "Aarch64CpuInstructions":
            e = InstructionNotImplementedError
        elif self.__class__.__name__ == "Aarch64UnicornInstructions":
            e = Interruption
        else:
            self.fail()

        with self.assertRaises(e):
            self._setupCpu("svc #1")
            self._execute()

    # SXTB.

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("sxtb w0, w1")
    def test_sxtb_zero32(self):
        self.assertEqual(self.rf.read("X0"), 0x44)
        self.assertEqual(self.rf.read("W0"), 0x44)

    @itest_setregs("W1=0x41424384")
    @itest("sxtb w0, w1")
    def test_sxtb_one32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFF84)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFF84)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("sxtb x0, x1")
    def test_sxtb_zero64(self):
        self.assertEqual(self.rf.read("X0"), 0x48)
        self.assertEqual(self.rf.read("W0"), 0x48)

    @itest_setregs("X1=0x4142434445464788")
    @itest("sxtb x0, x1")
    def test_sxtb_one64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFF88)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFF88)

    # SXTH.

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("sxth w0, w1")
    def test_sxth_zero32(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)

    @itest_setregs("W1=0x41428344")
    @itest("sxth w0, w1")
    def test_sxth_one32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF8344)
        self.assertEqual(self.rf.read("W0"), 0xFFFF8344)

    # 64-bit.

    @itest_setregs("X1=0x4142434445464748")
    @itest("sxth x0, x1")
    def test_sxth_zero64(self):
        self.assertEqual(self.rf.read("X0"), 0x4748)
        self.assertEqual(self.rf.read("W0"), 0x4748)

    @itest_setregs("X1=0x4142434445468748")
    @itest("sxth x0, x1")
    def test_sxth_one64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFF8748)
        self.assertEqual(self.rf.read("W0"), 0xFFFF8748)

    # SXTW.

    @itest_setregs("X1=0x4142434445464748")
    @itest("sxtw x0, x1")
    def test_sxtw_zero(self):
        self.assertEqual(self.rf.read("X0"), 0x45464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4142434485464748")
    @itest("sxtw x0, x1")
    def test_sxtw_one(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF85464748)
        self.assertEqual(self.rf.read("W0"), 0x85464748)

    # TBNZ.

    # 32-bit.

    # Execute sequentially.
    @itest_custom(["tbnz w0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_min_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz w0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_min_one32(self):
        self._setreg("W0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbnz w0, 31, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_max_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz w0, 31, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_max_one32(self):
        self._setreg("W0", 0x80000000)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbnz w0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz w0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_one32(self):
        self._setreg("W0", 8)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # 64-bit.

    # Execute sequentially.
    @itest_custom(["tbnz x0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_min_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz x0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_min_one64(self):
        self._setreg("X0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbnz x0, 63, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_max_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz x0, 63, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_max_one64(self):
        self._setreg("X0", 0x8000000000000000)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbnz x0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbnz x0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbnz_one64(self):
        self._setreg("X0", 8)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # TBZ.

    # 32-bit.

    # Jump over the second instruction.
    @itest_custom(["tbz w0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_min_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz w0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_min_one32(self):
        self._setreg("W0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbz w0, 31, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_max_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz w0, 31, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_max_one32(self):
        self._setreg("W0", 0x80000000)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbz w0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_zero32(self):
        self._setreg("W0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz w0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_one32(self):
        self._setreg("W0", 8)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # 64-bit.

    # Jump over the second instruction.
    @itest_custom(["tbz x0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_min_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz x0, 0, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_min_one64(self):
        self._setreg("X0", 1)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbz x0, 63, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_max_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz x0, 63, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_max_one64(self):
        self._setreg("X0", 0x8000000000000000)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # Jump over the second instruction.
    @itest_custom(["tbz x0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_zero64(self):
        self._setreg("X0", 0)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 8)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 0)
        self.assertEqual(self.rf.read("X2"), 43)

    # Execute sequentially.
    @itest_custom(["tbz x0, 3, .+8", "mov x1, 42", "mov x2, 43"], multiple_insts=True)
    def test_tbz_one64(self):
        self._setreg("X0", 8)
        self._setreg("PC", self.cpu.PC)
        pc = self.cpu.PC
        self._execute(check_pc=False)
        self.assertEqual(self.rf.read("PC"), pc + 4)
        self.assertEqual(self.rf.read("LR"), 0)
        self.assertEqual(self.rf.read("X30"), 0)
        self._execute()
        self.assertEqual(self.rf.read("X1"), 42)
        self.assertEqual(self.rf.read("X2"), 0)

    # TST (immediate).

    # 32-bit.

    @itest_setregs("W1=0x41424344")
    @itest("tst w1, #0xffff")
    def test_tst_imm32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x81424344")
    @itest("tst w1, #0xffff0000")
    def test_tst_imm2_32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x44434241")
    @itest("tst w1, #1")
    def test_tst_imm3_32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0")
    @itest("tst w1, #1")
    def test_tst_imm4_32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    # 64-bit.

    @itest_setregs("X1=0x8142434445464748")
    @itest("tst x1, #0xffff0000ffff0000")
    def test_tst_imm64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x4142434445464748")
    @itest("tst x1, #0x0000ffff0000ffff")
    def test_tst_imm2_64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x4847464544434241")
    @itest("tst x1, #1")
    def test_tst_imm3_64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0")
    @itest("tst x1, #1")
    def test_tst_imm4_64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    # TST (shifted register).

    # 32-bit.

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("tst w1, w2")
    def test_tst_sft_reg32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0")
    @itest("tst w1, w2")
    def test_tst_sft_reg_zero32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("tst w1, w2, lsl #0")
    def test_tst_sft_reg_lsl_min32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("tst w1, w2, lsl #31")
    def test_tst_sft_reg_lsl_max32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("tst w1, w2, lsl #4")
    def test_tst_sft_reg_lsl32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("tst w1, w2, lsr #0")
    def test_tst_sft_reg_lsr_min32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("tst w1, w2, lsr #31")
    def test_tst_sft_reg_lsr_max32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("tst w1, w2, lsr #4")
    def test_tst_sft_reg_lsr32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("tst w1, w2, asr #0")
    def test_tst_sft_reg_asr_min32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("tst w1, w2, asr #31")
    def test_tst_sft_reg_asr_max32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("tst w1, w2, asr #4")
    def test_tst_sft_reg_asr32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("W1=0x4142ffff", "W2=0xffff4344")
    @itest("tst w1, w2, ror #0")
    def test_tst_sft_reg_ror_min32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x80000001")
    @itest("tst w1, w2, ror #31")
    def test_tst_sft_reg_ror_max32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0x81424344")
    @itest("tst w1, w2, ror #4")
    def test_tst_sft_reg_ror32(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    # 64-bit.

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("tst x1, x2")
    def test_tst_sft_reg64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0")
    @itest("tst x1, x2")
    def test_tst_sft_reg_zero64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x40000000)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("tst x1, x2, lsl #0")
    def test_tst_sft_reg_lsl_min64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("tst x1, x2, lsl #63")
    def test_tst_sft_reg_lsl_max64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("tst x1, x2, lsl #4")
    def test_tst_sft_reg_lsl64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("tst x1, x2, lsr #0")
    def test_tst_sft_reg_lsr_min64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("tst x1, x2, lsr #63")
    def test_tst_sft_reg_lsr_max64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("tst x1, x2, lsr #4")
    def test_tst_sft_reg_lsr64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("tst x1, x2, asr #0")
    def test_tst_sft_reg_asr_min64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("tst x1, x2, asr #63")
    def test_tst_sft_reg_asr_max64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("tst x1, x2, asr #4")
    def test_tst_sft_reg_asr64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    @itest_setregs("X1=0x41424344ffffffff", "X2=0xffffffff45464748")
    @itest("tst x1, x2, ror #0")
    def test_tst_sft_reg_ror_min64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8000000000000001")
    @itest("tst x1, x2, ror #63")
    def test_tst_sft_reg_ror_max64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0x8142434445464748")
    @itest("tst x1, x2, ror #4")
    def test_tst_sft_reg_ror64(self):
        self.assertEqual(self.rf.read("XZR"), 0)
        self.assertEqual(self.rf.read("WZR"), 0)
        self.assertEqual(self.rf.read("NZCV"), 0x80000000)

    # UBFIZ.

    # 32-bit.

    @itest_setregs("W1=0x44434241")
    @itest("ubfiz w0, w1, #0, #1")
    def test_ubfiz_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x41424344")
    @itest("ubfiz w0, w1, #0, #32")
    def test_ubfiz_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x44434241")
    @itest("ubfiz w0, w1, #31, #1")
    def test_ubfiz_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    @itest_setregs("W1=0x41427fff")
    @itest("ubfiz w0, w1, #17, #15")
    def test_ubfiz32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFE0000)
        self.assertEqual(self.rf.read("W0"), 0xFFFE0000)

    # 64-bit.

    @itest_setregs("X1=0x4847464544434241")
    @itest("ubfiz x0, x1, #0, #1")
    def test_ubfiz_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x4142434445464748")
    @itest("ubfiz x0, x1, #0, #64")
    def test_ubfiz_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x4847464544434241")
    @itest("ubfiz x0, x1, #63, #1")
    def test_ubfiz_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0x414243447fffffff")
    @itest("ubfiz x0, x1, #33, #31")
    def test_ubfiz64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFE00000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # UBFM.

    # 32-bit.

    # This is actually ubfx.
    @itest_setregs("W0=0xffffffff", "W1=0x41424328")
    @itest("ubfm w0, w1, #3, #5")
    def test_ubfm_ge32(self):
        self.assertEqual(self.rf.read("X0"), 5)
        self.assertEqual(self.rf.read("W0"), 5)

    # This is actually ubfiz.
    @itest_setregs("W0=0xffffffff", "W1=0x41424349")
    @itest("ubfm w0, w1, #5, #3")
    def test_ubfm_lt32(self):
        self.assertEqual(self.rf.read("X0"), 0x48000000)
        self.assertEqual(self.rf.read("W0"), 0x48000000)

    # This is actually lsr.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("ubfm w0, w1, #0, #31")
    def test_ubfm_ge_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    # This is actually ubfiz.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("ubfm w0, w1, #31, #0")
    def test_ubfm_lt_max32(self):
        self.assertEqual(self.rf.read("X0"), 2)
        self.assertEqual(self.rf.read("W0"), 2)

    # This is actually ubfx.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("ubfm w0, w1, #0, #0")
    def test_ubfm_ge_min32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    # This is actually lsl.
    @itest_setregs("W0=0xffffffff", "W1=0x44434241")
    @itest("ubfm w0, w1, #1, #0")
    def test_ubfm_lt_min32(self):
        self.assertEqual(self.rf.read("X0"), 0x80000000)
        self.assertEqual(self.rf.read("W0"), 0x80000000)

    # This is actually uxtb.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("ubfm w0, w1, #0, #7")
    def test_ubfm_uxtb(self):
        self.assertEqual(self.rf.read("X0"), 0x44)
        self.assertEqual(self.rf.read("W0"), 0x44)

    # This is actually uxth.
    @itest_setregs("W0=0xffffffff", "W1=0x41424344")
    @itest("ubfm w0, w1, #0, #15")
    def test_ubfm_uxth(self):
        self.assertEqual(self.rf.read("X0"), 0x4344)
        self.assertEqual(self.rf.read("W0"), 0x4344)

    # 64-bit.

    # This is actually ubfx.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464728")
    @itest("ubfm x0, x1, #3, #5")
    def test_ubfm_ge64(self):
        self.assertEqual(self.rf.read("X0"), 5)
        self.assertEqual(self.rf.read("W0"), 5)

    # This is actually ubfiz.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464749")
    @itest("ubfm x0, x1, #5, #3")
    def test_ubfm_lt64(self):
        self.assertEqual(self.rf.read("X0"), 0x4800000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # This is actually lsr.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4142434445464748")
    @itest("ubfm x0, x1, #0, #63")
    def test_ubfm_ge_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    # This is actually ubfiz.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("ubfm x0, x1, #63, #0")
    def test_ubfm_lt_max64(self):
        self.assertEqual(self.rf.read("X0"), 2)
        self.assertEqual(self.rf.read("W0"), 2)

    # This is actually ubfx.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("ubfm x0, x1, #0, #0")
    def test_ubfm_ge_min64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    # This is actually lsl.
    @itest_setregs("X0=0xffffffffffffffff", "X1=0x4847464544434241")
    @itest("ubfm x0, x1, #1, #0")
    def test_ubfm_lt_min64(self):
        self.assertEqual(self.rf.read("X0"), 0x8000000000000000)
        self.assertEqual(self.rf.read("W0"), 0)

    # UBFX.

    # 32-bit.

    @itest_setregs("W1=0x44434241")
    @itest("ubfx w0, w1, #0, #1")
    def test_ubfx_min_min32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0x41424344")
    @itest("ubfx w0, w1, #0, #32")
    def test_ubfx_min_max32(self):
        self.assertEqual(self.rf.read("X0"), 0x41424344)
        self.assertEqual(self.rf.read("W0"), 0x41424344)

    @itest_setregs("W1=0x81424344")
    @itest("ubfx w0, w1, #31, #1")
    def test_ubfx_max_min32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0xffff4344")
    @itest("ubfx w0, w1, #16, #16")
    def test_ubfx32(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFF)

    # 64-bit.

    @itest_setregs("X1=0x4847464544434241")
    @itest("ubfx x0, x1, #0, #1")
    def test_ubfx_min_min64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0x4142434445464748")
    @itest("ubfx x0, x1, #0, #64")
    def test_ubfx_min_max64(self):
        self.assertEqual(self.rf.read("X0"), 0x4142434445464748)
        self.assertEqual(self.rf.read("W0"), 0x45464748)

    @itest_setregs("X1=0x8142434445464748")
    @itest("ubfx x0, x1, #63, #1")
    def test_ubfx_max_min64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0xffffffff45464748")
    @itest("ubfx x0, x1, #32, #32")
    def test_ubfx64(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    # UDIV.

    # 32-bit.

    @itest_setregs("W1=0", "W2=0")
    @itest("udiv w0, w1, w2")
    def test_udiv_min32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0xffffffff", "W2=0xffffffff")
    @itest("udiv w0, w1, w2")
    def test_udiv_max32(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("W1=0xffffffff", "W2=0")
    @itest("udiv w0, w1, w2")
    def test_udiv0_32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("W1=0xffffffff", "W2=2")
    @itest("udiv w0, w1, w2")
    def test_udiv_neg32(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0x7FFFFFFF)

    @itest_setregs("W1=1", "W2=2")
    @itest("udiv w0, w1, w2")
    def test_udiv_pos32(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    # 64-bit.

    @itest_setregs("X1=0", "X2=0")
    @itest("udiv x0, x1, x2")
    def test_udiv_min64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0xffffffffffffffff")
    @itest("udiv x0, x1, x2")
    def test_udiv_max64(self):
        self.assertEqual(self.rf.read("X0"), 1)
        self.assertEqual(self.rf.read("W0"), 1)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0")
    @itest("udiv x0, x1, x2")
    def test_udiv0_64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=2")
    @itest("udiv x0, x1, x2")
    def test_udiv_neg64(self):
        self.assertEqual(self.rf.read("X0"), 0x7FFFFFFFFFFFFFFF)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFF)

    @itest_setregs("X1=1", "X2=2")
    @itest("udiv x0, x1, x2")
    def test_udiv_pos64(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    # UMOV.

    # XXX: Uses 'reset'.

    def _umov(self, mnem, dst, vess, elem_size, elem_count):
        for i in range(elem_count):
            val = 0x81828384858687889192939495969798
            sft = i * elem_size
            res = (val >> sft) & Mask(elem_size)
            insn = f"{mnem} {dst}0, v1.{vess}[{i}]"

            @itest_setregs(f"V1={val}")
            @itest_custom(
                # Disable traps first.
                ["mrs x30, cpacr_el1", "orr x30, x30, #0x300000", "msr cpacr_el1, x30", insn],
                multiple_insts=True,
            )
            def f(self):
                def assertEqual(x, y):
                    self.assertEqual(x, y, msg=insn)

                for i in range(4):
                    self._execute(reset=i == 0)
                assertEqual(self.rf.read("X0"), res & Mask(64))
                assertEqual(self.rf.read("W0"), res & Mask(32))

            self.setUp()
            f(self)

    def test_umov(self):
        self._umov(mnem="umov", dst="w", vess="b", elem_size=8, elem_count=16)
        self._umov(mnem="umov", dst="w", vess="h", elem_size=16, elem_count=8)
        self._umov(mnem="umov", dst="w", vess="s", elem_size=32, elem_count=4)
        self._umov(mnem="umov", dst="x", vess="d", elem_size=64, elem_count=2)

    # UMULH.

    @itest_setregs("X1=0", "X2=0")
    @itest("umulh x0, x1, x2")
    def test_umulh_min(self):
        self.assertEqual(self.rf.read("X0"), 0)
        self.assertEqual(self.rf.read("W0"), 0)

    @itest_setregs("X1=0xffffffffffffffff", "X2=0xffffffffffffffff")
    @itest("umulh x0, x1, x2")
    def test_umulh_max(self):
        self.assertEqual(self.rf.read("X0"), 0xFFFFFFFFFFFFFFFE)
        self.assertEqual(self.rf.read("W0"), 0xFFFFFFFE)

    @itest_setregs("X1=0x4142434445464748", "X2=0x4142434445464748")
    @itest("umulh x0, x1, x2")
    def test_umulh(self):
        self.assertEqual(self.rf.read("X0"), 0x10A2B74F6C0E36E6)
        self.assertEqual(self.rf.read("W0"), 0x6C0E36E6)

    # UXTB.

    @itest_setregs("W1=0x41424381")
    @itest("uxtb w0, w1")
    def test_uxtb(self):
        self.assertEqual(self.rf.read("X0"), 0x81)
        self.assertEqual(self.rf.read("W0"), 0x81)

    # UXTH.

    @itest_setregs("W1=0x41428561")
    @itest("uxth w0, w1")
    def test_uxth(self):
        self.assertEqual(self.rf.read("X0"), 0x8561)
        self.assertEqual(self.rf.read("W0"), 0x8561)


class Aarch64CpuInstructions(unittest.TestCase, Aarch64Instructions):
    def setUp(self):
        # XXX: Adapted from the Armv7 test code.
        self.cpu = Cpu(Memory64())
        self.mem = self.cpu.memory
        self.rf = self.cpu.regfile

    def _execute(self, check_pc=True, **kwargs):
        pc = self.cpu.PC
        self.cpu.execute()
        if check_pc:
            self.assertEqual(self.cpu.PC, pc + 4)


class Aarch64UnicornInstructions(unittest.TestCase, Aarch64Instructions):
    def setUp(self):
        # XXX: Adapted from the Armv7 test code.
        self.cpu = Cpu(Memory64())
        self.mem = self.cpu.memory
        self.rf = self.cpu.regfile

    def _setupCpu(self, asm, mode=CS_MODE_ARM, multiple_insts=False):
        super()._setupCpu(asm, mode, multiple_insts)
        self.backup_emu = UnicornEmulator(self.cpu)
        # Make sure that 'self._emu' is set.
        self.backup_emu.reset()
        # XXX: Map the data region as well?
        # Map the stack.
        self.backup_emu._create_emulated_mapping(self.backup_emu._emu, self.cpu.STACK)

    # XXX: Unicorn doesn't allow to write to and read from system
    # registers directly (see 'arm64_reg_write' and 'arm64_reg_read').
    # The only way to propagate this information is via the MSR
    # (register) and MRS instructions, without resetting the emulator
    # state in between.
    # Note: in HEAD, this is fixed for some system registers, so revise
    # this after upgrading from 1.0.1.
    def _execute(self, check_pc=True, reset=True, **kwargs):
        pc = self.cpu.PC
        insn = self.cpu.decode_instruction(pc)
        self.backup_emu.emulate(insn, reset=reset)
        if check_pc:
            self.assertEqual(self.cpu.PC, pc + 4)


class Aarch64SymInstructions(unittest.TestCase, Aarch64Instructions):
    def setUp(self):
        # XXX: Adapted from the Armv7 test code.
        self.cs = ConstraintSet()
        self.cpu = Cpu(SMemory64(self.cs))
        self.mem = self.cpu.memory
        self.rf = self.cpu.regfile

    def _get_all_values1(self, expr):
        values = Z3Solver.instance().get_all_values(self.cs, expr)
        self.assertEqual(len(values), 1)
        return values[0]

    def _execute(self, check_pc=True, check_cs=True, **kwargs):
        # Make sure there are some constraints.  Otherwise, it would be the same
        # as testing concrete values.
        if check_cs:
            self.assertTrue(len(self.cs) > 0)

        pc = self.cpu.PC

        # XXX: Copied from 'test_x86.py'.
        done = False
        while not done:
            try:
                self.cpu.execute()
                done = True
            except ConcretizeRegister as e:
                expr = getattr(self.cpu, e.reg_name)
                value = self._get_all_values1(expr)
                setattr(self.cpu, e.reg_name, value)

        if check_pc:
            self.assertEqual(self.cpu.PC, pc + 4)

    def assertEqual(self, actual, expected, *args, **kwargs):
        if isinstance(actual, int):
            pass
        else:
            actual = self._get_all_values1(actual)

        if isinstance(expected, int):
            pass
        else:
            expected = self._get_all_values1(expected)

        super().assertEqual(actual, expected, *args, **kwargs)
