
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\Program Files\Lattice\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: GLEN

Implementation : Implementation
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 7
FID:  path (prevtimestamp, timestamp)
0        C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\machxo2.v (N/A, 2023-08-10 12:56:42)
1        C:\Program Files\Lattice\diamond\3.13\synpbase\lib\lucent\pmi_def.v (N/A, 2023-08-10 12:56:42)
2        C:\Program Files\Lattice\diamond\3.13\synpbase\lib\vlog\hypermods.v (N/A, 2023-08-10 10:32:12)
3        C:\Program Files\Lattice\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (N/A, 2023-08-10 10:32:12)
4        C:\Program Files\Lattice\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2023-08-10 10:32:12)
5        C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Source\AppModules\FreqDiv20Bit.v (N/A, 2024-08-06 16:06:42)
6        C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Source\Fipsy_Top.v (N/A, 2024-08-27 17:42:16)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.Fipsy_Top.verilog may have changed because the following files changed:
                        C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Source\Fipsy_Top.v (N/A, 2024-08-27 17:42:16) <-- (module definition)
1        work.FreqDiv20Bit.verilog may have changed because the following files changed:
                        C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Source\AppModules\FreqDiv20Bit.v (N/A, 2024-08-06 16:06:42) <-- (module definition)
                        C:\Users\enact\Projects\Fipsy-FPGA-edu\Examples\FipsyV2 - XO2-1200\1. Blinky\project_files\Source\Fipsy_Top.v (N/A, 2024-08-27 17:42:16) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
