/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
pkrvmq0rgcvqdmg
+ date
Thu Jul 17 21:33:52 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1752788032
+ CACTUS_STARTTIME=1752788032
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Jul 17 2025 (21:26:03)
Run date:          Jul 17 2025 (21:33:52+0000)
Run host:          pkrvmq0rgcvqdmg.ssfzskga0ddeljzi0dcjvzol0f.cx.internal.cloudapp.net (pid=135845)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: pkrvmq0rgcvqdmg
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=328badb9-3b76-8149-b218-3dd1cabe26d3, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=pkrvmq0rgcvqdmg, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126091 sec
      iterations=10000000... time=0.0125718 sec
      iterations=100000000... time=0.124575 sec
      iterations=900000000... time=1.12022 sec
      iterations=900000000... time=0.840576 sec
      result: 6.43683 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00199103 sec
      iterations=10000000... time=0.0198261 sec
      iterations=100000000... time=0.19838 sec
      iterations=600000000... time=1.19003 sec
      result: 16.1341 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157696 sec
      iterations=10000000... time=0.015585 sec
      iterations=100000000... time=0.155339 sec
      iterations=700000000... time=1.08794 sec
      result: 10.2946 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125596 sec
      iterations=10000... time=0.00125467 sec
      iterations=100000... time=0.0124225 sec
      iterations=1000000... time=0.124325 sec
      iterations=9000000... time=1.11863 sec
      result: 1.24293 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.0006061 sec
      iterations=10000... time=0.00548894 sec
      iterations=100000... time=0.0548451 sec
      iterations=1000000... time=0.553365 sec
      iterations=2000000... time=1.11092 sec
      result: 5.55461 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=3.186e-06 sec
      iterations=100... time=3.3102e-05 sec
      iterations=1000... time=0.000268905 sec
      iterations=10000... time=0.00253174 sec
      iterations=100000... time=0.0245792 sec
      iterations=1000000... time=0.245332 sec
      iterations=4000000... time=0.98116 sec
      iterations=8000000... time=1.96159 sec
      result: 100.229 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.797e-06 sec
      iterations=10... time=6.1857e-05 sec
      iterations=100... time=0.000504989 sec
      iterations=1000... time=0.00508243 sec
      iterations=10000... time=0.0507603 sec
      iterations=100000... time=0.508109 sec
      iterations=200000... time=1.01186 sec
      result: 77.7215 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.347e-06 sec
      iterations=10000... time=3.2161e-05 sec
      iterations=100000... time=0.000262654 sec
      iterations=1000000... time=0.00248998 sec
      iterations=10000000... time=0.0248672 sec
      iterations=100000000... time=0.248594 sec
      iterations=400000000... time=0.99593 sec
      iterations=800000000... time=1.99007 sec
      result: 0.310949 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.2594e-05 sec
      iterations=10000... time=9.4107e-05 sec
      iterations=100000... time=0.00095785 sec
      iterations=1000000... time=0.00969181 sec
      iterations=10000000... time=0.0964666 sec
      iterations=100000000... time=0.950922 sec
      iterations=200000000... time=1.86877 sec
      result: 1.16798 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.537e-06 sec
      iterations=100... time=3.741e-05 sec
      iterations=1000... time=0.000285296 sec
      iterations=10000... time=0.00279326 sec
      iterations=100000... time=0.027831 sec
      iterations=1000000... time=0.278485 sec
      iterations=4000000... time=1.11336 sec
      result: 88.2952 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.585e-06 sec
      iterations=10... time=6.928e-05 sec
      iterations=100... time=0.000467008 sec
      iterations=1000... time=0.0046073 sec
      iterations=10000... time=0.0464223 sec
      iterations=100000... time=0.461601 sec
      iterations=200000... time=0.923764 sec
      iterations=400000... time=1.85111 sec
      result: 84.9685 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0127e-05 sec
      iterations=10... time=0.000301367 sec
      iterations=100... time=0.002953 sec
      iterations=1000... time=0.0291479 sec
      iterations=10000... time=0.297007 sec
      iterations=40000... time=1.23429 sec
      result: 0.0559997 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000170331 sec
      iterations=10... time=0.00173677 sec
      iterations=100... time=0.0168338 sec
      iterations=1000... time=0.167875 sec
      iterations=7000... time=1.15458 sec
      result: 0.147866 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00439104 sec
      iterations=10... time=0.0416974 sec
      iterations=100... time=0.414241 sec
      iterations=300... time=1.24877 sec
      result: 0.374983 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00127641 sec
      iterations=10000000... time=0.0124619 sec
      iterations=100000000... time=0.124469 sec
      iterations=900000000... time=1.13721 sec
      iterations=900000000... time=0.841274 sec
      result: 6.08235 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019825 sec
      iterations=10000000... time=0.0198206 sec
      iterations=100000000... time=0.198235 sec
      iterations=600000000... time=1.18972 sec
      result: 16.1383 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157528 sec
      iterations=10000000... time=0.015537 sec
      iterations=100000000... time=0.155559 sec
      iterations=700000000... time=1.08862 sec
      result: 10.2883 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124589 sec
      iterations=10000... time=0.0012493 sec
      iterations=100000... time=0.0124312 sec
      iterations=1000000... time=0.124349 sec
      iterations=9000000... time=1.11902 sec
      result: 1.24335 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000496966 sec
      iterations=10000... time=0.00459508 sec
      iterations=100000... time=0.0453288 sec
      iterations=1000000... time=0.455959 sec
      iterations=2000000... time=0.904469 sec
      iterations=4000000... time=1.80966 sec
      result: 4.52416 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.055e-07 sec
      iterations=10... time=3.156e-06 sec
      iterations=100... time=3.3223e-05 sec
      iterations=1000... time=0.000291624 sec
      iterations=10000... time=0.00262293 sec
      iterations=100000... time=0.0244795 sec
      iterations=1000000... time=0.26666 sec
      iterations=4000000... time=0.980211 sec
      iterations=8000000... time=1.96088 sec
      result: 100.265 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.9295e-06 sec
      iterations=10... time=5.3471e-05 sec
      iterations=100... time=0.00050198 sec
      iterations=1000... time=0.00511529 sec
      iterations=10000... time=0.0508718 sec
      iterations=100000... time=0.498275 sec
      iterations=200000... time=0.998746 sec
      iterations=400000... time=1.99067 sec
      result: 79.0117 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.5365e-06 sec
      iterations=10000... time=3.1915e-05 sec
      iterations=100000... time=0.00028122 sec
      iterations=1000000... time=0.00254017 sec
      iterations=10000000... time=0.024905 sec
      iterations=100000000... time=0.248753 sec
      iterations=400000000... time=0.995553 sec
      iterations=800000000... time=1.99492 sec
      result: 0.311706 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.24335e-05 sec
      iterations=10000... time=9.284e-05 sec
      iterations=100000... time=0.000909171 sec
      iterations=1000000... time=0.00905643 sec
      iterations=10000000... time=0.0907294 sec
      iterations=100000000... time=0.904387 sec
      iterations=200000000... time=1.79161 sec
      result: 1.11976 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.4465e-06 sec
      iterations=100... time=3.5008e-05 sec
      iterations=1000... time=0.000307057 sec
      iterations=10000... time=0.00273484 sec
      iterations=100000... time=0.0270288 sec
      iterations=1000000... time=0.270357 sec
      iterations=4000000... time=1.08188 sec
      result: 90.8639 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0054e-05 sec
      iterations=10... time=6.34745e-05 sec
      iterations=100... time=0.000560113 sec
      iterations=1000... time=0.00478027 sec
      iterations=10000... time=0.0479061 sec
      iterations=100000... time=0.470138 sec
      iterations=200000... time=0.948582 sec
      iterations=400000... time=1.87827 sec
      result: 83.7401 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.24e-06 sec
      iterations=10... time=7.9109e-05 sec
      iterations=100... time=0.000803882 sec
      iterations=1000... time=0.00809189 sec
      iterations=10000... time=0.0816199 sec
      iterations=100000... time=0.822244 sec
      iterations=200000... time=1.65656 sec
      result: 0.208626 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.54155e-05 sec
      iterations=10... time=0.000394658 sec
      iterations=100... time=0.00399819 sec
      iterations=1000... time=0.0399521 sec
      iterations=10000... time=0.391021 sec
      iterations=30000... time=1.17316 sec
      result: 0.623674 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000939483 sec
      iterations=10... time=0.0108095 sec
      iterations=100... time=0.108746 sec
      iterations=1000... time=1.08074 sec
      result: 1.44428 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Jul 17 21:34:58 UTC 2025
+ echo Done.
Done.
  Elapsed time: 66.7 s
