// Seed: 2244819839
module module_0 #(
    parameter id_31 = 32'd18
) (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input tri0 id_5
    , id_24,
    input tri0 id_6,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    input uwire id_10,
    output wire id_11,
    input tri id_12,
    input wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input wand id_17,
    output wire id_18,
    input wire id_19,
    output supply0 id_20,
    output tri0 id_21,
    input wand id_22
);
  assign id_24 = id_4;
  wire id_25, id_26, id_27;
  assign module_1.id_18 = 0;
  wire id_28, id_29;
  integer id_30 = id_28, _id_31;
  wire id_32;
  ;
  wire [id_31 : -1] id_33;
endmodule
module module_1 #(
    parameter id_10 = 32'd93,
    parameter id_15 = 32'd17,
    parameter id_21 = 32'd62,
    parameter id_3  = 32'd67,
    parameter id_40 = 32'd50
) (
    output wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 _id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri _id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 _id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wand id_19[1 : id_21  -  id_3],
    input wand id_20,
    input tri1 _id_21,
    output supply0 id_22,
    input tri id_23,
    input wand id_24,
    input wire id_25,
    input tri1 id_26[1 : id_40  >>  1  +  (  id_10  )],
    output tri0 id_27,
    output wire id_28,
    input tri1 id_29,
    output tri1 id_30,
    input tri0 id_31,
    output wor id_32,
    input supply0 id_33,
    input uwire id_34,
    input supply1 id_35,
    input wor id_36,
    input tri id_37,
    input tri id_38,
    input wire id_39,
    input wor _id_40
);
  wire [id_15 : ~ ""] id_42;
  module_0 modCall_1 (
      id_8,
      id_38,
      id_34,
      id_30,
      id_16,
      id_14,
      id_11,
      id_31,
      id_32,
      id_29,
      id_29,
      id_30,
      id_39,
      id_29,
      id_6,
      id_37,
      id_35,
      id_2,
      id_27,
      id_23,
      id_27,
      id_32,
      id_9
  );
  logic   id_43;
  integer id_44;
endmodule
