;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Uart_Mc
Uart_Mc_rx__0__DR EQU CYREG_GPIO_PRT7_DR
Uart_Mc_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Uart_Mc_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Uart_Mc_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Uart_Mc_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
Uart_Mc_rx__0__HSIOM_GPIO EQU 0
Uart_Mc_rx__0__HSIOM_I2C EQU 14
Uart_Mc_rx__0__HSIOM_I2C_SCL EQU 14
Uart_Mc_rx__0__HSIOM_MASK EQU 0x0000000F
Uart_Mc_rx__0__HSIOM_SHIFT EQU 0
Uart_Mc_rx__0__HSIOM_SPI EQU 15
Uart_Mc_rx__0__HSIOM_SPI_MOSI EQU 15
Uart_Mc_rx__0__HSIOM_UART EQU 9
Uart_Mc_rx__0__HSIOM_UART_RX EQU 9
Uart_Mc_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_rx__0__MASK EQU 0x01
Uart_Mc_rx__0__PC EQU CYREG_GPIO_PRT7_PC
Uart_Mc_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
Uart_Mc_rx__0__PORT EQU 7
Uart_Mc_rx__0__PS EQU CYREG_GPIO_PRT7_PS
Uart_Mc_rx__0__SHIFT EQU 0
Uart_Mc_rx__DR EQU CYREG_GPIO_PRT7_DR
Uart_Mc_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Uart_Mc_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Uart_Mc_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Uart_Mc_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_rx__INTR EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_rx__MASK EQU 0x01
Uart_Mc_rx__PC EQU CYREG_GPIO_PRT7_PC
Uart_Mc_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
Uart_Mc_rx__PORT EQU 7
Uart_Mc_rx__PS EQU CYREG_GPIO_PRT7_PS
Uart_Mc_rx__SHIFT EQU 0
Uart_Mc_SCB__CTRL EQU CYREG_SCB3_CTRL
Uart_Mc_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
Uart_Mc_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
Uart_Mc_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
Uart_Mc_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
Uart_Mc_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
Uart_Mc_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
Uart_Mc_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
Uart_Mc_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
Uart_Mc_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
Uart_Mc_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
Uart_Mc_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
Uart_Mc_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
Uart_Mc_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
Uart_Mc_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
Uart_Mc_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
Uart_Mc_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
Uart_Mc_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
Uart_Mc_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
Uart_Mc_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
Uart_Mc_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
Uart_Mc_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
Uart_Mc_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
Uart_Mc_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
Uart_Mc_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
Uart_Mc_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
Uart_Mc_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
Uart_Mc_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
Uart_Mc_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
Uart_Mc_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
Uart_Mc_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
Uart_Mc_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
Uart_Mc_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
Uart_Mc_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
Uart_Mc_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
Uart_Mc_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
Uart_Mc_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
Uart_Mc_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
Uart_Mc_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
Uart_Mc_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
Uart_Mc_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
Uart_Mc_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
Uart_Mc_SCB__INTR_M EQU CYREG_SCB3_INTR_M
Uart_Mc_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
Uart_Mc_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
Uart_Mc_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
Uart_Mc_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
Uart_Mc_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
Uart_Mc_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
Uart_Mc_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
Uart_Mc_SCB__INTR_S EQU CYREG_SCB3_INTR_S
Uart_Mc_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
Uart_Mc_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
Uart_Mc_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
Uart_Mc_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
Uart_Mc_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
Uart_Mc_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
Uart_Mc_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
Uart_Mc_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
Uart_Mc_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
Uart_Mc_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
Uart_Mc_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
Uart_Mc_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
Uart_Mc_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
Uart_Mc_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
Uart_Mc_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
Uart_Mc_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
Uart_Mc_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
Uart_Mc_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
Uart_Mc_SCB__SS0_POSISTION EQU 0
Uart_Mc_SCB__SS1_POSISTION EQU 1
Uart_Mc_SCB__SS2_POSISTION EQU 2
Uart_Mc_SCB__SS3_POSISTION EQU 3
Uart_Mc_SCB__STATUS EQU CYREG_SCB3_STATUS
Uart_Mc_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
Uart_Mc_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
Uart_Mc_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
Uart_Mc_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
Uart_Mc_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
Uart_Mc_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
Uart_Mc_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
Uart_Mc_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
Uart_Mc_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
Uart_Mc_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Uart_Mc_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Uart_Mc_SCB_IRQ__INTC_MASK EQU 0x400
Uart_Mc_SCB_IRQ__INTC_NUMBER EQU 10
Uart_Mc_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
Uart_Mc_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Uart_Mc_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
Uart_Mc_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Uart_Mc_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
Uart_Mc_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Uart_Mc_SCBCLK__DIV_ID EQU 0x00000041
Uart_Mc_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Uart_Mc_SCBCLK__PA_DIV_ID EQU 0x000000FF
Uart_Mc_tx__0__DR EQU CYREG_GPIO_PRT7_DR
Uart_Mc_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Uart_Mc_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Uart_Mc_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Uart_Mc_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
Uart_Mc_tx__0__HSIOM_GPIO EQU 0
Uart_Mc_tx__0__HSIOM_I2C EQU 14
Uart_Mc_tx__0__HSIOM_I2C_SDA EQU 14
Uart_Mc_tx__0__HSIOM_MASK EQU 0x000000F0
Uart_Mc_tx__0__HSIOM_SHIFT EQU 4
Uart_Mc_tx__0__HSIOM_SPI EQU 15
Uart_Mc_tx__0__HSIOM_SPI_MISO EQU 15
Uart_Mc_tx__0__HSIOM_UART EQU 9
Uart_Mc_tx__0__HSIOM_UART_TX EQU 9
Uart_Mc_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_tx__0__MASK EQU 0x02
Uart_Mc_tx__0__PC EQU CYREG_GPIO_PRT7_PC
Uart_Mc_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
Uart_Mc_tx__0__PORT EQU 7
Uart_Mc_tx__0__PS EQU CYREG_GPIO_PRT7_PS
Uart_Mc_tx__0__SHIFT EQU 1
Uart_Mc_tx__DR EQU CYREG_GPIO_PRT7_DR
Uart_Mc_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Uart_Mc_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Uart_Mc_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Uart_Mc_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_tx__INTR EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Uart_Mc_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Uart_Mc_tx__MASK EQU 0x02
Uart_Mc_tx__PC EQU CYREG_GPIO_PRT7_PC
Uart_Mc_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
Uart_Mc_tx__PORT EQU 7
Uart_Mc_tx__PS EQU CYREG_GPIO_PRT7_PS
Uart_Mc_tx__SHIFT EQU 1

; BuzzerVol
BuzzerVol__0__DR EQU CYREG_GPIO_PRT3_DR
BuzzerVol__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BuzzerVol__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BuzzerVol__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BuzzerVol__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BuzzerVol__0__HSIOM_MASK EQU 0x0F000000
BuzzerVol__0__HSIOM_SHIFT EQU 24
BuzzerVol__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerVol__0__INTR EQU CYREG_GPIO_PRT3_INTR
BuzzerVol__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerVol__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BuzzerVol__0__MASK EQU 0x40
BuzzerVol__0__PC EQU CYREG_GPIO_PRT3_PC
BuzzerVol__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BuzzerVol__0__PORT EQU 3
BuzzerVol__0__PS EQU CYREG_GPIO_PRT3_PS
BuzzerVol__0__SHIFT EQU 6
BuzzerVol__DR EQU CYREG_GPIO_PRT3_DR
BuzzerVol__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BuzzerVol__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BuzzerVol__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BuzzerVol__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerVol__INTR EQU CYREG_GPIO_PRT3_INTR
BuzzerVol__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerVol__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BuzzerVol__MASK EQU 0x40
BuzzerVol__PC EQU CYREG_GPIO_PRT3_PC
BuzzerVol__PC2 EQU CYREG_GPIO_PRT3_PC2
BuzzerVol__PORT EQU 3
BuzzerVol__PS EQU CYREG_GPIO_PRT3_PS
BuzzerVol__SHIFT EQU 6

; BuzzerFreq
BuzzerFreq__0__DR EQU CYREG_GPIO_PRT3_DR
BuzzerFreq__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BuzzerFreq__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BuzzerFreq__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BuzzerFreq__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BuzzerFreq__0__HSIOM_MASK EQU 0x000F0000
BuzzerFreq__0__HSIOM_SHIFT EQU 16
BuzzerFreq__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerFreq__0__INTR EQU CYREG_GPIO_PRT3_INTR
BuzzerFreq__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerFreq__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BuzzerFreq__0__MASK EQU 0x10
BuzzerFreq__0__PC EQU CYREG_GPIO_PRT3_PC
BuzzerFreq__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BuzzerFreq__0__PORT EQU 3
BuzzerFreq__0__PS EQU CYREG_GPIO_PRT3_PS
BuzzerFreq__0__SHIFT EQU 4
BuzzerFreq__DR EQU CYREG_GPIO_PRT3_DR
BuzzerFreq__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BuzzerFreq__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BuzzerFreq__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BuzzerFreq__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerFreq__INTR EQU CYREG_GPIO_PRT3_INTR
BuzzerFreq__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BuzzerFreq__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BuzzerFreq__MASK EQU 0x10
BuzzerFreq__PC EQU CYREG_GPIO_PRT3_PC
BuzzerFreq__PC2 EQU CYREG_GPIO_PRT3_PC2
BuzzerFreq__PORT EQU 3
BuzzerFreq__PS EQU CYREG_GPIO_PRT3_PS
BuzzerFreq__SHIFT EQU 4

; EncoderSink
EncoderSink__0__DR EQU CYREG_GPIO_PRT1_DR
EncoderSink__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EncoderSink__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EncoderSink__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EncoderSink__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EncoderSink__0__HSIOM_MASK EQU 0x0F000000
EncoderSink__0__HSIOM_SHIFT EQU 24
EncoderSink__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EncoderSink__0__INTR EQU CYREG_GPIO_PRT1_INTR
EncoderSink__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EncoderSink__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EncoderSink__0__MASK EQU 0x40
EncoderSink__0__PC EQU CYREG_GPIO_PRT1_PC
EncoderSink__0__PC2 EQU CYREG_GPIO_PRT1_PC2
EncoderSink__0__PORT EQU 1
EncoderSink__0__PS EQU CYREG_GPIO_PRT1_PS
EncoderSink__0__SHIFT EQU 6
EncoderSink__DR EQU CYREG_GPIO_PRT1_DR
EncoderSink__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EncoderSink__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EncoderSink__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EncoderSink__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EncoderSink__INTR EQU CYREG_GPIO_PRT1_INTR
EncoderSink__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EncoderSink__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EncoderSink__MASK EQU 0x40
EncoderSink__PC EQU CYREG_GPIO_PRT1_PC
EncoderSink__PC2 EQU CYREG_GPIO_PRT1_PC2
EncoderSink__PORT EQU 1
EncoderSink__PS EQU CYREG_GPIO_PRT1_PS
EncoderSink__SHIFT EQU 6

; SegDispData
SegDispData__0__DR EQU CYREG_GPIO_PRT0_DR
SegDispData__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispData__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispData__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispData__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SegDispData__0__HSIOM_MASK EQU 0x000F0000
SegDispData__0__HSIOM_SHIFT EQU 16
SegDispData__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispData__0__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispData__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispData__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispData__0__MASK EQU 0x10
SegDispData__0__PC EQU CYREG_GPIO_PRT0_PC
SegDispData__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispData__0__PORT EQU 0
SegDispData__0__PS EQU CYREG_GPIO_PRT0_PS
SegDispData__0__SHIFT EQU 4
SegDispData__DR EQU CYREG_GPIO_PRT0_DR
SegDispData__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispData__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispData__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispData__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispData__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispData__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispData__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispData__MASK EQU 0x10
SegDispData__PC EQU CYREG_GPIO_PRT0_PC
SegDispData__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispData__PORT EQU 0
SegDispData__PS EQU CYREG_GPIO_PRT0_PS
SegDispData__SHIFT EQU 4

; SegDispStb1
SegDispStb1__0__DR EQU CYREG_GPIO_PRT3_DR
SegDispStb1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SegDispStb1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SegDispStb1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SegDispStb1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SegDispStb1__0__HSIOM_MASK EQU 0x00F00000
SegDispStb1__0__HSIOM_SHIFT EQU 20
SegDispStb1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SegDispStb1__0__INTR EQU CYREG_GPIO_PRT3_INTR
SegDispStb1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SegDispStb1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SegDispStb1__0__MASK EQU 0x20
SegDispStb1__0__PC EQU CYREG_GPIO_PRT3_PC
SegDispStb1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SegDispStb1__0__PORT EQU 3
SegDispStb1__0__PS EQU CYREG_GPIO_PRT3_PS
SegDispStb1__0__SHIFT EQU 5
SegDispStb1__DR EQU CYREG_GPIO_PRT3_DR
SegDispStb1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SegDispStb1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SegDispStb1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SegDispStb1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SegDispStb1__INTR EQU CYREG_GPIO_PRT3_INTR
SegDispStb1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SegDispStb1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SegDispStb1__MASK EQU 0x20
SegDispStb1__PC EQU CYREG_GPIO_PRT3_PC
SegDispStb1__PC2 EQU CYREG_GPIO_PRT3_PC2
SegDispStb1__PORT EQU 3
SegDispStb1__PS EQU CYREG_GPIO_PRT3_PS
SegDispStb1__SHIFT EQU 5

; SegDispStb2
SegDispStb2__0__DR EQU CYREG_GPIO_PRT0_DR
SegDispStb2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispStb2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispStb2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispStb2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SegDispStb2__0__HSIOM_MASK EQU 0xF0000000
SegDispStb2__0__HSIOM_SHIFT EQU 28
SegDispStb2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispStb2__0__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispStb2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispStb2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispStb2__0__MASK EQU 0x80
SegDispStb2__0__PC EQU CYREG_GPIO_PRT0_PC
SegDispStb2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispStb2__0__PORT EQU 0
SegDispStb2__0__PS EQU CYREG_GPIO_PRT0_PS
SegDispStb2__0__SHIFT EQU 7
SegDispStb2__DR EQU CYREG_GPIO_PRT0_DR
SegDispStb2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispStb2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispStb2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispStb2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispStb2__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispStb2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispStb2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispStb2__MASK EQU 0x80
SegDispStb2__PC EQU CYREG_GPIO_PRT0_PC
SegDispStb2__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispStb2__PORT EQU 0
SegDispStb2__PS EQU CYREG_GPIO_PRT0_PS
SegDispStb2__SHIFT EQU 7

; HeartbeatLed
HeartbeatLed__0__DR EQU CYREG_GPIO_PRT5_DR
HeartbeatLed__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HeartbeatLed__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HeartbeatLed__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HeartbeatLed__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HeartbeatLed__0__HSIOM_MASK EQU 0x00F00000
HeartbeatLed__0__HSIOM_SHIFT EQU 20
HeartbeatLed__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HeartbeatLed__0__INTR EQU CYREG_GPIO_PRT5_INTR
HeartbeatLed__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HeartbeatLed__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HeartbeatLed__0__MASK EQU 0x20
HeartbeatLed__0__PC EQU CYREG_GPIO_PRT5_PC
HeartbeatLed__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HeartbeatLed__0__PORT EQU 5
HeartbeatLed__0__PS EQU CYREG_GPIO_PRT5_PS
HeartbeatLed__0__SHIFT EQU 5
HeartbeatLed__DR EQU CYREG_GPIO_PRT5_DR
HeartbeatLed__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HeartbeatLed__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HeartbeatLed__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HeartbeatLed__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HeartbeatLed__INTR EQU CYREG_GPIO_PRT5_INTR
HeartbeatLed__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HeartbeatLed__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HeartbeatLed__MASK EQU 0x20
HeartbeatLed__PC EQU CYREG_GPIO_PRT5_PC
HeartbeatLed__PC2 EQU CYREG_GPIO_PRT5_PC2
HeartbeatLed__PORT EQU 5
HeartbeatLed__PS EQU CYREG_GPIO_PRT5_PS
HeartbeatLed__SHIFT EQU 5

; SegDispClock
SegDispClock__0__DR EQU CYREG_GPIO_PRT0_DR
SegDispClock__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispClock__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispClock__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispClock__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SegDispClock__0__HSIOM_MASK EQU 0x0F000000
SegDispClock__0__HSIOM_SHIFT EQU 24
SegDispClock__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispClock__0__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispClock__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispClock__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispClock__0__MASK EQU 0x40
SegDispClock__0__PC EQU CYREG_GPIO_PRT0_PC
SegDispClock__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispClock__0__PORT EQU 0
SegDispClock__0__PS EQU CYREG_GPIO_PRT0_PS
SegDispClock__0__SHIFT EQU 6
SegDispClock__DR EQU CYREG_GPIO_PRT0_DR
SegDispClock__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SegDispClock__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SegDispClock__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SegDispClock__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispClock__INTR EQU CYREG_GPIO_PRT0_INTR
SegDispClock__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SegDispClock__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SegDispClock__MASK EQU 0x40
SegDispClock__PC EQU CYREG_GPIO_PRT0_PC
SegDispClock__PC2 EQU CYREG_GPIO_PRT0_PC2
SegDispClock__PORT EQU 0
SegDispClock__PS EQU CYREG_GPIO_PRT0_PS
SegDispClock__SHIFT EQU 6

; Input_Capsense
Input_Capsense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
Input_Capsense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Input_Capsense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Input_Capsense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Input_Capsense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Input_Capsense_Cmod__0__HSIOM_MASK EQU 0x0000F000
Input_Capsense_Cmod__0__HSIOM_SHIFT EQU 12
Input_Capsense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__0__MASK EQU 0x08
Input_Capsense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
Input_Capsense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Input_Capsense_Cmod__0__PORT EQU 4
Input_Capsense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
Input_Capsense_Cmod__0__SHIFT EQU 3
Input_Capsense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
Input_Capsense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Input_Capsense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Input_Capsense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Input_Capsense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__Cmod__MASK EQU 0x08
Input_Capsense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
Input_Capsense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Input_Capsense_Cmod__Cmod__PORT EQU 4
Input_Capsense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
Input_Capsense_Cmod__Cmod__SHIFT EQU 3
Input_Capsense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
Input_Capsense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Input_Capsense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Input_Capsense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Input_Capsense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Input_Capsense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Input_Capsense_Cmod__MASK EQU 0x08
Input_Capsense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
Input_Capsense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
Input_Capsense_Cmod__PORT EQU 4
Input_Capsense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
Input_Capsense_Cmod__SHIFT EQU 3
Input_Capsense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
Input_Capsense_CSD__CMOD_PAD EQU 1
Input_Capsense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
Input_Capsense_CSD__CSD_INTR EQU CYREG_CSD_INTR
Input_Capsense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
Input_Capsense_CSD__CSD_NUMBER EQU 0
Input_Capsense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
Input_Capsense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
Input_Capsense_CSD__CSH_TANK_PAD EQU 2
Input_Capsense_CSD__CSHIELD_PAD EQU 4
Input_Capsense_CSD__DEDICATED_IO0 EQU Input_Capsense_CSD__CSH_TANK_PAD
Input_Capsense_CSD__HSCMP EQU CYREG_CSD_HSCMP
Input_Capsense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
Input_Capsense_CSD__REFGEN EQU CYREG_CSD_REFGEN
Input_Capsense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
Input_Capsense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
Input_Capsense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
Input_Capsense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
Input_Capsense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
Input_Capsense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
Input_Capsense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
Input_Capsense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
Input_Capsense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
Input_Capsense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
Input_Capsense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
Input_Capsense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
Input_Capsense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
Input_Capsense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
Input_Capsense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
Input_Capsense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
Input_Capsense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
Input_Capsense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
Input_Capsense_CSD__SW_RES EQU CYREG_CSD_SW_RES
Input_Capsense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
Input_Capsense_CSD__VREF_EXT_PAD EQU 8
Input_Capsense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
Input_Capsense_IDACComp__IDAC EQU CYREG_CSD_IDACB
Input_Capsense_IDACComp__POSITION EQU 1
Input_Capsense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
Input_Capsense_IDACMod__IDAC EQU CYREG_CSD_IDACA
Input_Capsense_IDACMod__POSITION EQU 0
Input_Capsense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Input_Capsense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Input_Capsense_ISR__INTC_MASK EQU 0x10000
Input_Capsense_ISR__INTC_NUMBER EQU 16
Input_Capsense_ISR__INTC_PRIOR_MASK EQU 0xC0
Input_Capsense_ISR__INTC_PRIOR_NUM EQU 3
Input_Capsense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
Input_Capsense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Input_Capsense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
Input_Capsense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
Input_Capsense_ModClk__DIV_ID EQU 0x00000040
Input_Capsense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Input_Capsense_ModClk__PA_DIV_ID EQU 0x000000FF
Input_Capsense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__0__HSIOM_MASK EQU 0x0000000F
Input_Capsense_Sns__0__HSIOM_SHIFT EQU 0
Input_Capsense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__0__MASK EQU 0x01
Input_Capsense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__0__PORT EQU 2
Input_Capsense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__0__SHIFT EQU 0
Input_Capsense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__1__HSIOM_MASK EQU 0x000000F0
Input_Capsense_Sns__1__HSIOM_SHIFT EQU 4
Input_Capsense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__1__MASK EQU 0x02
Input_Capsense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__1__PORT EQU 2
Input_Capsense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__1__SHIFT EQU 1
Input_Capsense_Sns__10__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__10__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__10__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Input_Capsense_Sns__10__HSIOM_MASK EQU 0x00000F00
Input_Capsense_Sns__10__HSIOM_SHIFT EQU 8
Input_Capsense_Sns__10__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__10__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__10__MASK EQU 0x04
Input_Capsense_Sns__10__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__10__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__10__PORT EQU 6
Input_Capsense_Sns__10__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__10__SHIFT EQU 2
Input_Capsense_Sns__11__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Input_Capsense_Sns__11__HSIOM_MASK EQU 0x000F0000
Input_Capsense_Sns__11__HSIOM_SHIFT EQU 16
Input_Capsense_Sns__11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__11__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__11__MASK EQU 0x10
Input_Capsense_Sns__11__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__11__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__11__PORT EQU 6
Input_Capsense_Sns__11__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__11__SHIFT EQU 4
Input_Capsense_Sns__12__DR EQU CYREG_GPIO_PRT3_DR
Input_Capsense_Sns__12__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Input_Capsense_Sns__12__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Input_Capsense_Sns__12__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Input_Capsense_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Input_Capsense_Sns__12__HSIOM_MASK EQU 0x0000000F
Input_Capsense_Sns__12__HSIOM_SHIFT EQU 0
Input_Capsense_Sns__12__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Input_Capsense_Sns__12__INTR EQU CYREG_GPIO_PRT3_INTR
Input_Capsense_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Input_Capsense_Sns__12__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Input_Capsense_Sns__12__MASK EQU 0x01
Input_Capsense_Sns__12__PC EQU CYREG_GPIO_PRT3_PC
Input_Capsense_Sns__12__PC2 EQU CYREG_GPIO_PRT3_PC2
Input_Capsense_Sns__12__PORT EQU 3
Input_Capsense_Sns__12__PS EQU CYREG_GPIO_PRT3_PS
Input_Capsense_Sns__12__SHIFT EQU 0
Input_Capsense_Sns__2__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__2__HSIOM_MASK EQU 0x00000F00
Input_Capsense_Sns__2__HSIOM_SHIFT EQU 8
Input_Capsense_Sns__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__2__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__2__MASK EQU 0x04
Input_Capsense_Sns__2__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__2__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__2__PORT EQU 2
Input_Capsense_Sns__2__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__2__SHIFT EQU 2
Input_Capsense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__3__HSIOM_MASK EQU 0x0000F000
Input_Capsense_Sns__3__HSIOM_SHIFT EQU 12
Input_Capsense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__3__MASK EQU 0x08
Input_Capsense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__3__PORT EQU 2
Input_Capsense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__3__SHIFT EQU 3
Input_Capsense_Sns__4__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__4__HSIOM_MASK EQU 0x000F0000
Input_Capsense_Sns__4__HSIOM_SHIFT EQU 16
Input_Capsense_Sns__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__4__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__4__MASK EQU 0x10
Input_Capsense_Sns__4__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__4__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__4__PORT EQU 2
Input_Capsense_Sns__4__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__4__SHIFT EQU 4
Input_Capsense_Sns__5__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__5__HSIOM_MASK EQU 0x00F00000
Input_Capsense_Sns__5__HSIOM_SHIFT EQU 20
Input_Capsense_Sns__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__5__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__5__MASK EQU 0x20
Input_Capsense_Sns__5__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__5__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__5__PORT EQU 2
Input_Capsense_Sns__5__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__5__SHIFT EQU 5
Input_Capsense_Sns__6__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__6__HSIOM_MASK EQU 0x0F000000
Input_Capsense_Sns__6__HSIOM_SHIFT EQU 24
Input_Capsense_Sns__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__6__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__6__MASK EQU 0x40
Input_Capsense_Sns__6__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__6__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__6__PORT EQU 2
Input_Capsense_Sns__6__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__6__SHIFT EQU 6
Input_Capsense_Sns__7__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Capsense_Sns__7__HSIOM_MASK EQU 0xF0000000
Input_Capsense_Sns__7__HSIOM_SHIFT EQU 28
Input_Capsense_Sns__7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__7__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__7__MASK EQU 0x80
Input_Capsense_Sns__7__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__7__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__7__PORT EQU 2
Input_Capsense_Sns__7__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__7__SHIFT EQU 7
Input_Capsense_Sns__8__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__8__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__8__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Input_Capsense_Sns__8__HSIOM_MASK EQU 0x0000000F
Input_Capsense_Sns__8__HSIOM_SHIFT EQU 0
Input_Capsense_Sns__8__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__8__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__8__MASK EQU 0x01
Input_Capsense_Sns__8__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__8__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__8__PORT EQU 6
Input_Capsense_Sns__8__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__8__SHIFT EQU 0
Input_Capsense_Sns__9__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__9__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__9__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Input_Capsense_Sns__9__HSIOM_MASK EQU 0x000000F0
Input_Capsense_Sns__9__HSIOM_SHIFT EQU 4
Input_Capsense_Sns__9__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__9__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__9__MASK EQU 0x02
Input_Capsense_Sns__9__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__9__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__9__PORT EQU 6
Input_Capsense_Sns__9__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__9__SHIFT EQU 1
Input_Capsense_Sns__sw100_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw100_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw100_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw100_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw100_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw100_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw100_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw100_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw100_Sns0__MASK EQU 0x01
Input_Capsense_Sns__sw100_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw100_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw100_Sns0__PORT EQU 2
Input_Capsense_Sns__sw100_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw100_Sns0__SHIFT EQU 0
Input_Capsense_Sns__sw101_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw101_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw101_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw101_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw101_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw101_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw101_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw101_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw101_Sns0__MASK EQU 0x02
Input_Capsense_Sns__sw101_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw101_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw101_Sns0__PORT EQU 2
Input_Capsense_Sns__sw101_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw101_Sns0__SHIFT EQU 1
Input_Capsense_Sns__sw102_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw102_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw102_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw102_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw102_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw102_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw102_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw102_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw102_Sns0__MASK EQU 0x04
Input_Capsense_Sns__sw102_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw102_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw102_Sns0__PORT EQU 2
Input_Capsense_Sns__sw102_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw102_Sns0__SHIFT EQU 2
Input_Capsense_Sns__sw103_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw103_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw103_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw103_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw103_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw103_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw103_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw103_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw103_Sns0__MASK EQU 0x08
Input_Capsense_Sns__sw103_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw103_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw103_Sns0__PORT EQU 2
Input_Capsense_Sns__sw103_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw103_Sns0__SHIFT EQU 3
Input_Capsense_Sns__sw104_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw104_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw104_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw104_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw104_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw104_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw104_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw104_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw104_Sns0__MASK EQU 0x10
Input_Capsense_Sns__sw104_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw104_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw104_Sns0__PORT EQU 2
Input_Capsense_Sns__sw104_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw104_Sns0__SHIFT EQU 4
Input_Capsense_Sns__sw105_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw105_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw105_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw105_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw105_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw105_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw105_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw105_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw105_Sns0__MASK EQU 0x20
Input_Capsense_Sns__sw105_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw105_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw105_Sns0__PORT EQU 2
Input_Capsense_Sns__sw105_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw105_Sns0__SHIFT EQU 5
Input_Capsense_Sns__sw106_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw106_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw106_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw106_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw106_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw106_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw106_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw106_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw106_Sns0__MASK EQU 0x40
Input_Capsense_Sns__sw106_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw106_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw106_Sns0__PORT EQU 2
Input_Capsense_Sns__sw106_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw106_Sns0__SHIFT EQU 6
Input_Capsense_Sns__sw107_Sns0__DR EQU CYREG_GPIO_PRT2_DR
Input_Capsense_Sns__sw107_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Capsense_Sns__sw107_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Capsense_Sns__sw107_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Capsense_Sns__sw107_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw107_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw107_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Capsense_Sns__sw107_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Capsense_Sns__sw107_Sns0__MASK EQU 0x80
Input_Capsense_Sns__sw107_Sns0__PC EQU CYREG_GPIO_PRT2_PC
Input_Capsense_Sns__sw107_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Capsense_Sns__sw107_Sns0__PORT EQU 2
Input_Capsense_Sns__sw107_Sns0__PS EQU CYREG_GPIO_PRT2_PS
Input_Capsense_Sns__sw107_Sns0__SHIFT EQU 7
Input_Capsense_Sns__sw108_Sns0__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__sw108_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__sw108_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__sw108_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__sw108_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw108_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw108_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw108_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw108_Sns0__MASK EQU 0x01
Input_Capsense_Sns__sw108_Sns0__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__sw108_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__sw108_Sns0__PORT EQU 6
Input_Capsense_Sns__sw108_Sns0__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__sw108_Sns0__SHIFT EQU 0
Input_Capsense_Sns__sw109_Sns0__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__sw109_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__sw109_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__sw109_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__sw109_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw109_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw109_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw109_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw109_Sns0__MASK EQU 0x02
Input_Capsense_Sns__sw109_Sns0__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__sw109_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__sw109_Sns0__PORT EQU 6
Input_Capsense_Sns__sw109_Sns0__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__sw109_Sns0__SHIFT EQU 1
Input_Capsense_Sns__sw110_Sns0__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__sw110_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__sw110_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__sw110_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__sw110_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw110_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw110_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw110_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw110_Sns0__MASK EQU 0x04
Input_Capsense_Sns__sw110_Sns0__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__sw110_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__sw110_Sns0__PORT EQU 6
Input_Capsense_Sns__sw110_Sns0__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__sw110_Sns0__SHIFT EQU 2
Input_Capsense_Sns__sw111_Sns0__DR EQU CYREG_GPIO_PRT6_DR
Input_Capsense_Sns__sw111_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Input_Capsense_Sns__sw111_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Input_Capsense_Sns__sw111_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Input_Capsense_Sns__sw111_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw111_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw111_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Input_Capsense_Sns__sw111_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Input_Capsense_Sns__sw111_Sns0__MASK EQU 0x10
Input_Capsense_Sns__sw111_Sns0__PC EQU CYREG_GPIO_PRT6_PC
Input_Capsense_Sns__sw111_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
Input_Capsense_Sns__sw111_Sns0__PORT EQU 6
Input_Capsense_Sns__sw111_Sns0__PS EQU CYREG_GPIO_PRT6_PS
Input_Capsense_Sns__sw111_Sns0__SHIFT EQU 4
Input_Capsense_Sns__sw112_Sns0__DR EQU CYREG_GPIO_PRT3_DR
Input_Capsense_Sns__sw112_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Input_Capsense_Sns__sw112_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Input_Capsense_Sns__sw112_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Input_Capsense_Sns__sw112_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Input_Capsense_Sns__sw112_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
Input_Capsense_Sns__sw112_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Input_Capsense_Sns__sw112_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Input_Capsense_Sns__sw112_Sns0__MASK EQU 0x01
Input_Capsense_Sns__sw112_Sns0__PC EQU CYREG_GPIO_PRT3_PC
Input_Capsense_Sns__sw112_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
Input_Capsense_Sns__sw112_Sns0__PORT EQU 3
Input_Capsense_Sns__sw112_Sns0__PS EQU CYREG_GPIO_PRT3_PS
Input_Capsense_Sns__sw112_Sns0__SHIFT EQU 0

; SelectorKnobLE
SelectorKnobLE__0__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobLE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobLE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobLE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobLE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SelectorKnobLE__0__HSIOM_MASK EQU 0x0000F000
SelectorKnobLE__0__HSIOM_SHIFT EQU 12
SelectorKnobLE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobLE__0__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobLE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobLE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobLE__0__MASK EQU 0x08
SelectorKnobLE__0__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobLE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobLE__0__PORT EQU 5
SelectorKnobLE__0__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobLE__0__SHIFT EQU 3
SelectorKnobLE__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobLE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobLE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobLE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobLE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobLE__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobLE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobLE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobLE__MASK EQU 0x08
SelectorKnobLE__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobLE__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobLE__PORT EQU 5
SelectorKnobLE__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobLE__SHIFT EQU 3

; SelectorKnobOE
SelectorKnobOE__0__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobOE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobOE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobOE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobOE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SelectorKnobOE__0__HSIOM_MASK EQU 0x000000F0
SelectorKnobOE__0__HSIOM_SHIFT EQU 4
SelectorKnobOE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobOE__0__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobOE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobOE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobOE__0__MASK EQU 0x02
SelectorKnobOE__0__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobOE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobOE__0__PORT EQU 5
SelectorKnobOE__0__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobOE__0__SHIFT EQU 1
SelectorKnobOE__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobOE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobOE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobOE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobOE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobOE__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobOE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobOE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobOE__MASK EQU 0x02
SelectorKnobOE__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobOE__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobOE__PORT EQU 5
SelectorKnobOE__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobOE__SHIFT EQU 1

; Uart_PowerStart
Uart_PowerStart_rx__0__DR EQU CYREG_GPIO_PRT4_DR
Uart_PowerStart_rx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Uart_PowerStart_rx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Uart_PowerStart_rx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Uart_PowerStart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Uart_PowerStart_rx__0__HSIOM_GPIO EQU 0
Uart_PowerStart_rx__0__HSIOM_I2C EQU 14
Uart_PowerStart_rx__0__HSIOM_I2C_SCL EQU 14
Uart_PowerStart_rx__0__HSIOM_MASK EQU 0x0000000F
Uart_PowerStart_rx__0__HSIOM_SHIFT EQU 0
Uart_PowerStart_rx__0__HSIOM_SPI EQU 15
Uart_PowerStart_rx__0__HSIOM_SPI_MOSI EQU 15
Uart_PowerStart_rx__0__HSIOM_UART EQU 9
Uart_PowerStart_rx__0__HSIOM_UART_RX EQU 9
Uart_PowerStart_rx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_rx__0__INTR EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_rx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_rx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_rx__0__MASK EQU 0x01
Uart_PowerStart_rx__0__PC EQU CYREG_GPIO_PRT4_PC
Uart_PowerStart_rx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Uart_PowerStart_rx__0__PORT EQU 4
Uart_PowerStart_rx__0__PS EQU CYREG_GPIO_PRT4_PS
Uart_PowerStart_rx__0__SHIFT EQU 0
Uart_PowerStart_rx__DR EQU CYREG_GPIO_PRT4_DR
Uart_PowerStart_rx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Uart_PowerStart_rx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Uart_PowerStart_rx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Uart_PowerStart_rx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_rx__INTR EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_rx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_rx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_rx__MASK EQU 0x01
Uart_PowerStart_rx__PC EQU CYREG_GPIO_PRT4_PC
Uart_PowerStart_rx__PC2 EQU CYREG_GPIO_PRT4_PC2
Uart_PowerStart_rx__PORT EQU 4
Uart_PowerStart_rx__PS EQU CYREG_GPIO_PRT4_PS
Uart_PowerStart_rx__SHIFT EQU 0
Uart_PowerStart_SCB__CTRL EQU CYREG_SCB0_CTRL
Uart_PowerStart_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
Uart_PowerStart_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
Uart_PowerStart_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Uart_PowerStart_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Uart_PowerStart_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Uart_PowerStart_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Uart_PowerStart_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Uart_PowerStart_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Uart_PowerStart_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Uart_PowerStart_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Uart_PowerStart_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Uart_PowerStart_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Uart_PowerStart_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
Uart_PowerStart_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Uart_PowerStart_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Uart_PowerStart_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Uart_PowerStart_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Uart_PowerStart_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Uart_PowerStart_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Uart_PowerStart_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Uart_PowerStart_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Uart_PowerStart_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Uart_PowerStart_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Uart_PowerStart_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
Uart_PowerStart_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Uart_PowerStart_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Uart_PowerStart_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
Uart_PowerStart_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
Uart_PowerStart_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
Uart_PowerStart_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
Uart_PowerStart_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
Uart_PowerStart_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
Uart_PowerStart_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Uart_PowerStart_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Uart_PowerStart_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Uart_PowerStart_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Uart_PowerStart_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Uart_PowerStart_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Uart_PowerStart_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Uart_PowerStart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Uart_PowerStart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Uart_PowerStart_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Uart_PowerStart_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Uart_PowerStart_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Uart_PowerStart_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Uart_PowerStart_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Uart_PowerStart_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Uart_PowerStart_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Uart_PowerStart_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Uart_PowerStart_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Uart_PowerStart_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Uart_PowerStart_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Uart_PowerStart_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Uart_PowerStart_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Uart_PowerStart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Uart_PowerStart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Uart_PowerStart_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Uart_PowerStart_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Uart_PowerStart_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Uart_PowerStart_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Uart_PowerStart_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Uart_PowerStart_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Uart_PowerStart_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Uart_PowerStart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Uart_PowerStart_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Uart_PowerStart_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Uart_PowerStart_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Uart_PowerStart_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Uart_PowerStart_SCB__SS0_POSISTION EQU 0
Uart_PowerStart_SCB__SS1_POSISTION EQU 1
Uart_PowerStart_SCB__SS2_POSISTION EQU 2
Uart_PowerStart_SCB__SS3_POSISTION EQU 3
Uart_PowerStart_SCB__STATUS EQU CYREG_SCB0_STATUS
Uart_PowerStart_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Uart_PowerStart_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Uart_PowerStart_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Uart_PowerStart_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Uart_PowerStart_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Uart_PowerStart_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
Uart_PowerStart_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Uart_PowerStart_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Uart_PowerStart_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
Uart_PowerStart_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Uart_PowerStart_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Uart_PowerStart_SCB_IRQ__INTC_MASK EQU 0x80
Uart_PowerStart_SCB_IRQ__INTC_NUMBER EQU 7
Uart_PowerStart_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Uart_PowerStart_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Uart_PowerStart_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
Uart_PowerStart_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Uart_PowerStart_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
Uart_PowerStart_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
Uart_PowerStart_SCBCLK__DIV_ID EQU 0x00000042
Uart_PowerStart_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Uart_PowerStart_SCBCLK__PA_DIV_ID EQU 0x000000FF
Uart_PowerStart_tx__0__DR EQU CYREG_GPIO_PRT4_DR
Uart_PowerStart_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Uart_PowerStart_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Uart_PowerStart_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Uart_PowerStart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Uart_PowerStart_tx__0__HSIOM_GPIO EQU 0
Uart_PowerStart_tx__0__HSIOM_I2C EQU 14
Uart_PowerStart_tx__0__HSIOM_I2C_SDA EQU 14
Uart_PowerStart_tx__0__HSIOM_MASK EQU 0x000000F0
Uart_PowerStart_tx__0__HSIOM_SHIFT EQU 4
Uart_PowerStart_tx__0__HSIOM_SPI EQU 15
Uart_PowerStart_tx__0__HSIOM_SPI_MISO EQU 15
Uart_PowerStart_tx__0__HSIOM_UART EQU 9
Uart_PowerStart_tx__0__HSIOM_UART_TX EQU 9
Uart_PowerStart_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_tx__0__MASK EQU 0x02
Uart_PowerStart_tx__0__PC EQU CYREG_GPIO_PRT4_PC
Uart_PowerStart_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Uart_PowerStart_tx__0__PORT EQU 4
Uart_PowerStart_tx__0__PS EQU CYREG_GPIO_PRT4_PS
Uart_PowerStart_tx__0__SHIFT EQU 1
Uart_PowerStart_tx__DR EQU CYREG_GPIO_PRT4_DR
Uart_PowerStart_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Uart_PowerStart_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Uart_PowerStart_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Uart_PowerStart_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_tx__INTR EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Uart_PowerStart_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Uart_PowerStart_tx__MASK EQU 0x02
Uart_PowerStart_tx__PC EQU CYREG_GPIO_PRT4_PC
Uart_PowerStart_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
Uart_PowerStart_tx__PORT EQU 4
Uart_PowerStart_tx__PS EQU CYREG_GPIO_PRT4_PS
Uart_PowerStart_tx__SHIFT EQU 1

; SelectorKnobData
SelectorKnobData__0__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobData__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobData__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobData__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobData__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SelectorKnobData__0__HSIOM_MASK EQU 0x0000000F
SelectorKnobData__0__HSIOM_SHIFT EQU 0
SelectorKnobData__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobData__0__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobData__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobData__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobData__0__MASK EQU 0x01
SelectorKnobData__0__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobData__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobData__0__PORT EQU 5
SelectorKnobData__0__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobData__0__SHIFT EQU 0
SelectorKnobData__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobData__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobData__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobData__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobData__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobData__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobData__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobData__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobData__MASK EQU 0x01
SelectorKnobData__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobData__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobData__PORT EQU 5
SelectorKnobData__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobData__SHIFT EQU 0

; SelectorKnobClock
SelectorKnobClock__0__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobClock__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobClock__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobClock__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobClock__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SelectorKnobClock__0__HSIOM_MASK EQU 0x00000F00
SelectorKnobClock__0__HSIOM_SHIFT EQU 8
SelectorKnobClock__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobClock__0__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobClock__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobClock__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobClock__0__MASK EQU 0x04
SelectorKnobClock__0__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobClock__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobClock__0__PORT EQU 5
SelectorKnobClock__0__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobClock__0__SHIFT EQU 2
SelectorKnobClock__DR EQU CYREG_GPIO_PRT5_DR
SelectorKnobClock__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SelectorKnobClock__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SelectorKnobClock__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SelectorKnobClock__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobClock__INTR EQU CYREG_GPIO_PRT5_INTR
SelectorKnobClock__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SelectorKnobClock__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SelectorKnobClock__MASK EQU 0x04
SelectorKnobClock__PC EQU CYREG_GPIO_PRT5_PC
SelectorKnobClock__PC2 EQU CYREG_GPIO_PRT5_PC2
SelectorKnobClock__PORT EQU 5
SelectorKnobClock__PS EQU CYREG_GPIO_PRT5_PS
SelectorKnobClock__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x255011B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
