{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415513391004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.1 Build 205 08/13/2014 SJ Full Version " "Version 14.0.1 Build 205 08/13/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415513391004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 01:09:50 2014 " "Processing started: Sun Nov 09 01:09:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415513391004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415513391004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip -c chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415513391004 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Quartus II" 0 -1 1415513392516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/avalon_sysctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/avalon_sysctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl " "Found entity 1: avalon_sysctrl" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl_mm_interconnect_0 " "Found entity 1: avalon_sysctrl_mm_interconnect_0" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl_onchip_memory2_0 " "Found entity 1: avalon_sysctrl_onchip_memory2_0" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_dc_fifo " "Found entity 1: avalon_dc_fifo" {  } { { "avalon_dc_fifo/synthesis/avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/avalon_dc_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/avalon_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/avalon_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon " "Found entity 1: avalon_mon" {  } { { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_mon/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon_mm_interconnect_0 " "Found entity 1: avalon_mon_mm_interconnect_0" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon_onchip_memory2_0 " "Found entity 1: avalon_mon_onchip_memory2_0" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/avalon_st_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/avalon_st_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_mon " "Found entity 1: avalon_st_mon" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/avalon_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/avalon_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen " "Found entity 1: avalon_gen" {  } { { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_gen/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen_mm_interconnect_0 " "Found entity 1: avalon_gen_mm_interconnect_0" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen_onchip_memory2_0 " "Found entity 1: avalon_gen_onchip_memory2_0" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/shiftreg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/shiftreg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_ctrl " "Found entity 1: shiftreg_ctrl" {  } { { "avalon_gen/synthesis/shiftreg_ctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/shiftreg_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/shiftreg_data.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/shiftreg_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_data " "Found entity 1: shiftreg_data" {  } { { "avalon_gen/synthesis/shiftreg_data.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/shiftreg_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392818 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 avalon_st_gen.v(213) " "Verilog HDL Expression warning at avalon_st_gen.v(213): truncated literal to match 1 bits" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1415513392822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/avalon_st_gen.v 2 2 " "Found 2 design units, including 2 entities, in source file avalon_gen/synthesis/avalon_st_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_gen " "Found entity 1: avalon_st_gen" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392824 ""} { "Info" "ISGN_ENTITY_NAME" "2 prbs23 " "Found entity 2: prbs23" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/jtag_system.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/jtag_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system " "Found entity 1: jtag_system" {  } { { "jtag_system/synthesis/jtag_system.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jtag_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jtag_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1 " "Found entity 1: jtag_system_mm_interconnect_1" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392853 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_rsp_mux " "Found entity 1: jtag_system_mm_interconnect_1_rsp_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_rsp_demux " "Found entity 1: jtag_system_mm_interconnect_1_rsp_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_cmd_mux " "Found entity 1: jtag_system_mm_interconnect_1_cmd_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_cmd_demux " "Found entity 1: jtag_system_mm_interconnect_1_cmd_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392877 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: jtag_system_mm_interconnect_1_router_001_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392891 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_1_router_001 " "Found entity 2: jtag_system_mm_interconnect_1_router_001" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_router_default_decode " "Found entity 1: jtag_system_mm_interconnect_1_router_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392896 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_1_router " "Found entity 2: jtag_system_mm_interconnect_1_router" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0 " "Found entity 1: jtag_system_mm_interconnect_0" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_rsp_mux " "Found entity 1: jtag_system_mm_interconnect_0_rsp_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_cmd_mux " "Found entity 1: jtag_system_mm_interconnect_0_cmd_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_cmd_demux " "Found entity 1: jtag_system_mm_interconnect_0_cmd_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: jtag_system_mm_interconnect_0_router_001_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392939 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_0_router_001 " "Found entity 2: jtag_system_mm_interconnect_0_router_001" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513392942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_router_default_decode " "Found entity 1: jtag_system_mm_interconnect_0_router_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392943 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_0_router " "Found entity 2: jtag_system_mm_interconnect_0_router" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master " "Found entity 1: jtag_system_jtag_master" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_p2b_adapter " "Found entity 1: jtag_system_jtag_master_p2b_adapter" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_b2p_adapter " "Found entity 1: jtag_system_jtag_master_b2p_adapter" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_timing_adt " "Found entity 1: jtag_system_jtag_master_timing_adt" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392985 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "jtag_system/synthesis/submodules/altera_pli_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_pli_streaming.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513392998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513392998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/qsys_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/qsys_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g " "Found entity 1: qsys_10g" {  } { { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_10g/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0 " "Found entity 1: qsys_10g_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393035 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393093 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393098 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_mm_interconnect_0_router " "Found entity 2: qsys_10g_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393182 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393186 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393190 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_mdio " "Found entity 1: altera_eth_mdio" {  } { { "qsys_10g/synthesis/submodules/altera_eth_mdio.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_fifo_pause_ctrl_adapter " "Found entity 1: altera_eth_fifo_pause_ctrl_adapter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393244 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393249 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_loopback " "Found entity 1: altera_eth_loopback" {  } { { "qsys_10g/synthesis/submodules/altera_eth_loopback.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393307 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393312 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393343 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393348 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393373 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513393377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393378 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_overflow_control " "Found entity 1: altera_eth_packet_overflow_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem " "Found entity 1: altera_eth_crc_pad_rem" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_rem " "Found entity 1: altera_eth_crc_rem" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_packet_stripper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_packet_stripper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_packet_stripper " "Found entity 1: altera_packet_stripper" {  } { { "qsys_10g/synthesis/submodules/altera_packet_stripper.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_status_merger " "Found entity 1: altera_eth_frame_status_merger" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_lane_decoder " "Found entity 1: altera_eth_lane_decoder" {  } { { "qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_detection " "Found entity 1: altera_eth_link_fault_detection" {  } { { "qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_rx_register_map " "Found entity 1: altera_eth_10g_rx_register_map" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_generation " "Found entity 1: altera_eth_link_fault_generation" {  } { { "qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_xgmii_termination " "Found entity 1: altera_eth_xgmii_termination" {  } { { "qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_formatter " "Found entity 1: altera_eth_packet_formatter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393936 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513393936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513393936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10gmem_statistics_collector " "Found entity 1: altera_eth_10gmem_statistics_collector" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder " "Found entity 1: altera_eth_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc " "Found entity 1: altera_eth_crc" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/gf_mult32_kc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/gf_mult32_kc.v" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mult32_kc " "Found entity 1: gf_mult32_kc" {  } { { "qsys_10g/synthesis/submodules/gf_mult32_kc.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_address_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_address_inserter " "Found entity 1: altera_eth_address_inserter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394392 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_controller " "Found entity 1: altera_eth_pause_controller" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_ctrl_gen " "Found entity 1: altera_eth_pause_ctrl_gen" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_gen " "Found entity 1: altera_eth_pause_gen" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_beat_conversion " "Found entity 1: altera_eth_pause_beat_conversion" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pkt_backpressure_control " "Found entity 1: altera_eth_pkt_backpressure_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pad_inserter " "Found entity 1: altera_eth_pad_inserter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_underflow_control " "Found entity 1: altera_eth_packet_underflow_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_tx_register_map " "Found entity 1: altera_eth_10g_tx_register_map" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (qsys_10g) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (qsys_10g) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394685 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394685 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "qsys_10g/synthesis/submodules/altera_wait_generate.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_10gbaser_pcs " "Found entity 1: alt_10gbaser_pcs" {  } { { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_10gbaser_phy_params (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_10gbaser_phy_params (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_async_fifo_fpga " "Found entity 1: altera_10gbaser_phy_async_fifo_fpga" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_bitsync " "Found entity 1: altera_10gbaser_phy_bitsync" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_bitsync2 " "Found entity 1: altera_10gbaser_phy_bitsync2" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clockcomp " "Found entity 1: altera_10gbaser_phy_clockcomp" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clk_ctrl " "Found entity 1: altera_10gbaser_phy_clk_ctrl" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_gearbox_exp " "Found entity 1: altera_10gbaser_phy_gearbox_exp" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513394999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513394999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_gearbox_red " "Found entity 1: altera_10gbaser_phy_gearbox_red" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pcs_10g " "Found entity 1: altera_10gbaser_phy_pcs_10g" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pcs_10g_top " "Found entity 1: altera_10gbaser_phy_pcs_10g_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_reg_map_av " "Found entity 1: altera_10gbaser_phy_reg_map_av" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_fifo " "Found entity 1: altera_10gbaser_phy_rx_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_fifo_wrap " "Found entity 1: altera_10gbaser_phy_rx_fifo_wrap" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_top " "Found entity 1: altera_10gbaser_phy_rx_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_top " "Found entity 1: altera_10gbaser_phy_tx_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv 3 3 " "Found 3 design units, including 3 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_1588_latency " "Found entity 1: altera_10gbaser_phy_1588_latency" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395502 ""} { "Info" "ISGN_ENTITY_NAME" "2 stratixv_10gbaser_1588_ppm_counter " "Found entity 2: stratixv_10gbaser_1588_ppm_counter" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395502 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitsync2_1588 " "Found entity 3: bitsync2_1588" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber " "Found entity 1: altera_10gbaser_phy_ber" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber_cnt_ns " "Found entity 1: altera_10gbaser_phy_ber_cnt_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber_sm " "Found entity 1: altera_10gbaser_phy_ber_sm" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_blksync " "Found entity 1: altera_10gbaser_phy_blksync" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_blksync_datapath " "Found entity 1: altera_10gbaser_phy_blksync_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_decode " "Found entity 1: altera_10gbaser_phy_decode" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_decode_type " "Found entity 1: altera_10gbaser_phy_decode_type" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_descramble " "Found entity 1: altera_10gbaser_phy_descramble" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_encode " "Found entity 1: altera_10gbaser_phy_encode" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_encode_type " "Found entity 1: altera_10gbaser_phy_encode_type" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_lock_sm " "Found entity 1: altera_10gbaser_phy_lock_sm" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_nto1mux " "Found entity 1: altera_10gbaser_phy_nto1mux" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_prbs_gen_xg " "Found entity 1: altera_10gbaser_phy_prbs_gen_xg" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_prbs_ver_xg " "Found entity 1: altera_10gbaser_phy_prbs_ver_xg" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_err_cnt_ns " "Found entity 1: altera_10gbaser_phy_random_err_cnt_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_gen " "Found entity 1: altera_10gbaser_phy_random_gen" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513395968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513395968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_ver " "Found entity 1: altera_10gbaser_phy_random_ver" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_ver_10g " "Found entity 1: altera_10gbaser_phy_random_ver_10g" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_register_with_byte_enable " "Found entity 1: altera_10gbaser_phy_register_with_byte_enable" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_sm_datapath " "Found entity 1: altera_10gbaser_phy_rx_sm_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_sm_ns " "Found entity 1: altera_10gbaser_phy_rx_sm_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_scramble " "Found entity 1: altera_10gbaser_phy_scramble" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_square_wave_gen " "Found entity 1: altera_10gbaser_phy_square_wave_gen" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_sm_datapath " "Found entity 1: altera_10gbaser_phy_tx_sm_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_sm_ns " "Found entity 1: altera_10gbaser_phy_tx_sm_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_word_align " "Found entity 1: altera_10gbaser_phy_word_align" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr_pcs10gbaser_h (SystemVerilog) (qsys_10g) " "Found design unit 1: csr_pcs10gbaser_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_pcs10gbaser " "Found entity 1: csr_pcs10gbaser" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396255 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513396258 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513396259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (qsys_10g) " "Found design unit 1: av_xcvr_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "qsys_10g/synthesis/submodules/av_tx_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "qsys_10g/synthesis/submodules/av_rx_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "qsys_10g/synthesis/submodules/av_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "qsys_10g/synthesis/submodules/av_pcs.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_plls.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396347 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513396350 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513396350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_10gbaser_nr " "Found entity 1: av_xcvr_10gbaser_nr" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_10gbaser_native " "Found entity 1: av_xcvr_10gbaser_native" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_10gbaser " "Found entity 1: altera_xcvr_10gbaser" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file led_ctrl_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CTRL_MUX " "Found entity 1: LED_CTRL_MUX" {  } { { "LED_CTRL_MUX.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CTRL_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PROGRESS progress LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"PROGRESS\" differs only in case from object \"progress\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513396453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PASS pass LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"PASS\" differs only in case from object \"pass\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513396453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FAIL fail LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"FAIL\" differs only in case from object \"fail\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513396453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_control.v 1 1 " "Found 1 design units, including 1 entities, in source file led_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CONTROL " "Found entity 1: LED_CONTROL" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "PLL/sys_pll.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/PLL/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396461 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(326) " "Verilog HDL Module Instantiation warning at CHIP.v(326): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(445) " "Verilog HDL Module Instantiation warning at CHIP.v(445): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(564) " "Verilog HDL Module Instantiation warning at CHIP.v(564): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(594) " "Verilog HDL Module Instantiation warning at CHIP.v(594): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 594 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396465 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(607) " "Verilog HDL Module Instantiation warning at CHIP.v(607): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 607 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396465 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(620) " "Verilog HDL Module Instantiation warning at CHIP.v(620): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 620 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396465 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(633) " "Verilog HDL Module Instantiation warning at CHIP.v(633): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 633 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513396465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip.v 1 1 " "Found 1 design units, including 1 entities, in source file chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHIP " "Found entity 1: CHIP" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513396466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513396466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avalon_st_rx_val avalon_mon_onchip_memory2_0.v(142) " "Verilog HDL Implicit Net warning at avalon_mon_onchip_memory2_0.v(142): created implicit net for \"avalon_st_rx_val\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513396467 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LED_CONTROL LED_CONTROL.v(64) " "Verilog HDL Parameter Declaration warning at LED_CONTROL.v(64): Parameter Declaration in module \"LED_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1415513396807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHIP " "Elaborating entity \"CHIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415513397495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pma_ready_data_2 CHIP.v(134) " "Verilog HDL or VHDL warning at CHIP.v(134): object \"tx_pma_ready_data_2\" assigned a value but never read" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513397496 "|CHIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_pma_ready_data_2 CHIP.v(134) " "Verilog HDL or VHDL warning at CHIP.v(134): object \"rx_pma_ready_data_2\" assigned a value but never read" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513397497 "|CHIP"}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_waitrequest JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_waitrequest\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397512 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[0\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[0\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[1\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[1\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[2\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[2\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[3\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[3\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[4\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[4\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[5\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[5\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[6\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[6\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[7\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[7\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[8\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[8\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[9\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[9\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[10\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[10\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[11\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[11\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[12\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[12\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[13\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[13\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[14\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[14\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[15\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[15\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[16\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[16\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "mm_bridge_s5_m0_readdata\[17\] JTAG_SYSTEM_TOP CHIP.v(326) " "Port \"mm_bridge_s5_m0_readdata\[17\]\" on instance \"JTAG_SYSTEM_TOP\" at CHIP.v(326) has multiple connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1415513397513 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1415513397515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.map.smsg " "Generated suppressed messages file D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415513397725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415513398181 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 09 01:09:58 2014 " "Processing ended: Sun Nov 09 01:09:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415513398181 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415513398181 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415513398181 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415513398181 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 13 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415513398919 ""}
