=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob025_reduction/Prob025_reduction_sample01 results\mistral_7b_0shot_temp0.0\Prob025_reduction/Prob025_reduction_sample01.sv dataset_code-complete-iccad2023/Prob025_reduction_test.sv dataset_code-complete-iccad2023/Prob025_reduction_ref.sv
Return code: 4

--- stdout ---


--- stderr ---
dataset_code-complete-iccad2023/Prob025_reduction_test.sv:62: error: port ``in'' is not a port of top_module1.
dataset_code-complete-iccad2023/Prob025_reduction_test.sv:62: error: port ``parity'' is not a port of top_module1.
results\mistral_7b_0shot_temp0.0\Prob025_reduction/Prob025_reduction_sample01.sv:7: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\mistral_7b_0shot_temp0.0\Prob025_reduction/Prob025_reduction_sample01.sv:7: error: Failed to evaluate event expression 'posedge clk'.
dataset_code-complete-iccad2023/Prob025_reduction_test.sv:62: warning: Instantiating module TopModule with dangling input port 1 (data_in) floating.
4 error(s) during elaboration.
