#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 20:35:17 2019
# Process ID: 864
# Current directory: F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log FIB_tube.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIB_tube.tcl
# Log file: F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1/FIB_tube.vds
# Journal file: F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIB_tube.tcl -notrace
Command: synth_design -top FIB_tube -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 387.020 ; gain = 97.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIB_tube' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1/.Xil/Vivado-864-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1/.Xil/Vivado-864-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:85]
INFO: [Synth 8-6157] synthesizing module 'B2D' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v:45]
INFO: [Synth 8-6155] done synthesizing module 'B2D' (2#1) [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-5788] Register f1_old_reg in module FIB_tube is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:70]
WARNING: [Synth 8-5788] Register f2_old_reg in module FIB_tube is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIB_tube' (4#1) [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.133 ; gain = 151.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.133 ; gain = 151.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.133 ; gain = 151.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk1'
Finished Parsing XDC File [f:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk1'
Parsing XDC File [F:/COD/lab1/lab3_innovation/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/COD/lab1/lab3_innovation/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab1/lab3_innovation/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIB_tube_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIB_tube_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 785.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  f:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'FIB_tube'
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/ALU.v:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'FIB_tube'
WARNING: [Synth 8-327] inferring latch for variable 'fn_reg' [F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIB_tube 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
Module B2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (L/y_reg[5]) is unused and will be removed from module FIB_tube.
WARNING: [Synth 8-3332] Sequential element (L/y_reg[4]) is unused and will be removed from module FIB_tube.
WARNING: [Synth 8-3332] Sequential element (L/y_reg[3]) is unused and will be removed from module FIB_tube.
WARNING: [Synth 8-3332] Sequential element (L/y_reg[2]) is unused and will be removed from module FIB_tube.
WARNING: [Synth 8-3332] Sequential element (L/y_reg[1]) is unused and will be removed from module FIB_tube.
WARNING: [Synth 8-3332] Sequential element (L/y_reg[0]) is unused and will be removed from module FIB_tube.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk_out1' to pin 'clk1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 785.102 ; gain = 495.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    56|
|4     |LUT1      |     6|
|5     |LUT2      |    58|
|6     |LUT3      |    93|
|7     |LUT4      |    68|
|8     |LUT5      |    60|
|9     |LUT6      |    38|
|10    |MUXF7     |     6|
|11    |FDCE      |     1|
|12    |FDRE      |    38|
|13    |LD        |     7|
|14    |LDC       |     6|
|15    |IBUF      |    14|
|16    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   469|
|2     |  L      |ALU    |     8|
|3     |  ff     |B2D    |   343|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 802.914 ; gain = 169.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 802.914 ; gain = 513.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 7 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 805.125 ; gain = 527.223
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab1/lab3_innovation/project_1/project_1.runs/synth_1/FIB_tube.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIB_tube_utilization_synth.rpt -pb FIB_tube_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 805.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 20:36:01 2019...
