<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>sca-ip-hdl: fifo_generator_0_arch Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">sca-ip-hdl
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classfifo__generator__0_1_1fifo__generator__0__arch.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">fifo_generator_0_arch Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a27b0fb7e72c73dc724e8d9a1cb8d41bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27b0fb7e72c73dc724e8d9a1cb8d41bd"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a27b0fb7e72c73dc724e8d9a1cb8d41bd">fifo_generator_v13_2_2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:afba5f02f70520b6b166e1f673c3123f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afba5f02f70520b6b166e1f673c3123f1"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#afba5f02f70520b6b166e1f673c3123f1">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab1d815debb6ad87fd6648045e976710a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1d815debb6ad87fd6648045e976710a"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#ab1d815debb6ad87fd6648045e976710a">DowngradeIPIdentifiedWarnings</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">fifo_generator_0_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">architecture</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; yes &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad3fc8133de7437afaacbd57fbdddc8b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3fc8133de7437afaacbd57fbdddc8b4"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#ad3fc8133de7437afaacbd57fbdddc8b4">X_CORE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a53c949798a628e27a9a92941a9a3426b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53c949798a628e27a9a92941a9a3426b"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a53c949798a628e27a9a92941a9a3426b">X_CORE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">fifo_generator_0_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">architecture</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; fifo_generator_v13_2_2 , Vivado 2018.1 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8e82cc7fcc639897e7bd64b24b7a7303"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e82cc7fcc639897e7bd64b24b7a7303"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a8e82cc7fcc639897e7bd64b24b7a7303">CHECK_LICENSE_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a3e804f38a2a9f1a62b9eb5b29a41f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a3e804f38a2a9f1a62b9eb5b29a41f4"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a0a3e804f38a2a9f1a62b9eb5b29a41f4">CHECK_LICENSE_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">fifo_generator_0_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">architecture</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; fifo_generator_0 , fifo_generator_v13_2_2 , {} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2eedd43888bf270798c80be50385eee2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eedd43888bf270798c80be50385eee2"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a2eedd43888bf270798c80be50385eee2">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa08624deb6c40e3db883798901bdae3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa08624deb6c40e3db883798901bdae3e"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#aa08624deb6c40e3db883798901bdae3e">CORE_GENERATION_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">fifo_generator_0_arch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">architecture</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; fifo_generator_0 , fifo_generator_v13_2_2 , {x_ipProduct = Vivado 2018.1 , x_ipVendor = xilinx.com , x_ipLibrary = ip , x_ipName = fifo_generator , x_ipVersion = 13.2 , x_ipCoreRevision = 2 , x_ipLanguage = VHDL , x_ipSimLanguage = VHDL , C_COMMON_CLOCK = 0 , C_SELECT_XPM = 0 , C_COUNT_TYPE = 0 , C_DATA_COUNT_WIDTH = 13 , C_DEFAULT_VALUE = BlankString , C_DIN_WIDTH = 32 , C_DOUT_RST_VAL = 0 , C_DOUT_WIDTH = 32 , C_ENABLE_RLOCS = 0 , C_FAMILY = zynq , C_FULL_FLAGS_RST_VAL = 1 , C_HAS_ALMOST_EMPTY = 0 , C_HAS_ALMOST_FULL = 0 , C_HAS_BACKUP = 0 , C_HAS_DATA_COUNT = 0 , C_HAS_INT_CLK = 0 , C_HAS_M &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; EMINIT_FILE = 0 , C_HAS_OVERFLOW = 0 , C_HAS_RD_DATA_COUNT = 0 , C_HAS_RD_RST = 0 , C_HAS_RST = 1 , C_HAS_SRST = 0 , C_HAS_UNDERFLOW = 0 , C_HAS_VALID = 0 , C_HAS_WR_ACK = 0 , C_HAS_WR_DATA_COUNT = 1 , C_HAS_WR_RST = 0 , C_IMPLEMENTATION_TYPE = 2 , C_INIT_WR_PNTR_VAL = 0 , C_MEMORY_TYPE = 1 , C_MIF_FILE_NAME = BlankString , C_OPTIMIZATION_MODE = 0 , C_OVERFLOW_LOW = 0 , C_PRELOAD_LATENCY = 1 , C_PRELOAD_REGS = 0 , C_PRIM_FIFO_TYPE = 8kx4 , C_PROG_EMPTY_THRESH_ASSERT_VAL = 2 , C_PROG_EMPTY_THRESH_NEGATE_VAL = 3 , C_PROG_EMPTY_TYPE = 0 , C_PROG_FULL_THRESH_ASSERT_VAL = 8189 , C_PROG_FULL_THR &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ESH_NEGATE_VAL = 8188 , C_PROG_FULL_TYPE = 3 , C_RD_DATA_COUNT_WIDTH = 13 , C_RD_DEPTH = 8192 , C_RD_FREQ = 1 , C_RD_PNTR_WIDTH = 13 , C_UNDERFLOW_LOW = 0 , C_USE_DOUT_RST = 1 , C_USE_ECC = 0 , C_USE_EMBEDDED_REG = 0 , C_USE_PIPELINE_REG = 0 , C_POWER_SAVING_MODE = 0 , C_USE_FIFO16_FLAGS = 0 , C_USE_FWFT_DATA_COUNT = 0 , C_VALID_LOW = 0 , C_WR_ACK_LOW = 0 , C_WR_DATA_COUNT_WIDTH = 13 , C_WR_DEPTH = 8192 , C_WR_FREQ = 1 , C_WR_PNTR_WIDTH = 13 , C_WR_RESPONSE_LATENCY = 1 , C_MSGON_VAL = 1 , C_ENABLE_RST_SYNC = 1 , C_EN_SAFETY_CKT = 0 , C_ERROR_INJECTION_TYPE = 0 , C_SYNCHRONIZER_STAGE = 2 , C_INTERF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ACE_TYPE = 0 , C_AXI_TYPE = 1 , C_HAS_AXI_WR_CHANNEL = 1 , C_HAS_AXI_RD_CHANNEL = 1 , C_HAS_SLAVE_CE = 0 , C_HAS_MASTER_CE = 0 , C_ADD_NGC_CONSTRAINT = 0 , C_USE_COMMON_OVERFLOW = 0 , C_USE_COMMON_UNDERFLOW = 0 , C_USE_DEFAULT_SETTINGS = 0 , C_AXI_ID_WIDTH = 1 , C_AXI_ADDR_WIDTH = 32 , C_AXI_DATA_WIDTH = 64 , C_AXI_LEN_WIDTH = 8 , C_AXI_LOCK_WIDTH = 1 , C_HAS_AXI_ID = 0 , C_HAS_AXI_AWUSER = 0 , C_HAS_AXI_WUSER = 0 , C_HAS_AXI_BUSER = 0 , C_HAS_AXI_ARUSER = 0 , C_HAS_AXI_RUSER = 0 , C_AXI_ARUSER_WIDTH = 1 , C_AXI_AWUSER_WIDTH = 1 , C_AXI_WUSER_WIDTH = 1 , C_AXI_BUSER_WIDTH = 1 , C_AXI_RUSER_WID &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; TH = 1 , C_HAS_AXIS_TDATA = 1 , C_HAS_AXIS_TID = 0 , C_HAS_AXIS_TDEST = 0 , C_HAS_AXIS_TUSER = 1 , C_HAS_AXIS_TREADY = 1 , C_HAS_AXIS_TLAST = 0 , C_HAS_AXIS_TSTRB = 0 , C_HAS_AXIS_TKEEP = 0 , C_AXIS_TDATA_WIDTH = 8 , C_AXIS_TID_WIDTH = 1 , C_AXIS_TDEST_WIDTH = 1 , C_AXIS_TUSER_WIDTH = 4 , C_AXIS_TSTRB_WIDTH = 1 , C_AXIS_TKEEP_WIDTH = 1 , C_WACH_TYPE = 0 , C_WDCH_TYPE = 0 , C_WRCH_TYPE = 0 , C_RACH_TYPE = 0 , C_RDCH_TYPE = 0 , C_AXIS_TYPE = 0 , C_IMPLEMENTATION_TYPE_WACH = 1 , C_IMPLEMENTATION_TYPE_WDCH = 1 , C_IMPLEMENTATION_TYPE_WRCH = 1 , C_IMPLEMENTATION_TYPE_RACH = 1 , C_IMPLEMENTATION_TYP &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; E_RDCH = 1 , C_IMPLEMENTATION_TYPE_AXIS = 1 , C_APPLICATION_TYPE_WACH = 0 , C_APPLICATION_TYPE_WDCH = 0 , C_APPLICATION_TYPE_WRCH = 0 , C_APPLICATION_TYPE_RACH = 0 , C_APPLICATION_TYPE_RDCH = 0 , C_APPLICATION_TYPE_AXIS = 0 , C_PRIM_FIFO_TYPE_WACH = 512x36 , C_PRIM_FIFO_TYPE_WDCH = 1kx36 , C_PRIM_FIFO_TYPE_WRCH = 512x36 , C_PRIM_FIFO_TYPE_RACH = 512x36 , C_PRIM_FIFO_TYPE_RDCH = 1kx36 , C_PRIM_FIFO_TYPE_AXIS = 1kx18 , C_USE_ECC_WACH = 0 , C_USE_ECC_WDCH = 0 , C_USE_ECC_WRCH = 0 , C_USE_ECC_RACH = 0 , C_USE_ECC_RDCH = 0 , C_USE_ECC_AXIS = 0 , C_ERROR_INJECTION_TYPE_WACH = 0 , C_E &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; RROR_INJECTION_TYPE_WDCH = 0 , C_ERROR_INJECTION_TYPE_WRCH = 0 , C_ERROR_INJECTION_TYPE_RACH = 0 , C_ERROR_INJECTION_TYPE_RDCH = 0 , C_ERROR_INJECTION_TYPE_AXIS = 0 , C_DIN_WIDTH_WACH = 1 , C_DIN_WIDTH_WDCH = 64 , C_DIN_WIDTH_WRCH = 2 , C_DIN_WIDTH_RACH = 32 , C_DIN_WIDTH_RDCH = 64 , C_DIN_WIDTH_AXIS = 1 , C_WR_DEPTH_WACH = 16 , C_WR_DEPTH_WDCH = 1024 , C_WR_DEPTH_WRCH = 16 , C_WR_DEPTH_RACH = 16 , C_WR_DEPTH_RDCH = 1024 , C_WR_DEPTH_AXIS = 1024 , C_WR_PNTR_WIDTH_WACH = 4 , C_WR_PNTR_WIDTH_WDCH = 10 , C_WR_PNTR_WIDTH_WRCH = 4 , C_WR_PNTR_WIDTH_RACH = 4 , C_WR_PNTR_WIDTH_RDCH = 10 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; , C_WR_PNTR_WIDTH_AXIS = 10 , C_HAS_DATA_COUNTS_WACH = 0 , C_HAS_DATA_COUNTS_WDCH = 0 , C_HAS_DATA_COUNTS_WRCH = 0 , C_HAS_DATA_COUNTS_RACH = 0 , C_HAS_DATA_COUNTS_RDCH = 0 , C_HAS_DATA_COUNTS_AXIS = 0 , C_HAS_PROG_FLAGS_WACH = 0 , C_HAS_PROG_FLAGS_WDCH = 0 , C_HAS_PROG_FLAGS_WRCH = 0 , C_HAS_PROG_FLAGS_RACH = 0 , C_HAS_PROG_FLAGS_RDCH = 0 , C_HAS_PROG_FLAGS_AXIS = 0 , C_PROG_FULL_TYPE_WACH = 0 , C_PROG_FULL_TYPE_WDCH = 0 , C_PROG_FULL_TYPE_WRCH = 0 , C_PROG_FULL_TYPE_RACH = 0 , C_PROG_FULL_TYPE_RDCH = 0 , C_PROG_FULL_TYPE_AXIS = 0 , C_PROG_FULL_THRESH_ASSERT_VAL_WACH = 10 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 23 , C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = 1023 , C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = 1023 , C_PROG_FULL_THRESH_ASSERT_VAL_RACH = 1023 , C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = 1023 , C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = 1023 , C_PROG_EMPTY_TYPE_WACH = 0 , C_PROG_EMPTY_TYPE_WDCH = 0 , C_PROG_EMPTY_TYPE_WRCH = 0 , C_PROG_EMPTY_TYPE_RACH = 0 , C_PROG_EMPTY_TYPE_RDCH = 0 , C_PROG_EMPTY_TYPE_AXIS = 0 , C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = 1022 , C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = 1022 , C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = 1022 , C_PROG_EMPTY_THRESH_ASSE &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; RT_VAL_RACH = 1022 , C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = 1022 , C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = 1022 , C_REG_SLICE_MODE_WACH = 0 , C_REG_SLICE_MODE_WDCH = 0 , C_REG_SLICE_MODE_WRCH = 0 , C_REG_SLICE_MODE_RACH = 0 , C_REG_SLICE_MODE_RDCH = 0 , C_REG_SLICE_MODE_AXIS = 0} &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaa77d4275bfbc3dfab2169b71085475c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa77d4275bfbc3dfab2169b71085475c"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#aaa77d4275bfbc3dfab2169b71085475c">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6018dd938037a99cdf7cda0db1a51dde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6018dd938037a99cdf7cda0db1a51dde"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a6018dd938037a99cdf7cda0db1a51dde">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">STRING</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af5665490e4778c470facfb64138bcff3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5665490e4778c470facfb64138bcff3"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#af5665490e4778c470facfb64138bcff3">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">empty</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_read : 1.0 FIFO_READ EMPTY &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a413f326ec072a4654af3795442d1c078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a413f326ec072a4654af3795442d1c078"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a413f326ec072a4654af3795442d1c078">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">full</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_write : 1.0 FIFO_WRITE FULL &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab0c40fb244737e09f5b592955834cd4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0c40fb244737e09f5b592955834cd4e"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#ab0c40fb244737e09f5b592955834cd4e">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dout</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_read : 1.0 FIFO_READ RD_DATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7475c8db6febf8991525a86665fd54c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7475c8db6febf8991525a86665fd54c1"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a7475c8db6febf8991525a86665fd54c1">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rd_en</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_read : 1.0 FIFO_READ RD_EN &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9324b8570c7672c2418dd0691908569d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9324b8570c7672c2418dd0691908569d"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a9324b8570c7672c2418dd0691908569d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">wr_en</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_write : 1.0 FIFO_WRITE WR_EN &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a23bc47ae2c0af9fd150767a1cbb7c6b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23bc47ae2c0af9fd150767a1cbb7c6b0"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a23bc47ae2c0af9fd150767a1cbb7c6b0">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">din</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : fifo_write : 1.0 FIFO_WRITE WR_DATA &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf657d39069347cdd0165e171a760b35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf657d39069347cdd0165e171a760b35"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#abf657d39069347cdd0165e171a760b35">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rd_clk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME read_clk ,  FREQ_HZ 100000000 ,  PHASE 0.000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a18e8c2766655a53b1b9de60f5871c62e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18e8c2766655a53b1b9de60f5871c62e"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a18e8c2766655a53b1b9de60f5871c62e">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rd_clk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 read_clk CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1cea7f07e81121fbd3a0881feafbab9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cea7f07e81121fbd3a0881feafbab9f"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a1cea7f07e81121fbd3a0881feafbab9f">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">wr_clk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME write_clk ,  FREQ_HZ 100000000 ,  PHASE 0.000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ef3b348f245995d6658b91572d619f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ef3b348f245995d6658b91572d619f8"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#a9ef3b348f245995d6658b91572d619f8">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">wr_clk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">signal</span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : signal : clock : 1.0 write_clk CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ae060ce5868d35ef17bcb6e832da03be9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae060ce5868d35ef17bcb6e832da03be9"></a>
<a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html#ae060ce5868d35ef17bcb6e832da03be9">u0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_generator_v13_2_2</b>  </td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classfifo__generator__0.html">fifo_generator_0</a></li><li class="navelem"><a class="el" href="classfifo__generator__0_1_1fifo__generator__0__arch.html">fifo_generator_0_arch</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
