Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/joelk/Documents/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Top_Student_func_synth xil_defaultlib.Top_Student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.next_color
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDRE(INIT=1'b1,IS_C_INVERTED=1'b...
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Oled_Display
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.next_color_0
Compiling module xil_defaultlib.screen_625mhz
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Student_func_synth
