(pcb C:\Users\Kian\Documents\fpga_rs485\rs485\rs485.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  171450 -128524  129286 -128524  129286 -93726  171450 -93726
            171450 -128524)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm"
      (place U2 150299.500000 -118495.000000 front 180.000000 (PN SN74CB3Q3384APW))
    )
    (component "SOIC127P600X175-8N:SOIC127P600X175-8N"
      (place U1 150622.000000 -107696.000000 front 0.000000 (PN ~))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x12_P2.54mm_Vertical
      (place J3 133604.000000 -97277.000000 front 0.000000 (PN Conn_01x12_Pin))
      (place J1 165608.000000 -125222.000000 front 180.000000 (PN Conn_01x12_Pin))
    )
  )
  (library
    (image "Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm"
      (outline (path signal 120  0 -4035  2200 -4035))
      (outline (path signal 120  0 4035  -3600 4035))
      (outline (path signal 120  0 4035  2200 4035))
      (outline (path signal 120  0 -4035  -2200 -4035))
      (outline (path signal 50  -3850 -4150  3850 -4150))
      (outline (path signal 50  3850 -4150  3850 4150))
      (outline (path signal 50  -3850 4150  -3850 -4150))
      (outline (path signal 50  3850 4150  -3850 4150))
      (outline (path signal 100  -1200 3900  2200 3900))
      (outline (path signal 100  -2200 2900  -1200 3900))
      (outline (path signal 100  -2200 -3900  -2200 2900))
      (outline (path signal 100  2200 -3900  -2200 -3900))
      (outline (path signal 100  2200 3900  2200 -3900))
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 1 -2862.5 3575)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 2 -2862.5 2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 3 -2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 4 -2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 5 -2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 6 -2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 7 -2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 8 -2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 9 -2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 10 -2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 11 -2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 12 -2862.5 -3575)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 13 2862.5 -3575)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 14 2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 15 2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 16 2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 17 2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 18 2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 19 2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 20 2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 21 2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 22 2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 23 2862.5 2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um_0.000000_0 24 2862.5 3575)
    )
    (image "SOIC127P600X175-8N:SOIC127P600X175-8N"
      (outline (path signal 200  -4345 2475  -4360.88 2420.94  -4403.46 2384.04  -4459.23 2376.02
            -4510.49 2399.43  -4540.95 2446.83  -4540.95 2503.17  -4510.49 2550.57
            -4459.23 2573.98  -4403.46 2565.96  -4360.88 2529.06  -4345 2475))
      (outline (path signal 200  -4345 2475  -4360.88 2420.94  -4403.46 2384.04  -4459.23 2376.02
            -4510.49 2399.43  -4540.95 2446.83  -4540.95 2503.17  -4510.49 2550.57
            -4459.23 2573.98  -4403.46 2565.96  -4360.88 2529.06  -4345 2475))
      (outline (path signal 127  -2000 2500  2000 2500))
      (outline (path signal 127  -2000 -2500  2000 -2500))
      (outline (path signal 127  -2000 2510  2000 2510))
      (outline (path signal 127  -2000 -2510  2000 -2510))
      (outline (path signal 127  -2000 2500  -2000 -2500))
      (outline (path signal 127  2000 2500  2000 -2500))
      (outline (path signal 50  -3710 2750  3710 2750))
      (outline (path signal 50  -3710 -2750  3710 -2750))
      (outline (path signal 50  -3710 2750  -3710 -2750))
      (outline (path signal 50  3710 2750  3710 -2750))
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 1 -2475 1905)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 2 -2475 635)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 3 -2475 -635)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 4 -2475 -1905)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 5 2475 -1905)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 6 2475 -635)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 7 2475 635)
      (pin RoundRect[T]Pad_1970x570_40.052_um_0.000000_0 8 2475 1905)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x12_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -29270))
      (outline (path signal 120  -1330 -29270  1330 -29270))
      (outline (path signal 120  -1330 -1270  -1330 -29270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 50  -1800 -29750  1800 -29750))
      (outline (path signal 50  -1800 1800  -1800 -29750))
      (outline (path signal 50  1800 -29750  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  1270 -29210  -1270 -29210))
      (outline (path signal 100  1270 1270  1270 -29210))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -29210  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1475x400_100.381_um_0.000000_0
      (shape (polygon F.Cu 0  -737.881 100  -730.24 138.414  -708.48 170.98  -675.914 192.74
            -637.499 200.38  637.5 200.381  675.914 192.74  708.48 170.98
            730.24 138.414  737.88 99.999  737.881 -100  730.24 -138.414
            708.48 -170.98  675.914 -192.74  637.499 -200.38  -637.5 -200.381
            -675.914 -192.74  -708.48 -170.98  -730.24 -138.414  -737.88 -99.999
            -737.881 100))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1970x570_40.052_um_0.000000_0
      (shape (polygon F.Cu 0  -985.152 245.1  -982.103 260.427  -973.421 273.421  -960.427 282.103
            -945.1 285.152  945.1 285.152  960.427 282.103  973.421 273.421
            982.103 260.427  985.152 245.1  985.152 -245.1  982.103 -260.427
            973.421 -273.421  960.427 -282.103  945.1 -285.152  -945.1 -285.152
            -960.427 -282.103  -973.421 -273.421  -982.103 -260.427  -985.152 -245.1
            -985.152 245.1))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pin_1)"
      (pins U2-23 J1-1)
    )
    (net "Net-(J1-Pin_2)"
      (pins U2-20 J1-2)
    )
    (net "Net-(J1-Pin_3)"
      (pins U2-19 J1-3)
    )
    (net "Net-(J1-Pin_4)"
      (pins U2-16 J1-4)
    )
    (net "Net-(J1-Pin_5)"
      (pins U2-15 J1-5)
    )
    (net "Net-(J1-Pin_6)"
      (pins U2-10 J1-6)
    )
    (net "Net-(J1-Pin_7)"
      (pins U2-9 J1-7)
    )
    (net "Net-(J1-Pin_8)"
      (pins U2-6 J1-8)
    )
    (net GND
      (pins U2-12 U1-5 J1-9)
    )
    (net VCC
      (pins U2-24 U1-8 J1-12)
    )
    (net "Net-(J1-Pin_11)"
      (pins U1-7 J1-11)
    )
    (net "Net-(J1-Pin_10)"
      (pins U1-6 J1-10)
    )
    (net "Net-(J3-Pin_1)"
      (pins U2-2 J3-1)
    )
    (net "Net-(J3-Pin_2)"
      (pins U2-5 J3-2)
    )
    (net "Net-(J3-Pin_3)"
      (pins U2-7 J3-3)
    )
    (net "Net-(J3-Pin_4)"
      (pins U2-8 J3-4)
    )
    (net "Net-(J3-Pin_5)"
      (pins U2-11 J3-5)
    )
    (net "Net-(J3-Pin_6)"
      (pins U2-14 J3-6)
    )
    (net "Net-(J3-Pin_7)"
      (pins U2-17 J3-7)
    )
    (net "Net-(J3-Pin_8)"
      (pins U2-18 J3-8)
    )
    (net "Net-(J3-Pin_9)"
      (pins U2-21 J3-9)
    )
    (net "Net-(J3-Pin_10)"
      (pins U2-22 J3-10)
    )
    (net "Net-(J3-Pin_11)"
      (pins U2-1 J3-11)
    )
    (net "Net-(J3-Pin_12)"
      (pins U2-13 J3-12)
    )
    (net "Net-(U1-D)"
      (pins U2-4 U1-1 U1-4)
    )
    (net "Net-(U1-DE)"
      (pins U2-3 U1-2 U1-3)
    )
    (class kicad_default "" GND "Net-(J1-Pin_1)" "Net-(J1-Pin_10)" "Net-(J1-Pin_11)"
      "Net-(J1-Pin_2)" "Net-(J1-Pin_3)" "Net-(J1-Pin_4)" "Net-(J1-Pin_5)"
      "Net-(J1-Pin_6)" "Net-(J1-Pin_7)" "Net-(J1-Pin_8)" "Net-(J3-Pin_1)"
      "Net-(J3-Pin_10)" "Net-(J3-Pin_11)" "Net-(J3-Pin_12)" "Net-(J3-Pin_2)"
      "Net-(J3-Pin_3)" "Net-(J3-Pin_4)" "Net-(J3-Pin_5)" "Net-(J3-Pin_6)"
      "Net-(J3-Pin_7)" "Net-(J3-Pin_8)" "Net-(J3-Pin_9)" "Net-(U1-D)" "Net-(U1-DE)"
      VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
