// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module norm2_pow_generic_float_s (
        ap_clk,
        ap_rst,
        base_r,
        exp,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] base_r;
input  [31:0] exp;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_address0;
wire   [55:0] pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0;
wire   [51:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0;
wire   [48:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0;
wire   [43:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
wire   [8:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
wire   [26:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [4:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
reg   [31:0] exp_read_reg_2204;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] exp_read_reg_2204_pp0_iter1_reg;
reg   [31:0] exp_read_reg_2204_pp0_iter2_reg;
reg   [31:0] exp_read_reg_2204_pp0_iter3_reg;
reg   [7:0] bs_exp_reg_2209;
reg   [7:0] bs_exp_reg_2209_pp0_iter1_reg;
reg   [7:0] bs_exp_reg_2209_pp0_iter2_reg;
reg   [7:0] bs_exp_reg_2209_pp0_iter3_reg;
wire   [22:0] bs_sig_fu_451_p1;
reg   [22:0] bs_sig_reg_2216;
reg   [0:0] tmp_reg_2224;
reg   [0:0] tmp_reg_2224_pp0_iter1_reg;
reg   [0:0] tmp_reg_2224_pp0_iter2_reg;
reg   [0:0] tmp_reg_2224_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_2231;
reg   [0:0] tmp_4_reg_2231_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_2231_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_2231_pp0_iter3_reg;
wire   [0:0] icmp_ln340_1_fu_487_p2;
reg   [0:0] icmp_ln340_1_reg_2247;
reg   [0:0] icmp_ln340_1_reg_2247_pp0_iter2_reg;
reg   [0:0] icmp_ln340_1_reg_2247_pp0_iter3_reg;
wire   [0:0] icmp_ln18_4_fu_492_p2;
reg   [0:0] icmp_ln18_4_reg_2253;
reg   [0:0] icmp_ln18_4_reg_2253_pp0_iter2_reg;
reg   [0:0] icmp_ln18_4_reg_2253_pp0_iter3_reg;
reg   [55:0] log_sum_reg_2258;
reg   [55:0] log_sum_reg_2258_pp0_iter2_reg;
wire   [3:0] a_fu_550_p4;
reg   [3:0] a_reg_2263;
wire   [20:0] trunc_ln39_fu_560_p1;
reg   [20:0] trunc_ln39_reg_2268;
wire   [43:0] select_ln42_fu_608_p3;
reg   [43:0] select_ln42_reg_2273;
wire   [42:0] mul_ln44_fu_620_p2;
reg   [42:0] mul_ln44_reg_2278;
reg   [43:0] z3_reg_2288;
wire   [5:0] a_3_fu_762_p4;
reg   [5:0] a_3_reg_2299;
reg   [37:0] tmp_7_reg_2304;
wire   [55:0] log_sum_1_fu_872_p2;
reg   [55:0] log_sum_1_reg_2314;
reg   [38:0] tmp_8_reg_2319;
reg   [22:0] zk_trunc_reg_2324;
wire   [7:0] es_exp_fu_909_p3;
reg   [7:0] es_exp_reg_2329;
wire  signed [8:0] m_exp_fu_934_p2;
reg  signed [8:0] m_exp_reg_2334;
wire   [0:0] x_is_n1_fu_968_p2;
reg   [0:0] x_is_n1_reg_2341;
reg   [0:0] x_is_n1_reg_2341_pp0_iter5_reg;
reg   [0:0] x_is_n1_reg_2341_pp0_iter6_reg;
reg   [0:0] x_is_n1_reg_2341_pp0_iter7_reg;
reg   [0:0] x_is_n1_reg_2341_pp0_iter8_reg;
reg   [0:0] x_is_n1_reg_2341_pp0_iter9_reg;
reg   [0:0] x_is_n1_reg_2341_pp0_iter10_reg;
wire   [0:0] tmp_1_fu_1046_p3;
reg   [0:0] tmp_1_reg_2347;
reg   [0:0] tmp_1_reg_2347_pp0_iter5_reg;
wire   [0:0] or_ln378_1_fu_1144_p2;
reg   [0:0] or_ln378_1_reg_2355;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter5_reg;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter6_reg;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter7_reg;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter8_reg;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter9_reg;
reg   [0:0] or_ln378_1_reg_2355_pp0_iter10_reg;
wire   [0:0] or_ln386_2_fu_1174_p2;
reg   [0:0] or_ln386_2_reg_2362;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter5_reg;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter6_reg;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter7_reg;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter8_reg;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter9_reg;
reg   [0:0] or_ln386_2_reg_2362_pp0_iter10_reg;
wire   [0:0] icmp_ln422_fu_1218_p2;
reg   [0:0] icmp_ln422_reg_2368;
reg   [0:0] icmp_ln422_reg_2368_pp0_iter5_reg;
reg   [0:0] icmp_ln422_reg_2368_pp0_iter6_reg;
reg   [0:0] icmp_ln422_reg_2368_pp0_iter7_reg;
reg   [0:0] icmp_ln422_reg_2368_pp0_iter8_reg;
reg   [0:0] icmp_ln422_reg_2368_pp0_iter9_reg;
wire   [0:0] r_sign_fu_1294_p2;
reg   [0:0] r_sign_reg_2373;
reg   [0:0] r_sign_reg_2373_pp0_iter5_reg;
reg   [0:0] r_sign_reg_2373_pp0_iter6_reg;
reg   [0:0] r_sign_reg_2373_pp0_iter7_reg;
reg   [0:0] r_sign_reg_2373_pp0_iter8_reg;
reg   [0:0] r_sign_reg_2373_pp0_iter9_reg;
reg   [0:0] r_sign_reg_2373_pp0_iter10_reg;
wire   [0:0] or_ln431_2_fu_1336_p2;
reg   [0:0] or_ln431_2_reg_2381;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter5_reg;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter6_reg;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter7_reg;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter8_reg;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter9_reg;
reg   [0:0] or_ln431_2_reg_2381_pp0_iter10_reg;
wire   [0:0] or_ln438_2_fu_1378_p2;
reg   [0:0] or_ln438_2_reg_2387;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter5_reg;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter6_reg;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter7_reg;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter8_reg;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter9_reg;
reg   [0:0] or_ln438_2_reg_2387_pp0_iter10_reg;
reg  signed [42:0] log_base_reg_2393;
wire   [24:0] e_frac_2_fu_1503_p3;
reg  signed [24:0] e_frac_2_reg_2398;
wire   [66:0] m_frac_l_fu_431_p2;
reg   [66:0] m_frac_l_reg_2403;
wire   [8:0] select_ln545_fu_1528_p3;
reg   [8:0] select_ln545_reg_2410;
reg   [26:0] m_fix_reg_2415;
reg   [26:0] m_fix_reg_2415_pp0_iter6_reg;
reg   [26:0] m_fix_reg_2415_pp0_iter7_reg;
reg   [26:0] m_fix_reg_2415_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_2420;
reg   [0:0] tmp_10_reg_2420_pp0_iter6_reg;
reg   [0:0] tmp_16_reg_2430;
reg   [0:0] tmp_16_reg_2430_pp0_iter6_reg;
reg   [0:0] tmp_16_reg_2430_pp0_iter7_reg;
reg   [0:0] tmp_16_reg_2430_pp0_iter8_reg;
reg   [0:0] tmp_16_reg_2430_pp0_iter9_reg;
reg   [0:0] tmp_16_reg_2430_pp0_iter10_reg;
wire   [0:0] icmp_ln628_fu_1704_p2;
reg   [0:0] icmp_ln628_reg_2436;
reg   [0:0] icmp_ln628_reg_2436_pp0_iter7_reg;
reg   [0:0] icmp_ln628_reg_2436_pp0_iter8_reg;
reg   [0:0] icmp_ln628_reg_2436_pp0_iter9_reg;
wire  signed [9:0] r_exp_fu_1759_p3;
reg  signed [9:0] r_exp_reg_2446;
reg  signed [9:0] r_exp_reg_2446_pp0_iter9_reg;
wire   [17:0] m_diff_lo_fu_1796_p1;
reg   [17:0] m_diff_lo_reg_2453;
wire   [0:0] or_ln628_fu_1931_p2;
reg   [0:0] or_ln628_reg_2468;
wire   [0:0] icmp_ln645_fu_1937_p2;
reg   [0:0] icmp_ln645_reg_2474;
wire   [22:0] out_sig_fu_1963_p3;
reg   [22:0] out_sig_reg_2479;
wire   [7:0] trunc_ln657_fu_1971_p1;
reg   [7:0] trunc_ln657_reg_2484;
wire   [63:0] zext_ln502_fu_481_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_fu_661_p1;
wire   [63:0] zext_ln46_1_fu_757_p1;
wire   [63:0] zext_ln46_2_fu_782_p1;
wire   [63:0] zext_ln611_fu_1800_p1;
wire   [63:0] zext_ln159_fu_1815_p1;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local;
wire   [44:0] Elog2_fu_413_p1;
wire   [22:0] mul_ln522_fu_423_p0;
wire   [44:0] zext_ln522_fu_1402_p1;
wire   [22:0] mul_ln522_fu_423_p1;
wire   [40:0] mul_ln44_1_fu_427_p0;
wire   [5:0] mul_ln44_1_fu_427_p1;
wire   [43:0] mul_ln44_2_fu_435_p0;
wire   [5:0] mul_ln44_2_fu_435_p1;
wire   [31:0] data_fu_439_p1;
wire   [5:0] index0_fu_471_p4;
wire   [23:0] b_frac_1_fu_506_p3;
wire   [24:0] zext_ln485_fu_513_p1;
wire   [24:0] b_frac_fu_497_p4;
wire   [24:0] b_frac_2_fu_517_p3;
wire   [24:0] b_frac1_fu_532_p0;
wire   [5:0] b_frac1_fu_532_p1;
wire   [30:0] b_frac1_fu_532_p2;
wire   [24:0] trunc_ln516_fu_538_p1;
wire   [37:0] tmp_s_fu_572_p3;
wire   [41:0] zext_ln42_fu_580_p1;
wire   [38:0] z1_fu_542_p3;
wire   [42:0] zext_ln42_1_fu_592_p1;
wire   [42:0] zext_ln42_2_cast_fu_584_p3;
wire   [0:0] tmp_5_fu_564_p3;
wire   [43:0] tmp_3_fu_596_p3;
wire   [43:0] zext_ln42_2_fu_604_p1;
wire   [38:0] mul_ln44_fu_620_p0;
wire   [3:0] mul_ln44_fu_620_p1;
wire   [42:0] shl_ln44_2_fu_626_p3;
wire   [43:0] zext_ln44_fu_633_p1;
wire   [43:0] add_ln44_fu_637_p2;
wire   [43:0] zext_ln44_2_fu_642_p1;
wire   [43:0] sub_ln44_fu_645_p2;
wire   [40:0] z2_fu_651_p4;
wire   [47:0] zext_ln40_fu_675_p1;
wire   [34:0] tmp_6_fu_687_p4;
wire   [48:0] shl_ln44_3_fu_697_p3;
wire   [48:0] eZ_fu_679_p3;
wire   [49:0] zext_ln44_3_fu_705_p1;
wire   [49:0] zext_ln44_4_fu_709_p1;
wire   [5:0] a_1_fu_665_p4;
wire   [46:0] mul_ln44_1_fu_427_p2;
wire   [47:0] shl_ln_fu_729_p3;
wire   [49:0] add_ln44_1_fu_713_p2;
wire   [49:0] zext_ln44_7_fu_737_p1;
wire   [49:0] sub_ln44_1_fu_741_p2;
wire   [55:0] zext_ln40_1_fu_803_p1;
wire   [61:0] shl_ln44_4_fu_814_p3;
wire   [56:0] eZ_1_fu_806_p3;
wire   [62:0] zext_ln44_9_fu_821_p1;
wire   [62:0] zext_ln44_10_fu_825_p1;
wire   [49:0] mul_ln44_2_fu_435_p2;
wire   [55:0] shl_ln44_1_fu_835_p3;
wire   [62:0] add_ln44_2_fu_829_p2;
wire   [62:0] zext_ln44_11_fu_843_p1;
wire   [55:0] zext_ln134_fu_787_p1;
wire   [49:0] zext_ln134_1_fu_795_p1;
wire   [49:0] zext_ln134_2_fu_853_p1;
wire   [49:0] add_ln142_1_fu_862_p2;
wire   [55:0] zext_ln142_fu_868_p1;
wire   [55:0] add_ln142_fu_857_p2;
wire   [62:0] sub_ln44_2_fu_847_p2;
wire   [31:0] data_1_fu_898_p1;
wire   [8:0] zext_ln317_fu_921_p1;
wire   [8:0] zext_ln317_1_fu_930_p1;
wire   [8:0] b_exp_fu_924_p2;
wire   [0:0] icmp_ln340_fu_946_p2;
wire   [0:0] x_is_1_fu_952_p2;
wire   [0:0] xor_ln341_fu_957_p2;
wire   [22:0] es_sig_fu_917_p1;
wire   [0:0] icmp_ln18_fu_973_p2;
wire   [0:0] icmp_ln18_1_fu_979_p2;
wire   [0:0] icmp_ln18_2_fu_991_p2;
wire   [0:0] icmp_ln18_3_fu_1003_p2;
wire   [0:0] x_is_0_fu_1013_p2;
wire   [0:0] x_is_inf_fu_1018_p2;
wire   [0:0] or_ln357_fu_1023_p2;
wire   [0:0] xor_ln357_fu_1029_p2;
wire   [4:0] es_exp_cast_fu_1054_p4;
wire   [4:0] add_ln373_fu_1064_p2;
wire   [22:0] zext_ln373_fu_1070_p1;
wire   [22:0] lshr_ln373_fu_1074_p2;
wire   [22:0] and_ln373_1_fu_1080_p2;
wire   [0:0] icmp_ln372_fu_1040_p2;
wire   [0:0] or_ln373_fu_1092_p2;
wire   [0:0] xor_ln373_fu_1098_p2;
wire   [0:0] y_is_int_fu_1112_p4;
wire   [0:0] y_is_int_fu_1112_p7;
wire   [1:0] y_is_int_fu_1112_p8;
wire   [0:0] y_is_inf_fu_985_p2;
wire   [0:0] x_is_p1_fu_962_p2;
wire   [0:0] and_ln378_fu_1132_p2;
wire   [0:0] or_ln378_fu_1138_p2;
wire   [0:0] y_is_0_fu_940_p2;
wire   [0:0] y_is_int_fu_1112_p9;
wire   [0:0] or_ln386_fu_1150_p2;
wire   [0:0] x_is_neg_fu_1035_p2;
wire   [0:0] xor_ln386_fu_1156_p2;
wire   [0:0] x_is_NaN_fu_1008_p2;
wire   [0:0] and_ln386_fu_1162_p2;
wire   [0:0] or_ln386_1_fu_1168_p2;
wire   [0:0] y_is_NaN_fu_997_p2;
wire   [0:0] es_sign_fu_901_p3;
wire   [0:0] y_is_pos_fu_1180_p2;
wire   [0:0] tmp_2_fu_1198_p3;
wire   [8:0] sub_ln422_fu_1230_p2;
wire  signed [31:0] y_is_odd_fu_1240_p2;
wire   [0:0] icmp_ln421_fu_1212_p2;
wire   [0:0] icmp_ln422_1_fu_1224_p2;
wire   [0:0] xor_ln421_fu_1248_p2;
wire   [0:0] and_ln422_fu_1254_p2;
wire   [0:0] and_ln422_1_fu_1260_p2;
wire   [0:0] y_is_odd_fu_1240_p3;
wire   [0:0] y_is_odd_1_fu_1274_p7;
wire   [1:0] y_is_odd_1_fu_1274_p8;
wire   [0:0] y_is_odd_1_fu_1274_p9;
wire   [0:0] y_is_pinf_fu_1186_p2;
wire   [0:0] x_abs_greater_1_fu_1206_p2;
wire   [0:0] y_is_ninf_fu_1192_p2;
wire   [0:0] and_ln431_2_fu_1312_p2;
wire   [0:0] and_ln431_fu_1300_p2;
wire   [0:0] or_ln431_fu_1324_p2;
wire   [0:0] and_ln431_3_fu_1318_p2;
wire   [0:0] or_ln431_1_fu_1330_p2;
wire   [0:0] and_ln431_1_fu_1306_p2;
wire   [0:0] and_ln438_2_fu_1354_p2;
wire   [0:0] and_ln438_1_fu_1348_p2;
wire   [0:0] or_ln438_fu_1366_p2;
wire   [0:0] and_ln438_3_fu_1360_p2;
wire   [0:0] or_ln438_1_fu_1372_p2;
wire   [0:0] and_ln438_fu_1342_p2;
wire   [8:0] b_exp_1_fu_1384_p2;
wire  signed [8:0] b_exp_2_fu_1390_p3;
wire   [44:0] mul_ln522_fu_423_p2;
wire   [43:0] lshr_ln_fu_1407_p4;
wire   [62:0] shl_ln1_fu_1417_p3;
wire   [62:0] zext_ln522_1_fu_1424_p1;
wire   [62:0] sub_ln522_fu_1428_p2;
wire   [51:0] Elog2_fu_413_p2;
wire   [63:0] shl_ln2_fu_1444_p3;
wire  signed [64:0] sext_ln525_fu_1452_p1;
wire  signed [64:0] sext_ln525_1_fu_1456_p1;
wire   [38:0] lshr_ln522_1_fu_1434_p4;
wire   [64:0] add_ln525_fu_1459_p2;
wire   [64:0] zext_ln525_fu_1465_p1;
wire   [64:0] add_ln525_1_fu_1469_p2;
wire   [23:0] e_frac_fu_1485_p3;
wire   [24:0] zext_ln532_fu_1493_p1;
wire   [24:0] e_frac_1_fu_1497_p2;
wire  signed [7:0] sub_ln545_fu_1519_p2;
wire  signed [8:0] sext_ln545_fu_1524_p1;
wire  signed [31:0] sext_ln552_fu_1534_p1;
wire   [66:0] zext_ln552_fu_1537_p1;
wire   [0:0] tmp_9_fu_1547_p3;
wire   [8:0] select_ln553_fu_1555_p3;
wire  signed [31:0] sext_ln553_fu_1562_p1;
wire   [66:0] zext_ln553_fu_1566_p1;
wire   [66:0] shl_ln553_fu_1570_p2;
wire   [66:0] ashr_ln553_fu_1576_p2;
wire   [66:0] select_ln553_1_fu_1582_p3;
wire   [66:0] shl_ln552_fu_1541_p2;
wire   [66:0] m_fix_0_in_in_v_v_fu_1590_p3;
wire   [65:0] empty_fu_1597_p1;
wire   [66:0] zext_ln549_fu_1601_p1;
wire  signed [12:0] m_fix_hi_fu_1615_p4;
wire  signed [31:0] sext_ln545_1_fu_1645_p1;
wire   [66:0] zext_ln545_fu_1648_p1;
wire   [66:0] ashr_ln545_fu_1652_p2;
wire   [66:0] shl_ln545_fu_1657_p2;
wire   [65:0] trunc_ln545_fu_1662_p1;
wire   [65:0] trunc_ln545_1_fu_1666_p1;
wire   [65:0] m_fix_l_fu_1670_p3;
wire   [65:0] zext_ln546_fu_1677_p1;
wire   [65:0] shl_ln546_fu_1681_p2;
wire   [65:0] ashr_ln546_fu_1687_p2;
wire   [65:0] m_fix_back_fu_1693_p3;
wire  signed [66:0] sext_ln628_fu_1700_p1;
wire  signed [15:0] shl_ln3_fu_1709_p3;
wire  signed [24:0] grp_fu_2193_p3;
wire   [14:0] trunc_ln563_fu_1736_p1;
wire   [9:0] tmp_10_cast_fu_1720_p4;
wire   [0:0] icmp_ln563_fu_1739_p2;
wire   [9:0] add_ln563_1_fu_1745_p2;
wire   [0:0] tmp_13_fu_1729_p3;
wire   [9:0] select_ln563_fu_1751_p3;
wire   [35:0] mul_ln568_fu_418_p2;
wire   [26:0] m_fix_a_fu_1771_p4;
wire   [26:0] sub_ln574_fu_1781_p2;
wire   [8:0] m_diff_hi_fu_1786_p4;
wire   [4:0] Z2_ind_fu_1805_p4;
wire   [18:0] zext_ln160_fu_1820_p1;
wire   [18:0] zext_ln160_1_fu_1823_p1;
wire   [18:0] add_ln160_fu_1827_p2;
wire   [17:0] exp_Z1_hi_fu_1843_p4;
wire   [17:0] exp_Z1P_m_1_fu_1833_p4;
wire   [17:0] mul_ln616_fu_1867_p0;
wire   [17:0] mul_ln616_fu_1867_p1;
wire   [26:0] add_ln616_fu_1853_p2;
wire   [35:0] mul_ln616_fu_1867_p2;
wire   [43:0] shl_ln4_fu_1873_p3;
wire   [43:0] zext_ln616_2_fu_1881_p1;
wire   [43:0] add_ln616_1_fu_1885_p2;
wire   [0:0] tmp_14_fu_1891_p3;
wire   [9:0] r_exp_1_fu_1899_p2;
wire   [9:0] r_exp_2_fu_1904_p3;
wire   [2:0] tmp_15_fu_1915_p4;
wire   [0:0] and_ln628_fu_1911_p2;
wire   [0:0] icmp_ln628_1_fu_1925_p2;
wire   [22:0] tmp_11_fu_1943_p4;
wire   [22:0] tmp_12_fu_1953_p4;
wire   [31:0] t_fu_1975_p3;
wire   [31:0] t_1_fu_1996_p3;
wire   [31:0] t_2_fu_2007_p3;
wire   [7:0] out_exp_fu_2018_p2;
wire   [31:0] t_3_fu_2023_p4;
wire   [0:0] or_ln386_3_fu_2035_p2;
wire   [0:0] xor_ln386_1_fu_2039_p2;
wire   [0:0] xor_ln386_2_fu_2050_p2;
wire   [0:0] xor_ln342_fu_2060_p2;
wire   [0:0] and_ln342_1_fu_2065_p2;
wire   [0:0] xor_ln431_fu_1986_p2;
wire   [0:0] and_ln431_5_fu_2076_p2;
wire   [0:0] xor_ln438_fu_1991_p2;
wire   [0:0] and_ln438_5_fu_2087_p2;
wire   [0:0] and_ln628_1_fu_2093_p2;
wire   [0:0] xor_ln629_fu_2103_p2;
wire   [0:0] xor_ln628_fu_2114_p2;
wire   [0:0] and_ln645_fu_2119_p2;
wire   [0:0] and_ln342_fu_2045_p2;
wire   [0:0] and_ln386_1_fu_2055_p2;
wire   [0:0] and_ln431_4_fu_2071_p2;
wire   [0:0] and_ln438_4_fu_2082_p2;
wire   [0:0] and_ln629_fu_2098_p2;
wire   [0:0] and_ln629_1_fu_2108_p2;
wire   [0:0] and_ln645_1_fu_2124_p2;
wire   [31:0] retval_2_fu_2149_p4;
wire   [31:0] bitcast_ln327_1_fu_2003_p1;
wire   [31:0] bitcast_ln327_2_fu_2014_p1;
wire   [31:0] retval_2_fu_2149_p18;
wire   [31:0] retval_2_fu_2149_p19;
wire   [7:0] retval_2_fu_2149_p20;
wire   [11:0] grp_fu_2193_p1;
wire   [31:0] retval_2_fu_2149_p21;
reg    grp_fu_2193_ce;
reg    ap_ce_reg;
reg   [31:0] base_r_int_reg;
reg   [31:0] exp_int_reg;
reg   [31:0] ap_return_int_reg;
wire   [30:0] b_frac1_fu_532_p00;
wire   [30:0] b_frac1_fu_532_p10;
wire   [46:0] mul_ln44_1_fu_427_p00;
wire   [46:0] mul_ln44_1_fu_427_p10;
wire   [49:0] mul_ln44_2_fu_435_p00;
wire   [49:0] mul_ln44_2_fu_435_p10;
wire   [42:0] mul_ln44_fu_620_p10;
wire   [35:0] mul_ln616_fu_1867_p00;
wire   [35:0] mul_ln616_fu_1867_p10;
wire  signed [1:0] y_is_int_fu_1112_p1;
wire   [1:0] y_is_int_fu_1112_p3;
wire   [1:0] y_is_int_fu_1112_p5;
wire   [0:0] y_is_odd_fu_1240_p0;
wire  signed [1:0] y_is_odd_1_fu_1274_p1;
wire   [1:0] y_is_odd_1_fu_1274_p3;
wire   [1:0] y_is_odd_1_fu_1274_p5;
wire  signed [7:0] retval_2_fu_2149_p1;
wire   [7:0] retval_2_fu_2149_p3;
wire   [7:0] retval_2_fu_2149_p5;
wire   [7:0] retval_2_fu_2149_p7;
wire   [7:0] retval_2_fu_2149_p9;
wire   [7:0] retval_2_fu_2149_p11;
wire   [7:0] retval_2_fu_2149_p13;
wire   [7:0] retval_2_fu_2149_p15;
wire   [7:0] retval_2_fu_2149_p17;

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud #(
    .DataWidth( 56 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe #(
    .DataWidth( 52 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi #(
    .DataWidth( 44 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j #(
    .DataWidth( 27 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

norm2_mul_9s_45ns_52_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 52 ))
mul_9s_45ns_52_1_0_U261(
    .din0(b_exp_2_fu_1390_p3),
    .din1(Elog2_fu_413_p1),
    .dout(Elog2_fu_413_p2)
);

norm2_mul_10s_36s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
mul_10s_36s_36_1_0_U262(
    .din0(r_exp_reg_2446),
    .din1(36'd47632711549),
    .dout(mul_ln568_fu_418_p2)
);

norm2_mul_23ns_23ns_45_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 45 ))
mul_23ns_23ns_45_1_0_U263(
    .din0(mul_ln522_fu_423_p0),
    .din1(mul_ln522_fu_423_p1),
    .dout(mul_ln522_fu_423_p2)
);

norm2_mul_41ns_6ns_47_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 47 ))
mul_41ns_6ns_47_1_0_U264(
    .din0(mul_ln44_1_fu_427_p0),
    .din1(mul_ln44_1_fu_427_p1),
    .dout(mul_ln44_1_fu_427_p2)
);

norm2_mul_43s_25s_67_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 67 ))
mul_43s_25s_67_1_0_U265(
    .din0(log_base_reg_2393),
    .din1(e_frac_2_reg_2398),
    .dout(m_frac_l_fu_431_p2)
);

norm2_mul_44ns_6ns_50_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 50 ))
mul_44ns_6ns_50_1_0_U266(
    .din0(mul_ln44_2_fu_435_p0),
    .din1(mul_ln44_2_fu_435_p1),
    .dout(mul_ln44_2_fu_435_p2)
);

norm2_mul_25ns_6ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 31 ))
mul_25ns_6ns_31_1_0_U267(
    .din0(b_frac1_fu_532_p0),
    .din1(b_frac1_fu_532_p1),
    .dout(b_frac1_fu_532_p2)
);

norm2_mul_39ns_4ns_43_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 43 ))
mul_39ns_4ns_43_1_0_U268(
    .din0(mul_ln44_fu_620_p0),
    .din1(mul_ln44_fu_620_p1),
    .dout(mul_ln44_fu_620_p2)
);

(* dissolve_hierarchy = "yes" *) norm2_sparsemux_7_2_1_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_0_U269(
    .din0(1'd1),
    .din1(y_is_int_fu_1112_p4),
    .din2(1'd0),
    .def(y_is_int_fu_1112_p7),
    .sel(y_is_int_fu_1112_p8),
    .dout(y_is_int_fu_1112_p9)
);

norm2_bitselect_1ns_23ns_32s_1_1_0 #(
    .DATAWIDTH( 23 ),
    .ADDRWIDTH( 32 ))
bitselect_1ns_23ns_32s_1_1_0_U270(
    .din(es_sig_fu_917_p1),
    .sel(y_is_odd_fu_1240_p2),
    .dout(y_is_odd_fu_1240_p3)
);

(* dissolve_hierarchy = "yes" *) norm2_sparsemux_7_2_1_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_0_U271(
    .din0(1'd1),
    .din1(y_is_odd_fu_1240_p3),
    .din2(1'd0),
    .def(y_is_odd_1_fu_1274_p7),
    .sel(y_is_odd_1_fu_1274_p8),
    .dout(y_is_odd_1_fu_1274_p9)
);

norm2_mul_18ns_18ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18ns_18ns_36_1_0_U272(
    .din0(mul_ln616_fu_1867_p0),
    .din1(mul_ln616_fu_1867_p1),
    .dout(mul_ln616_fu_1867_p2)
);

(* dissolve_hierarchy = "yes" *) norm2_sparsemux_19_8_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 32 ),
    .CASE1( 8'h40 ),
    .din1_WIDTH( 32 ),
    .CASE2( 8'h20 ),
    .din2_WIDTH( 32 ),
    .CASE3( 8'h10 ),
    .din3_WIDTH( 32 ),
    .CASE4( 8'h8 ),
    .din4_WIDTH( 32 ),
    .CASE5( 8'h4 ),
    .din5_WIDTH( 32 ),
    .CASE6( 8'h2 ),
    .din6_WIDTH( 32 ),
    .CASE7( 8'h1 ),
    .din7_WIDTH( 32 ),
    .CASE8( 8'h0 ),
    .din8_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
sparsemux_19_8_32_1_0_U273(
    .din0(32'd1065353216),
    .din1(retval_2_fu_2149_p4),
    .din2(32'd2147483647),
    .din3(bitcast_ln327_1_fu_2003_p1),
    .din4(bitcast_ln327_2_fu_2014_p1),
    .din5(bitcast_ln327_2_fu_2014_p1),
    .din6(bitcast_ln327_1_fu_2003_p1),
    .din7(bitcast_ln327_2_fu_2014_p1),
    .din8(retval_2_fu_2149_p18),
    .def(retval_2_fu_2149_p19),
    .sel(retval_2_fu_2149_p20),
    .dout(retval_2_fu_2149_p21)
);

norm2_mac_muladd_13s_12ns_16s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 25 ))
mac_muladd_13s_12ns_16s_25_4_0_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_1615_p4),
    .din1(grp_fu_2193_p1),
    .din2(shl_ln3_fu_1709_p3),
    .ce(grp_fu_2193_ce),
    .dout(grp_fu_2193_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        a_3_reg_2299 <= {{sub_ln44_1_fu_741_p2[49:44]}};
        a_reg_2263 <= {{b_frac1_fu_532_p2[24:21]}};
        bs_exp_reg_2209 <= {{data_fu_439_p1[30:23]}};
        bs_exp_reg_2209_pp0_iter1_reg <= bs_exp_reg_2209;
        bs_exp_reg_2209_pp0_iter2_reg <= bs_exp_reg_2209_pp0_iter1_reg;
        bs_exp_reg_2209_pp0_iter3_reg <= bs_exp_reg_2209_pp0_iter2_reg;
        bs_sig_reg_2216 <= bs_sig_fu_451_p1;
        e_frac_2_reg_2398 <= e_frac_2_fu_1503_p3;
        es_exp_reg_2329 <= {{data_1_fu_898_p1[30:23]}};
        exp_read_reg_2204 <= exp_int_reg;
        exp_read_reg_2204_pp0_iter1_reg <= exp_read_reg_2204;
        exp_read_reg_2204_pp0_iter2_reg <= exp_read_reg_2204_pp0_iter1_reg;
        exp_read_reg_2204_pp0_iter3_reg <= exp_read_reg_2204_pp0_iter2_reg;
        icmp_ln18_4_reg_2253 <= icmp_ln18_4_fu_492_p2;
        icmp_ln18_4_reg_2253_pp0_iter2_reg <= icmp_ln18_4_reg_2253;
        icmp_ln18_4_reg_2253_pp0_iter3_reg <= icmp_ln18_4_reg_2253_pp0_iter2_reg;
        icmp_ln340_1_reg_2247 <= icmp_ln340_1_fu_487_p2;
        icmp_ln340_1_reg_2247_pp0_iter2_reg <= icmp_ln340_1_reg_2247;
        icmp_ln340_1_reg_2247_pp0_iter3_reg <= icmp_ln340_1_reg_2247_pp0_iter2_reg;
        icmp_ln422_reg_2368 <= icmp_ln422_fu_1218_p2;
        icmp_ln422_reg_2368_pp0_iter5_reg <= icmp_ln422_reg_2368;
        icmp_ln422_reg_2368_pp0_iter6_reg <= icmp_ln422_reg_2368_pp0_iter5_reg;
        icmp_ln422_reg_2368_pp0_iter7_reg <= icmp_ln422_reg_2368_pp0_iter6_reg;
        icmp_ln422_reg_2368_pp0_iter8_reg <= icmp_ln422_reg_2368_pp0_iter7_reg;
        icmp_ln422_reg_2368_pp0_iter9_reg <= icmp_ln422_reg_2368_pp0_iter8_reg;
        icmp_ln628_reg_2436 <= icmp_ln628_fu_1704_p2;
        icmp_ln628_reg_2436_pp0_iter7_reg <= icmp_ln628_reg_2436;
        icmp_ln628_reg_2436_pp0_iter8_reg <= icmp_ln628_reg_2436_pp0_iter7_reg;
        icmp_ln628_reg_2436_pp0_iter9_reg <= icmp_ln628_reg_2436_pp0_iter8_reg;
        icmp_ln645_reg_2474 <= icmp_ln645_fu_1937_p2;
        log_base_reg_2393 <= {{add_ln525_1_fu_1469_p2[64:22]}};
        log_sum_1_reg_2314 <= log_sum_1_fu_872_p2;
        log_sum_reg_2258 <= pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
        log_sum_reg_2258_pp0_iter2_reg <= log_sum_reg_2258;
        m_diff_lo_reg_2453 <= m_diff_lo_fu_1796_p1;
        m_exp_reg_2334 <= m_exp_fu_934_p2;
        m_fix_reg_2415 <= {{m_fix_0_in_in_v_v_fu_1590_p3[56:30]}};
        m_fix_reg_2415_pp0_iter6_reg <= m_fix_reg_2415;
        m_fix_reg_2415_pp0_iter7_reg <= m_fix_reg_2415_pp0_iter6_reg;
        m_fix_reg_2415_pp0_iter8_reg <= m_fix_reg_2415_pp0_iter7_reg;
        m_frac_l_reg_2403 <= m_frac_l_fu_431_p2;
        mul_ln44_reg_2278 <= mul_ln44_fu_620_p2;
        or_ln378_1_reg_2355 <= or_ln378_1_fu_1144_p2;
        or_ln378_1_reg_2355_pp0_iter10_reg <= or_ln378_1_reg_2355_pp0_iter9_reg;
        or_ln378_1_reg_2355_pp0_iter5_reg <= or_ln378_1_reg_2355;
        or_ln378_1_reg_2355_pp0_iter6_reg <= or_ln378_1_reg_2355_pp0_iter5_reg;
        or_ln378_1_reg_2355_pp0_iter7_reg <= or_ln378_1_reg_2355_pp0_iter6_reg;
        or_ln378_1_reg_2355_pp0_iter8_reg <= or_ln378_1_reg_2355_pp0_iter7_reg;
        or_ln378_1_reg_2355_pp0_iter9_reg <= or_ln378_1_reg_2355_pp0_iter8_reg;
        or_ln386_2_reg_2362 <= or_ln386_2_fu_1174_p2;
        or_ln386_2_reg_2362_pp0_iter10_reg <= or_ln386_2_reg_2362_pp0_iter9_reg;
        or_ln386_2_reg_2362_pp0_iter5_reg <= or_ln386_2_reg_2362;
        or_ln386_2_reg_2362_pp0_iter6_reg <= or_ln386_2_reg_2362_pp0_iter5_reg;
        or_ln386_2_reg_2362_pp0_iter7_reg <= or_ln386_2_reg_2362_pp0_iter6_reg;
        or_ln386_2_reg_2362_pp0_iter8_reg <= or_ln386_2_reg_2362_pp0_iter7_reg;
        or_ln386_2_reg_2362_pp0_iter9_reg <= or_ln386_2_reg_2362_pp0_iter8_reg;
        or_ln431_2_reg_2381 <= or_ln431_2_fu_1336_p2;
        or_ln431_2_reg_2381_pp0_iter10_reg <= or_ln431_2_reg_2381_pp0_iter9_reg;
        or_ln431_2_reg_2381_pp0_iter5_reg <= or_ln431_2_reg_2381;
        or_ln431_2_reg_2381_pp0_iter6_reg <= or_ln431_2_reg_2381_pp0_iter5_reg;
        or_ln431_2_reg_2381_pp0_iter7_reg <= or_ln431_2_reg_2381_pp0_iter6_reg;
        or_ln431_2_reg_2381_pp0_iter8_reg <= or_ln431_2_reg_2381_pp0_iter7_reg;
        or_ln431_2_reg_2381_pp0_iter9_reg <= or_ln431_2_reg_2381_pp0_iter8_reg;
        or_ln438_2_reg_2387 <= or_ln438_2_fu_1378_p2;
        or_ln438_2_reg_2387_pp0_iter10_reg <= or_ln438_2_reg_2387_pp0_iter9_reg;
        or_ln438_2_reg_2387_pp0_iter5_reg <= or_ln438_2_reg_2387;
        or_ln438_2_reg_2387_pp0_iter6_reg <= or_ln438_2_reg_2387_pp0_iter5_reg;
        or_ln438_2_reg_2387_pp0_iter7_reg <= or_ln438_2_reg_2387_pp0_iter6_reg;
        or_ln438_2_reg_2387_pp0_iter8_reg <= or_ln438_2_reg_2387_pp0_iter7_reg;
        or_ln438_2_reg_2387_pp0_iter9_reg <= or_ln438_2_reg_2387_pp0_iter8_reg;
        or_ln628_reg_2468 <= or_ln628_fu_1931_p2;
        out_sig_reg_2479 <= out_sig_fu_1963_p3;
        r_exp_reg_2446 <= r_exp_fu_1759_p3;
        r_exp_reg_2446_pp0_iter9_reg <= r_exp_reg_2446;
        r_sign_reg_2373 <= r_sign_fu_1294_p2;
        r_sign_reg_2373_pp0_iter10_reg <= r_sign_reg_2373_pp0_iter9_reg;
        r_sign_reg_2373_pp0_iter5_reg <= r_sign_reg_2373;
        r_sign_reg_2373_pp0_iter6_reg <= r_sign_reg_2373_pp0_iter5_reg;
        r_sign_reg_2373_pp0_iter7_reg <= r_sign_reg_2373_pp0_iter6_reg;
        r_sign_reg_2373_pp0_iter8_reg <= r_sign_reg_2373_pp0_iter7_reg;
        r_sign_reg_2373_pp0_iter9_reg <= r_sign_reg_2373_pp0_iter8_reg;
        select_ln42_reg_2273[38 : 13] <= select_ln42_fu_608_p3[38 : 13];
select_ln42_reg_2273[43 : 42] <= select_ln42_fu_608_p3[43 : 42];
        select_ln545_reg_2410 <= select_ln545_fu_1528_p3;
        tmp_10_reg_2420 <= zext_ln549_fu_1601_p1[32'd65];
        tmp_10_reg_2420_pp0_iter6_reg <= tmp_10_reg_2420;
        tmp_16_reg_2430 <= m_frac_l_fu_431_p2[32'd66];
        tmp_16_reg_2430_pp0_iter10_reg <= tmp_16_reg_2430_pp0_iter9_reg;
        tmp_16_reg_2430_pp0_iter6_reg <= tmp_16_reg_2430;
        tmp_16_reg_2430_pp0_iter7_reg <= tmp_16_reg_2430_pp0_iter6_reg;
        tmp_16_reg_2430_pp0_iter8_reg <= tmp_16_reg_2430_pp0_iter7_reg;
        tmp_16_reg_2430_pp0_iter9_reg <= tmp_16_reg_2430_pp0_iter8_reg;
        tmp_1_reg_2347 <= m_exp_fu_934_p2[32'd8];
        tmp_1_reg_2347_pp0_iter5_reg <= tmp_1_reg_2347;
        tmp_4_reg_2231 <= data_fu_439_p1[32'd22];
        tmp_4_reg_2231_pp0_iter1_reg <= tmp_4_reg_2231;
        tmp_4_reg_2231_pp0_iter2_reg <= tmp_4_reg_2231_pp0_iter1_reg;
        tmp_4_reg_2231_pp0_iter3_reg <= tmp_4_reg_2231_pp0_iter2_reg;
        tmp_7_reg_2304 <= {{sub_ln44_1_fu_741_p2[43:6]}};
        tmp_8_reg_2319 <= {{sub_ln44_2_fu_847_p2[62:24]}};
        tmp_reg_2224 <= data_fu_439_p1[32'd31];
        tmp_reg_2224_pp0_iter1_reg <= tmp_reg_2224;
        tmp_reg_2224_pp0_iter2_reg <= tmp_reg_2224_pp0_iter1_reg;
        tmp_reg_2224_pp0_iter3_reg <= tmp_reg_2224_pp0_iter2_reg;
        trunc_ln39_reg_2268 <= trunc_ln39_fu_560_p1;
        trunc_ln657_reg_2484 <= trunc_ln657_fu_1971_p1;
        x_is_n1_reg_2341 <= x_is_n1_fu_968_p2;
        x_is_n1_reg_2341_pp0_iter10_reg <= x_is_n1_reg_2341_pp0_iter9_reg;
        x_is_n1_reg_2341_pp0_iter5_reg <= x_is_n1_reg_2341;
        x_is_n1_reg_2341_pp0_iter6_reg <= x_is_n1_reg_2341_pp0_iter5_reg;
        x_is_n1_reg_2341_pp0_iter7_reg <= x_is_n1_reg_2341_pp0_iter6_reg;
        x_is_n1_reg_2341_pp0_iter8_reg <= x_is_n1_reg_2341_pp0_iter7_reg;
        x_is_n1_reg_2341_pp0_iter9_reg <= x_is_n1_reg_2341_pp0_iter8_reg;
        z3_reg_2288 <= {{sub_ln44_1_fu_741_p2[49:6]}};
        zk_trunc_reg_2324 <= {{sub_ln44_2_fu_847_p2[62:40]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= retval_2_fu_2149_p21;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        base_r_int_reg <= base_r;
        exp_int_reg <= exp;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = retval_2_fu_2149_p21;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_2193_ce = 1'b1;
    end else begin
        grp_fu_2193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b0;
    end
end

assign Elog2_fu_413_p1 = 52'd12193974156572;

assign Z2_ind_fu_1805_p4 = {{sub_ln574_fu_1781_p2[17:13]}};

assign a_1_fu_665_p4 = {{sub_ln44_fu_645_p2[43:38]}};

assign a_3_fu_762_p4 = {{sub_ln44_1_fu_741_p2[49:44]}};

assign a_fu_550_p4 = {{b_frac1_fu_532_p2[24:21]}};

assign add_ln142_1_fu_862_p2 = (zext_ln134_1_fu_795_p1 + zext_ln134_2_fu_853_p1);

assign add_ln142_fu_857_p2 = (zext_ln134_fu_787_p1 + log_sum_reg_2258_pp0_iter2_reg);

assign add_ln160_fu_1827_p2 = (zext_ln160_fu_1820_p1 + zext_ln160_1_fu_1823_p1);

assign add_ln373_fu_1064_p2 = (es_exp_cast_fu_1054_p4 + 5'd1);

assign add_ln44_1_fu_713_p2 = (zext_ln44_3_fu_705_p1 + zext_ln44_4_fu_709_p1);

assign add_ln44_2_fu_829_p2 = (zext_ln44_9_fu_821_p1 + zext_ln44_10_fu_825_p1);

assign add_ln44_fu_637_p2 = (zext_ln44_fu_633_p1 + select_ln42_reg_2273);

assign add_ln525_1_fu_1469_p2 = (add_ln525_fu_1459_p2 + zext_ln525_fu_1465_p1);

assign add_ln525_fu_1459_p2 = ($signed(sext_ln525_fu_1452_p1) + $signed(sext_ln525_1_fu_1456_p1));

assign add_ln563_1_fu_1745_p2 = (tmp_10_cast_fu_1720_p4 + 10'd1);

assign add_ln616_1_fu_1885_p2 = (shl_ln4_fu_1873_p3 + zext_ln616_2_fu_1881_p1);

assign add_ln616_fu_1853_p2 = (pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0 + 27'd4);

assign and_ln342_1_fu_2065_p2 = (xor_ln386_1_fu_2039_p2 & xor_ln342_fu_2060_p2);

assign and_ln342_fu_2045_p2 = (xor_ln386_1_fu_2039_p2 & x_is_n1_reg_2341_pp0_iter10_reg);

assign and_ln373_1_fu_1080_p2 = (lshr_ln373_fu_1074_p2 & es_sig_fu_917_p1);

assign and_ln378_fu_1132_p2 = (y_is_inf_fu_985_p2 & x_is_n1_fu_968_p2);

assign and_ln386_1_fu_2055_p2 = (xor_ln386_2_fu_2050_p2 & or_ln386_2_reg_2362_pp0_iter10_reg);

assign and_ln386_fu_1162_p2 = (xor_ln386_fu_1156_p2 & x_is_neg_fu_1035_p2);

assign and_ln422_1_fu_1260_p2 = (icmp_ln422_fu_1218_p2 & and_ln422_fu_1254_p2);

assign and_ln422_fu_1254_p2 = (xor_ln421_fu_1248_p2 & icmp_ln422_1_fu_1224_p2);

assign and_ln431_1_fu_1306_p2 = (y_is_ninf_fu_1192_p2 & tmp_2_fu_1198_p3);

assign and_ln431_2_fu_1312_p2 = (y_is_pos_fu_1180_p2 & x_is_inf_fu_1018_p2);

assign and_ln431_3_fu_1318_p2 = (x_is_0_fu_1013_p2 & es_sign_fu_901_p3);

assign and_ln431_4_fu_2071_p2 = (or_ln431_2_reg_2381_pp0_iter10_reg & and_ln342_1_fu_2065_p2);

assign and_ln431_5_fu_2076_p2 = (xor_ln431_fu_1986_p2 & and_ln342_1_fu_2065_p2);

assign and_ln431_fu_1300_p2 = (y_is_pinf_fu_1186_p2 & x_abs_greater_1_fu_1206_p2);

assign and_ln438_1_fu_1348_p2 = (y_is_ninf_fu_1192_p2 & x_abs_greater_1_fu_1206_p2);

assign and_ln438_2_fu_1354_p2 = (y_is_pos_fu_1180_p2 & x_is_0_fu_1013_p2);

assign and_ln438_3_fu_1360_p2 = (x_is_inf_fu_1018_p2 & es_sign_fu_901_p3);

assign and_ln438_4_fu_2082_p2 = (or_ln438_2_reg_2387_pp0_iter10_reg & and_ln431_5_fu_2076_p2);

assign and_ln438_5_fu_2087_p2 = (xor_ln438_fu_1991_p2 & and_ln431_5_fu_2076_p2);

assign and_ln438_fu_1342_p2 = (y_is_pinf_fu_1186_p2 & tmp_2_fu_1198_p3);

assign and_ln628_1_fu_2093_p2 = (or_ln628_reg_2468 & and_ln438_5_fu_2087_p2);

assign and_ln628_fu_1911_p2 = (icmp_ln628_reg_2436_pp0_iter9_reg & icmp_ln422_reg_2368_pp0_iter9_reg);

assign and_ln629_1_fu_2108_p2 = (xor_ln629_fu_2103_p2 & and_ln628_1_fu_2093_p2);

assign and_ln629_fu_2098_p2 = (tmp_16_reg_2430_pp0_iter10_reg & and_ln628_1_fu_2093_p2);

assign and_ln645_1_fu_2124_p2 = (and_ln645_fu_2119_p2 & and_ln438_5_fu_2087_p2);

assign and_ln645_fu_2119_p2 = (xor_ln628_fu_2114_p2 & icmp_ln645_reg_2474);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ashr_ln545_fu_1652_p2 = $signed(m_frac_l_reg_2403) >>> zext_ln545_fu_1648_p1;

assign ashr_ln546_fu_1687_p2 = $signed(m_fix_l_fu_1670_p3) >>> zext_ln546_fu_1677_p1;

assign ashr_ln553_fu_1576_p2 = $signed(m_frac_l_fu_431_p2) >>> zext_ln553_fu_1566_p1;

assign b_exp_1_fu_1384_p2 = ($signed(zext_ln317_fu_921_p1) + $signed(9'd386));

assign b_exp_2_fu_1390_p3 = ((tmp_4_reg_2231_pp0_iter3_reg[0:0] == 1'b1) ? b_exp_1_fu_1384_p2 : b_exp_fu_924_p2);

assign b_exp_fu_924_p2 = ($signed(zext_ln317_fu_921_p1) + $signed(9'd385));

assign b_frac1_fu_532_p0 = b_frac1_fu_532_p00;

assign b_frac1_fu_532_p00 = b_frac_2_fu_517_p3;

assign b_frac1_fu_532_p1 = b_frac1_fu_532_p10;

assign b_frac1_fu_532_p10 = pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;

assign b_frac_1_fu_506_p3 = {{1'd1}, {bs_sig_reg_2216}};

assign b_frac_2_fu_517_p3 = ((tmp_4_reg_2231[0:0] == 1'b1) ? zext_ln485_fu_513_p1 : b_frac_fu_497_p4);

assign b_frac_fu_497_p4 = {{{{1'd1}, {bs_sig_reg_2216}}}, {1'd0}};

assign bitcast_ln327_1_fu_2003_p1 = t_1_fu_1996_p3;

assign bitcast_ln327_2_fu_2014_p1 = t_2_fu_2007_p3;

assign bs_sig_fu_451_p1 = data_fu_439_p1[22:0];

assign data_1_fu_898_p1 = exp_read_reg_2204_pp0_iter3_reg;

assign data_fu_439_p1 = base_r_int_reg;

assign eZ_1_fu_806_p3 = {{1'd1}, {zext_ln40_1_fu_803_p1}};

assign eZ_fu_679_p3 = {{1'd1}, {zext_ln40_fu_675_p1}};

assign e_frac_1_fu_1497_p2 = (25'd0 - zext_ln532_fu_1493_p1);

assign e_frac_2_fu_1503_p3 = ((es_sign_fu_901_p3[0:0] == 1'b1) ? e_frac_1_fu_1497_p2 : zext_ln532_fu_1493_p1);

assign e_frac_fu_1485_p3 = {{1'd1}, {es_sig_fu_917_p1}};

assign empty_fu_1597_p1 = m_fix_0_in_in_v_v_fu_1590_p3[65:0];

assign es_exp_cast_fu_1054_p4 = {{data_1_fu_898_p1[27:23]}};

assign es_exp_fu_909_p3 = {{data_1_fu_898_p1[30:23]}};

assign es_sig_fu_917_p1 = data_1_fu_898_p1[22:0];

assign es_sign_fu_901_p3 = data_1_fu_898_p1[32'd31];

assign exp_Z1P_m_1_fu_1833_p4 = {{add_ln160_fu_1827_p2[18:1]}};

assign exp_Z1_hi_fu_1843_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[26:9]}};

assign grp_fu_2193_p1 = 25'd2954;

assign icmp_ln18_1_fu_979_p2 = ((es_sig_fu_917_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_991_p2 = ((es_sig_fu_917_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_1003_p2 = ((bs_exp_reg_2209_pp0_iter3_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln18_4_fu_492_p2 = ((bs_sig_reg_2216 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_973_p2 = ((es_exp_fu_909_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln340_1_fu_487_p2 = ((bs_sig_reg_2216 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_946_p2 = ((b_exp_fu_924_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_1040_p2 = (($signed(m_exp_fu_934_p2) > $signed(9'd22)) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_1212_p2 = ((m_exp_fu_934_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln422_1_fu_1224_p2 = (($signed(m_exp_fu_934_p2) < $signed(9'd24)) ? 1'b1 : 1'b0);

assign icmp_ln422_fu_1218_p2 = (($signed(m_exp_fu_934_p2) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_1739_p2 = ((trunc_ln563_fu_1736_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln628_1_fu_1925_p2 = (($signed(tmp_15_fu_1915_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_1704_p2 = ((m_frac_l_reg_2403 != sext_ln628_fu_1700_p1) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_1937_p2 = (($signed(r_exp_2_fu_1904_p3) < $signed(10'd898)) ? 1'b1 : 1'b0);

assign index0_fu_471_p4 = {{data_fu_439_p1[22:17]}};

assign log_sum_1_fu_872_p2 = (zext_ln142_fu_868_p1 + add_ln142_fu_857_p2);

assign lshr_ln373_fu_1074_p2 = 23'd8388607 >> zext_ln373_fu_1070_p1;

assign lshr_ln522_1_fu_1434_p4 = {{sub_ln522_fu_1428_p2[62:24]}};

assign lshr_ln_fu_1407_p4 = {{mul_ln522_fu_423_p2[44:1]}};

assign m_diff_hi_fu_1786_p4 = {{sub_ln574_fu_1781_p2[26:18]}};

assign m_diff_lo_fu_1796_p1 = sub_ln574_fu_1781_p2[17:0];

assign m_exp_fu_934_p2 = ($signed(zext_ln317_1_fu_930_p1) + $signed(9'd385));

assign m_fix_0_in_in_v_v_fu_1590_p3 = ((tmp_1_reg_2347[0:0] == 1'b1) ? select_ln553_1_fu_1582_p3 : shl_ln552_fu_1541_p2);

assign m_fix_a_fu_1771_p4 = {{mul_ln568_fu_418_p2[35:9]}};

assign m_fix_back_fu_1693_p3 = ((tmp_1_reg_2347_pp0_iter5_reg[0:0] == 1'b1) ? shl_ln546_fu_1681_p2 : ashr_ln546_fu_1687_p2);

assign m_fix_hi_fu_1615_p4 = {{m_fix_0_in_in_v_v_fu_1590_p3[65:53]}};

assign m_fix_l_fu_1670_p3 = ((tmp_1_reg_2347_pp0_iter5_reg[0:0] == 1'b1) ? trunc_ln545_fu_1662_p1 : trunc_ln545_1_fu_1666_p1);

assign mul_ln44_1_fu_427_p0 = mul_ln44_1_fu_427_p00;

assign mul_ln44_1_fu_427_p00 = z2_fu_651_p4;

assign mul_ln44_1_fu_427_p1 = mul_ln44_1_fu_427_p10;

assign mul_ln44_1_fu_427_p10 = a_1_fu_665_p4;

assign mul_ln44_2_fu_435_p0 = mul_ln44_2_fu_435_p00;

assign mul_ln44_2_fu_435_p00 = z3_reg_2288;

assign mul_ln44_2_fu_435_p1 = mul_ln44_2_fu_435_p10;

assign mul_ln44_2_fu_435_p10 = a_3_reg_2299;

assign mul_ln44_fu_620_p0 = zext_ln42_1_fu_592_p1;

assign mul_ln44_fu_620_p1 = mul_ln44_fu_620_p10;

assign mul_ln44_fu_620_p10 = a_fu_550_p4;

assign mul_ln522_fu_423_p0 = zext_ln522_fu_1402_p1;

assign mul_ln522_fu_423_p1 = zext_ln522_fu_1402_p1;

assign mul_ln616_fu_1867_p0 = mul_ln616_fu_1867_p00;

assign mul_ln616_fu_1867_p00 = exp_Z1P_m_1_fu_1833_p4;

assign mul_ln616_fu_1867_p1 = mul_ln616_fu_1867_p10;

assign mul_ln616_fu_1867_p10 = exp_Z1_hi_fu_1843_p4;

assign or_ln357_fu_1023_p2 = (x_is_inf_fu_1018_p2 | x_is_0_fu_1013_p2);

assign or_ln373_fu_1092_p2 = (tmp_1_fu_1046_p3 | icmp_ln372_fu_1040_p2);

assign or_ln378_1_fu_1144_p2 = (y_is_0_fu_940_p2 | or_ln378_fu_1138_p2);

assign or_ln378_fu_1138_p2 = (x_is_p1_fu_962_p2 | and_ln378_fu_1132_p2);

assign or_ln386_1_fu_1168_p2 = (x_is_NaN_fu_1008_p2 | and_ln386_fu_1162_p2);

assign or_ln386_2_fu_1174_p2 = (y_is_NaN_fu_997_p2 | or_ln386_1_fu_1168_p2);

assign or_ln386_3_fu_2035_p2 = (or_ln386_2_reg_2362_pp0_iter10_reg | or_ln378_1_reg_2355_pp0_iter10_reg);

assign or_ln386_fu_1150_p2 = (y_is_int_fu_1112_p9 | y_is_inf_fu_985_p2);

assign or_ln431_1_fu_1330_p2 = (or_ln431_fu_1324_p2 | and_ln431_3_fu_1318_p2);

assign or_ln431_2_fu_1336_p2 = (or_ln431_1_fu_1330_p2 | and_ln431_1_fu_1306_p2);

assign or_ln431_fu_1324_p2 = (and_ln431_fu_1300_p2 | and_ln431_2_fu_1312_p2);

assign or_ln438_1_fu_1372_p2 = (or_ln438_fu_1366_p2 | and_ln438_3_fu_1360_p2);

assign or_ln438_2_fu_1378_p2 = (or_ln438_1_fu_1372_p2 | and_ln438_fu_1342_p2);

assign or_ln438_fu_1366_p2 = (and_ln438_2_fu_1354_p2 | and_ln438_1_fu_1348_p2);

assign or_ln628_fu_1931_p2 = (icmp_ln628_1_fu_1925_p2 | and_ln628_fu_1911_p2);

assign out_exp_fu_2018_p2 = (trunc_ln657_reg_2484 + 8'd127);

assign out_sig_fu_1963_p3 = ((tmp_14_fu_1891_p3[0:0] == 1'b1) ? tmp_11_fu_1943_p4 : tmp_12_fu_1953_p4);

assign pow_reduce_anonymous_namespace_log0_lut_table_array_address0 = zext_ln502_fu_481_p1;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 = zext_ln502_fu_481_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 = zext_ln46_2_fu_782_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln46_fu_661_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln46_1_fu_757_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln611_fu_1800_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln159_fu_1815_p1;

assign r_exp_1_fu_1899_p2 = ($signed(r_exp_reg_2446_pp0_iter9_reg) + $signed(10'd1023));

assign r_exp_2_fu_1904_p3 = ((tmp_14_fu_1891_p3[0:0] == 1'b1) ? r_exp_reg_2446_pp0_iter9_reg : r_exp_1_fu_1899_p2);

assign r_exp_fu_1759_p3 = ((tmp_13_fu_1729_p3[0:0] == 1'b1) ? select_ln563_fu_1751_p3 : tmp_10_cast_fu_1720_p4);

assign r_sign_fu_1294_p2 = (y_is_odd_1_fu_1274_p9 & x_is_neg_fu_1035_p2);

assign retval_2_fu_2149_p18 = t_3_fu_2023_p4;

assign retval_2_fu_2149_p19 = 'bx;

assign retval_2_fu_2149_p20 = {{{{{{{{or_ln378_1_reg_2355_pp0_iter10_reg}, {and_ln342_fu_2045_p2}}, {and_ln386_1_fu_2055_p2}}, {and_ln431_4_fu_2071_p2}}, {and_ln438_4_fu_2082_p2}}, {and_ln629_fu_2098_p2}}, {and_ln629_1_fu_2108_p2}}, {and_ln645_1_fu_2124_p2}};

assign retval_2_fu_2149_p4 = t_fu_1975_p3;

assign select_ln42_fu_608_p3 = ((tmp_5_fu_564_p3[0:0] == 1'b1) ? tmp_3_fu_596_p3 : zext_ln42_2_fu_604_p1);

assign select_ln545_fu_1528_p3 = ((tmp_1_reg_2347[0:0] == 1'b1) ? sext_ln545_fu_1524_p1 : m_exp_reg_2334);

assign select_ln553_1_fu_1582_p3 = ((tmp_9_fu_1547_p3[0:0] == 1'b1) ? shl_ln553_fu_1570_p2 : ashr_ln553_fu_1576_p2);

assign select_ln553_fu_1555_p3 = ((tmp_9_fu_1547_p3[0:0] == 1'b1) ? m_exp_reg_2334 : sext_ln545_fu_1524_p1);

assign select_ln563_fu_1751_p3 = ((icmp_ln563_fu_1739_p2[0:0] == 1'b1) ? add_ln563_1_fu_1745_p2 : tmp_10_cast_fu_1720_p4);

assign sext_ln525_1_fu_1456_p1 = $signed(log_sum_1_reg_2314);

assign sext_ln525_fu_1452_p1 = $signed(shl_ln2_fu_1444_p3);

assign sext_ln545_1_fu_1645_p1 = $signed(select_ln545_reg_2410);

assign sext_ln545_fu_1524_p1 = sub_ln545_fu_1519_p2;

assign sext_ln552_fu_1534_p1 = m_exp_reg_2334;

assign sext_ln553_fu_1562_p1 = $signed(select_ln553_fu_1555_p3);

assign sext_ln628_fu_1700_p1 = $signed(m_fix_back_fu_1693_p3);

assign shl_ln1_fu_1417_p3 = {{tmp_8_reg_2319}, {24'd0}};

assign shl_ln2_fu_1444_p3 = {{Elog2_fu_413_p2}, {12'd0}};

assign shl_ln3_fu_1709_p3 = {{tmp_10_reg_2420_pp0_iter6_reg}, {15'd16384}};

assign shl_ln44_1_fu_835_p3 = {{mul_ln44_2_fu_435_p2}, {6'd0}};

assign shl_ln44_2_fu_626_p3 = {{trunc_ln39_reg_2268}, {22'd0}};

assign shl_ln44_3_fu_697_p3 = {{tmp_6_fu_687_p4}, {14'd0}};

assign shl_ln44_4_fu_814_p3 = {{tmp_7_reg_2304}, {24'd0}};

assign shl_ln4_fu_1873_p3 = {{add_ln616_fu_1853_p2}, {17'd0}};

assign shl_ln545_fu_1657_p2 = m_frac_l_reg_2403 << zext_ln545_fu_1648_p1;

assign shl_ln546_fu_1681_p2 = m_fix_l_fu_1670_p3 << zext_ln546_fu_1677_p1;

assign shl_ln552_fu_1541_p2 = m_frac_l_fu_431_p2 << zext_ln552_fu_1537_p1;

assign shl_ln553_fu_1570_p2 = m_frac_l_fu_431_p2 << zext_ln553_fu_1566_p1;

assign shl_ln_fu_729_p3 = {{mul_ln44_1_fu_427_p2}, {1'd0}};

assign sub_ln422_fu_1230_p2 = (9'd150 - zext_ln317_1_fu_930_p1);

assign sub_ln44_1_fu_741_p2 = (add_ln44_1_fu_713_p2 - zext_ln44_7_fu_737_p1);

assign sub_ln44_2_fu_847_p2 = (add_ln44_2_fu_829_p2 - zext_ln44_11_fu_843_p1);

assign sub_ln44_fu_645_p2 = (add_ln44_fu_637_p2 - zext_ln44_2_fu_642_p1);

assign sub_ln522_fu_1428_p2 = (shl_ln1_fu_1417_p3 - zext_ln522_1_fu_1424_p1);

assign sub_ln545_fu_1519_p2 = (8'd127 - es_exp_reg_2329);

assign sub_ln574_fu_1781_p2 = (m_fix_reg_2415_pp0_iter8_reg - m_fix_a_fu_1771_p4);

assign t_1_fu_1996_p3 = {{r_sign_reg_2373_pp0_iter10_reg}, {31'd2139095040}};

assign t_2_fu_2007_p3 = {{r_sign_reg_2373_pp0_iter10_reg}, {31'd0}};

assign t_3_fu_2023_p4 = {{{r_sign_reg_2373_pp0_iter10_reg}, {out_exp_fu_2018_p2}}, {out_sig_reg_2479}};

assign t_fu_1975_p3 = {{r_sign_reg_2373_pp0_iter10_reg}, {31'd1065353216}};

assign tmp_10_cast_fu_1720_p4 = {{grp_fu_2193_p3[24:15]}};

assign tmp_11_fu_1943_p4 = {{add_ln616_1_fu_1885_p2[42:20]}};

assign tmp_12_fu_1953_p4 = {{add_ln616_1_fu_1885_p2[41:19]}};

assign tmp_13_fu_1729_p3 = grp_fu_2193_p3[32'd24];

assign tmp_14_fu_1891_p3 = add_ln616_1_fu_1885_p2[32'd43];

assign tmp_15_fu_1915_p4 = {{r_exp_2_fu_1904_p3[9:7]}};

assign tmp_1_fu_1046_p3 = m_exp_fu_934_p2[32'd8];

assign tmp_2_fu_1198_p3 = b_exp_fu_924_p2[32'd8];

assign tmp_3_fu_596_p3 = {{1'd1}, {zext_ln42_1_fu_592_p1}};

assign tmp_5_fu_564_p3 = b_frac1_fu_532_p2[32'd24];

assign tmp_6_fu_687_p4 = {{sub_ln44_fu_645_p2[37:3]}};

assign tmp_9_fu_1547_p3 = sub_ln545_fu_1519_p2[32'd7];

assign tmp_s_fu_572_p3 = {{trunc_ln516_fu_538_p1}, {13'd0}};

assign trunc_ln39_fu_560_p1 = b_frac1_fu_532_p2[20:0];

assign trunc_ln516_fu_538_p1 = b_frac1_fu_532_p2[24:0];

assign trunc_ln545_1_fu_1666_p1 = shl_ln545_fu_1657_p2[65:0];

assign trunc_ln545_fu_1662_p1 = ashr_ln545_fu_1652_p2[65:0];

assign trunc_ln563_fu_1736_p1 = grp_fu_2193_p3[14:0];

assign trunc_ln657_fu_1971_p1 = r_exp_2_fu_1904_p3[7:0];

assign x_abs_greater_1_fu_1206_p2 = (tmp_2_fu_1198_p3 ^ 1'd1);

assign x_is_0_fu_1013_p2 = ((bs_exp_reg_2209_pp0_iter3_reg == 8'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_952_p2 = (icmp_ln340_fu_946_p2 & icmp_ln340_1_reg_2247_pp0_iter3_reg);

assign x_is_NaN_fu_1008_p2 = (icmp_ln18_4_reg_2253_pp0_iter3_reg & icmp_ln18_3_fu_1003_p2);

assign x_is_inf_fu_1018_p2 = (icmp_ln340_1_reg_2247_pp0_iter3_reg & icmp_ln18_3_fu_1003_p2);

assign x_is_n1_fu_968_p2 = (x_is_1_fu_952_p2 & tmp_reg_2224_pp0_iter3_reg);

assign x_is_neg_fu_1035_p2 = (xor_ln357_fu_1029_p2 & tmp_reg_2224_pp0_iter3_reg);

assign x_is_p1_fu_962_p2 = (xor_ln341_fu_957_p2 & x_is_1_fu_952_p2);

assign xor_ln341_fu_957_p2 = (tmp_reg_2224_pp0_iter3_reg ^ 1'd1);

assign xor_ln342_fu_2060_p2 = (x_is_n1_reg_2341_pp0_iter10_reg ^ 1'd1);

assign xor_ln357_fu_1029_p2 = (or_ln357_fu_1023_p2 ^ 1'd1);

assign xor_ln373_fu_1098_p2 = (or_ln373_fu_1092_p2 ^ 1'd1);

assign xor_ln386_1_fu_2039_p2 = (or_ln386_3_fu_2035_p2 ^ 1'd1);

assign xor_ln386_2_fu_2050_p2 = (or_ln378_1_reg_2355_pp0_iter10_reg ^ 1'd1);

assign xor_ln386_fu_1156_p2 = (or_ln386_fu_1150_p2 ^ 1'd1);

assign xor_ln421_fu_1248_p2 = (icmp_ln421_fu_1212_p2 ^ 1'd1);

assign xor_ln431_fu_1986_p2 = (or_ln431_2_reg_2381_pp0_iter10_reg ^ 1'd1);

assign xor_ln438_fu_1991_p2 = (or_ln438_2_reg_2387_pp0_iter10_reg ^ 1'd1);

assign xor_ln628_fu_2114_p2 = (or_ln628_reg_2468 ^ 1'd1);

assign xor_ln629_fu_2103_p2 = (tmp_16_reg_2430_pp0_iter10_reg ^ 1'd1);

assign y_is_0_fu_940_p2 = ((es_exp_fu_909_p3 == 8'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_997_p2 = (icmp_ln18_fu_973_p2 & icmp_ln18_2_fu_991_p2);

assign y_is_inf_fu_985_p2 = (icmp_ln18_fu_973_p2 & icmp_ln18_1_fu_979_p2);

assign y_is_int_fu_1112_p4 = ((and_ln373_1_fu_1080_p2 == 23'd0) ? 1'b1 : 1'b0);

assign y_is_int_fu_1112_p7 = 'bx;

assign y_is_int_fu_1112_p8 = {{icmp_ln372_fu_1040_p2}, {xor_ln373_fu_1098_p2}};

assign y_is_ninf_fu_1192_p2 = (y_is_inf_fu_985_p2 & es_sign_fu_901_p3);

assign y_is_odd_1_fu_1274_p7 = 'bx;

assign y_is_odd_1_fu_1274_p8 = {{icmp_ln421_fu_1212_p2}, {and_ln422_1_fu_1260_p2}};

assign y_is_odd_fu_1240_p2 = $signed(sub_ln422_fu_1230_p2);

assign y_is_pinf_fu_1186_p2 = (y_is_pos_fu_1180_p2 & y_is_inf_fu_985_p2);

assign y_is_pos_fu_1180_p2 = (es_sign_fu_901_p3 ^ 1'd1);

assign z1_fu_542_p3 = {{trunc_ln516_fu_538_p1}, {14'd0}};

assign z2_fu_651_p4 = {{sub_ln44_fu_645_p2[43:3]}};

assign zext_ln134_1_fu_795_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;

assign zext_ln134_2_fu_853_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;

assign zext_ln134_fu_787_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;

assign zext_ln142_fu_868_p1 = add_ln142_1_fu_862_p2;

assign zext_ln159_fu_1815_p1 = Z2_ind_fu_1805_p4;

assign zext_ln160_1_fu_1823_p1 = pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;

assign zext_ln160_fu_1820_p1 = m_diff_lo_reg_2453;

assign zext_ln317_1_fu_930_p1 = es_exp_fu_909_p3;

assign zext_ln317_fu_921_p1 = bs_exp_reg_2209_pp0_iter3_reg;

assign zext_ln373_fu_1070_p1 = add_ln373_fu_1064_p2;

assign zext_ln40_1_fu_803_p1 = z3_reg_2288;

assign zext_ln40_fu_675_p1 = z2_fu_651_p4;

assign zext_ln42_1_fu_592_p1 = z1_fu_542_p3;

assign zext_ln42_2_cast_fu_584_p3 = {{1'd1}, {zext_ln42_fu_580_p1}};

assign zext_ln42_2_fu_604_p1 = zext_ln42_2_cast_fu_584_p3;

assign zext_ln42_fu_580_p1 = tmp_s_fu_572_p3;

assign zext_ln44_10_fu_825_p1 = eZ_1_fu_806_p3;

assign zext_ln44_11_fu_843_p1 = shl_ln44_1_fu_835_p3;

assign zext_ln44_2_fu_642_p1 = mul_ln44_reg_2278;

assign zext_ln44_3_fu_705_p1 = shl_ln44_3_fu_697_p3;

assign zext_ln44_4_fu_709_p1 = eZ_fu_679_p3;

assign zext_ln44_7_fu_737_p1 = shl_ln_fu_729_p3;

assign zext_ln44_9_fu_821_p1 = shl_ln44_4_fu_814_p3;

assign zext_ln44_fu_633_p1 = shl_ln44_2_fu_626_p3;

assign zext_ln46_1_fu_757_p1 = a_1_fu_665_p4;

assign zext_ln46_2_fu_782_p1 = a_3_fu_762_p4;

assign zext_ln46_fu_661_p1 = a_reg_2263;

assign zext_ln485_fu_513_p1 = b_frac_1_fu_506_p3;

assign zext_ln502_fu_481_p1 = index0_fu_471_p4;

assign zext_ln522_1_fu_1424_p1 = lshr_ln_fu_1407_p4;

assign zext_ln522_fu_1402_p1 = zk_trunc_reg_2324;

assign zext_ln525_fu_1465_p1 = lshr_ln522_1_fu_1434_p4;

assign zext_ln532_fu_1493_p1 = e_frac_fu_1485_p3;

assign zext_ln545_fu_1648_p1 = $unsigned(sext_ln545_1_fu_1645_p1);

assign zext_ln546_fu_1677_p1 = $unsigned(sext_ln545_1_fu_1645_p1);

assign zext_ln549_fu_1601_p1 = empty_fu_1597_p1;

assign zext_ln552_fu_1537_p1 = $unsigned(sext_ln552_fu_1534_p1);

assign zext_ln553_fu_1566_p1 = $unsigned(sext_ln553_fu_1562_p1);

assign zext_ln611_fu_1800_p1 = m_diff_hi_fu_1786_p4;

assign zext_ln616_2_fu_1881_p1 = mul_ln616_fu_1867_p2;

always @ (posedge ap_clk) begin
    select_ln42_reg_2273[12:0] <= 13'b0000000000000;
    select_ln42_reg_2273[41:39] <= 3'b000;
end

endmodule //norm2_pow_generic_float_s
