<html><body><samp><pre>
<!@TC:1594351995>
#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Fri Jul 10 11:33:15 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26</a>

@N: : <!@TM:1594351998> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26</a>

@N: : <!@TM:1594351998> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1594351998> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1594351998> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\btn_deb.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\div_clk.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_control.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_display.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_det.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\led_ctl.v" (library work)
@I::"J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\dec_counter.v" (library work)
Verilog syntax check successful!
File J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v changed - recompiling
Selecting top level module lock_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\btn_deb.v:23:7:23:14:@N:CG364:@XP_MSG">btn_deb.v(23)</a><!@TM:1594351998> | Synthesizing module btn_deb in library work.

	BTN_WIDTH=4'b1000
   Generated name = btn_deb_8
Running optimization stage 1 on btn_deb_8 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\led_ctl.v:23:7:23:14:@N:CG364:@XP_MSG">led_ctl.v(23)</a><!@TM:1594351998> | Synthesizing module led_ctl in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\led_ctl.v:49:34:49:44:@N:CG179:@XP_MSG">led_ctl.v(49)</a><!@TM:1594351998> | Removing redundant assignment.
Running optimization stage 1 on led_ctl .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\dec_counter.v:23:7:23:18:@N:CG364:@XP_MSG">dec_counter.v(23)</a><!@TM:1594351998> | Synthesizing module dec_counter in library work.
Running optimization stage 1 on dec_counter .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\compare.v:23:7:23:14:@N:CG364:@XP_MSG">compare.v(23)</a><!@TM:1594351998> | Synthesizing module compare in library work.
Running optimization stage 1 on compare .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\div_clk.v:21:7:21:14:@N:CG364:@XP_MSG">div_clk.v(21)</a><!@TM:1594351998> | Synthesizing module div_clk in library work.
Running optimization stage 1 on div_clk .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_control.v:21:7:21:18:@N:CG364:@XP_MSG">seq_control.v(21)</a><!@TM:1594351998> | Synthesizing module seq_control in library work.
Running optimization stage 1 on seq_control .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_display.v:23:7:23:18:@N:CG364:@XP_MSG">seq_display.v(23)</a><!@TM:1594351998> | Synthesizing module seq_display in library work.
Running optimization stage 1 on seq_display .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\src\seq_det.v:23:7:23:15:@N:CG364:@XP_MSG">seq_det.v(23)</a><!@TM:1594351998> | Synthesizing module lock_top in library work.
Running optimization stage 1 on lock_top .......
Running optimization stage 2 on lock_top .......
Running optimization stage 2 on seq_display .......
Running optimization stage 2 on seq_control .......
Running optimization stage 2 on div_clk .......
Running optimization stage 2 on compare .......
Running optimization stage 2 on dec_counter .......
Running optimization stage 2 on led_ctl .......
Running optimization stage 2 on btn_deb_8 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 10 11:33:18 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26</a>

@N: : <!@TM:1594351998> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_det.v:23:7:23:15:@N:NF107:@XP_MSG">seq_det.v(23)</a><!@TM:1594351998> | Selected library: work cell: lock_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_det.v:23:7:23:15:@N:NF107:@XP_MSG">seq_det.v(23)</a><!@TM:1594351998> | Selected library: work cell: lock_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 10 11:33:18 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_comp.rt.csv:@XP_FILE">seq_det_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 35MB peak: 44MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Jul 10 11:33:18 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594351995>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26</a>

@N: : <!@TM:1594352000> | Running in 64-bit mode 
File J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_det.v:23:7:23:15:@N:NF107:@XP_MSG">seq_det.v(23)</a><!@TM:1594352000> | Selected library: work cell: lock_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_det.v:23:7:23:15:@N:NF107:@XP_MSG">seq_det.v(23)</a><!@TM:1594352000> | Selected library: work cell: lock_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 10 11:33:20 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594351995>
# Fri Jul 10 11:33:20 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1594352002> | No constraint file specified. 
Linked File:  <a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt:@XP_FILE">seq_det_scck.rpt</a>
Printing clock  summary report in "J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1594352002> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1594352002> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1594352002> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 156MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "000000000000000000" on instance time_cnt[17:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1594352002> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "00000001" on instance led_temp[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "000000000" on instance time_cnt[8:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000000000" on instance time_led_cnt[9:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "00000000000000000000000000" on instance time_1s_cnt[25:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "00" on instance second_cnt[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0" on instance start_cnt. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0" on instance counter_en_1d. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0" on instance counter_en. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000000000000000" on instance time_ms_cnt[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0" on instance flow. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0" on instance flag. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000" on instance key0_cnt[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000" on instance key1_cnt[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000" on instance key2_cnt[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "0000" on instance key3_cnt[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1594352002> | Applying initial value "00" on instance sel[1:0]. 

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 236MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock                           Clock                     Clock
Level     Clock                            Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       lock_top|clk                     100.0 MHz     10.000        inferred                        Autoconstr_clkgroup_0     156  
1 .         div_clk|flag_derived_clock     100.0 MHz     10.000        derived (from lock_top|clk)     Autoconstr_clkgroup_0     14   
======================================================================================================================================



Clock Load Summary
***********************

                               Clock     Source                                  Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                                     Seq Example                   Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------
lock_top|clk                   156       clk(port)                               seq_display.key0_cnt[0].C     -                 -            
div_clk|flag_derived_clock     14        seq_display.div_clk.flag.Q[0](dffr)     seq_display.dig[3:0].C        -                 -            
==============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\btn_deb.v:35:4:35:10:@W:MT529:@XP_MSG">btn_deb.v(35)</a><!@TM:1594352002> | Found inferred clock lock_top|clk which controls 156 sequential elements including U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 156 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
<a href="@|L:J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_prem.srm@|S:clk@|E:seq_display.key3_cnt[3]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   156        seq_display.key3_cnt[3]
===============================================================================================
===================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_prem.srm@|S:seq_display.div_clk.flag.Q[0]@|E:seq_display.sel[1]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       seq_display.div_clk.flag.Q[0]     dffr                   14                     seq_display.sel[1]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1594352002> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1594352002> | Writing default property annotation file J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 237MB peak: 237MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 237MB peak: 238MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 238MB peak: 238MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 240MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jul 10 11:33:22 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594351995>
# Fri Jul 10 11:33:23 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1594352008> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1594352008> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1594352008> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 232MB peak: 232MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1594352008> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@N:MO106:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | Found ROM seq_control_3.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@N:MO106:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | Found ROM seq_control_2.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@N:MO106:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | Found ROM seq_control_1.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@W:FA239:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\seq_control.v:57:1:57:5:@N:MO106:@XP_MSG">seq_control.v(57)</a><!@TM:1594352008> | Found ROM seq_control_0.smg_1[7:0] (in view: work.seq_display(verilog)) with 11 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 236MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 241MB peak: 241MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 241MB peak: 241MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 243MB peak: 243MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     2.73ns		 292 /       170

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 243MB peak: 243MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1594352008> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1594352008> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 243MB peak: 243MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 243MB)

Writing Analyst data base J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\synwork\seq_det_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 243MB peak: 243MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 244MB peak: 244MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1594352008> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1594352008> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1594352008> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 244MB peak: 244MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 242MB peak: 244MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1594352008> | Found inferred clock lock_top|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1594352008> | Found clock div_clk|flag_derived_clock with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Jul 10 11:33:28 2020
#


Top view:               lock_top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1594352008> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1594352008> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 0.295

                               Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type                            Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------
div_clk|flag_derived_clock     100.0 MHz     169.2 MHz     10.000        5.911         16.154     derived (from lock_top|clk)     Autoconstr_clkgroup_0
lock_top|clk                   100.0 MHz     103.0 MHz     10.000        9.705         0.295      inferred                        Autoconstr_clkgroup_0
System                         100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                          system_clkgroup      
=======================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
System                      lock_top|clk                |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                      div_clk|flag_derived_clock  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
lock_top|clk                System                      |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
lock_top|clk                lock_top|clk                |  10.000      0.295   |  No paths    -      |  No paths    -      |  No paths    -    
lock_top|clk                div_clk|flag_derived_clock  |  10.000      4.089   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk|flag_derived_clock  System                      |  10.000      8.490   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk|flag_derived_clock  div_clk|flag_derived_clock  |  10.000      16.154  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: div_clk|flag_derived_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                   Arrival          
Instance               Reference                      Type     Pin     Net        Time        Slack
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
seq_display.sel[1]     div_clk|flag_derived_clock     DFFE     Q       sel[1]     0.367       8.490
seq_display.sel[0]     div_clk|flag_derived_clock     DFF      Q       CO0        0.367       8.551
===================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                     Required           
Instance                   Reference                      Type     Pin     Net          Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
seq_display.SUM[1]         div_clk|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
seq_display.sel_l[1]       div_clk|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
seq_display.sel_l_0[1]     div_clk|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
seq_display.CO0_i          div_clk|flag_derived_clock     INV      I       CO0          10.000       8.551 
seq_display.smg[2]         div_clk|flag_derived_clock     DFF      D       smg_6[2]     19.867       16.154
seq_display.smg[0]         div_clk|flag_derived_clock     DFF      D       smg_6[0]     19.867       16.364
seq_display.smg[1]         div_clk|flag_derived_clock     DFF      D       smg_6[1]     19.867       16.364
seq_display.smg[7]         div_clk|flag_derived_clock     DFF      D       smg_6[7]     19.867       16.364
seq_display.smg[3]         div_clk|flag_derived_clock     DFF      D       smg_6[3]     19.867       16.687
seq_display.smg[4]         div_clk|flag_derived_clock     DFF      D       smg_6[4]     19.867       16.687
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srr:srsfJ:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srs:fp:40522:40771:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.490

    Number of logic level(s):                0
    Starting point:                          seq_display.sel[1] / Q
    Ending point:                            seq_display.SUM[1] / I
    The start point is clocked by            div_clk|flag_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
seq_display.sel[1]     DFFE     Q        Out     0.367     0.367       -         
sel[1]                 Net      -        -       1.143     -           21        
seq_display.SUM[1]     INV      I        In      -         1.510       -         
=================================================================================
Total path delay (propagation time + setup) of 1.510 is 0.367(24.3%) logic and 1.143(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: lock_top|clk</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                               Arrival          
Instance                    Reference        Type      Pin     Net                 Time        Slack
                            Clock                                                                   
----------------------------------------------------------------------------------------------------
compare.time_ms_cnt[9]      lock_top|clk     DFFR      Q       time_ms_cnt[9]      0.367       0.295
compare.time_ms_cnt[7]      lock_top|clk     DFFR      Q       time_ms_cnt[7]      0.367       0.362
compare.time_ms_cnt[1]      lock_top|clk     DFFR      Q       time_ms_cnt[1]      0.367       0.701
compare.time_ms_cnt[0]      lock_top|clk     DFFR      Q       time_ms_cnt[0]      0.367       0.768
compare.time_ms_cnt[2]      lock_top|clk     DFFR      Q       time_ms_cnt[2]      0.367       0.978
compare.time_ms_cnt[3]      lock_top|clk     DFFR      Q       time_ms_cnt[3]      0.367       1.174
led_ctl.time_1s_cnt[10]     lock_top|clk     DFF       Q       time_1s_cnt[10]     0.367       1.214
compare.flow                lock_top|clk     DFFRE     Q       flow                0.367       1.236
led_ctl.time_1s_cnt[7]      lock_top|clk     DFF       Q       time_1s_cnt[7]      0.367       1.281
led_ctl.time_1s_cnt[8]      lock_top|clk     DFF       Q       time_1s_cnt[8]      0.367       1.281
====================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                        Required          
Instance                    Reference        Type      Pin     Net          Time         Slack
                            Clock                                                             
----------------------------------------------------------------------------------------------
compare.single.dec[0]       lock_top|clk     DFFR      D       dec_4[0]     9.867        0.295
led_ctl.second_cnt[1]       lock_top|clk     DFFRE     D       N_18_0       9.867        1.214
compare.hundred.dec[2]      lock_top|clk     DFFR      D       dec_4[2]     9.867        1.236
compare.single.dec[1]       lock_top|clk     DFFR      D       dec_4[1]     9.867        1.409
compare.time_ms_cnt[5]      lock_top|clk     DFFR      D       N_24_0       9.867        1.409
compare.time_ms_cnt[6]      lock_top|clk     DFFR      D       N_26_0       9.867        1.409
compare.time_ms_cnt[7]      lock_top|clk     DFFR      D       N_28_0       9.867        1.409
compare.time_ms_cnt[9]      lock_top|clk     DFFR      D       N_32_0       9.867        1.409
compare.time_ms_cnt[10]     lock_top|clk     DFFR      D       N_34_0       9.867        1.409
compare.time_ms_cnt[11]     lock_top|clk     DFFR      D       N_36_0       9.867        1.409
==============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srr:srsfJ:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srs:fp:45426:47064:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      9.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.295

    Number of logic level(s):                5
    Starting point:                          compare.time_ms_cnt[9] / Q
    Ending point:                            compare.single.dec[0] / D
    The start point is clocked by            lock_top|clk [rising] on pin CLK
    The end   point is clocked by            lock_top|clk [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
compare.time_ms_cnt[9]         DFFR     Q        Out     0.367     0.367       -         
time_ms_cnt[9]                 Net      -        -       1.021     -           2         
compare.single.carryc_12_0     LUT2     I1       In      -         1.388       -         
compare.single.carryc_12_0     LUT2     F        Out     1.099     2.487       -         
carryc_12_0                    Net      -        -       0.766     -           1         
compare.single.carryc_0        LUT4     I0       In      -         3.253       -         
compare.single.carryc_0        LUT4     F        Out     1.032     4.285       -         
un2_dec_sigle_trg_0            Net      -        -       1.021     -           3         
compare.un2_dec_sigle_trg      LUT3     I0       In      -         5.306       -         
compare.un2_dec_sigle_trg      LUT3     F        Out     1.032     6.338       -         
un2_dec_sigle_trg              Net      -        -       1.021     -           10        
compare.single.dec_4_1[0]      LUT4     I3       In      -         7.359       -         
compare.single.dec_4_1[0]      LUT4     F        Out     0.626     7.984       -         
dec_4_1[0]                     Net      -        -       0.766     -           1         
compare.single.dec_4[0]        LUT4     I2       In      -         8.750       -         
compare.single.dec_4[0]        LUT4     F        Out     0.822     9.572       -         
dec_4[0]                       Net      -        -       0.000     -           1         
compare.single.dec[0]          DFFR     D        In      -         9.572       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.705 is 5.111(52.7%) logic and 4.594(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                           Arrival          
Instance                    Reference     Type     Pin     Net                 Time        Slack
                            Clock                                                               
------------------------------------------------------------------------------------------------
seq_display.CO0_i           System        INV      O       CO0_i               0.000       8.846
seq_display.SUM[1]          System        INV      O       sel_1[1]            0.000       8.846
compare.counter_en_i        System        INV      O       counter_en_i        0.000       8.846
led_ctl.second_cnt_i[0]     System        INV      O       second_cnt_i[0]     0.000       8.846
seq_display.sel_l[1]        System        INV      O       sel_l[1]            0.000       8.846
seq_display.sel_l_0[1]      System        INV      O       sel_l_0[1]          0.000       8.846
================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                             Required          
Instance                 Reference     Type     Pin       Net                 Time         Slack
                         Clock                                                                  
------------------------------------------------------------------------------------------------
compare.single.carry     System        DFFR     RESET     counter_en_i        9.867        8.846
led_ctl.det_start        System        DFFR     RESET     second_cnt_i[0]     9.867        8.846
seq_display.dig[0]       System        DFFS     D         CO0_i               9.867        8.846
seq_display.dig[0]       System        DFFS     SET       sel_l_0[1]          9.867        8.846
seq_display.dig[1]       System        DFFS     SET       sel_l[1]            9.867        8.846
seq_display.dig[2]       System        DFFS     D         CO0_i               9.867        8.846
seq_display.sel[0]       System        DFF      D         CO0_i               9.867        8.846
seq_display.sel[1]       System        DFFE     D         sel_1[1]            9.867        8.846
================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srr:srsfJ:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.srs:fp:51121:51370:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          seq_display.CO0_i / O
    Ending point:                            seq_display.dig[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            div_clk|flag_derived_clock [rising] on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
seq_display.CO0_i      INV      O        Out     0.000     0.000       -         
CO0_i                  Net      -        -       1.021     -           3         
seq_display.dig[0]     DFFS     D        In      -         1.021       -         
=================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 243MB peak: 244MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 243MB peak: 244MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report for lock_top </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             88 uses
DFF             80 uses
DFFE            16 uses
DFFR            41 uses
DFFRE           28 uses
DFFS            4 uses
DFFSE           1 use
GSR             1 use
INV             6 uses
MUX2_LUT5       12 uses
MUX2_LUT6       4 uses
LUT2            21 uses
LUT3            35 uses
LUT4            102 uses

I/O ports: 29
I/O primitives: 29
IBUF           9 uses
OBUF           20 uses

I/O Register bits:                  0
Register bits not including I/Os:   170 of 3456 (4%)
Total load per clock:
   lock_top|clk: 156

@S |Mapping Summary:
Total  LUTs: 158 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 92MB peak: 244MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Fri Jul 10 11:33:28 2020

###########################################################]

</pre></samp></body></html>
