{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711452653528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711452653528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 12:30:53 2024 " "Processing started: Tue Mar 26 12:30:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711452653528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711452653528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711452653528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711452653751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711452653752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_7seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_7seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_7seg_display-Behavior " "Found design unit 1: num_7seg_display-Behavior" {  } { { "num_7seg_display.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/num_7seg_display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_7seg_display " "Found entity 1: num_7seg_display" {  } { { "num_7seg_display.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/num_7seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_a-Behavior " "Found design unit 1: circuit_a-Behavior" {  } { { "circuit_a.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/circuit_a.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_a " "Found entity 1: circuit_a" {  } { { "circuit_a.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/circuit_a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_9-Behavior " "Found design unit 1: comparator_9-Behavior" {  } { { "comparator_9.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/comparator_9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_9 " "Found entity 1: comparator_9" {  } { { "comparator_9.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/comparator_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavior " "Found design unit 1: full_adder-Behavior" {  } { { "full_adder.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behavior " "Found design unit 1: part4-Behavior" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bit-Behavior " "Found design unit 1: adder_4bit-Behavior" {  } { { "adder_4bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/adder_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/adder_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_dec-Behavior " "Found design unit 1: bin_to_dec-Behavior" {  } { { "bin_to_dec.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/bin_to_dec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec " "Found entity 1: bin_to_dec" {  } { { "bin_to_dec.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/bin_to_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_9_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_9_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_9_5bit-Behavior " "Found design unit 1: comparator_9_5bit-Behavior" {  } { { "comparator_9_5bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/comparator_9_5bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_9_5bit " "Found entity 1: comparator_9_5bit" {  } { { "comparator_9_5bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/comparator_9_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_a_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_a_5bit-Behavior " "Found design unit 1: circuit_a_5bit-Behavior" {  } { { "circuit_a_5bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/circuit_a_5bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_a_5bit " "Found entity 1: circuit_a_5bit" {  } { { "circuit_a_5bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/circuit_a_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659466 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavior " "Found design unit 1: mux_2to1-Behavior" {  } { { "mux_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659466 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\" part6.vhd(27) " "VHDL syntax error at part6.vhd(27) near text \"loop\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\"" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/digital_logic/lab2/part6.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 0 0 " "Found 0 design units, including 0 entities, in source file part6.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711452659466 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711452659503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 12:30:59 2024 " "Processing ended: Tue Mar 26 12:30:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711452659503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711452659503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711452659503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711452659503 ""}
