{"vcs1":{"timestamp_begin":1741699416.924810486, "rt":6.39, "ut":6.06, "st":0.26}}
{"vcselab":{"timestamp_begin":1741699423.392850533, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741699423.737543535, "rt":0.28, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741699416.614299025}
{"VCS_COMP_START_TIME": 1741699416.614299025}
{"VCS_COMP_END_TIME": 1741699424.094299939}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373108}}
{"vcselab": {"peak_mem": 174728}}
