// Seed: 3692085697
module module_0;
  wire  id_1 = id_1;
  logic id_2 = 'd0;
  wire  id_3;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0
    , id_7,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5
);
  parameter id_8 = -'b0, id_9 = -1 - id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1
);
  assign id_1 = 1'b0;
  wire [1 'b0 : -1] id_3;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  assign id_3 = id_4;
endmodule
