; ModuleID = '/llk/IR_all_yes/drivers/crypto/atmel-sha.c_pt.bc'
source_filename = "../drivers/crypto/atmel-sha.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_is_ready\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_is_ready\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_is_ready\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_is_ready:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_is_ready\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_is_ready:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_get_reqsize\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_get_reqsize\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_get_reqsize\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_get_reqsize:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_get_reqsize\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_get_reqsize:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_spawn\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_spawn\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_spawn\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_spawn:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_spawn\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_spawn:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_free\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_free\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_free\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_free:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_free\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_free:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_setkey\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_setkey\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_setkey\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_setkey:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_setkey\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_setkey:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_schedule\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_schedule\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_schedule\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_schedule:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_schedule\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_schedule:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_init\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_init\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_init:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_init\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_final\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_final\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_final\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_final:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_final\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_final:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+atmel_sha_authenc_abort\22, \22a\22\09"
module asm "\09.weak\09__crc_atmel_sha_authenc_abort\09\09\09\09"
module asm "\09.long\09__crc_atmel_sha_authenc_abort\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_atmel_sha_authenc_abort:\09\09\09\09\09"
module asm "\09.asciz \09\22atmel_sha_authenc_abort\22\09\09\09\09\09"
module asm "__kstrtabns_atmel_sha_authenc_abort:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.atmel_sha_drv = type { %struct.list_head, %struct.spinlock }
%struct.list_head = type { ptr, ptr }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.lock_class_key = type { %union.anon }
%union.anon = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.ahash_alg = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, [88 x i8], %struct.hash_alg_common }
%struct.hash_alg_common = type { i32, i32, [120 x i8], %struct.crypto_alg }
%struct.crypto_alg = type { %struct.list_head, %struct.list_head, i32, i32, i32, i32, i32, %struct.refcount_struct, [128 x i8], [128 x i8], ptr, %union.anon.71, ptr, ptr, ptr, ptr, %union.anon.72, [120 x i8] }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%union.anon.71 = type { %struct.cipher_alg }
%struct.cipher_alg = type { i32, i32, ptr, ptr, ptr }
%union.anon.72 = type { %struct.crypto_istat_akcipher }
%struct.crypto_istat_akcipher = type { %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t }
%struct.atomic64_t = type { i64 }
%struct.crypto_ahash = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, [92 x i8], %struct.crypto_tfm }
%struct.crypto_tfm = type { i32, i32, ptr, ptr, [112 x i8], [0 x ptr] }
%struct.atmel_sha_dev = type { %struct.list_head, i32, ptr, ptr, i32, ptr, %struct.spinlock, %struct.tasklet_struct, %struct.tasklet_struct, i32, %struct.crypto_queue, ptr, i8, i8, ptr, ptr, %struct.atmel_sha_dma, %struct.atmel_sha_caps, %struct.scatterlist, i32 }
%struct.tasklet_struct = type { ptr, i32, %struct.atomic_t, i8, %union.anon.70, i32 }
%union.anon.70 = type { ptr }
%struct.crypto_queue = type { %struct.list_head, ptr, i32, i32 }
%struct.atmel_sha_dma = type { ptr, %struct.dma_slave_config, ptr, i32, i32 }
%struct.dma_slave_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, ptr, i32 }
%struct.atmel_sha_caps = type { i8, i8, i8, i8, i8, i8 }
%struct.scatterlist = type { i32, i32, i32, i32, i32 }
%struct.ahash_request = type { %struct.crypto_async_request, i32, ptr, ptr, ptr, [88 x i8], [0 x ptr] }
%struct.crypto_async_request = type { %struct.list_head, ptr, ptr, ptr, i32 }
%struct.atmel_sha_hmac_ctx = type { %struct.atmel_sha_ctx, %struct.atmel_sha_hmac_key, [32 x i32], [32 x i32], ptr }
%struct.atmel_sha_ctx = type { ptr, ptr, i32 }
%struct.atmel_sha_hmac_key = type { i8, i32, [128 x i8], ptr }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }
%struct.dma_chan = type { ptr, ptr, i32, i32, i32, ptr, ptr, ptr, %struct.list_head, ptr, i32, i32, ptr, ptr, ptr }
%struct.dma_chan_dev = type { ptr, %struct.device, i32, i8 }
%struct.atmel_sha_reqctx = type { ptr, i32, i32, [64 x i8], [2 x i64], i32, i32, i32, ptr, i32, i32, i32, i32, [384 x i8] }
%struct.page = type { i32, %union.anon.2, %union.anon.66, %struct.atomic_t, i32 }
%union.anon.2 = type { %struct.anon.3 }
%struct.anon.3 = type { %struct.list_head, ptr, i32, i32 }
%union.anon.66 = type { %struct.atomic_t }
%struct.dma_device = type { %struct.kref, i32, i32, %struct.list_head, %struct.list_head, %struct.dma_filter, %struct.dma_cap_mask_t, i32, i16, i16, i32, i32, i32, i32, i32, ptr, ptr, %struct.ida, %struct.mutex, i32, i32, i32, i32, i32, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dma_filter = type { ptr, i32, ptr }
%struct.dma_cap_mask_t = type { [1 x i32] }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.dma_async_tx_descriptor = type { i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, ptr, ptr, %struct.spinlock }

@__kstrtab_atmel_sha_authenc_is_ready = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_is_ready = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_is_ready = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_is_ready to i32), ptr @__kstrtab_atmel_sha_authenc_is_ready, ptr @__kstrtabns_atmel_sha_authenc_is_ready }, section "___ksymtab_gpl+atmel_sha_authenc_is_ready", align 4
@__kstrtab_atmel_sha_authenc_get_reqsize = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_get_reqsize = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_get_reqsize = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_get_reqsize to i32), ptr @__kstrtab_atmel_sha_authenc_get_reqsize, ptr @__kstrtabns_atmel_sha_authenc_get_reqsize }, section "___ksymtab_gpl+atmel_sha_authenc_get_reqsize", align 4
@.str = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"atmel-hmac-sha1\00", [16 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"atmel-hmac-sha224\00", [46 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"atmel-hmac-sha256\00", [46 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"atmel-hmac-sha384\00", [46 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"atmel-hmac-sha512\00", [46 x i8] zeroinitializer }, align 32
@__kstrtab_atmel_sha_authenc_spawn = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_spawn = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_spawn = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_spawn to i32), ptr @__kstrtab_atmel_sha_authenc_spawn, ptr @__kstrtabns_atmel_sha_authenc_spawn }, section "___ksymtab_gpl+atmel_sha_authenc_spawn", align 4
@__kstrtab_atmel_sha_authenc_free = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_free = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_free = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_free to i32), ptr @__kstrtab_atmel_sha_authenc_free, ptr @__kstrtabns_atmel_sha_authenc_free }, section "___ksymtab_gpl+atmel_sha_authenc_free", align 4
@__kstrtab_atmel_sha_authenc_setkey = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_setkey = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_setkey = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_setkey to i32), ptr @__kstrtab_atmel_sha_authenc_setkey, ptr @__kstrtabns_atmel_sha_authenc_setkey }, section "___ksymtab_gpl+atmel_sha_authenc_setkey", align 4
@__kstrtab_atmel_sha_authenc_schedule = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_schedule = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_schedule = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_schedule to i32), ptr @__kstrtab_atmel_sha_authenc_schedule, ptr @__kstrtabns_atmel_sha_authenc_schedule }, section "___ksymtab_gpl+atmel_sha_authenc_schedule", align 4
@__kstrtab_atmel_sha_authenc_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_init = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_init to i32), ptr @__kstrtab_atmel_sha_authenc_init, ptr @__kstrtabns_atmel_sha_authenc_init }, section "___ksymtab_gpl+atmel_sha_authenc_init", align 4
@__kstrtab_atmel_sha_authenc_final = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_final = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_final = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_final to i32), ptr @__kstrtab_atmel_sha_authenc_final, ptr @__kstrtabns_atmel_sha_authenc_final }, section "___ksymtab_gpl+atmel_sha_authenc_final", align 4
@__kstrtab_atmel_sha_authenc_abort = external dso_local constant [0 x i8], align 1
@__kstrtabns_atmel_sha_authenc_abort = external dso_local constant [0 x i8], align 1
@__ksymtab_atmel_sha_authenc_abort = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @atmel_sha_authenc_abort to i32), ptr @__kstrtab_atmel_sha_authenc_abort, ptr @__kstrtabns_atmel_sha_authenc_abort }, section "___ksymtab_gpl+atmel_sha_authenc_abort", align 4
@__initcall__kmod_atmel_sha__271_2699_atmel_sha_driver_init6 = internal global ptr @atmel_sha_driver_init, section ".initcall6.init", align 4
@atmel_sha_driver = internal global { %struct.platform_driver, [56 x i8] } { %struct.platform_driver { ptr @atmel_sha_probe, ptr @atmel_sha_remove, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.6, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @atmel_sha_dt_ids, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, [56 x i8] zeroinitializer }, align 32
@__exitcall_atmel_sha_driver_exit = internal global ptr @atmel_sha_driver_exit, section ".exitcall.exit", align 4
@__UNIQUE_ID_description272 = internal constant [77 x i8] c"atmel_sha.description=Atmel SHA (1/256/224/384/512) hw acceleration support.\00", section ".modinfo", align 1
@__UNIQUE_ID_file273 = internal constant [40 x i8] c"atmel_sha.file=drivers/crypto/atmel-sha\00", section ".modinfo", align 1
@__UNIQUE_ID_license274 = internal constant [25 x i8] c"atmel_sha.license=GPL v2\00", section ".modinfo", align 1
@__UNIQUE_ID_author275 = internal constant [56 x i8] c"atmel_sha.author=Nicolas Royer - Eukr\C3\A9a Electromatique\00", section ".modinfo", align 1
@atmel_sha = internal global { %struct.atmel_sha_drv, [44 x i8] } { %struct.atmel_sha_drv { %struct.list_head { ptr @atmel_sha, ptr @atmel_sha }, %struct.spinlock { %union.anon.0 { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.5, i8 0, i8 3, i8 0, i32 0, i32 0 } } } } }, [44 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"atmel_sha.lock\00", [17 x i8] zeroinitializer }, align 32
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@.str.6 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"atmel_sha\00", [22 x i8] zeroinitializer }, align 32
@atmel_sha_dt_ids = internal constant { [2 x %struct.of_device_id], [120 x i8] } { [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"atmel,at91sam9g46-sha\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], [120 x i8] zeroinitializer }, align 32
@atmel_sha_probe.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.7 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"&sha_dd->lock\00", [18 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.8, ptr @.str.9, ptr @.str.10, i32 2583, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"no MEM resource info\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"atmel_sha_probe\00", [16 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"drivers/crypto/atmel-sha.c\00", [37 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr = internal global ptr @atmel_sha_probe._entry, section ".printk_index", align 4
@.str.13 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"atmel-sha\00", [22 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.9, ptr @.str.10, i32 2599, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"unable to request sha irq.\0A\00", [36 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr.16 = internal global ptr @atmel_sha_probe._entry.14, section ".printk_index", align 4
@.str.17 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"sha_clk\00", [24 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry.18 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.19, ptr @.str.9, ptr @.str.10, i32 2606, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"clock initialization failed.\0A\00", [34 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr.20 = internal global ptr @atmel_sha_probe._entry.18, section ".printk_index", align 4
@atmel_sha_probe._entry.21 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.22, ptr @.str.9, ptr @.str.10, i32 2613, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"can't ioremap\0A\00", [17 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr.23 = internal global ptr @atmel_sha_probe._entry.21, section ".printk_index", align 4
@atmel_sha_probe._entry.24 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.25, ptr @.str.9, ptr @.str.10, i32 2634, ptr @.str.26, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"using %s for DMA transfers\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr.27 = internal global ptr @atmel_sha_probe._entry.24, section ".printk_index", align 4
@atmel_sha_probe._entry.28 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.9, ptr @.str.10, i32 2647, ptr @.str.26, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Atmel SHA1/SHA256%s%s\0A\00", [41 x i8] zeroinitializer }, align 32
@atmel_sha_probe._entry_ptr.30 = internal global ptr @atmel_sha_probe._entry.28, section ".printk_index", align 4
@.str.31 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"/SHA224\00", [24 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@.str.33 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"/SHA384/SHA512\00", [17 x i8] zeroinitializer }, align 32
@atmel_sha_irq._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.34, ptr @.str.35, ptr @.str.10, i32 1378, ptr @.str.36, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"SHA interrupt when no active requests.\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"atmel_sha_irq\00", [18 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@atmel_sha_irq._entry_ptr = internal global ptr @atmel_sha_irq._entry, section ".printk_index", align 4
@atmel_sha_hw_version_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.37, ptr @.str.38, ptr @.str.10, i32 1047, ptr @.str.26, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"version: 0x%x\0A\00", [17 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"atmel_sha_hw_version_init\00", [38 x i8] zeroinitializer }, align 32
@atmel_sha_hw_version_init._entry_ptr = internal global ptr @atmel_sha_hw_version_init._entry, section ".printk_index", align 4
@atmel_sha_get_cap._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.39, ptr @.str.40, ptr @.str.10, i32 2541, ptr @.str.36, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"Unmanaged sha version, set minimum capabilities\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"atmel_sha_get_cap\00", [46 x i8] zeroinitializer }, align 32
@atmel_sha_get_cap._entry_ptr = internal global ptr @atmel_sha_get_cap._entry, section ".printk_index", align 4
@.str.41 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"tx\00", [29 x i8] zeroinitializer }, align 32
@atmel_sha_dma_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.42, ptr @.str.43, ptr @.str.10, i32 2477, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"DMA channel is not available\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"atmel_sha_dma_init\00", [45 x i8] zeroinitializer }, align 32
@atmel_sha_dma_init._entry_ptr = internal global ptr @atmel_sha_dma_init._entry, section ".printk_index", align 4
@sha_1_256_algs = internal global [2 x %struct.ahash_alg] [%struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 20, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"sha1\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-sha1\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 32, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"sha256\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-sha256\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }], align 128
@sha_224_alg = internal global %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 28, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"sha224\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-sha224\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, align 128
@sha_384_512_algs = internal global [2 x %struct.ahash_alg] [%struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 48, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 128, i32 0, i32 3, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"sha384\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-sha384\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 64, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 128, i32 0, i32 3, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"sha512\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-sha512\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }], align 128
@sha_hmac_algs = internal global [5 x %struct.ahash_alg] [%struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 20, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"hmac(sha1)\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-hmac-sha1\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 28, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"hmac(sha224)\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-hmac-sha224\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 32, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 64, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"hmac(sha256)\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-hmac-sha256\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 48, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 128, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"hmac(sha384)\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-hmac-sha384\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }, %struct.ahash_alg { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, [88 x i8] undef, %struct.hash_alg_common { i32 64, i32 0, [120 x i8] undef, %struct.crypto_alg { %struct.list_head zeroinitializer, %struct.list_head zeroinitializer, i32 0, i32 128, i32 0, i32 0, i32 0, %struct.refcount_struct zeroinitializer, [128 x i8] c"hmac(sha512)\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", [128 x i8] c"atmel-hmac-sha512\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null, %union.anon.71 zeroinitializer, ptr null, ptr null, ptr null, ptr null, %union.anon.72 zeroinitializer, [120 x i8] undef } } }], align 128
@atmel_sha_start.__UNIQUE_ID_ddebug265 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.44, ptr @.str.10, ptr @.str.45, i8 1, i8 20, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.44 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"atmel_sha_start\00", [16 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"handling new req, op: %lu, nbytes: %u\0A\00", [57 x i8] zeroinitializer }, align 32
@atmel_sha_start.__UNIQUE_ID_ddebug266 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.44, ptr @.str.10, ptr @.str.46, i8 1, i8 30, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.46 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"exit, err: %d\0A\00", [17 x i8] zeroinitializer }, align 32
@atmel_sha_update_dma_start.__UNIQUE_ID_ddebug258 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.47, ptr @.str.10, ptr @.str.48, i8 0, i8 -63, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.47 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"atmel_sha_update_dma_start\00", [37 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"fast: digcnt: 0x%llx 0x%llx, bufcnt: %zd, total: %u\0A\00", [43 x i8] zeroinitializer }, align 32
@atmel_sha_update_dma_start._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.49, ptr @.str.47, ptr @.str.10, i32 815, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"dma %zu bytes error\0A\00", [43 x i8] zeroinitializer }, align 32
@atmel_sha_update_dma_start._entry_ptr = internal global ptr @atmel_sha_update_dma_start._entry, section ".printk_index", align 4
@atmel_sha_update_dma_start._entry.50 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.51, ptr @.str.47, ptr @.str.10, i32 829, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"dma_map_sg  error\0A\00", [45 x i8] zeroinitializer }, align 32
@atmel_sha_update_dma_start._entry_ptr.52 = internal global ptr @atmel_sha_update_dma_start._entry.50, section ".printk_index", align 4
@atmel_sha_update_dma_start._entry.53 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.51, ptr @.str.47, ptr @.str.10, i32 843, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@atmel_sha_update_dma_start._entry_ptr.54 = internal global ptr @atmel_sha_update_dma_start._entry.53, section ".printk_index", align 4
@atmel_sha_update_dma_slow.__UNIQUE_ID_ddebug257 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.55, ptr @.str.10, ptr @.str.56, i8 0, i8 -70, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.55 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"atmel_sha_update_dma_slow\00", [38 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"slow: bufcnt: %zu, digcnt: 0x%llx 0x%llx, final: %d\0A\00", [43 x i8] zeroinitializer }, align 32
@atmel_sha_xmit_dma_map._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.49, ptr @.str.57, ptr @.str.10, i32 724, ptr @.str.11, ptr @.str.12 }, [40 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"atmel_sha_xmit_dma_map\00", [41 x i8] zeroinitializer }, align 32
@atmel_sha_xmit_dma_map._entry_ptr = internal global ptr @atmel_sha_xmit_dma_map._entry, section ".printk_index", align 4
@dma_map_single_attrs.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.58 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"include/linux/dma-mapping.h\00", [36 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"%s %s: rejecting DMA map of vmalloc memory\0A\00", [52 x i8] zeroinitializer }, align 32
@mem_map = external dso_local local_unnamed_addr global ptr, align 4
@atmel_sha_xmit_dma.__UNIQUE_ID_ddebug256 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.60, ptr @.str.10, ptr @.str.61, i8 0, i8 -95, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.60 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"atmel_sha_xmit_dma\00", [45 x i8] zeroinitializer }, align 32
@.str.61 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"xmit_dma: digcnt: 0x%llx 0x%llx, length: %zd, final: %d\0A\00", [39 x i8] zeroinitializer }, align 32
@atmel_sha_xmit_pdc.__UNIQUE_ID_ddebug255 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.62, ptr @.str.10, ptr @.str.63, i8 0, i8 -107, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.62 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"atmel_sha_xmit_pdc\00", [45 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"xmit_pdc: digcnt: 0x%llx 0x%llx, length: %zd, final: %d\0A\00", [39 x i8] zeroinitializer }, align 32
@atmel_sha_update_req.__UNIQUE_ID_ddebug261 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.64, ptr @.str.10, ptr @.str.65, i8 0, i8 -36, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.64 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"atmel_sha_update_req\00", [43 x i8] zeroinitializer }, align 32
@.str.65 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"update_req: total: %u, digcnt: 0x%llx 0x%llx\0A\00", [50 x i8] zeroinitializer }, align 32
@atmel_sha_update_req.__UNIQUE_ID_ddebug262 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.64, ptr @.str.10, ptr @.str.66, i8 0, i8 -34, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.66 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"update: err: %d, digcnt: 0x%llx 0%llx\0A\00", [57 x i8] zeroinitializer }, align 32
@atmel_sha_xmit_cpu.__UNIQUE_ID_ddebug254 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.67, ptr @.str.10, ptr @.str.68, i8 0, i8 -114, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.67 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"atmel_sha_xmit_cpu\00", [45 x i8] zeroinitializer }, align 32
@.str.68 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"xmit_cpu: digcnt: 0x%llx 0x%llx, length: %zd, final: %d\0A\00", [39 x i8] zeroinitializer }, align 32
@atmel_sha_final_req.__UNIQUE_ID_ddebug263 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.69, ptr @.str.10, ptr @.str.70, i8 0, i8 -27, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.69 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"atmel_sha_final_req\00", [44 x i8] zeroinitializer }, align 32
@.str.70 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"final_req: err: %d\0A\00", [44 x i8] zeroinitializer }, align 32
@atmel_sha_finish.__UNIQUE_ID_ddebug264 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.71, ptr @.str.10, ptr @.str.72, i8 0, i8 -8, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.71 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"atmel_sha_finish\00", [47 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"digcnt: 0x%llx 0x%llx, bufcnt: %zd\0A\00", [60 x i8] zeroinitializer }, align 32
@atmel_sha_init.__UNIQUE_ID_ddebug253 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.6, ptr @.str.73, ptr @.str.10, ptr @.str.74, i8 0, i8 109, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.73 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"atmel_sha_init\00", [17 x i8] zeroinitializer }, align 32
@.str.74 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"init: digest size: %u\0A\00", [41 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_authenc_spawn = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.1], [44 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_hmac_setup = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 64, i32 64, i32 128, i32 128, i32 64], [44 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_hmac_setup.75 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 20, i32 32, i32 64, i32 64, i32 32], [44 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_authenc_final = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 20, i32 32, i32 48, i32 64, i32 28], [44 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_finish_req = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 5, i32 8, i32 16, i32 16, i32 8], [44 x i8] zeroinitializer }, align 32
@switch.table.atmel_sha_hmac_final_done = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 5, i32 8, i32 16, i32 16, i32 8], [44 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [7 x i64] [i64 5, i64 32, i64 800, i64 1024, i64 1040, i64 1056, i64 1296]
@__sancov_gen_cov_switch_values.76 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 2, i64 3, i64 7, i64 11]
@__sancov_gen_cov_switch_values.77 = internal global [6 x i64] [i64 4, i64 32, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.78 = internal global [4 x i64] [i64 2, i64 32, i64 4294967181, i64 4294967280]
@__sancov_gen_cov_switch_values.79 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.80 = internal global [4 x i64] [i64 2, i64 32, i64 512, i64 768]
@__sancov_gen_cov_switch_values.81 = internal global [4 x i64] [i64 2, i64 32, i64 512, i64 768]
@__sancov_gen_cov_switch_values.82 = internal global [4 x i64] [i64 2, i64 32, i64 512, i64 768]
@__sancov_gen_cov_switch_values.83 = internal global [6 x i64] [i64 4, i64 32, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.84 = internal global [4 x i64] [i64 2, i64 32, i64 512, i64 768]
@__sancov_gen_cov_switch_values.85 = internal global [4 x i64] [i64 2, i64 32, i64 512, i64 768]
@__sancov_gen_cov_switch_values.86 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.87 = internal global [6 x i64] [i64 4, i64 32, i64 0, i64 1, i64 2, i64 3]
@__sancov_gen_cov_switch_values.88 = internal global [6 x i64] [i64 4, i64 32, i64 1, i64 2, i64 3, i64 4]
@___asan_gen_.91 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2152, i32 10 }
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2156, i32 10 }
@___asan_gen_.97 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2160, i32 10 }
@___asan_gen_.100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2164, i32 10 }
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2168, i32 10 }
@___asan_gen_.104 = private unnamed_addr constant [17 x i8] c"atmel_sha_driver\00", align 1
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2690, i32 31 }
@___asan_gen_.107 = private unnamed_addr constant [10 x i8] c"atmel_sha\00", align 1
@___asan_gen_.109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 164, i32 29 }
@___asan_gen_.112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 166, i32 10 }
@___asan_gen_.115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2694, i32 11 }
@___asan_gen_.116 = private unnamed_addr constant [17 x i8] c"atmel_sha_dt_ids\00", align 1
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2547, i32 34 }
@___asan_gen_.119 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2571, i32 2 }
@___asan_gen_.142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2583, i32 3 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2597, i32 24 }
@___asan_gen_.151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2599, i32 3 }
@___asan_gen_.154 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2604, i32 42 }
@___asan_gen_.160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2606, i32 3 }
@___asan_gen_.166 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2613, i32 3 }
@___asan_gen_.175 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2633, i32 3 }
@___asan_gen_.190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2645, i32 2 }
@___asan_gen_.202 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 1378, i32 4 }
@___asan_gen_.211 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 1046, i32 2 }
@___asan_gen_.220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2540, i32 3 }
@___asan_gen_.223 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2475, i32 50 }
@___asan_gen_.232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 2477, i32 3 }
@___asan_gen_.238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 1105, i32 2 }
@___asan_gen_.241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 1145, i32 2 }
@___asan_gen_.247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 772, i32 2 }
@___asan_gen_.253 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 814, i32 4 }
@___asan_gen_.259 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 829, i32 6 }
@___asan_gen_.262 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 843, i32 3 }
@___asan_gen_.268 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 744, i32 2 }
@___asan_gen_.269 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.274 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 723, i32 3 }
@___asan_gen_.279 = private unnamed_addr constant [31 x i8] c"../include/linux/dma-mapping.h\00", align 1
@___asan_gen_.280 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 326, i32 6 }
@___asan_gen_.286 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 644, i32 2 }
@___asan_gen_.292 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 597, i32 2 }
@___asan_gen_.298 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 881, i32 2 }
@___asan_gen_.301 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 890, i32 2 }
@___asan_gen_.307 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 568, i32 2 }
@___asan_gen_.313 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 917, i32 2 }
@___asan_gen_.319 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 992, i32 2 }
@___asan_gen_.323 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.324 = private constant [30 x i8] c"../drivers/crypto/atmel-sha.c\00", align 1
@___asan_gen_.325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.324, i32 437, i32 2 }
@___asan_gen_.326 = private unnamed_addr constant [37 x i8] c"switch.table.atmel_sha_authenc_spawn\00", align 1
@___asan_gen_.327 = private unnamed_addr constant [34 x i8] c"switch.table.atmel_sha_hmac_setup\00", align 1
@___asan_gen_.328 = private unnamed_addr constant [37 x i8] c"switch.table.atmel_sha_hmac_setup.75\00", align 1
@___asan_gen_.329 = private unnamed_addr constant [37 x i8] c"switch.table.atmel_sha_authenc_final\00", align 1
@___asan_gen_.330 = private unnamed_addr constant [34 x i8] c"switch.table.atmel_sha_finish_req\00", align 1
@___asan_gen_.331 = private unnamed_addr constant [39 x i8] c"switch.table.atmel_sha_hmac_final_done\00", align 1
@llvm.compiler.used = appending global [115 x ptr] [ptr @__UNIQUE_ID_author275, ptr @__UNIQUE_ID_description272, ptr @__UNIQUE_ID_file273, ptr @__UNIQUE_ID_license274, ptr @__exitcall_atmel_sha_driver_exit, ptr @__initcall__kmod_atmel_sha__271_2699_atmel_sha_driver_init6, ptr @__ksymtab_atmel_sha_authenc_abort, ptr @__ksymtab_atmel_sha_authenc_final, ptr @__ksymtab_atmel_sha_authenc_free, ptr @__ksymtab_atmel_sha_authenc_get_reqsize, ptr @__ksymtab_atmel_sha_authenc_init, ptr @__ksymtab_atmel_sha_authenc_is_ready, ptr @__ksymtab_atmel_sha_authenc_schedule, ptr @__ksymtab_atmel_sha_authenc_setkey, ptr @__ksymtab_atmel_sha_authenc_spawn, ptr @atmel_sha_dma_init._entry, ptr @atmel_sha_dma_init._entry_ptr, ptr @atmel_sha_driver_exit, ptr @atmel_sha_get_cap._entry, ptr @atmel_sha_get_cap._entry_ptr, ptr @atmel_sha_hw_version_init._entry, ptr @atmel_sha_hw_version_init._entry_ptr, ptr @atmel_sha_irq._entry, ptr @atmel_sha_irq._entry_ptr, ptr @atmel_sha_probe._entry, ptr @atmel_sha_probe._entry.14, ptr @atmel_sha_probe._entry.18, ptr @atmel_sha_probe._entry.21, ptr @atmel_sha_probe._entry.24, ptr @atmel_sha_probe._entry.28, ptr @atmel_sha_probe._entry_ptr, ptr @atmel_sha_probe._entry_ptr.16, ptr @atmel_sha_probe._entry_ptr.20, ptr @atmel_sha_probe._entry_ptr.23, ptr @atmel_sha_probe._entry_ptr.27, ptr @atmel_sha_probe._entry_ptr.30, ptr @atmel_sha_update_dma_start._entry, ptr @atmel_sha_update_dma_start._entry.50, ptr @atmel_sha_update_dma_start._entry.53, ptr @atmel_sha_update_dma_start._entry_ptr, ptr @atmel_sha_update_dma_start._entry_ptr.52, ptr @atmel_sha_update_dma_start._entry_ptr.54, ptr @atmel_sha_xmit_dma_map._entry, ptr @atmel_sha_xmit_dma_map._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @atmel_sha_driver, ptr @atmel_sha, ptr @.str.5, ptr @.str.6, ptr @atmel_sha_dt_ids, ptr @atmel_sha_probe.__key, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.15, ptr @.str.17, ptr @.str.19, ptr @.str.22, ptr @.str.25, ptr @.str.26, ptr @.str.29, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.42, ptr @.str.43, ptr @.str.44, ptr @.str.45, ptr @.str.46, ptr @.str.47, ptr @.str.48, ptr @.str.49, ptr @.str.51, ptr @.str.55, ptr @.str.56, ptr @.str.57, ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.61, ptr @.str.62, ptr @.str.63, ptr @.str.64, ptr @.str.65, ptr @.str.66, ptr @.str.67, ptr @.str.68, ptr @.str.69, ptr @.str.70, ptr @.str.71, ptr @.str.72, ptr @.str.73, ptr @.str.74, ptr @switch.table.atmel_sha_authenc_spawn, ptr @switch.table.atmel_sha_hmac_setup, ptr @switch.table.atmel_sha_hmac_setup.75, ptr @switch.table.atmel_sha_authenc_final, ptr @switch.table.atmel_sha_finish_req, ptr @switch.table.atmel_sha_hmac_final_done], section "llvm.metadata"
@0 = internal global [85 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.91 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_driver to i32), i32 104, i32 160, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.107 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_dt_ids to i32), i32 392, i32 512, i32 ptrtoint (ptr @___asan_gen_.116 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry.21 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry.24 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_probe._entry.28 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_irq._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_hw_version_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_get_cap._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_dma_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_update_dma_start._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_update_dma_start._entry.50 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.259 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.259 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_update_dma_start._entry.53 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.268 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.268 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @atmel_sha_xmit_dma_map._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.269 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.64 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.67 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.313 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.313 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.319 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.319 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.74 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.323 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_authenc_spawn to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.326 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_hmac_setup to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.327 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_hmac_setup.75 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.328 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_authenc_final to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.329 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_finish_req to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.330 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.atmel_sha_hmac_final_done to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.331 to i32), i32 ptrtoint (ptr @___asan_gen_.324 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @atmel_sha_authenc_is_ready() #0 align 64 {
atmel_sha_find_dev.exit:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %0 = load ptr, ptr @atmel_sha, align 4
  %cmp.not.i = icmp ne ptr %0, @atmel_sha
  tail call void @_raw_spin_unlock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %cmp1 = icmp ne ptr %0, null
  %cmp = and i1 %cmp.not.i, %cmp1
  ret i1 %cmp
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @atmel_sha_authenc_get_reqsize() #2 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 544
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @atmel_sha_authenc_spawn(i32 noundef %mode) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %mode, 3840
  %0 = add nsw i32 %and, -2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 1280, i32 %0)
  %1 = icmp ult i32 %0, 1280
  br i1 %1, label %switch.lookup, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

switch.lookup:                                    ; preds = %entry
  %2 = lshr exact i32 %0, 8
  %switch.gep = getelementptr inbounds [5 x ptr], ptr @switch.table.atmel_sha_authenc_spawn, i32 0, i32 %2
  %3 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %3)
  %switch.load = load ptr, ptr %switch.gep, align 4
  %call = tail call ptr @crypto_alloc_ahash(ptr noundef nonnull %switch.load, i32 noundef 0, i32 noundef 0) #12
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %switch.lookup.cleanup_crit_edge, label %if.end

switch.lookup.cleanup_crit_edge:                  ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %switch.lookup
  %start = getelementptr inbounds %struct.crypto_ahash, ptr %call, i32 1, i32 1
  %4 = ptrtoint ptr %start to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @atmel_sha_authenc_start, ptr %start, align 4
  %flags = getelementptr inbounds %struct.crypto_ahash, ptr %call, i32 1, i32 2
  %5 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %mode, ptr %flags, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %6 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %6, i32 noundef 3520, i32 noundef 4) #15
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %base.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %call, i32 0, i32 10
  tail call void @crypto_destroy_tfm(ptr noundef %call, ptr noundef %base.i.i) #12
  br label %cleanup

if.end10:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %7 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %call, ptr %call7.i.i, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.end10, %if.then9, %switch.lookup.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %call7.i.i, %if.end10 ], [ inttoptr (i32 -22 to ptr), %entry.cleanup_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.then9 ], [ %call, %switch.lookup.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @crypto_alloc_ahash(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_authenc_start(ptr nocapture noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %force_complete = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %2 = ptrtoint ptr %force_complete to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 1, ptr %force_complete, align 1
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %3 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %iclk.i, align 4
  %call.i = tail call i32 @clk_enable(ptr noundef %4) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.atmel_sha_hw_init.exit_crit_edge

entry.atmel_sha_hw_init.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_hw_init.exit

if.end.i:                                         ; preds = %entry
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %5 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %6, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool1.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool1.not.i, label %if.then2.i, label %if.end.i.atmel_sha_hw_init.exit_crit_edge

if.end.i.atmel_sha_hw_init.exit_crit_edge:        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_hw_init.exit

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %7 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %io_base.i.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %8, i32 65536) #12, !srcloc !192
  %9 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %flags.i, align 4
  %or.i = or i32 %10, 16
  store i32 %or.i, ptr %flags.i, align 4
  br label %atmel_sha_hw_init.exit

atmel_sha_hw_init.exit:                           ; preds = %if.then2.i, %if.end.i.atmel_sha_hw_init.exit_crit_edge, %entry.atmel_sha_hw_init.exit_crit_edge
  %cb = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5
  %11 = ptrtoint ptr %cb to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %cb, align 8
  %aes_dev = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 0, i32 1
  %13 = ptrtoint ptr %aes_dev to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %aes_dev, align 4
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %15 = ptrtoint ptr %is_async to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %is_async, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool = icmp ne i8 %16, 0
  %call3 = tail call i32 %12(ptr noundef %14, i32 noundef %call.i, i1 noundef zeroext %tobool) #12
  ret i32 %call3
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @atmel_sha_authenc_free(ptr noundef %auth) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %auth, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %0 = ptrtoint ptr %auth to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %auth, align 4
  %base.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %1, i32 0, i32 10
  tail call void @crypto_destroy_tfm(ptr noundef %1, ptr noundef %base.i.i) #12
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  tail call void @kfree(ptr noundef %auth) #12
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @atmel_sha_authenc_setkey(ptr nocapture noundef readonly %auth, ptr noundef %key, i32 noundef %keylen, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %auth to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %auth, align 4
  %base.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %1, i32 0, i32 10
  %2 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %base.i.i, align 128
  %and.i.i = and i32 %3, -1048321
  %and = and i32 %flags, 1048320
  %or.i.i = or i32 %and.i.i, %and
  store i32 %or.i.i, ptr %base.i.i, align 128
  %call = tail call i32 @crypto_ahash_setkey(ptr noundef %1, ptr noundef %key, i32 noundef %keylen) #12
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @crypto_ahash_setkey(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @atmel_sha_authenc_schedule(ptr noundef %req, ptr nocapture noundef readonly %auth, ptr noundef %cb, ptr noundef %aes_dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = ptrtoint ptr %auth to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %auth, align 4
  %__crt_ctx.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %1, i32 1
  %2 = call ptr @memset(ptr %__ctx.i, i32 0, i32 544)
  tail call void @_raw_spin_lock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %3 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %__crt_ctx.i.i, align 4
  %tobool.not.i = icmp eq ptr %4, null
  br i1 %tobool.not.i, label %atmel_sha_find_dev.exit, label %atmel_sha_find_dev.exit.thread

atmel_sha_find_dev.exit.thread:                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @_raw_spin_unlock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  br label %if.end

atmel_sha_find_dev.exit:                          ; preds = %entry
  %5 = load ptr, ptr @atmel_sha, align 4
  %cmp.not.i = icmp eq ptr %5, @atmel_sha
  %spec.select.i = select i1 %cmp.not.i, ptr null, ptr %5
  %6 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %spec.select.i, ptr %__crt_ctx.i.i, align 4
  tail call void @_raw_spin_unlock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %tobool.not = icmp eq ptr %spec.select.i, null
  br i1 %tobool.not, label %if.then, label %atmel_sha_find_dev.exit.if.end_crit_edge

atmel_sha_find_dev.exit.if.end_crit_edge:         ; preds = %atmel_sha_find_dev.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then:                                          ; preds = %atmel_sha_find_dev.exit
  call void @__sanitizer_cov_trace_pc() #14
  %call4 = tail call i32 %cb(ptr noundef %aes_dev, i32 noundef -19, i1 noundef zeroext false) #12
  br label %cleanup

if.end:                                           ; preds = %atmel_sha_find_dev.exit.if.end_crit_edge, %atmel_sha_find_dev.exit.thread
  %dd.1.i28 = phi ptr [ %4, %atmel_sha_find_dev.exit.thread ], [ %5, %atmel_sha_find_dev.exit.if.end_crit_edge ]
  %7 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %dd.1.i28, ptr %__ctx.i, align 8
  %buflen = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 60
  %8 = ptrtoint ptr %buflen to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 256, ptr %buflen, align 4
  %cb6 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5
  %9 = ptrtoint ptr %cb6 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %cb, ptr %cb6, align 8
  %aes_dev7 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 0, i32 1
  %10 = ptrtoint ptr %aes_dev7 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %aes_dev, ptr %aes_dev7, align 4
  %base.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %1, i32 0, i32 10
  %tfm1.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %11 = ptrtoint ptr %tfm1.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %base.i.i, ptr %tfm1.i, align 16
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 1
  %12 = ptrtoint ptr %complete.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr @atmel_sha_authenc_complete, ptr %complete.i, align 8
  %data2.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 2
  %13 = ptrtoint ptr %data2.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %req, ptr %data2.i, align 4
  %flags4.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 4
  %14 = ptrtoint ptr %flags4.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 0, ptr %flags4.i, align 4
  %call8 = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef nonnull %dd.1.i28, ptr noundef %req)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ %call8, %if.end ], [ %call4, %if.then ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_authenc_complete(ptr nocapture noundef readonly %areq, i32 noundef %err) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %data = getelementptr inbounds %struct.crypto_async_request, ptr %areq, i32 0, i32 2
  %0 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %data, align 4
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 6
  %cb = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5
  %2 = ptrtoint ptr %cb to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %cb, align 8
  %aes_dev = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 0, i32 1
  %4 = ptrtoint ptr %aes_dev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %aes_dev, align 4
  %6 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %__ctx.i, align 8
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %7, i32 0, i32 12
  %8 = ptrtoint ptr %is_async to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %is_async, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool = icmp ne i8 %9, 0
  %call1 = tail call i32 %3(ptr noundef %5, i32 noundef %err, i1 noundef zeroext %tobool) #12
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_handle_queue(ptr noundef %dd, ptr noundef %req) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %lock = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 6
  %call2 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %lock) #12
  %tobool.not = icmp eq ptr %req, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %queue = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 10
  %call.i = tail call i32 @crypto_enqueue_request(ptr noundef %queue, ptr noundef nonnull %req) #12
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %ret.0 = phi i32 [ %call.i, %if.then ], [ 0, %entry.if.end_crit_edge ]
  %flags6 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %0 = ptrtoint ptr %flags6 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags6, align 4
  %and = and i32 %1, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool7.not = icmp eq i32 %and, 0
  br i1 %tobool7.not, label %if.end10, label %if.then8

if.then8:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call2) #12
  br label %cleanup

if.end10:                                         ; preds = %if.end
  %queue11 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 10
  %backlog.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 10, i32 1
  %2 = ptrtoint ptr %backlog.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %backlog.i, align 4
  %cmp.i = icmp eq ptr %3, %queue11
  %spec.select.i = select i1 %cmp.i, ptr null, ptr %3
  %call14 = tail call ptr @crypto_dequeue_request(ptr noundef %queue11) #12
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.then21.critedge, label %if.then16

if.then16:                                        ; preds = %if.end10
  %4 = ptrtoint ptr %flags6 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags6, align 4
  %or = or i32 %5, 1
  store i32 %or, ptr %flags6, align 4
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call2) #12
  %tobool23.not = icmp eq ptr %spec.select.i, null
  br i1 %tobool23.not, label %if.then16.if.end25_crit_edge, label %if.then24

if.then16.if.end25_crit_edge:                     ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end25

if.then21.critedge:                               ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %lock, i32 noundef %call2) #12
  br label %cleanup

if.then24:                                        ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #14
  %complete = getelementptr inbounds %struct.crypto_async_request, ptr %spec.select.i, i32 0, i32 1
  %6 = ptrtoint ptr %complete to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %complete, align 4
  tail call void %7(ptr noundef nonnull %spec.select.i, i32 noundef -115) #12
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.then16.if.end25_crit_edge
  %tfm = getelementptr inbounds %struct.crypto_async_request, ptr %call14, i32 0, i32 3
  %8 = ptrtoint ptr %tfm to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %tfm, align 4
  %req28 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %10 = ptrtoint ptr %req28 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %call14, ptr %req28, align 4
  %cmp30 = icmp ne ptr %call14, %req
  %frombool = zext i1 %cmp30 to i8
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %11 = ptrtoint ptr %is_async to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %frombool, ptr %is_async, align 4
  %force_complete = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %12 = ptrtoint ptr %force_complete to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %force_complete, align 1
  %start = getelementptr inbounds %struct.crypto_tfm, ptr %9, i32 1, i32 1
  %13 = ptrtoint ptr %start to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %start, align 4
  %call34 = tail call i32 %14(ptr noundef %dd) #12
  %ret.0.call34 = select i1 %cmp30, i32 %ret.0, i32 %call34
  br label %cleanup

cleanup:                                          ; preds = %if.end25, %if.then21.critedge, %if.then8
  %retval.0 = phi i32 [ %ret.0, %if.then8 ], [ %ret.0.call34, %if.end25 ], [ %ret.0, %if.then21.critedge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @atmel_sha_authenc_init(ptr nocapture noundef %req, ptr noundef %assoc, i32 noundef %assoclen, i32 noundef %textlen, ptr noundef %cb, ptr noundef %aes_dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %__ctx.i, align 8
  %and = and i32 %assoclen, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp.not = icmp eq i32 %and, 0
  br i1 %cmp.not, label %if.end, label %if.then, !prof !194

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %call6 = tail call fastcc i32 @atmel_sha_complete(ptr noundef %1, i32 noundef -22)
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %cb7 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5
  %4 = ptrtoint ptr %cb7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %cb, ptr %cb7, align 8
  %aes_dev8 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 0, i32 1
  %5 = ptrtoint ptr %aes_dev8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %aes_dev, ptr %aes_dev8, align 4
  %assoc9 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 1
  %6 = ptrtoint ptr %assoc9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %assoc, ptr %assoc9, align 8
  %assoclen10 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 2
  %7 = ptrtoint ptr %assoclen10 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %assoclen, ptr %assoclen10, align 4
  %textlen11 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 3
  %8 = ptrtoint ptr %textlen11 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %textlen, ptr %textlen11, align 8
  %flags = getelementptr i8, ptr %3, i32 136
  %9 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %flags, align 4
  %flags13 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %11 = ptrtoint ptr %flags13 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %10, ptr %flags13, align 4
  %call14 = tail call fastcc i32 @atmel_sha_hmac_setup(ptr noundef %1, ptr noundef nonnull @atmel_sha_authenc_init2)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ -22, %if.then ], [ %call14, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_complete(ptr noundef %dd, i32 noundef returned %err) unnamed_addr #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %2 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags, align 4
  %and = and i32 %3, -236
  store i32 %and, ptr %flags, align 4
  %iclk = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %4 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %iclk, align 4
  tail call void @clk_disable(ptr noundef %5) #12
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %6 = ptrtoint ptr %is_async to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %is_async, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.land.lhs.true_crit_edge

entry.land.lhs.true_crit_edge:                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true

lor.lhs.false:                                    ; preds = %entry
  %force_complete = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %8 = ptrtoint ptr %force_complete to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %force_complete, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool2.not = icmp eq i8 %9, 0
  br i1 %tobool2.not, label %lor.lhs.false.if.end_crit_edge, label %lor.lhs.false.land.lhs.true_crit_edge

lor.lhs.false.land.lhs.true_crit_edge:            ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true

lor.lhs.false.if.end_crit_edge:                   ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

land.lhs.true:                                    ; preds = %lor.lhs.false.land.lhs.true_crit_edge, %entry.land.lhs.true_crit_edge
  %complete = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 1
  %10 = ptrtoint ptr %complete to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %complete, align 8
  %tobool3.not = icmp eq ptr %11, null
  br i1 %tobool3.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %11(ptr noundef %1, i32 noundef %err) #12
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %lor.lhs.false.if.end_crit_edge
  %state.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.end.tasklet_schedule.exit_crit_edge

if.end.tasklet_schedule.exit_crit_edge:           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %tasklet_schedule.exit

if.then.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task) #12
  br label %tasklet_schedule.exit

tasklet_schedule.exit:                            ; preds = %if.then.i, %if.end.tasklet_schedule.exit_crit_edge
  ret i32 %err
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_hmac_setup(ptr noundef %dd, ptr noundef %resume) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %resume4 = getelementptr i8, ptr %3, i32 536
  %4 = ptrtoint ptr %resume4 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %resume, ptr %resume4, align 4
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %5 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %flags, align 4
  %and = lshr i32 %6, 8
  %7 = and i32 %and, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %7)
  %8 = icmp ult i32 %7, 5
  br i1 %8, label %switch.lookup, label %sw.default

sw.default:                                       ; preds = %entry
  %9 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %req1, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %11 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %12, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %13 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %14) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %15 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not.i = icmp eq i8 %16, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %sw.default.land.lhs.true.i_crit_edge

sw.default.land.lhs.true.i_crit_edge:             ; preds = %sw.default
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %sw.default
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %17 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool2.not.i = icmp eq i8 %18, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %sw.default.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %10, i32 0, i32 1
  %19 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %20, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %20(ptr noundef %10, i32 noundef -22) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

switch.lookup:                                    ; preds = %entry
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.atmel_sha_hmac_setup, i32 0, i32 %7
  %21 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %21)
  %switch.load = load i32, ptr %switch.gep, align 4
  %switch.gep73 = getelementptr inbounds [5 x i32], ptr @switch.table.atmel_sha_hmac_setup.75, i32 0, i32 %7
  %22 = ptrtoint ptr %switch.gep73 to i32
  call void @__asan_load4_noabort(i32 %22)
  %switch.load74 = load i32, ptr %switch.gep73, align 4
  %block_size15 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %23 = ptrtoint ptr %block_size15 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %switch.load, ptr %block_size15, align 8
  %hash_size16 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %24 = ptrtoint ptr %hash_size16 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %switch.load74, ptr %hash_size16, align 4
  %hkey = getelementptr i8, ptr %3, i32 140
  %25 = ptrtoint ptr %hkey to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %hkey, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %26)
  %tobool.not.i63 = icmp eq i8 %26, 0
  br i1 %tobool.not.i63, label %if.then, label %if.end

if.then:                                          ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #14
  %call22 = tail call i32 %resume(ptr noundef %dd) #12, !callees !195
  br label %cleanup

if.end:                                           ; preds = %switch.lookup
  %keylen1.i = getelementptr i8, ptr %3, i32 144
  %27 = ptrtoint ptr %keylen1.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %keylen1.i, align 4
  %keydup.i = getelementptr i8, ptr %3, i32 276
  %29 = ptrtoint ptr %keydup.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %keydup.i, align 4
  %tobool2.not.i64 = icmp eq ptr %30, null
  %buffer.i = getelementptr i8, ptr %3, i32 148
  %cond.i = select i1 %tobool2.not.i64, ptr %buffer.i, ptr %30
  call void @__sanitizer_cov_trace_cmp4(i32 %switch.load, i32 %28)
  %cmp = icmp ult i32 %switch.load, %28
  br i1 %cmp, label %if.then29, label %if.end31, !prof !196

if.then29:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call.i = tail call fastcc i32 @atmel_sha_cpu_hash(ptr noundef %dd, ptr noundef %cond.i, i32 noundef %28, i1 noundef zeroext true, ptr noundef nonnull @atmel_sha_hmac_prehash_key_done) #12
  br label %cleanup

if.end31:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %ipad = getelementptr i8, ptr %3, i32 280
  %31 = call ptr @memcpy(ptr %ipad, ptr %cond.i, i32 %28)
  %add.ptr = getelementptr i8, ptr %ipad, i32 %28
  %sub = sub i32 %switch.load, %28
  %32 = call ptr @memset(ptr %add.ptr, i32 0, i32 %sub)
  %call34 = tail call fastcc i32 @atmel_sha_hmac_compute_ipad_hash(ptr noundef %dd)
  br label %cleanup

cleanup:                                          ; preds = %if.end31, %if.then29, %if.then, %if.then.i.i, %if.end.i.cleanup_crit_edge
  %retval.0 = phi i32 [ %call22, %if.then ], [ %call.i, %if.then29 ], [ %call34, %if.end31 ], [ -22, %if.end.i.cleanup_crit_edge ], [ -22, %if.then.i.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_authenc_init2(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %4 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hash_size, align 4
  %div42 = lshr i32 %5, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %6 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %7, i32 1048576) #12, !srcloc !192
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp54.not = icmp ult i32 %5, 4
  br i1 %cmp54.not, label %for.end.thread, label %for.body.preheader

for.end.thread:                                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %8 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %9, i32 2097152) #12, !srcloc !192
  br label %for.end12

for.body.preheader:                               ; preds = %entry
  %umax = call i32 @llvm.umax.i32(i32 %div42, i32 1)
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.055 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %mul = shl i32 %i.055, 2
  %add = add i32 %mul, 64
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 2, i32 %i.055
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  %12 = tail call i32 @llvm.bswap.i32(i32 %11) #12
  %13 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %14, i32 %add
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %12) #12, !srcloc !192
  %inc = add nuw nsw i32 %i.055, 1
  %exitcond.not = icmp eq i32 %inc, %umax
  br i1 %exitcond.not, label %for.end, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.end:                                          ; preds = %for.body
  %15 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %16, i32 2097152) #12, !srcloc !192
  br i1 %cmp54.not, label %for.end.for.end12_crit_edge, label %for.body6.preheader

for.end.for.end12_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end12

for.body6.preheader:                              ; preds = %for.end
  %umax58 = call i32 @llvm.umax.i32(i32 %div42, i32 1)
  br label %for.body6

for.body6:                                        ; preds = %for.body6.for.body6_crit_edge, %for.body6.preheader
  %i.157 = phi i32 [ %inc11, %for.body6.for.body6_crit_edge ], [ 0, %for.body6.preheader ]
  %mul7 = shl i32 %i.157, 2
  %add8 = add i32 %mul7, 64
  %arrayidx9 = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 3, i32 %i.157
  %17 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %arrayidx9, align 4
  %19 = tail call i32 @llvm.bswap.i32(i32 %18) #12
  %20 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i46 = getelementptr i8, ptr %21, i32 %add8
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i46, i32 %19) #12, !srcloc !192
  %inc11 = add nuw nsw i32 %i.157, 1
  %exitcond59.not = icmp eq i32 %inc11, %umax58
  br i1 %exitcond59.not, label %for.body6.for.end12_crit_edge, label %for.body6.for.body6_crit_edge

for.body6.for.body6_crit_edge:                    ; preds = %for.body6
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body6

for.body6.for.end12_crit_edge:                    ; preds = %for.body6
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end12

for.end12:                                        ; preds = %for.body6.for.end12_crit_edge, %for.end.for.end12_crit_edge, %for.end.thread
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %22 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %flags, align 4
  %and = and i32 %23, 1792
  %or = or i32 %and, 67586
  %24 = tail call i32 @llvm.bswap.i32(i32 %or) #12
  %25 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i48 = getelementptr i8, ptr %26, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i48, i32 %24) #12, !srcloc !192
  %assoclen = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 2
  %27 = ptrtoint ptr %assoclen to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %assoclen, align 4
  %textlen = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 3
  %29 = ptrtoint ptr %textlen to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %textlen, align 8
  %add13 = add i32 %30, %28
  %31 = tail call i32 @llvm.bswap.i32(i32 %add13) #12
  %32 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i50 = getelementptr i8, ptr %33, i32 32
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i50, i32 %31) #12, !srcloc !192
  %34 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i52 = getelementptr i8, ptr %35, i32 48
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i52, i32 %31) #12, !srcloc !192
  %36 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %37, i32 268435456) #12, !srcloc !192
  %38 = ptrtoint ptr %assoclen to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %assoclen, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %tobool.not.i = icmp eq i32 %39, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.end.i

if.then.i:                                        ; preds = %for.end12
  call void @__sanitizer_cov_trace_pc() #14
  %40 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %req1, align 4
  %cb.i = getelementptr inbounds %struct.ahash_request, ptr %41, i32 5
  %42 = ptrtoint ptr %cb.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %cb.i, align 8
  %aes_dev.i = getelementptr inbounds %struct.ahash_request, ptr %41, i32 5, i32 0, i32 0, i32 1
  %44 = ptrtoint ptr %aes_dev.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %aes_dev.i, align 4
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %46 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %tobool.i = icmp ne i8 %47, 0
  %call2.i = tail call i32 %43(ptr noundef %45, i32 noundef 0, i1 noundef zeroext %tobool.i) #12
  br label %atmel_sha_cpu_start.exit

if.end.i:                                         ; preds = %for.end12
  call void @__sanitizer_cov_trace_pc() #14
  %assoc = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 1
  %48 = ptrtoint ptr %assoc to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %assoc, align 8
  %50 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %req1, align 4
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 0, i32 0, i32 1
  %52 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %53, -201326593
  %or.i = or i32 %and.i, 67108864
  store i32 %or.i, ptr %flags.i, align 4
  %sg13.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 5, i32 68
  %54 = ptrtoint ptr %sg13.i to i32
  call void @__asan_store4_noabort(i32 %54)
  store ptr %49, ptr %sg13.i, align 4
  %total.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 5, i32 76
  %55 = ptrtoint ptr %total.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %39, ptr %total.i, align 4
  %offset.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 5, i32 72
  %56 = ptrtoint ptr %offset.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 0, ptr %offset.i, align 8
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 5, i32 80
  %57 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %block_size.i, align 8
  %59 = tail call i32 @llvm.umin.i32(i32 %58, i32 %39) #12
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 1, i32 5, i32 56
  %60 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %59, ptr %bufcnt.i, align 8
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %51, i32 2
  tail call void @scatterwalk_map_and_copy(ptr noundef %buffer.i, ptr noundef %49, i32 noundef 0, i32 noundef %59, i32 noundef 0) #12
  %cpu_transfer_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 15
  %61 = ptrtoint ptr %cpu_transfer_complete.i to i32
  call void @__asan_store4_noabort(i32 %61)
  store ptr @atmel_sha_authenc_init_done, ptr %cpu_transfer_complete.i, align 4
  %call18.i = tail call i32 @atmel_sha_cpu_transfer(ptr noundef %dd) #12
  br label %atmel_sha_cpu_start.exit

atmel_sha_cpu_start.exit:                         ; preds = %if.end.i, %if.then.i
  %retval.0.i = phi i32 [ %call18.i, %if.end.i ], [ %call2.i, %if.then.i ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @atmel_sha_authenc_final(ptr nocapture noundef %req, ptr noundef %digest, i32 noundef %digestlen, ptr noundef %cb, ptr noundef %aes_dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %__ctx.i, align 8
  %flags = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %2 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags, align 4
  %and = lshr i32 %3, 8
  %4 = and i32 %and, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %4)
  %5 = icmp ult i32 %4, 5
  br i1 %5, label %switch.lookup, label %sw.default

sw.default:                                       ; preds = %entry
  %req1.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 11
  %6 = ptrtoint ptr %req1.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %req1.i, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 9
  %8 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %9, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 3
  %10 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %11) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 12
  %12 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool.not.i = icmp eq i8 %13, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %sw.default.land.lhs.true.i_crit_edge

sw.default.land.lhs.true.i_crit_edge:             ; preds = %sw.default
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %sw.default
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 13
  %14 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool2.not.i = icmp eq i8 %15, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %sw.default.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %7, i32 0, i32 1
  %16 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %17, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %17(ptr noundef %7, i32 noundef -22) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

switch.lookup:                                    ; preds = %entry
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.atmel_sha_authenc_final, i32 0, i32 %4
  %18 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %18)
  %switch.load = load i32, ptr %switch.gep, align 4
  %digestlen10 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 1
  %19 = ptrtoint ptr %digestlen10 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %switch.load, ptr %digestlen10, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %switch.load, i32 %digestlen)
  %cmp = icmp ugt i32 %switch.load, %digestlen
  br i1 %cmp, label %if.then, label %switch.lookup.if.end_crit_edge

switch.lookup.if.end_crit_edge:                   ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then:                                          ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #14
  %digestlen12 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 1
  %20 = ptrtoint ptr %digestlen12 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %digestlen, ptr %digestlen12, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %switch.lookup.if.end_crit_edge
  %cb14 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5
  %21 = ptrtoint ptr %cb14 to i32
  call void @__asan_store4_noabort(i32 %21)
  store ptr %cb, ptr %cb14, align 8
  %aes_dev15 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 0, i32 1
  %22 = ptrtoint ptr %aes_dev15 to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %aes_dev, ptr %aes_dev15, align 4
  %digest16 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 5, i32 0, i32 4
  %23 = ptrtoint ptr %digest16 to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr %digest, ptr %digest16, align 4
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 5
  %24 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %25, i32 28
  %26 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #12, !srcloc !197
  %27 = and i32 %26, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %27)
  %tobool.not.i33 = icmp eq i32 %27, 0
  br i1 %tobool.not.i33, label %if.end.i35, label %if.then.i34, !prof !194

if.then.i34:                                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 @atmel_sha_authenc_final_done(ptr noundef %1) #12
  br label %cleanup

if.end.i35:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %resume4.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 14
  %28 = ptrtoint ptr %resume4.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr @atmel_sha_authenc_final_done, ptr %resume4.i, align 4
  %29 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i10.i = getelementptr i8, ptr %30, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i10.i, i32 16777216) #12, !srcloc !192
  br label %cleanup

cleanup:                                          ; preds = %if.end.i35, %if.then.i34, %if.then.i.i, %if.end.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.end.i.cleanup_crit_edge ], [ -22, %if.then.i.i ], [ %call3.i, %if.then.i34 ], [ -115, %if.end.i35 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_authenc_final_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %digestlen = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 1
  %2 = ptrtoint ptr %digestlen to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %digestlen, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %3)
  %cmp11.not = icmp ult i32 %3, 4
  br i1 %cmp11.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %div10 = lshr i32 %3, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %digest = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 4
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.012 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %mul = shl i32 %i.012, 2
  %add = add i32 %mul, 128
  %4 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %5, i32 %add
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %7 = tail call i32 @llvm.bswap.i32(i32 %6) #12
  %8 = ptrtoint ptr %digest to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %digest, align 4
  %arrayidx = getelementptr i32, ptr %9, i32 %i.012
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %7, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.012, 1
  %exitcond.not = icmp eq i32 %inc, %div10
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %11 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %req1, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %13 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %14, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %15 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %16) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %17 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool.not.i = icmp eq i8 %18, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %for.end.land.lhs.true.i_crit_edge

for.end.land.lhs.true.i_crit_edge:                ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %for.end
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %19 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool2.not.i = icmp eq i8 %20, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %for.end.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %12, i32 0, i32 1
  %21 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %22, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %22(ptr noundef %12, i32 noundef 0) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.atmel_sha_complete.exit_crit_edge

if.end.i.atmel_sha_complete.exit_crit_edge:       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_complete.exit

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %atmel_sha_complete.exit

atmel_sha_complete.exit:                          ; preds = %if.then.i.i, %if.end.i.atmel_sha_complete.exit_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @atmel_sha_authenc_abort(ptr nocapture noundef readonly %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %__ctx.i, align 8
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 12
  %2 = ptrtoint ptr %is_async to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 0, ptr %is_async, align 4
  %force_complete = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 13
  %3 = ptrtoint ptr %force_complete to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 0, ptr %force_complete, align 1
  %req1.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 11
  %4 = ptrtoint ptr %req1.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %req1.i, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 9
  %6 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %7, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %9) #12
  %10 = ptrtoint ptr %is_async to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %is_async, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not.i = icmp eq i8 %11, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %entry.land.lhs.true.i_crit_edge

entry.land.lhs.true.i_crit_edge:                  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %entry
  %12 = ptrtoint ptr %force_complete to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %force_complete, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool2.not.i = icmp eq i8 %13, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %entry.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %5, i32 0, i32 1
  %14 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %15, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %15(ptr noundef %5, i32 noundef 0) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.atmel_sha_complete.exit_crit_edge

if.end.i.atmel_sha_complete.exit_crit_edge:       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_complete.exit

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %atmel_sha_complete.exit

atmel_sha_complete.exit:                          ; preds = %if.then.i.i, %if.end.i.atmel_sha_complete.exit_crit_edge
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_driver_init() #5 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @__platform_driver_register(ptr noundef nonnull @atmel_sha_driver, ptr noundef null) #12
  ret i32 %call
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_driver_exit() #5 section ".exit.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @platform_driver_unregister(ptr noundef nonnull @atmel_sha_driver) #12
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock_bh(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_bh(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_enable(ptr noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #6

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #7

; Function Attrs: null_pointer_is_valid
declare dso_local void @crypto_destroy_tfm(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @crypto_dequeue_request(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @crypto_enqueue_request(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_disable(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_test_and_set_bit(i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__tasklet_schedule(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_hmac_compute_ipad_hash(ptr noundef %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %4 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %block_size, align 8
  %opad = getelementptr i8, ptr %3, i32 408
  %ipad = getelementptr i8, ptr %3, i32 280
  %6 = call ptr @memcpy(ptr %opad, ptr %ipad, i32 %5)
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp24.not = icmp ult i32 %5, 4
  br i1 %cmp24.not, label %entry.for.end_crit_edge, label %for.body.preheader

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.preheader:                               ; preds = %entry
  %div23 = lshr i32 %5, 2
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.025 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 2, i32 %i.025
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %xor = xor i32 %8, 909522486
  store i32 %xor, ptr %arrayidx, align 4
  %arrayidx7 = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 3, i32 %i.025
  %9 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx7, align 4
  %xor8 = xor i32 %10, 1549556828
  store i32 %xor8, ptr %arrayidx7, align 4
  %inc = add nuw nsw i32 %i.025, 1
  %exitcond.not = icmp eq i32 %inc, %div23
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %call11 = tail call fastcc i32 @atmel_sha_cpu_hash(ptr noundef %dd, ptr noundef %ipad, i32 noundef %5, i1 noundef zeroext false, ptr noundef nonnull @atmel_sha_hmac_compute_opad_hash)
  ret i32 %call11
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_cpu_hash(ptr noundef %dd, ptr noundef %data, i32 noundef %datalen, i1 noundef zeroext %auto_padding, ptr noundef %resume) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %2 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %block_size, align 8
  %sub = add i32 %3, -1
  %and = and i32 %sub, %datalen
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp = icmp eq i32 %and, 0
  %brmerge = or i1 %cmp, %auto_padding
  br i1 %brmerge, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %4 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %5, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %6 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %7) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %8 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not.i = icmp eq i8 %9, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then.land.lhs.true.i_crit_edge

if.then.land.lhs.true.i_crit_edge:                ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %if.then
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %10 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool2.not.i = icmp eq i8 %11, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %if.then.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 1
  %12 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %13, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %13(ptr noundef %1, i32 noundef -22) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

if.end:                                           ; preds = %entry
  %spec.select = select i1 %auto_padding, i32 %datalen, i32 0
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %14 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %flags, align 4
  %and4 = and i32 %15, 1792
  %or = or i32 %and4, 1
  %16 = tail call i32 @llvm.bswap.i32(i32 %or) #12
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %17 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %18, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %16) #12, !srcloc !192
  %19 = tail call i32 @llvm.bswap.i32(i32 %spec.select) #12
  %20 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i26 = getelementptr i8, ptr %21, i32 32
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i26, i32 %19) #12, !srcloc !192
  %22 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i28 = getelementptr i8, ptr %23, i32 48
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i28, i32 %19) #12, !srcloc !192
  %24 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %25, i32 268435456) #12, !srcloc !192
  %tmp = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 18
  tail call void @sg_init_one(ptr noundef %tmp, ptr noundef %data, i32 noundef %datalen) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %datalen)
  %tobool.not.i30 = icmp eq i32 %datalen, 0
  br i1 %tobool.not.i30, label %if.then.i31, label %if.end.i34

if.then.i31:                                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 %resume(ptr noundef %dd) #12
  br label %cleanup

if.end.i34:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %26 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %req1, align 4
  %flags.i32 = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 0, i32 0, i32 1
  %28 = ptrtoint ptr %flags.i32 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %flags.i32, align 4
  %and.i33 = and i32 %29, -201326593
  %or11.i = or i32 %and.i33, 134217728
  store i32 %or11.i, ptr %flags.i32, align 4
  %sg13.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 5, i32 68
  %30 = ptrtoint ptr %sg13.i to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr %tmp, ptr %sg13.i, align 4
  %total.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 5, i32 76
  %31 = ptrtoint ptr %total.i to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %datalen, ptr %total.i, align 4
  %offset.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 5, i32 72
  %32 = ptrtoint ptr %offset.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 0, ptr %offset.i, align 8
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 5, i32 80
  %33 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %block_size.i, align 8
  %35 = tail call i32 @llvm.umin.i32(i32 %34, i32 %datalen) #12
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 1, i32 5, i32 56
  %36 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %bufcnt.i, align 8
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %27, i32 2
  tail call void @scatterwalk_map_and_copy(ptr noundef %buffer.i, ptr noundef %tmp, i32 noundef 0, i32 noundef %35, i32 noundef 0) #12
  %cpu_transfer_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 15
  %37 = ptrtoint ptr %cpu_transfer_complete.i to i32
  call void @__asan_store4_noabort(i32 %37)
  store ptr %resume, ptr %cpu_transfer_complete.i, align 4
  %call18.i = tail call i32 @atmel_sha_cpu_transfer(ptr noundef %dd) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end.i34, %if.then.i31, %if.then.i.i, %if.end.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.end.i.cleanup_crit_edge ], [ -22, %if.then.i.i ], [ %call18.i, %if.end.i34 ], [ %call3.i, %if.then.i31 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_prehash_key_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %__crt_alg.i.i = getelementptr i8, ptr %3, i32 12
  %4 = ptrtoint ptr %__crt_alg.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %__crt_alg.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %5, i32 -128
  %6 = ptrtoint ptr %add.ptr.i.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %add.ptr.i.i.i, align 128
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %8 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %block_size, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %7)
  %cmp19.not = icmp ult i32 %7, 4
  br i1 %cmp19.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %div18 = lshr i32 %7, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.020 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %mul = shl i32 %i.020, 2
  %add = add i32 %mul, 128
  %10 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %11, i32 %add
  %12 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %13 = tail call i32 @llvm.bswap.i32(i32 %12) #12
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 2, i32 %i.020
  %14 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.020, 1
  %exitcond.not = icmp eq i32 %inc, %div18
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %ipad6 = getelementptr i8, ptr %3, i32 280
  %add.ptr = getelementptr i8, ptr %ipad6, i32 %7
  %sub = sub i32 %9, %7
  %15 = call ptr @memset(ptr %add.ptr, i32 0, i32 %sub)
  %16 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %req1, align 4
  %tfm.i.i = getelementptr inbounds %struct.crypto_async_request, ptr %17, i32 0, i32 3
  %18 = ptrtoint ptr %tfm.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %tfm.i.i, align 16
  %__crt_ctx.i.i.i = getelementptr i8, ptr %19, i32 128
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 5, i32 80
  %20 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %block_size.i, align 8
  %opad.i = getelementptr i8, ptr %19, i32 408
  %ipad.i = getelementptr i8, ptr %19, i32 280
  %22 = call ptr @memcpy(ptr %opad.i, ptr %ipad.i, i32 %21)
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %21)
  %cmp24.not.i = icmp ult i32 %21, 4
  br i1 %cmp24.not.i, label %for.end.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge, label %for.body.preheader.i

for.end.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge: ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_hmac_compute_ipad_hash.exit

for.body.preheader.i:                             ; preds = %for.end
  %div23.i = lshr i32 %21, 2
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %for.body.preheader.i
  %i.025.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %for.body.preheader.i ]
  %arrayidx.i = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i.i, i32 0, i32 2, i32 %i.025.i
  %23 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %arrayidx.i, align 4
  %xor.i = xor i32 %24, 909522486
  store i32 %xor.i, ptr %arrayidx.i, align 4
  %arrayidx7.i = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i.i, i32 0, i32 3, i32 %i.025.i
  %25 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx7.i, align 4
  %xor8.i = xor i32 %26, 1549556828
  store i32 %xor8.i, ptr %arrayidx7.i, align 4
  %inc.i = add nuw nsw i32 %i.025.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %div23.i
  br i1 %exitcond.not.i, label %for.body.i.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body.i

for.body.i.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge: ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_hmac_compute_ipad_hash.exit

atmel_sha_hmac_compute_ipad_hash.exit:            ; preds = %for.body.i.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge, %for.end.atmel_sha_hmac_compute_ipad_hash.exit_crit_edge
  %call11.i = tail call fastcc i32 @atmel_sha_cpu_hash(ptr noundef %dd, ptr noundef %ipad.i, i32 noundef %21, i1 noundef zeroext false, ptr noundef nonnull @atmel_sha_hmac_compute_opad_hash) #12
  ret i32 %call11.i
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @sg_init_one(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @scatterwalk_map_and_copy(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_cpu_transfer(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %buffer = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %2 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags, align 4
  %and = lshr i32 %3, 26
  %and.lobit = and i32 %and, 1
  %4 = xor i32 %and.lobit, 1
  %bufcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %offset = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 72
  %total = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 76
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %sg = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 68
  br label %for.cond

for.cond:                                         ; preds = %if.end.for.cond_crit_edge, %entry
  %5 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %bufcnt, align 8
  %sub = add i32 %6, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp76.not = icmp ult i32 %sub, 4
  br i1 %cmp76.not, label %for.cond.for.end_crit_edge, label %for.body.preheader

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.preheader:                               ; preds = %for.cond
  %div71 = lshr i32 %sub, 2
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %din.078 = phi i32 [ %add4, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %i.077 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %mul = shl i32 %din.078, 2
  %add3 = add i32 %mul, 64
  %arrayidx = getelementptr i32, ptr %buffer, i32 %i.077
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %9 = tail call i32 @llvm.bswap.i32(i32 %8) #12
  %10 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %11, i32 %add3
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %9) #12, !srcloc !192
  %inc = add nuw nsw i32 %i.077, 1
  %add4 = add nuw nsw i32 %din.078, %4
  %exitcond.not = icmp eq i32 %inc, %div71
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %for.cond.for.end_crit_edge
  %12 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %bufcnt, align 8
  %14 = ptrtoint ptr %offset to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %offset, align 8
  %add6 = add i32 %15, %13
  store i32 %add6, ptr %offset, align 8
  %16 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %total, align 4
  %sub8 = sub i32 %17, %13
  store i32 %sub8, ptr %total, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %13)
  %tobool10.not = icmp eq i32 %17, %13
  br i1 %tobool10.not, label %for.end24, label %if.end

if.end:                                           ; preds = %for.end
  %18 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %block_size, align 8
  %20 = tail call i32 @llvm.umin.i32(i32 %19, i32 %sub8)
  %21 = ptrtoint ptr %bufcnt to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %bufcnt, align 8
  %22 = ptrtoint ptr %sg to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %sg, align 4
  tail call void @scatterwalk_map_and_copy(ptr noundef %buffer, ptr noundef %23, i32 noundef %add6, i32 noundef %20, i32 noundef 0) #12
  %24 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i73 = getelementptr i8, ptr %25, i32 28
  %26 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i73) #12, !srcloc !197
  %27 = and i32 %26, 16777216
  %tobool21.not = icmp eq i32 %27, 0
  br i1 %tobool21.not, label %if.then22, label %if.end.for.cond_crit_edge

if.end.for.cond_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.cond

if.then22:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %resume = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %28 = ptrtoint ptr %resume to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr @atmel_sha_cpu_transfer, ptr %resume, align 4
  %29 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i75 = getelementptr i8, ptr %30, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i75, i32 16777216) #12, !srcloc !192
  br label %cleanup

for.end24:                                        ; preds = %for.end
  %31 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %flags, align 4
  %and26 = and i32 %32, 134217728
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  %cpu_transfer_complete = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 15
  %33 = ptrtoint ptr %cpu_transfer_complete to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %cpu_transfer_complete, align 4
  br i1 %tobool27.not, label %if.then31, label %if.end33, !prof !196

if.then31:                                        ; preds = %for.end24
  call void @__sanitizer_cov_trace_pc() #14
  %call32 = tail call i32 %34(ptr noundef %dd) #12
  br label %cleanup

if.end33:                                         ; preds = %for.end24
  %35 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %36, i32 28
  %37 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #12, !srcloc !197
  %38 = and i32 %37, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %38)
  %tobool.not.i = icmp eq i32 %38, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then.i, !prof !194

if.then.i:                                        ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 %34(ptr noundef %dd) #12
  br label %cleanup

if.end.i:                                         ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #14
  %resume4.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %39 = ptrtoint ptr %resume4.i to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %34, ptr %resume4.i, align 4
  %40 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i10.i = getelementptr i8, ptr %41, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i10.i, i32 16777216) #12, !srcloc !192
  br label %cleanup

cleanup:                                          ; preds = %if.end.i, %if.then.i, %if.then31, %if.then22
  %retval.0 = phi i32 [ -115, %if.then22 ], [ %call32, %if.then31 ], [ %call3.i, %if.then.i ], [ -115, %if.end.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_compute_opad_hash(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %4 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %block_size, align 8
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %6 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %hash_size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %7)
  %cmp15.not = icmp ult i32 %7, 4
  br i1 %cmp15.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %div14 = lshr i32 %7, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.016 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %mul = shl i32 %i.016, 2
  %add = add i32 %mul, 128
  %8 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %9, i32 %add
  %10 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %11 = tail call i32 @llvm.bswap.i32(i32 %10) #12
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 2, i32 %i.016
  %12 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %11, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.016, 1
  %exitcond.not = icmp eq i32 %inc, %div14
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %opad = getelementptr i8, ptr %3, i32 408
  %call5 = tail call fastcc i32 @atmel_sha_cpu_hash(ptr noundef %dd, ptr noundef %opad, i32 noundef %5, i1 noundef zeroext false, ptr noundef nonnull @atmel_sha_hmac_setup_done)
  ret i32 %call5
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_setup_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %4 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hash_size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp15.not = icmp ult i32 %5, 4
  br i1 %cmp15.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %div14 = lshr i32 %5, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.016 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %mul = shl i32 %i.016, 2
  %add = add i32 %mul, 128
  %6 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %7, i32 %add
  %8 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %9 = tail call i32 @llvm.bswap.i32(i32 %8) #12
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 3, i32 %i.016
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.016, 1
  %exitcond.not = icmp eq i32 %inc, %div14
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %hkey = getelementptr i8, ptr %3, i32 140
  %keydup.i = getelementptr i8, ptr %3, i32 276
  %11 = ptrtoint ptr %keydup.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %keydup.i, align 4
  tail call void @kfree(ptr noundef %12) #12
  %13 = call ptr @memset(ptr %hkey, i32 0, i32 140)
  %resume = getelementptr i8, ptr %3, i32 536
  %14 = ptrtoint ptr %resume to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %resume, align 4
  %call5 = tail call i32 %15(ptr noundef %dd) #12
  ret i32 %call5
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_authenc_init_done(ptr nocapture noundef readonly %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %cb = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5
  %2 = ptrtoint ptr %cb to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %cb, align 8
  %aes_dev = getelementptr inbounds %struct.ahash_request, ptr %1, i32 5, i32 0, i32 0, i32 1
  %4 = ptrtoint ptr %aes_dev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %aes_dev, align 4
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %6 = ptrtoint ptr %is_async to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %is_async, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool = icmp ne i8 %7, 0
  %call2 = tail call i32 %3(ptr noundef %5, i32 noundef 0, i1 noundef zeroext %tobool) #12
  ret i32 %call2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_probe(ptr noundef %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  %call.i = tail call noalias ptr @devm_kmalloc(ptr noundef %dev1, i32 noundef 256, i32 noundef 3520) #12
  %tobool.not = icmp eq ptr %call.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  %dev3 = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 2
  %0 = ptrtoint ptr %dev3 to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %dev1, ptr %dev3, align 4
  %driver_data.i.i = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3, i32 8
  %1 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %call.i, ptr %driver_data.i.i, align 4
  %2 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store volatile ptr %call.i, ptr %call.i, align 4
  %prev.i = getelementptr inbounds %struct.list_head, ptr %call.i, i32 0, i32 1
  %3 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %call.i, ptr %prev.i, align 4
  %lock = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 6
  tail call void @__raw_spin_lock_init(ptr noundef %lock, ptr noundef nonnull @.str.7, ptr noundef nonnull @atmel_sha_probe.__key, i16 noundef signext 3) #12
  %done_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 7
  %4 = ptrtoint ptr %call.i to i32
  tail call void @tasklet_init(ptr noundef %done_task, ptr noundef nonnull @atmel_sha_done_task, i32 noundef %4) #12
  %queue_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 8
  tail call void @tasklet_init(ptr noundef %queue_task, ptr noundef nonnull @atmel_sha_queue_task, i32 noundef %4) #12
  %queue = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 10
  tail call void @crypto_init_queue(ptr noundef %queue, i32 noundef 50) #12
  %call5 = tail call ptr @platform_get_resource(ptr noundef %pdev, i32 noundef 512, i32 noundef 0) #12
  %tobool6.not = icmp eq ptr %call5, null
  br i1 %tobool6.not, label %do.end10, label %if.end11

do.end10:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.8) #16
  br label %err_tasklet_kill

if.end11:                                         ; preds = %if.end
  %5 = ptrtoint ptr %call5 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %call5, align 4
  %phys_base = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 1
  %7 = ptrtoint ptr %phys_base to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %phys_base, align 4
  %call12 = tail call i32 @platform_get_irq(ptr noundef %pdev, i32 noundef 0) #12
  %irq = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 4
  %8 = ptrtoint ptr %irq to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %call12, ptr %irq, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %cmp = icmp slt i32 %call12, 0
  br i1 %cmp, label %if.end11.err_tasklet_kill_crit_edge, label %if.end16

if.end11.err_tasklet_kill_crit_edge:              ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #14
  br label %err_tasklet_kill

if.end16:                                         ; preds = %if.end11
  %call.i150 = tail call i32 @devm_request_threaded_irq(ptr noundef %dev1, i32 noundef %call12, ptr noundef nonnull @atmel_sha_irq, ptr noundef null, i32 noundef 128, ptr noundef nonnull @.str.13, ptr noundef nonnull %call.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i150)
  %tobool20.not = icmp eq i32 %call.i150, 0
  br i1 %tobool20.not, label %if.end25, label %do.end24

do.end24:                                         ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #14
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.15) #16
  br label %err_tasklet_kill

if.end25:                                         ; preds = %if.end16
  %call27 = tail call ptr @devm_clk_get(ptr noundef %dev1, ptr noundef nonnull @.str.17) #12
  %iclk = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 3
  %9 = ptrtoint ptr %iclk to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %call27, ptr %iclk, align 4
  %cmp.i = icmp ugt ptr %call27, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %do.end33, label %if.end36

do.end33:                                         ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #14
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.19) #16
  %10 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %iclk, align 4
  %12 = ptrtoint ptr %11 to i32
  br label %err_tasklet_kill

if.end36:                                         ; preds = %if.end25
  %call38 = tail call ptr @devm_ioremap_resource(ptr noundef %dev1, ptr noundef nonnull %call5) #12
  %io_base = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 5
  %13 = ptrtoint ptr %io_base to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %call38, ptr %io_base, align 4
  %cmp.i151 = icmp ugt ptr %call38, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i151, label %do.end44, label %if.end47

do.end44:                                         ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #14
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev1, ptr noundef nonnull @.str.22) #16
  %14 = ptrtoint ptr %io_base to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %io_base, align 4
  %16 = ptrtoint ptr %15 to i32
  br label %err_tasklet_kill

if.end47:                                         ; preds = %if.end36
  %17 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %iclk, align 4
  %call49 = tail call i32 @clk_prepare(ptr noundef %18) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49)
  %tobool50.not = icmp eq i32 %call49, 0
  br i1 %tobool50.not, label %if.end52, label %if.end47.err_tasklet_kill_crit_edge

if.end47.err_tasklet_kill_crit_edge:              ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #14
  br label %err_tasklet_kill

if.end52:                                         ; preds = %if.end47
  %19 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %iclk, align 4
  %call.i.i = tail call i32 @clk_enable(ptr noundef %20) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.end.i.i, label %if.end52.err_iclk_unprepare_crit_edge

if.end52.err_iclk_unprepare_crit_edge:            ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #14
  br label %err_iclk_unprepare

if.end.i.i:                                       ; preds = %if.end52
  %flags.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 9
  %21 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %flags.i.i, align 4
  %and.i.i = and i32 %22, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool1.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool1.not.i.i, label %if.then2.i.i, label %if.end.i.i.if.end56_crit_edge

if.end.i.i.if.end56_crit_edge:                    ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end56

if.then2.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %23 = ptrtoint ptr %io_base to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %io_base, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %24, i32 65536) #12, !srcloc !192
  %25 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %flags.i.i, align 4
  %or.i.i = or i32 %26, 16
  store i32 %or.i.i, ptr %flags.i.i, align 4
  br label %if.end56

if.end56:                                         ; preds = %if.then2.i.i, %if.end.i.i.if.end56_crit_edge
  %27 = ptrtoint ptr %io_base to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %io_base, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %28, i32 252
  %29 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #12, !srcloc !197
  %30 = and i32 %29, -15794176
  %31 = tail call i32 @llvm.bswap.i32(i32 %30) #12
  %hw_version.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 19
  %32 = ptrtoint ptr %hw_version.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %hw_version.i, align 4
  %33 = ptrtoint ptr %dev3 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %dev3, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %34, ptr noundef nonnull @.str.37, i32 noundef %31) #16
  %35 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %iclk, align 4
  tail call void @clk_disable(ptr noundef %36) #12
  %caps.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 17
  %37 = call ptr @memset(ptr %caps.i, i32 0, i32 6)
  %38 = ptrtoint ptr %hw_version.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %hw_version.i, align 4
  %and.i = and i32 %39, 4080
  %40 = zext i32 %and.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %40, ptr @__sancov_gen_cov_switch_values)
  switch i32 %and.i, label %do.end.i [
    i32 1296, label %sw.bb.i
    i32 1056, label %sw.bb18.i
    i32 1040, label %sw.bb29.i
    i32 1024, label %sw.bb38.i
    i32 800, label %if.end56.atmel_sha_get_cap.exit_crit_edge
  ]

if.end56.atmel_sha_get_cap.exit_crit_edge:        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_get_cap.exit

sw.bb.i:                                          ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  %41 = call ptr @memset(ptr %caps.i, i32 1, i32 6)
  br label %atmel_sha_get_cap.exit

sw.bb18.i:                                        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  %42 = call ptr @memset(ptr %caps.i, i32 1, i32 5)
  br label %atmel_sha_get_cap.exit

sw.bb29.i:                                        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  %43 = ptrtoint ptr %caps.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 16843009, ptr %caps.i, align 4
  br label %if.then58

sw.bb38.i:                                        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  %has_sha224.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 17, i32 2
  %has_dualbuff.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 17, i32 1
  %44 = ptrtoint ptr %caps.i to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 1, ptr %caps.i, align 4
  %45 = ptrtoint ptr %has_dualbuff.i to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %has_dualbuff.i, align 1
  %46 = ptrtoint ptr %has_sha224.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %has_sha224.i, align 2
  br label %if.then58

do.end.i:                                         ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #14
  %47 = ptrtoint ptr %dev3 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %dev3, align 4
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %48, ptr noundef nonnull @.str.39) #16
  br label %atmel_sha_get_cap.exit

atmel_sha_get_cap.exit:                           ; preds = %do.end.i, %sw.bb18.i, %sw.bb.i, %if.end56.atmel_sha_get_cap.exit_crit_edge
  %49 = ptrtoint ptr %caps.i to i32
  call void @__asan_load1_noabort(i32 %49)
  %.pr = load i8, ptr %caps.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.pr)
  %tobool57.not = icmp eq i8 %.pr, 0
  br i1 %tobool57.not, label %atmel_sha_get_cap.exit.if.end67_crit_edge, label %atmel_sha_get_cap.exit.if.then58_crit_edge

atmel_sha_get_cap.exit.if.then58_crit_edge:       ; preds = %atmel_sha_get_cap.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then58

atmel_sha_get_cap.exit.if.end67_crit_edge:        ; preds = %atmel_sha_get_cap.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end67

if.then58:                                        ; preds = %atmel_sha_get_cap.exit.if.then58_crit_edge, %sw.bb38.i, %sw.bb29.i
  %50 = ptrtoint ptr %dev3 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %dev3, align 4
  %call.i155 = tail call ptr @dma_request_chan(ptr noundef %51, ptr noundef nonnull @.str.41) #12
  %dma_lch_in.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16
  %52 = ptrtoint ptr %dma_lch_in.i to i32
  call void @__asan_store4_noabort(i32 %52)
  store ptr %call.i155, ptr %dma_lch_in.i, align 4
  %cmp.i.i = icmp ugt ptr %call.i155, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %atmel_sha_dma_init.exit, label %atmel_sha_dma_init.exit.thread

atmel_sha_dma_init.exit.thread:                   ; preds = %if.then58
  call void @__sanitizer_cov_trace_pc() #14
  %53 = ptrtoint ptr %phys_base to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %phys_base, align 4
  %add.i = add i32 %54, 64
  %dst_addr.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 2
  %55 = ptrtoint ptr %dst_addr.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %add.i, ptr %dst_addr.i, align 4
  %src_maxburst.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 5
  %56 = ptrtoint ptr %src_maxburst.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 1, ptr %src_maxburst.i, align 4
  %src_addr_width.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 3
  %57 = ptrtoint ptr %src_addr_width.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 4, ptr %src_addr_width.i, align 4
  %dst_maxburst.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 6
  %58 = ptrtoint ptr %dst_maxburst.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 1, ptr %dst_maxburst.i, align 4
  %dst_addr_width.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 4
  %59 = ptrtoint ptr %dst_addr_width.i to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 4, ptr %dst_addr_width.i, align 4
  %device_fc.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16, i32 1, i32 9
  %60 = ptrtoint ptr %device_fc.i to i32
  call void @__asan_store1_noabort(i32 %60)
  store i8 0, ptr %device_fc.i, align 4
  br label %do.end65

atmel_sha_dma_init.exit:                          ; preds = %if.then58
  %61 = ptrtoint ptr %dev3 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %dev3, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %62, ptr noundef nonnull @.str.42) #16
  %63 = ptrtoint ptr %dma_lch_in.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %dma_lch_in.i, align 4
  %65 = ptrtoint ptr %64 to i32
  %tobool60.not = icmp eq ptr %64, null
  br i1 %tobool60.not, label %atmel_sha_dma_init.exit.do.end65_crit_edge, label %atmel_sha_dma_init.exit.err_iclk_unprepare_crit_edge

atmel_sha_dma_init.exit.err_iclk_unprepare_crit_edge: ; preds = %atmel_sha_dma_init.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %err_iclk_unprepare

atmel_sha_dma_init.exit.do.end65_crit_edge:       ; preds = %atmel_sha_dma_init.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.end65

do.end65:                                         ; preds = %atmel_sha_dma_init.exit.do.end65_crit_edge, %atmel_sha_dma_init.exit.thread
  %66 = ptrtoint ptr %dma_lch_in.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %dma_lch_in.i, align 4
  %dev.i158 = getelementptr inbounds %struct.dma_chan, ptr %67, i32 0, i32 5
  %68 = ptrtoint ptr %dev.i158 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %dev.i158, align 4
  %init_name.i.i = getelementptr inbounds %struct.dma_chan_dev, ptr %69, i32 0, i32 1, i32 3
  %70 = ptrtoint ptr %init_name.i.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %init_name.i.i, align 8
  %tobool.not.i.i159 = icmp eq ptr %71, null
  br i1 %tobool.not.i.i159, label %if.end.i.i160, label %do.end65.dma_chan_name.exit_crit_edge

do.end65.dma_chan_name.exit_crit_edge:            ; preds = %do.end65
  call void @__sanitizer_cov_trace_pc() #14
  br label %dma_chan_name.exit

if.end.i.i160:                                    ; preds = %do.end65
  call void @__sanitizer_cov_trace_pc() #14
  %device.i = getelementptr inbounds %struct.dma_chan_dev, ptr %69, i32 0, i32 1
  %72 = ptrtoint ptr %device.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %device.i, align 4
  br label %dma_chan_name.exit

dma_chan_name.exit:                               ; preds = %if.end.i.i160, %do.end65.dma_chan_name.exit_crit_edge
  %retval.0.i.i = phi ptr [ %73, %if.end.i.i160 ], [ %71, %do.end65.dma_chan_name.exit_crit_edge ]
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %dev1, ptr noundef nonnull @.str.25, ptr noundef %retval.0.i.i) #16
  br label %if.end67

if.end67:                                         ; preds = %dma_chan_name.exit, %atmel_sha_get_cap.exit.if.end67_crit_edge
  tail call void @_raw_spin_lock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %74 = load ptr, ptr getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 0, i32 1), align 4
  %call.i.i161 = tail call zeroext i1 @__list_add_valid(ptr noundef nonnull %call.i, ptr noundef %74, ptr noundef nonnull @atmel_sha) #12
  br i1 %call.i.i161, label %if.end.i.i162, label %if.end67.list_add_tail.exit_crit_edge

if.end67.list_add_tail.exit_crit_edge:            ; preds = %if.end67
  call void @__sanitizer_cov_trace_pc() #14
  br label %list_add_tail.exit

if.end.i.i162:                                    ; preds = %if.end67
  call void @__sanitizer_cov_trace_pc() #14
  store ptr %call.i, ptr getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 0, i32 1), align 4
  %75 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %75)
  store ptr @atmel_sha, ptr %call.i, align 4
  %76 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %76)
  store ptr %74, ptr %prev.i, align 4
  %77 = ptrtoint ptr %74 to i32
  call void @__asan_store4_noabort(i32 %77)
  store volatile ptr %call.i, ptr %74, align 4
  br label %list_add_tail.exit

list_add_tail.exit:                               ; preds = %if.end.i.i162, %if.end67.list_add_tail.exit_crit_edge
  tail call void @_raw_spin_unlock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %call69 = tail call fastcc i32 @atmel_sha_register_algs(ptr noundef nonnull %call.i)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call69)
  %tobool70.not = icmp eq i32 %call69, 0
  br i1 %tobool70.not, label %do.end75, label %err_algs

do.end75:                                         ; preds = %list_add_tail.exit
  call void @__sanitizer_cov_trace_pc() #14
  %has_sha224 = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 17, i32 2
  %78 = ptrtoint ptr %has_sha224 to i32
  call void @__asan_load1_noabort(i32 %78)
  %79 = load i8, ptr %has_sha224, align 2, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %79)
  %tobool77.not = icmp eq i8 %79, 0
  %cond = select i1 %tobool77.not, ptr @.str.32, ptr @.str.31
  %has_sha_384_512 = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 17, i32 3
  %80 = ptrtoint ptr %has_sha_384_512 to i32
  call void @__asan_load1_noabort(i32 %80)
  %81 = load i8, ptr %has_sha_384_512, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %81)
  %tobool79.not = icmp eq i8 %81, 0
  %cond80 = select i1 %tobool79.not, ptr @.str.32, ptr @.str.33
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %dev1, ptr noundef nonnull @.str.29, ptr noundef nonnull %cond, ptr noundef nonnull %cond80) #16
  br label %cleanup

err_algs:                                         ; preds = %list_add_tail.exit
  tail call void @_raw_spin_lock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %call.i.i163 = tail call zeroext i1 @__list_del_entry_valid(ptr noundef nonnull %call.i) #12
  br i1 %call.i.i163, label %if.end.i.i164, label %err_algs.list_del.exit_crit_edge

err_algs.list_del.exit_crit_edge:                 ; preds = %err_algs
  call void @__sanitizer_cov_trace_pc() #14
  br label %list_del.exit

if.end.i.i164:                                    ; preds = %err_algs
  call void @__sanitizer_cov_trace_pc() #14
  %82 = ptrtoint ptr %prev.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %prev.i, align 4
  %84 = ptrtoint ptr %call.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %call.i, align 4
  %prev1.i.i.i = getelementptr inbounds %struct.list_head, ptr %85, i32 0, i32 1
  %86 = ptrtoint ptr %prev1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %86)
  store ptr %83, ptr %prev1.i.i.i, align 4
  %87 = ptrtoint ptr %83 to i32
  call void @__asan_store4_noabort(i32 %87)
  store volatile ptr %85, ptr %83, align 4
  br label %list_del.exit

list_del.exit:                                    ; preds = %if.end.i.i164, %err_algs.list_del.exit_crit_edge
  %88 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %88)
  store ptr inttoptr (i32 256 to ptr), ptr %call.i, align 4
  %89 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %89)
  store ptr inttoptr (i32 290 to ptr), ptr %prev.i, align 4
  tail call void @_raw_spin_unlock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %90 = ptrtoint ptr %caps.i to i32
  call void @__asan_load1_noabort(i32 %90)
  %91 = load i8, ptr %caps.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %91)
  %tobool84.not = icmp eq i8 %91, 0
  br i1 %tobool84.not, label %list_del.exit.err_iclk_unprepare_crit_edge, label %if.then85

list_del.exit.err_iclk_unprepare_crit_edge:       ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %err_iclk_unprepare

if.then85:                                        ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #14
  %dma_lch_in.i166 = getelementptr inbounds %struct.atmel_sha_dev, ptr %call.i, i32 0, i32 16
  %92 = ptrtoint ptr %dma_lch_in.i166 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %dma_lch_in.i166, align 4
  tail call void @dma_release_channel(ptr noundef %93) #12
  br label %err_iclk_unprepare

err_iclk_unprepare:                               ; preds = %if.then85, %list_del.exit.err_iclk_unprepare_crit_edge, %atmel_sha_dma_init.exit.err_iclk_unprepare_crit_edge, %if.end52.err_iclk_unprepare_crit_edge
  %err.0 = phi i32 [ %65, %atmel_sha_dma_init.exit.err_iclk_unprepare_crit_edge ], [ %call69, %if.then85 ], [ %call69, %list_del.exit.err_iclk_unprepare_crit_edge ], [ %call.i.i, %if.end52.err_iclk_unprepare_crit_edge ]
  %94 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %iclk, align 4
  tail call void @clk_unprepare(ptr noundef %95) #12
  br label %err_tasklet_kill

err_tasklet_kill:                                 ; preds = %err_iclk_unprepare, %if.end47.err_tasklet_kill_crit_edge, %do.end44, %do.end33, %do.end24, %if.end11.err_tasklet_kill_crit_edge, %do.end10
  %err.1 = phi i32 [ %call.i150, %do.end24 ], [ %12, %do.end33 ], [ %16, %do.end44 ], [ %call49, %if.end47.err_tasklet_kill_crit_edge ], [ %err.0, %err_iclk_unprepare ], [ -19, %do.end10 ], [ %call12, %if.end11.err_tasklet_kill_crit_edge ]
  tail call void @tasklet_kill(ptr noundef %queue_task) #12
  tail call void @tasklet_kill(ptr noundef %done_task) #12
  br label %cleanup

cleanup:                                          ; preds = %err_tasklet_kill, %do.end75, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %err.1, %err_tasklet_kill ], [ 0, %do.end75 ], [ -12, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_remove(ptr nocapture noundef readonly %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %call.i.i = tail call zeroext i1 @__list_del_entry_valid(ptr noundef nonnull %1) #12
  br i1 %call.i.i, label %if.end.i.i, label %if.end.list_del.exit_crit_edge

if.end.list_del.exit_crit_edge:                   ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %list_del.exit

if.end.i.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %prev.i.i = getelementptr inbounds %struct.list_head, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %prev.i.i, align 4
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %1, align 4
  %prev1.i.i.i = getelementptr inbounds %struct.list_head, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %prev1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %3, ptr %prev1.i.i.i, align 4
  %7 = ptrtoint ptr %3 to i32
  call void @__asan_store4_noabort(i32 %7)
  store volatile ptr %5, ptr %3, align 4
  br label %list_del.exit

list_del.exit:                                    ; preds = %if.end.i.i, %if.end.list_del.exit_crit_edge
  %8 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr inttoptr (i32 256 to ptr), ptr %1, align 4
  %prev.i = getelementptr inbounds %struct.list_head, ptr %1, i32 0, i32 1
  %9 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr inttoptr (i32 290 to ptr), ptr %prev.i, align 4
  tail call void @_raw_spin_unlock(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %has_hmac.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 17, i32 5
  %10 = ptrtoint ptr %has_hmac.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %has_hmac.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not.i = icmp eq i8 %11, 0
  br i1 %tobool.not.i, label %list_del.exit.if.end.i_crit_edge, label %for.body.preheader.i

list_del.exit.if.end.i_crit_edge:                 ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

for.body.preheader.i:                             ; preds = %list_del.exit
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_hmac_algs) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 1)) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 2)) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 3)) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 4)) #12
  br label %if.end.i

if.end.i:                                         ; preds = %for.body.preheader.i, %list_del.exit.if.end.i_crit_edge
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_1_256_algs) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1)) #12
  %has_sha224.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 17, i32 2
  %12 = ptrtoint ptr %has_sha224.i to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %has_sha224.i, align 2, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool9.not.i = icmp eq i8 %13, 0
  br i1 %tobool9.not.i, label %if.end.i.if.end11.i_crit_edge, label %if.then10.i

if.end.i.if.end11.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end11.i

if.then10.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_224_alg) #12
  br label %if.end11.i

if.end11.i:                                       ; preds = %if.then10.i, %if.end.i.if.end11.i_crit_edge
  %has_sha_384_512.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 17, i32 3
  %14 = ptrtoint ptr %has_sha_384_512.i to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %has_sha_384_512.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool13.not.i = icmp eq i8 %15, 0
  br i1 %tobool13.not.i, label %if.end11.i.atmel_sha_unregister_algs.exit_crit_edge, label %for.body17.preheader.i

if.end11.i.atmel_sha_unregister_algs.exit_crit_edge: ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_unregister_algs.exit

for.body17.preheader.i:                           ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_384_512_algs) #12
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1)) #12
  br label %atmel_sha_unregister_algs.exit

atmel_sha_unregister_algs.exit:                   ; preds = %for.body17.preheader.i, %if.end11.i.atmel_sha_unregister_algs.exit_crit_edge
  %queue_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8
  tail call void @tasklet_kill(ptr noundef %queue_task) #12
  %done_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 7
  tail call void @tasklet_kill(ptr noundef %done_task) #12
  %caps = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 17
  %16 = ptrtoint ptr %caps to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %caps, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool1.not = icmp eq i8 %17, 0
  br i1 %tobool1.not, label %atmel_sha_unregister_algs.exit.if.end3_crit_edge, label %if.then2

atmel_sha_unregister_algs.exit.if.end3_crit_edge: ; preds = %atmel_sha_unregister_algs.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end3

if.then2:                                         ; preds = %atmel_sha_unregister_algs.exit
  call void @__sanitizer_cov_trace_pc() #14
  %dma_lch_in.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 16
  %18 = ptrtoint ptr %dma_lch_in.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dma_lch_in.i, align 4
  tail call void @dma_release_channel(ptr noundef %19) #12
  br label %if.end3

if.end3:                                          ; preds = %if.then2, %atmel_sha_unregister_algs.exit.if.end3_crit_edge
  %iclk = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 3
  %20 = ptrtoint ptr %iclk to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %iclk, align 4
  tail call void @clk_unprepare(ptr noundef %21) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end3, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end3 ], [ -19, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @tasklet_init(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_done_task(i32 noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = inttoptr i32 %data to ptr
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %0, i32 0, i32 12
  %1 = ptrtoint ptr %is_async to i32
  call void @__asan_store1_noabort(i32 %1)
  store i8 1, ptr %is_async, align 4
  %resume = getelementptr inbounds %struct.atmel_sha_dev, ptr %0, i32 0, i32 14
  %2 = ptrtoint ptr %resume to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %resume, align 4
  %call = tail call i32 %3(ptr noundef %0) #12
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_queue_task(i32 noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = inttoptr i32 %data to ptr
  %call = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %0, ptr noundef null)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @crypto_init_queue(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @platform_get_resource(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #8

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @platform_get_irq(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_irq(i32 noundef %irq, ptr noundef %dev_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dev_id, i32 0, i32 5
  %0 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 28
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %3 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i25 = getelementptr i8, ptr %4, i32 24
  %5 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i25) #12, !srcloc !197
  %6 = and i32 %5, %2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %6)
  %tobool.not = icmp eq i32 %6, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then:                                          ; preds = %entry
  %7 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i27 = getelementptr i8, ptr %8, i32 20
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i27, i32 %2) #12, !srcloc !192
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dev_id, i32 0, i32 9
  %9 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %flags, align 4
  %and2 = and i32 %10, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %do.end, label %if.then4

if.then4:                                         ; preds = %if.then
  %and7 = and i32 %10, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  %spec.select.v = select i1 %tobool8.not, i32 72, i32 8
  %spec.select = or i32 %spec.select.v, %10
  %11 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %spec.select, ptr %flags, align 4
  %state.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dev_id, i32 0, i32 7, i32 1
  %call.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.then4.cleanup_crit_edge

if.then4.cleanup_crit_edge:                       ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i:                                        ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #14
  %done_task = getelementptr inbounds %struct.atmel_sha_dev, ptr %dev_id, i32 0, i32 7
  tail call void @__tasklet_schedule(ptr noundef %done_task) #12
  br label %cleanup

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dev_id, i32 0, i32 2
  %12 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dev, align 4
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %13, ptr noundef nonnull @.str.34) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then.i, %if.then4.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 1, %do.end ], [ 0, %entry.cleanup_crit_edge ], [ 1, %if.then4.cleanup_crit_edge ], [ 1, %if.then.i ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_clk_get(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_ioremap_resource(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_prepare(ptr noundef) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #8

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_register_algs(ptr nocapture noundef readonly %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  store i32 300, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 3, i32 6), align 32
  store i32 128, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 3, i32 2), align 16
  store i32 12, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 3, i32 4), align 8
  store ptr null, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 3, i32 15), align 4
  store ptr @atmel_sha_cra_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 3, i32 12), align 64
  store i32 512, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 11, i32 1), align 4
  store ptr @atmel_sha_init, ptr @sha_1_256_algs, align 128
  store ptr @atmel_sha_update, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 1), align 4
  store ptr @atmel_sha_final, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 2), align 8
  store ptr @atmel_sha_finup, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 3), align 4
  store ptr @atmel_sha_digest, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 4), align 16
  store ptr @atmel_sha_export, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 5), align 4
  store ptr @atmel_sha_import, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 0, i32 6), align 8
  %call = tail call i32 @crypto_register_ahash(ptr noundef nonnull @sha_1_256_algs) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %for.inc, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

for.inc:                                          ; preds = %entry
  store i32 300, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 3, i32 6), align 32
  store i32 128, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 3, i32 2), align 16
  store i32 12, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 3, i32 4), align 8
  store ptr null, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 3, i32 15), align 4
  store ptr @atmel_sha_cra_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 3, i32 12), align 64
  store i32 512, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 11, i32 1), align 4
  store ptr @atmel_sha_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1), align 128
  store ptr @atmel_sha_update, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 1), align 4
  store ptr @atmel_sha_final, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 2), align 8
  store ptr @atmel_sha_finup, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 3), align 4
  store ptr @atmel_sha_digest, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 4), align 16
  store ptr @atmel_sha_export, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 5), align 4
  store ptr @atmel_sha_import, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1, i32 6), align 8
  %call.1 = tail call i32 @crypto_register_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1)) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.1)
  %tobool.not.1 = icmp eq i32 %call.1, 0
  br i1 %tobool.not.1, label %for.inc.1, label %for.inc.for.body57_crit_edge

for.inc.for.body57_crit_edge:                     ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body57

for.inc.1:                                        ; preds = %for.inc
  %has_sha224 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17, i32 2
  %0 = ptrtoint ptr %has_sha224 to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %has_sha224, align 2, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool2.not = icmp eq i8 %1, 0
  br i1 %tobool2.not, label %for.inc.1.if.end8_crit_edge, label %if.then3

for.inc.1.if.end8_crit_edge:                      ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end8

if.then3:                                         ; preds = %for.inc.1
  store i32 300, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 3, i32 6), align 32
  store i32 128, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 3, i32 2), align 16
  store i32 12, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 3, i32 4), align 8
  store ptr null, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 3, i32 15), align 4
  store ptr @atmel_sha_cra_init, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 3, i32 12), align 64
  store i32 512, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 11, i32 1), align 4
  store ptr @atmel_sha_init, ptr @sha_224_alg, align 128
  store ptr @atmel_sha_update, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 1), align 4
  store ptr @atmel_sha_final, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 2), align 8
  store ptr @atmel_sha_finup, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 3), align 4
  store ptr @atmel_sha_digest, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 4), align 16
  store ptr @atmel_sha_export, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 5), align 4
  store ptr @atmel_sha_import, ptr getelementptr inbounds (%struct.ahash_alg, ptr @sha_224_alg, i32 0, i32 6), align 8
  %call4 = tail call i32 @crypto_register_ahash(ptr noundef nonnull @sha_224_alg) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.then3.if.end8_crit_edge, label %if.then3.for.body57_crit_edge

if.then3.for.body57_crit_edge:                    ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body57

if.then3.if.end8_crit_edge:                       ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end8

if.end8:                                          ; preds = %if.then3.if.end8_crit_edge, %for.inc.1.if.end8_crit_edge
  %has_sha_384_512 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17, i32 3
  %2 = ptrtoint ptr %has_sha_384_512 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %has_sha_384_512, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool10.not = icmp eq i8 %3, 0
  br i1 %tobool10.not, label %if.end8.if.end24_crit_edge, label %for.body14.preheader

if.end8.if.end24_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end24

for.body14.preheader:                             ; preds = %if.end8
  store i32 300, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 3, i32 6), align 32
  store i32 128, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 3, i32 2), align 16
  store i32 12, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 3, i32 4), align 8
  store ptr null, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 3, i32 15), align 4
  store ptr @atmel_sha_cra_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 3, i32 12), align 64
  store i32 512, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 11, i32 1), align 4
  store ptr @atmel_sha_init, ptr @sha_384_512_algs, align 128
  store ptr @atmel_sha_update, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 1), align 4
  store ptr @atmel_sha_final, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 2), align 8
  store ptr @atmel_sha_finup, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 3), align 4
  store ptr @atmel_sha_digest, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 4), align 16
  store ptr @atmel_sha_export, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 5), align 4
  store ptr @atmel_sha_import, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 0, i32 6), align 8
  %call17 = tail call i32 @crypto_register_ahash(ptr noundef nonnull @sha_384_512_algs) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17)
  %tobool18.not = icmp eq i32 %call17, 0
  br i1 %tobool18.not, label %for.inc21, label %for.body14.preheader.for.end54_crit_edge

for.body14.preheader.for.end54_crit_edge:         ; preds = %for.body14.preheader
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end54

for.inc21:                                        ; preds = %for.body14.preheader
  store i32 300, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 3, i32 6), align 32
  store i32 128, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 3, i32 2), align 16
  store i32 12, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 3, i32 4), align 8
  store ptr null, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 3, i32 15), align 4
  store ptr @atmel_sha_cra_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 3, i32 12), align 64
  store i32 512, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 11, i32 1), align 4
  store ptr @atmel_sha_init, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1), align 128
  store ptr @atmel_sha_update, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 1), align 4
  store ptr @atmel_sha_final, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 2), align 8
  store ptr @atmel_sha_finup, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 3), align 4
  store ptr @atmel_sha_digest, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 4), align 16
  store ptr @atmel_sha_export, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 5), align 4
  store ptr @atmel_sha_import, ptr getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1, i32 6), align 8
  %call17.1 = tail call i32 @crypto_register_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1)) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17.1)
  %tobool18.not.1 = icmp eq i32 %call17.1, 0
  br i1 %tobool18.not.1, label %for.inc21.if.end24_crit_edge, label %for.inc21.for.body50_crit_edge

for.inc21.for.body50_crit_edge:                   ; preds = %for.inc21
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body50

for.inc21.if.end24_crit_edge:                     ; preds = %for.inc21
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end24

if.end24:                                         ; preds = %for.inc21.if.end24_crit_edge, %if.end8.if.end24_crit_edge
  %has_hmac = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17, i32 5
  %4 = ptrtoint ptr %has_hmac to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %has_hmac, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool26.not = icmp eq i8 %5, 0
  br i1 %tobool26.not, label %if.end24.cleanup_crit_edge, label %if.end24.for.body30_crit_edge

if.end24.for.body30_crit_edge:                    ; preds = %if.end24
  br label %for.body30

if.end24.cleanup_crit_edge:                       ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

for.body30:                                       ; preds = %for.inc37.for.body30_crit_edge, %if.end24.for.body30_crit_edge
  %i.2122 = phi i32 [ %inc38, %for.inc37.for.body30_crit_edge ], [ 0, %if.end24.for.body30_crit_edge ]
  %arrayidx31 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122
  %cra_priority.i104 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 6
  %6 = ptrtoint ptr %cra_priority.i104 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 300, ptr %cra_priority.i104, align 32
  %cra_flags.i105 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 2
  %7 = ptrtoint ptr %cra_flags.i105 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 128, ptr %cra_flags.i105, align 16
  %cra_ctxsize.i106 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 4
  %8 = ptrtoint ptr %cra_ctxsize.i106 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 412, ptr %cra_ctxsize.i106, align 8
  %cra_module.i107 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 15
  %9 = ptrtoint ptr %cra_module.i107 to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr null, ptr %cra_module.i107, align 4
  %cra_init.i108 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 12
  %10 = ptrtoint ptr %cra_init.i108 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr @atmel_sha_hmac_cra_init, ptr %cra_init.i108, align 64
  %cra_exit.i = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 3, i32 13
  %11 = ptrtoint ptr %cra_exit.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr @atmel_sha_hmac_cra_exit, ptr %cra_exit.i, align 4
  %statesize.i109 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 11, i32 1
  %12 = ptrtoint ptr %statesize.i109 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 512, ptr %statesize.i109, align 4
  %13 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr @atmel_sha_hmac_init, ptr %arrayidx31, align 128
  %update.i110 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 1
  %14 = ptrtoint ptr %update.i110 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr @atmel_sha_update, ptr %update.i110, align 4
  %final.i111 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 2
  %15 = ptrtoint ptr %final.i111 to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr @atmel_sha_final, ptr %final.i111, align 8
  %digest.i112 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 4
  %16 = ptrtoint ptr %digest.i112 to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr @atmel_sha_hmac_digest, ptr %digest.i112, align 16
  %setkey.i = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 7
  %17 = ptrtoint ptr %setkey.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr @atmel_sha_hmac_setkey, ptr %setkey.i, align 4
  %export.i113 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 5
  %18 = ptrtoint ptr %export.i113 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr @atmel_sha_export, ptr %export.i113, align 4
  %import.i114 = getelementptr [5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 %i.2122, i32 6
  %19 = ptrtoint ptr %import.i114 to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr @atmel_sha_import, ptr %import.i114, align 8
  %call33 = tail call i32 @crypto_register_ahash(ptr noundef %arrayidx31) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33)
  %tobool34.not = icmp eq i32 %call33, 0
  br i1 %tobool34.not, label %for.inc37, label %for.cond41.preheader

for.cond41.preheader:                             ; preds = %for.body30
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.2122)
  %cmp42123.not = icmp eq i32 %i.2122, 0
  br i1 %cmp42123.not, label %for.cond41.preheader.for.body50_crit_edge, label %for.body43

for.cond41.preheader.for.body50_crit_edge:        ; preds = %for.cond41.preheader
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body50

for.inc37:                                        ; preds = %for.body30
  %inc38 = add nuw nsw i32 %i.2122, 1
  %exitcond.not = icmp eq i32 %inc38, 5
  br i1 %exitcond.not, label %for.inc37.cleanup_crit_edge, label %for.inc37.for.body30_crit_edge

for.inc37.for.body30_crit_edge:                   ; preds = %for.inc37
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body30

for.inc37.cleanup_crit_edge:                      ; preds = %for.inc37
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

for.body43:                                       ; preds = %for.cond41.preheader
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_hmac_algs) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %i.2122)
  %exitcond137.not = icmp eq i32 %i.2122, 1
  br i1 %exitcond137.not, label %for.body43.for.body50_crit_edge, label %for.body43.1

for.body43.for.body50_crit_edge:                  ; preds = %for.body43
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body50

for.body43.1:                                     ; preds = %for.body43
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 1)) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %i.2122)
  %exitcond137.not.1 = icmp eq i32 %i.2122, 2
  br i1 %exitcond137.not.1, label %for.body43.1.for.body50_crit_edge, label %for.body43.2

for.body43.1.for.body50_crit_edge:                ; preds = %for.body43.1
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body50

for.body43.2:                                     ; preds = %for.body43.1
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 2)) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %i.2122)
  %exitcond137.not.2 = icmp eq i32 %i.2122, 3
  br i1 %exitcond137.not.2, label %for.body43.2.for.body50_crit_edge, label %for.body43.3

for.body43.2.for.body50_crit_edge:                ; preds = %for.body43.2
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body50

for.body43.3:                                     ; preds = %for.body43.2
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([5 x %struct.ahash_alg], ptr @sha_hmac_algs, i32 0, i32 3)) #12
  br label %for.body50

for.body50:                                       ; preds = %for.body43.3, %for.body43.2.for.body50_crit_edge, %for.body43.1.for.body50_crit_edge, %for.body43.for.body50_crit_edge, %for.cond41.preheader.for.body50_crit_edge, %for.inc21.for.body50_crit_edge
  %err.0.ph = phi i32 [ %call17.1, %for.inc21.for.body50_crit_edge ], [ %call33, %for.cond41.preheader.for.body50_crit_edge ], [ %call33, %for.body43.3 ], [ %call33, %for.body43.2.for.body50_crit_edge ], [ %call33, %for.body43.1.for.body50_crit_edge ], [ %call33, %for.body43.for.body50_crit_edge ]
  %exitcond138.not = phi i1 [ true, %for.inc21.for.body50_crit_edge ], [ false, %for.cond41.preheader.for.body50_crit_edge ], [ false, %for.body43.3 ], [ false, %for.body43.2.for.body50_crit_edge ], [ false, %for.body43.1.for.body50_crit_edge ], [ false, %for.body43.for.body50_crit_edge ]
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_384_512_algs) #12
  br i1 %exitcond138.not, label %for.body50.for.end54_crit_edge, label %for.body50.1

for.body50.for.end54_crit_edge:                   ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end54

for.body50.1:                                     ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_384_512_algs, i32 0, i32 1)) #12
  br label %for.end54

for.end54:                                        ; preds = %for.body50.1, %for.body50.for.end54_crit_edge, %for.body14.preheader.for.end54_crit_edge
  %err.0144 = phi i32 [ %call17, %for.body14.preheader.for.end54_crit_edge ], [ %err.0.ph, %for.body50.1 ], [ %err.0.ph, %for.body50.for.end54_crit_edge ]
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_224_alg) #12
  br label %for.body57

for.body57:                                       ; preds = %for.end54, %if.then3.for.body57_crit_edge, %for.inc.for.body57_crit_edge
  %err.2.ph = phi i32 [ %call.1, %for.inc.for.body57_crit_edge ], [ %err.0144, %for.end54 ], [ %call4, %if.then3.for.body57_crit_edge ]
  tail call void @crypto_unregister_ahash(ptr noundef nonnull @sha_1_256_algs) #12
  br i1 %tobool.not.1, label %for.body57.1, label %for.body57.cleanup_crit_edge

for.body57.cleanup_crit_edge:                     ; preds = %for.body57
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

for.body57.1:                                     ; preds = %for.body57
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @crypto_unregister_ahash(ptr noundef getelementptr inbounds ([2 x %struct.ahash_alg], ptr @sha_1_256_algs, i32 0, i32 1)) #12
  br label %cleanup

cleanup:                                          ; preds = %for.body57.1, %for.body57.cleanup_crit_edge, %for.inc37.cleanup_crit_edge, %if.end24.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end24.cleanup_crit_edge ], [ %call, %entry.cleanup_crit_edge ], [ %err.2.ph, %for.body57.1 ], [ %err.2.ph, %for.body57.cleanup_crit_edge ], [ 0, %for.inc37.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @clk_unprepare(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @tasklet_kill(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_request_threaded_irq(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #8

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dma_request_chan(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_add_valid(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #3 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @crypto_register_ahash(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @crypto_unregister_ahash(ptr noundef) local_unnamed_addr #3

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define internal i32 @atmel_sha_cra_init(ptr nocapture noundef writeonly %tfm) #9 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %reqsize1.i = getelementptr i8, ptr %tfm, i32 -96
  %0 = ptrtoint ptr %reqsize1.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 512, ptr %reqsize1.i, align 32
  %start = getelementptr inbounds %struct.crypto_tfm, ptr %tfm, i32 1, i32 1
  %1 = ptrtoint ptr %start to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @atmel_sha_start, ptr %start, align 4
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_init(ptr nocapture noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %0 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %1, i32 128
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  tail call void @_raw_spin_lock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %2 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %__crt_ctx.i.i, align 4
  %tobool.not.i = icmp eq ptr %3, null
  br i1 %tobool.not.i, label %if.then.i, label %entry.atmel_sha_find_dev.exit_crit_edge

entry.atmel_sha_find_dev.exit_crit_edge:          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_find_dev.exit

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %4 = load ptr, ptr @atmel_sha, align 4
  %cmp.not.i = icmp eq ptr %4, @atmel_sha
  %spec.select.i = select i1 %cmp.not.i, ptr null, ptr %4
  %5 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %spec.select.i, ptr %__crt_ctx.i.i, align 4
  br label %atmel_sha_find_dev.exit

atmel_sha_find_dev.exit:                          ; preds = %if.then.i, %entry.atmel_sha_find_dev.exit_crit_edge
  %dd.1.i = phi ptr [ %spec.select.i, %if.then.i ], [ %3, %entry.atmel_sha_find_dev.exit_crit_edge ]
  tail call void @_raw_spin_unlock_bh(ptr noundef getelementptr inbounds (%struct.atmel_sha_drv, ptr @atmel_sha, i32 0, i32 1)) #12
  %6 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %dd.1.i, ptr %__ctx.i, align 8
  %flags = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %7 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 0, ptr %flags, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_init.__UNIQUE_ID_ddebug253, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_init, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %atmel_sha_find_dev.exit
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd.1.i, i32 0, i32 2
  %8 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dev, align 4
  %__crt_alg.i.i = getelementptr i8, ptr %1, i32 12
  %10 = ptrtoint ptr %__crt_alg.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %__crt_alg.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %11, i32 -128
  %12 = ptrtoint ptr %add.ptr.i.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %add.ptr.i.i.i, align 128
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_init.__UNIQUE_ID_ddebug253, ptr noundef %9, ptr noundef nonnull @.str.74, i32 noundef %13) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %atmel_sha_find_dev.exit
  %__crt_alg.i.i51 = getelementptr i8, ptr %1, i32 12
  %14 = ptrtoint ptr %__crt_alg.i.i51 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %__crt_alg.i.i51, align 4
  %add.ptr.i.i.i52 = getelementptr i8, ptr %15, i32 -128
  %16 = ptrtoint ptr %add.ptr.i.i.i52 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %add.ptr.i.i.i52, align 128
  %18 = add i32 %17, -20
  %19 = tail call i32 @llvm.fshl.i32(i32 %18, i32 %18, i32 30)
  %20 = zext i32 %19 to i64
  call void @__sanitizer_cov_trace_switch(i64 %20, ptr @__sancov_gen_cov_switch_values.76)
  switch i32 %19, label %do.end.cleanup_crit_edge [
    i32 0, label %do.end.sw.epilog_crit_edge
    i32 2, label %do.end.sw.epilog.sink.split_crit_edge
    i32 3, label %sw.bb15
    i32 7, label %sw.bb19
    i32 11, label %sw.bb23
  ]

do.end.sw.epilog.sink.split_crit_edge:            ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog.sink.split

do.end.sw.epilog_crit_edge:                       ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog

do.end.cleanup_crit_edge:                         ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

sw.bb15:                                          ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog.sink.split

sw.bb19:                                          ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog.sink.split

sw.bb23:                                          ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog.sink.split

sw.epilog.sink.split:                             ; preds = %sw.bb23, %sw.bb19, %sw.bb15, %do.end.sw.epilog.sink.split_crit_edge
  %.sink55 = phi i32 [ 768, %sw.bb23 ], [ 512, %sw.bb19 ], [ 256, %sw.bb15 ], [ 1024, %do.end.sw.epilog.sink.split_crit_edge ]
  %.sink.ph = phi i32 [ 128, %sw.bb23 ], [ 128, %sw.bb19 ], [ 64, %sw.bb15 ], [ 64, %do.end.sw.epilog.sink.split_crit_edge ]
  %21 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %flags, align 4
  %or25 = or i32 %22, %.sink55
  store i32 %or25, ptr %flags, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %do.end.sw.epilog_crit_edge
  %.sink = phi i32 [ 64, %do.end.sw.epilog_crit_edge ], [ %.sink.ph, %sw.epilog.sink.split ]
  %block_size26 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 80
  %23 = ptrtoint ptr %block_size26 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %.sink, ptr %block_size26, align 8
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 40
  %buflen = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 60
  %24 = call ptr @memset(ptr %digcnt, i32 0, i32 20)
  %25 = ptrtoint ptr %buflen to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 256, ptr %buflen, align 4
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %do.end.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %sw.epilog ], [ -22, %do.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_update(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %nbytes = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 1
  %0 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %nbytes, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not = icmp eq i32 %1, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  %total = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 76
  %2 = ptrtoint ptr %total to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 %1, ptr %total, align 4
  %src = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 2
  %3 = ptrtoint ptr %src to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %src, align 4
  %sg = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 68
  %5 = ptrtoint ptr %sg to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %4, ptr %sg, align 4
  %offset = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 72
  %6 = ptrtoint ptr %offset to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 0, ptr %offset, align 8
  %flags = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %7 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %flags, align 4
  %and = and i32 %8, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  %bufcnt8 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 56
  %9 = ptrtoint ptr %bufcnt8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %bufcnt8, align 8
  %add10 = add i32 %10, %1
  br i1 %tobool2.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %add10)
  %cmp = icmp ult i32 %add10, 56
  br i1 %cmp, label %if.then5, label %if.then3.if.end15_crit_edge

if.then3.if.end15_crit_edge:                      ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end15

if.then5:                                         ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #14
  %or = or i32 %8, 32
  %11 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %or, ptr %flags, align 4
  br label %if.end15

if.else:                                          ; preds = %if.end
  %buflen = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 60
  %12 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %buflen, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %add10, i32 %13)
  %cmp11 = icmp ult i32 %add10, %13
  br i1 %cmp11, label %if.then12, label %if.else.if.end15_crit_edge

if.else.if.end15_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end15

if.then12:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  tail call fastcc void @atmel_sha_append_sg(ptr noundef %__ctx.i)
  br label %cleanup

if.end15:                                         ; preds = %if.else.if.end15_crit_edge, %if.then5, %if.then3.if.end15_crit_edge
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %14 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr inbounds %struct.crypto_tfm, ptr %15, i32 0, i32 5
  %16 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__crt_ctx.i.i, align 4
  %op3.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 1
  %18 = ptrtoint ptr %op3.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 1, ptr %op3.i, align 8
  %call4.i = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %17, ptr noundef %req) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end15, %if.then12, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4.i, %if.end15 ], [ 0, %if.then12 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_final(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %flags = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %0 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags, align 4
  %or = or i32 %1, 65536
  store i32 %or, ptr %flags, align 4
  %and = and i32 %1, 8388608
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  %and3 = and i32 %1, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end7, label %if.then5

if.then5:                                         ; preds = %if.end
  %2 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %__ctx.i, align 8
  %digcnt.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 40
  %4 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %digcnt.i, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %5)
  %tobool.not.i = icmp eq i64 %5, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then5.if.then.i_crit_edge

if.then5.if.then.i_crit_edge:                     ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then.i

lor.lhs.false.i:                                  ; preds = %if.then5
  %arrayidx3.i = getelementptr %struct.ahash_request, ptr %req, i32 1, i32 5, i32 48
  %6 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %arrayidx3.i, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %7)
  %tobool4.not.i = icmp eq i64 %7, 0
  br i1 %tobool4.not.i, label %lor.lhs.false.i.do.body.i_crit_edge, label %lor.lhs.false.i.if.then.i_crit_edge

lor.lhs.false.i.if.then.i_crit_edge:              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then.i

lor.lhs.false.i.do.body.i_crit_edge:              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body.i

if.then.i:                                        ; preds = %lor.lhs.false.i.if.then.i_crit_edge, %if.then5.if.then.i_crit_edge
  %result.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 3
  %8 = ptrtoint ptr %result.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %result.i.i, align 32
  %tobool.not.i.i = icmp eq ptr %9, null
  br i1 %tobool.not.i.i, label %if.then.i.do.body.i_crit_edge, label %if.end.i.i

if.then.i.do.body.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body.i

if.end.i.i:                                       ; preds = %if.then.i
  %10 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %flags, align 4
  %and.i.i = lshr i32 %11, 8
  %12 = and i32 %and.i.i, 7
  %13 = zext i32 %12 to i64
  call void @__sanitizer_cov_trace_switch(i64 %13, ptr @__sancov_gen_cov_switch_values.77)
  switch i32 %12, label %sw.bb.i.i [
    i32 3, label %sw.bb14.i.i
    i32 4, label %sw.bb2.i.i
    i32 1, label %sw.bb6.i.i
    i32 2, label %sw.bb10.i.i
  ]

sw.bb.i.i:                                        ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %14 = call ptr @memcpy(ptr %9, ptr %digest.i.i, i32 20)
  br label %do.body.i

sw.bb2.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest4.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %15 = call ptr @memcpy(ptr %9, ptr %digest4.i.i, i32 28)
  br label %do.body.i

sw.bb6.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest8.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %16 = call ptr @memcpy(ptr %9, ptr %digest8.i.i, i32 32)
  br label %do.body.i

sw.bb10.i.i:                                      ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest12.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %17 = call ptr @memcpy(ptr %9, ptr %digest12.i.i, i32 48)
  br label %do.body.i

sw.bb14.i.i:                                      ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest16.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %18 = call ptr @memcpy(ptr %9, ptr %digest16.i.i, i32 64)
  br label %do.body.i

do.body.i:                                        ; preds = %sw.bb14.i.i, %sw.bb10.i.i, %sw.bb6.i.i, %sw.bb2.i.i, %sw.bb.i.i, %if.then.i.do.body.i_crit_edge, %lor.lhs.false.i.do.body.i_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_finish.__UNIQUE_ID_ddebug264, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_final, %if.then9.i)) #12
          to label %cleanup [label %if.then9.i], !srcloc !198

if.then9.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #14
  %dev.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %3, i32 0, i32 2
  %19 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dev.i, align 4
  %arrayidx11.i = getelementptr %struct.ahash_request, ptr %req, i32 1, i32 5, i32 48
  %21 = ptrtoint ptr %arrayidx11.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %arrayidx11.i, align 8
  %23 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %digcnt.i, align 8
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 56
  %25 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %bufcnt.i, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_finish.__UNIQUE_ID_ddebug264, ptr noundef %20, ptr noundef nonnull @.str.72, i64 noundef %22, i64 noundef %24, i32 noundef %26) #12
  br label %cleanup

if.end7:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %27 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr inbounds %struct.crypto_tfm, ptr %28, i32 0, i32 5
  %29 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %__crt_ctx.i.i, align 4
  %op3.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 1
  %31 = ptrtoint ptr %op3.i to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 2, ptr %op3.i, align 8
  %call4.i = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %30, ptr noundef %req) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end7, %if.then9.i, %do.body.i, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4.i, %if.end7 ], [ 0, %entry.cleanup_crit_edge ], [ 0, %do.body.i ], [ 0, %if.then9.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_finup(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %flags = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %0 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags, align 4
  %or = or i32 %1, 65536
  store i32 %or, ptr %flags, align 4
  %nbytes.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 1
  %2 = ptrtoint ptr %nbytes.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %nbytes.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not.i = icmp eq i32 %3, 0
  br i1 %tobool.not.i, label %entry.if.end.thread_crit_edge, label %if.end.i

entry.if.end.thread_crit_edge:                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.thread

if.end.i:                                         ; preds = %entry
  %total.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 76
  %4 = ptrtoint ptr %total.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %3, ptr %total.i, align 4
  %src.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 2
  %5 = ptrtoint ptr %src.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %src.i, align 4
  %sg.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 68
  %7 = ptrtoint ptr %sg.i to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %6, ptr %sg.i, align 4
  %offset.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 72
  %8 = ptrtoint ptr %offset.i to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %offset.i, align 8
  %9 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %flags, align 4
  %and.i = and i32 %10, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool2.not.i = icmp eq i32 %and.i, 0
  %bufcnt8.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 56
  %11 = ptrtoint ptr %bufcnt8.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %bufcnt8.i, align 8
  %add10.i = add i32 %12, %3
  br i1 %tobool2.not.i, label %if.else.i, label %if.then3.i

if.then3.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %add10.i)
  %cmp.i = icmp ult i32 %add10.i, 56
  br i1 %cmp.i, label %if.then5.i, label %if.then3.i.atmel_sha_update.exit_crit_edge

if.then3.i.atmel_sha_update.exit_crit_edge:       ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_update.exit

if.then5.i:                                       ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #14
  %or.i = or i32 %10, 32
  %13 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %or.i, ptr %flags, align 4
  br label %atmel_sha_update.exit

if.else.i:                                        ; preds = %if.end.i
  %buflen.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 60
  %14 = ptrtoint ptr %buflen.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %buflen.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %add10.i, i32 %15)
  %cmp11.i = icmp ult i32 %add10.i, %15
  br i1 %cmp11.i, label %if.then12.i, label %if.else.i.atmel_sha_update.exit_crit_edge

if.else.i.atmel_sha_update.exit_crit_edge:        ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_update.exit

if.then12.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call fastcc void @atmel_sha_append_sg(ptr noundef %__ctx.i) #12
  br label %if.end.thread

if.end.thread:                                    ; preds = %if.then12.i, %entry.if.end.thread_crit_edge
  %call418 = tail call i32 @atmel_sha_final(ptr noundef %req)
  br label %24

atmel_sha_update.exit:                            ; preds = %if.else.i.atmel_sha_update.exit_crit_edge, %if.then5.i, %if.then3.i.atmel_sha_update.exit_crit_edge
  %tfm.i.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %16 = ptrtoint ptr %tfm.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %tfm.i.i, align 16
  %__crt_ctx.i.i.i = getelementptr inbounds %struct.crypto_tfm, ptr %17, i32 0, i32 5
  %18 = ptrtoint ptr %__crt_ctx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %__crt_ctx.i.i.i, align 4
  %op3.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 1
  %20 = ptrtoint ptr %op3.i.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 1, ptr %op3.i.i, align 8
  %call4.i.i = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %19, ptr noundef %req) #12
  %21 = zext i32 %call4.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %21, ptr @__sancov_gen_cov_switch_values.78)
  switch i32 %call4.i.i, label %if.end [
    i32 -115, label %atmel_sha_update.exit.cleanup_crit_edge
    i32 -16, label %land.lhs.true
  ]

atmel_sha_update.exit.cleanup_crit_edge:          ; preds = %atmel_sha_update.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

land.lhs.true:                                    ; preds = %atmel_sha_update.exit
  %flags.i14 = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 4
  %22 = ptrtoint ptr %flags.i14 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %flags.i14, align 4
  %and = and i32 %23, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end.thread21, label %land.lhs.true.cleanup_crit_edge

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end.thread21:                                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  %call423 = tail call i32 @atmel_sha_final(ptr noundef %req)
  br label %cleanup

if.end:                                           ; preds = %atmel_sha_update.exit
  %call4 = tail call i32 @atmel_sha_final(ptr noundef %req)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i.i)
  %tobool5.not = icmp eq i32 %call4.i.i, 0
  br i1 %tobool5.not, label %if.end._crit_edge, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end._crit_edge:                                ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %24

24:                                               ; preds = %if.end._crit_edge, %if.end.thread
  %call420 = phi i32 [ %call418, %if.end.thread ], [ %call4, %if.end._crit_edge ]
  br label %cleanup

cleanup:                                          ; preds = %24, %if.end.cleanup_crit_edge, %if.end.thread21, %land.lhs.true.cleanup_crit_edge, %atmel_sha_update.exit.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4.i.i, %atmel_sha_update.exit.cleanup_crit_edge ], [ -16, %land.lhs.true.cleanup_crit_edge ], [ %call420, %24 ], [ %call4.i.i, %if.end.cleanup_crit_edge ], [ -16, %if.end.thread21 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_digest(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @atmel_sha_init(ptr noundef %req)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %cond.false, label %entry.cond.end_crit_edge

entry.cond.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cond.end

cond.false:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %call1 = tail call i32 @atmel_sha_finup(ptr noundef %req)
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %entry.cond.end_crit_edge
  %cond = phi i32 [ %call1, %cond.false ], [ %call, %entry.cond.end_crit_edge ]
  ret i32 %cond
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @atmel_sha_export(ptr nocapture noundef readonly %req, ptr nocapture noundef writeonly %out) #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = call ptr @memcpy(ptr %out, ptr %__ctx.i, i32 512)
  ret i32 0
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @atmel_sha_import(ptr nocapture noundef writeonly %req, ptr nocapture noundef readonly %in) #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = call ptr @memcpy(ptr %__ctx.i, ptr %in, i32 512)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_start(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_start.__UNIQUE_ID_ddebug265, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_start, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %2 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev, align 4
  %op = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 1
  %4 = ptrtoint ptr %op to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %op, align 8
  %nbytes = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %nbytes, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_start.__UNIQUE_ID_ddebug265, ptr noundef %3, ptr noundef nonnull @.str.45, i32 noundef %5, i32 noundef %7) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %8 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %iclk.i, align 4
  %call.i = tail call i32 @clk_enable(ptr noundef %9) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then7

if.end.i:                                         ; preds = %do.end
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %10 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %11, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool1.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool1.not.i, label %if.then2.i, label %if.end.i.if.end9_crit_edge

if.end.i.if.end9_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %12 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %io_base.i.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %13, i32 65536) #12, !srcloc !192
  %14 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %flags.i, align 4
  %or.i = or i32 %15, 16
  store i32 %or.i, ptr %flags.i, align 4
  br label %if.end9

if.then7:                                         ; preds = %do.end
  %16 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %req1, align 4
  %flags.i68 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %18 = ptrtoint ptr %flags.i68 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %flags.i68, align 4
  %and.i69 = and i32 %19, -236
  store i32 %and.i69, ptr %flags.i68, align 4
  %20 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %21) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %22 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool.not.i71 = icmp eq i8 %23, 0
  br i1 %tobool.not.i71, label %lor.lhs.false.i, label %if.then7.land.lhs.true.i_crit_edge

if.then7.land.lhs.true.i_crit_edge:               ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %if.then7
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %24 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool2.not.i = icmp eq i8 %25, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i72_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i72_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i72

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %if.then7.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %17, i32 0, i32 1
  %26 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %27, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i72_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i72_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i72

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %27(ptr noundef %17, i32 noundef %call.i) #12
  br label %if.end.i72

if.end.i72:                                       ; preds = %if.then.i, %land.lhs.true.i.if.end.i72_crit_edge, %lor.lhs.false.i.if.end.i72_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i72.cleanup_crit_edge

if.end.i72.cleanup_crit_edge:                     ; preds = %if.end.i72
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i72
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

if.end9:                                          ; preds = %if.then2.i, %if.end.i.if.end9_crit_edge
  %resume = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %28 = ptrtoint ptr %resume to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr @atmel_sha_done, ptr %resume, align 4
  %op10 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 1
  %29 = ptrtoint ptr %op10 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %op10, align 8
  %31 = zext i32 %30 to i64
  call void @__sanitizer_cov_trace_switch(i64 %31, ptr @__sancov_gen_cov_switch_values.79)
  switch i32 %30, label %if.end9.if.then25_crit_edge [
    i32 1, label %if.then11
    i32 2, label %if.end9.if.end23_crit_edge
  ]

if.end9.if.end23_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end23

if.end9.if.then25_crit_edge:                      ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then25

if.then11:                                        ; preds = %if.end9
  %call12 = tail call fastcc i32 @atmel_sha_update_req(ptr noundef %dd)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12)
  %tobool13.not = icmp eq i32 %call12, 0
  br i1 %tobool13.not, label %land.lhs.true, label %if.then11.do.body27_crit_edge

if.then11.do.body27_crit_edge:                    ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body27

land.lhs.true:                                    ; preds = %if.then11
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %32 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %flags, align 4
  %and = and i32 %33, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool14.not = icmp eq i32 %and, 0
  br i1 %tobool14.not, label %land.lhs.true.if.then25_crit_edge, label %land.lhs.true.if.end23_crit_edge

land.lhs.true.if.end23_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end23

land.lhs.true.if.then25_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then25

if.end23:                                         ; preds = %land.lhs.true.if.end23_crit_edge, %if.end9.if.end23_crit_edge
  %call21 = tail call fastcc i32 @atmel_sha_final_req(ptr noundef %dd)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21)
  %tobool24.not = icmp eq i32 %call21, 0
  br i1 %tobool24.not, label %if.end23.if.then25_crit_edge, label %if.end23.do.body27_crit_edge

if.end23.do.body27_crit_edge:                     ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body27

if.end23.if.then25_crit_edge:                     ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then25

if.then25:                                        ; preds = %if.end23.if.then25_crit_edge, %land.lhs.true.if.then25_crit_edge, %if.end9.if.then25_crit_edge
  tail call fastcc void @atmel_sha_finish_req(ptr noundef %1, i32 noundef 0)
  br label %do.body27

do.body27:                                        ; preds = %if.then25, %if.end23.do.body27_crit_edge, %if.then11.do.body27_crit_edge
  %err.076 = phi i32 [ %call21, %if.end23.do.body27_crit_edge ], [ 0, %if.then25 ], [ %call12, %if.then11.do.body27_crit_edge ]
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_start.__UNIQUE_ID_ddebug266, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_start, %if.then39)) #12
          to label %cleanup [label %if.then39], !srcloc !198

if.then39:                                        ; preds = %do.body27
  call void @__sanitizer_cov_trace_pc() #14
  %dev40 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %34 = ptrtoint ptr %dev40 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %dev40, align 4
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_start.__UNIQUE_ID_ddebug266, ptr noundef %35, ptr noundef nonnull @.str.46, i32 noundef %err.076) #12
  br label %cleanup

cleanup:                                          ; preds = %if.then39, %do.body27, %if.then.i.i, %if.end.i72.cleanup_crit_edge
  %retval.0 = phi i32 [ %err.076, %if.then39 ], [ %call.i, %if.end.i72.cleanup_crit_edge ], [ %call.i, %if.then.i.i ], [ %err.076, %do.body27 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %0 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags, align 4
  %and = and i32 %1, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %and2 = and i32 %1, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2)
  %tobool3.not = icmp eq i32 %and2, 0
  br i1 %tobool3.not, label %if.then.cleanup_crit_edge, label %if.then4

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then4:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  %and6 = and i32 %1, -9
  %2 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 %and6, ptr %flags, align 4
  br label %finish

if.else:                                          ; preds = %entry
  %and8 = and i32 %1, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8)
  %tobool9.not = icmp eq i32 %and8, 0
  br i1 %tobool9.not, label %if.else.cleanup_crit_edge, label %if.then10

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then10:                                        ; preds = %if.else
  %and12 = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12)
  %tobool13.not = icmp eq i32 %and12, 0
  br i1 %tobool13.not, label %if.then10.if.end17_crit_edge, label %if.then14

if.then10.if.end17_crit_edge:                     ; preds = %if.then10
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end17

if.then14:                                        ; preds = %if.then10
  %and16 = and i32 %1, -5
  %3 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %and16, ptr %flags, align 4
  %req.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %4 = ptrtoint ptr %req.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %req.i, align 4
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 0, i32 0, i32 1
  %6 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %7, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  %dev17.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %8 = ptrtoint ptr %dev17.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dev17.i, align 4
  br i1 %tobool.not.i, label %if.then14.if.end22.sink.split.i_crit_edge, label %if.then.i

if.then14.if.end22.sink.split.i_crit_edge:        ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end22.sink.split.i

if.then.i:                                        ; preds = %if.then14
  %sg.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 5, i32 68
  %10 = ptrtoint ptr %sg.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %sg.i, align 4
  tail call void @dma_unmap_sg_attrs(ptr noundef %9, ptr noundef %11, i32 noundef 1, i32 noundef 1, i32 noundef 0) #12
  %12 = ptrtoint ptr %sg.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %sg.i, align 4
  %length.i = getelementptr inbounds %struct.scatterlist, ptr %13, i32 0, i32 2
  %14 = ptrtoint ptr %length.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %length.i, align 4
  %offset.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 5, i32 72
  %16 = ptrtoint ptr %offset.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %offset.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %15, i32 %17)
  %cmp.i = icmp eq i32 %15, %17
  br i1 %cmp.i, label %if.then2.i, label %if.then.i.if.end10.i_crit_edge

if.then.i.if.end10.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end10.i

if.then2.i:                                       ; preds = %if.then.i
  %call4.i = tail call ptr @sg_next(ptr noundef %13) #12
  %18 = ptrtoint ptr %sg.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %call4.i, ptr %sg.i, align 4
  %tobool7.not.i = icmp eq ptr %call4.i, null
  br i1 %tobool7.not.i, label %if.then2.i.if.end10.i_crit_edge, label %if.then8.i

if.then2.i.if.end10.i_crit_edge:                  ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end10.i

if.then8.i:                                       ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #14
  %19 = ptrtoint ptr %offset.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 0, ptr %offset.i, align 8
  br label %if.end10.i

if.end10.i:                                       ; preds = %if.then8.i, %if.then2.i.if.end10.i_crit_edge, %if.then.i.if.end10.i_crit_edge
  %20 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %flags.i, align 4
  %and12.i = and i32 %21, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12.i)
  %tobool13.not.i = icmp eq i32 %and12.i, 0
  br i1 %tobool13.not.i, label %if.end10.i.if.end17_crit_edge, label %if.then14.i

if.end10.i.if.end17_crit_edge:                    ; preds = %if.end10.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end17

if.then14.i:                                      ; preds = %if.end10.i
  call void @__sanitizer_cov_trace_pc() #14
  %22 = ptrtoint ptr %dev17.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dev17.i, align 4
  br label %if.end22.sink.split.i

if.end22.sink.split.i:                            ; preds = %if.then14.i, %if.then14.if.end22.sink.split.i_crit_edge
  %.sink.i = phi ptr [ %23, %if.then14.i ], [ %9, %if.then14.if.end22.sink.split.i_crit_edge ]
  %dma_addr.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 5, i32 64
  %24 = ptrtoint ptr %dma_addr.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %dma_addr.i, align 8
  %buflen.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 5, i32 60
  %26 = ptrtoint ptr %buflen.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %buflen.i, align 4
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %5, i32 1, i32 5, i32 80
  %28 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %block_size.i, align 8
  %add.i = add i32 %29, %27
  tail call void @dma_unmap_page_attrs(ptr noundef %.sink.i, i32 noundef %25, i32 noundef %add.i, i32 noundef 1, i32 noundef 0) #12
  br label %if.end17

if.end17:                                         ; preds = %if.end22.sink.split.i, %if.end10.i.if.end17_crit_edge, %if.then10.if.end17_crit_edge
  %30 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %flags, align 4
  %and19 = and i32 %31, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and19)
  %tobool20.not = icmp eq i32 %and19, 0
  br i1 %tobool20.not, label %if.end17.cleanup_crit_edge, label %if.then21

if.end17.cleanup_crit_edge:                       ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then21:                                        ; preds = %if.end17
  %and23 = and i32 %31, -73
  %32 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %and23, ptr %flags, align 4
  %call = tail call fastcc i32 @atmel_sha_update_dma_start(ptr noundef %dd)
  call void @__sanitizer_cov_trace_const_cmp4(i32 -115, i32 %call)
  %cmp.not = icmp eq i32 %call, -115
  br i1 %cmp.not, label %if.then21.cleanup_crit_edge, label %if.then21.finish_crit_edge

if.then21.finish_crit_edge:                       ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #14
  br label %finish

if.then21.cleanup_crit_edge:                      ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

finish:                                           ; preds = %if.then21.finish_crit_edge, %if.then4
  %err.1 = phi i32 [ 0, %if.then4 ], [ %call, %if.then21.finish_crit_edge ]
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %33 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %req, align 4
  tail call fastcc void @atmel_sha_finish_req(ptr noundef %34, i32 noundef %err.1)
  br label %cleanup

cleanup:                                          ; preds = %finish, %if.then21.cleanup_crit_edge, %if.end17.cleanup_crit_edge, %if.else.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %err.1, %finish ], [ 0, %if.then.cleanup_crit_edge ], [ -115, %if.then21.cleanup_crit_edge ], [ 0, %if.end17.cleanup_crit_edge ], [ 0, %if.else.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_update_req(ptr noundef %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_update_req.__UNIQUE_ID_ddebug261, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_update_req, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %2 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev, align 4
  %total = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 76
  %4 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %total, align 4
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %arrayidx, align 8
  %8 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %digcnt, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_update_req.__UNIQUE_ID_ddebug261, ptr noundef %3, ptr noundef nonnull @.str.65, i32 noundef %5, i64 noundef %7, i64 noundef %9) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %10 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %flags, align 4
  %and = and i32 %11, 32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool7.not = icmp eq i32 %and, 0
  br i1 %tobool7.not, label %if.else, label %if.then8

if.then8:                                         ; preds = %do.end
  %12 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %req1, align 4
  %__ctx.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 0, i32 6
  tail call fastcc void @atmel_sha_append_sg(ptr noundef %__ctx.i.i) #12
  %digcnt.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 1, i32 5, i32 40
  %14 = ptrtoint ptr %digcnt.i.i to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %digcnt.i.i, align 8
  %bufcnt.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 1, i32 5, i32 56
  %16 = ptrtoint ptr %bufcnt.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %bufcnt.i.i, align 8
  %conv.i.i = zext i32 %17 to i64
  %add.i.i = add i64 %15, %conv.i.i
  %shl.i.i = shl i64 %add.i.i, 3
  %flags.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 1, i32 0, i32 0, i32 1
  %18 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %flags.i.i, align 4
  %and.i.i = and i32 %19, 1792
  %20 = zext i32 %and.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %20, ptr @__sancov_gen_cov_switch_values.80)
  switch i32 %and.i.i, label %sw.default.i.i [
    i32 512, label %if.then8.sw.bb.i.i_crit_edge
    i32 768, label %if.then8.sw.bb.i.i_crit_edge48
  ]

if.then8.sw.bb.i.i_crit_edge48:                   ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i.i

if.then8.sw.bb.i.i_crit_edge:                     ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i.i

sw.bb.i.i:                                        ; preds = %if.then8.sw.bb.i.i_crit_edge, %if.then8.sw.bb.i.i_crit_edge48
  %arrayidx3.i.i = getelementptr %struct.ahash_request, ptr %13, i32 1, i32 5, i32 48
  %21 = ptrtoint ptr %arrayidx3.i.i to i32
  call void @__asan_load8_noabort(i32 %21)
  %22 = load i64, ptr %arrayidx3.i.i, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add.i.i, i64 %conv.i.i)
  %cmp.i.i = icmp ult i64 %add.i.i, %conv.i.i
  %inc.i.i = zext i1 %cmp.i.i to i64
  %size.sroa.12.1.i.i = add i64 %22, %inc.i.i
  %or.i.i = tail call i64 @llvm.fshl.i64(i64 %size.sroa.12.1.i.i, i64 %add.i.i, i64 3) #12
  %and29.i.i = and i32 %17, 127
  call void @__sanitizer_cov_trace_const_cmp4(i32 112, i32 %and29.i.i)
  %cmp30.i.i = icmp ult i32 %and29.i.i, 112
  %..i.i = select i1 %cmp30.i.i, i32 112, i32 240
  %cond.i.i = sub nsw i32 %..i.i, %and29.i.i
  %buffer.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 2
  %add.ptr.i.i = getelementptr i8, ptr %buffer.i.i, i32 %17
  %23 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 -128, ptr %add.ptr.i.i, align 1
  %24 = ptrtoint ptr %bufcnt.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %bufcnt.i.i, align 8
  %add.ptr37.i.i = getelementptr i8, ptr %buffer.i.i, i32 %25
  %add.ptr38.i.i = getelementptr i8, ptr %add.ptr37.i.i, i32 1
  %sub39.i.i = add nsw i32 %cond.i.i, -1
  %26 = call ptr @memset(ptr %add.ptr38.i.i, i32 0, i32 %sub39.i.i)
  %27 = load i32, ptr %bufcnt.i.i, align 8
  %add.ptr43.i.i = getelementptr i8, ptr %buffer.i.i, i32 %27
  %add.ptr44.i.i = getelementptr i8, ptr %add.ptr43.i.i, i32 %cond.i.i
  %28 = ptrtoint ptr %add.ptr44.i.i to i32
  call void @__asan_storeN_noabort(i32 %28, i32 8)
  store i64 %or.i.i, ptr %add.ptr44.i.i, align 1
  %bits.sroa.5.0.add.ptr44.sroa_idx.i.i = getelementptr inbounds i8, ptr %add.ptr44.i.i, i32 8
  %29 = ptrtoint ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i.i to i32
  call void @__asan_storeN_noabort(i32 %29, i32 8)
  store i64 %shl.i.i, ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i.i, align 1
  %add46.i.i = add nsw i32 %cond.i.i, 16
  br label %atmel_sha_update_cpu.exit

sw.default.i.i:                                   ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #14
  %and52.i.i = and i32 %17, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %and52.i.i)
  %cmp53.i.i = icmp ult i32 %and52.i.i, 56
  %.124.i.i = select i1 %cmp53.i.i, i32 56, i32 120
  %cond60.i.i = sub nsw i32 %.124.i.i, %and52.i.i
  %buffer61.i.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 2
  %add.ptr64.i.i = getelementptr i8, ptr %buffer61.i.i, i32 %17
  %30 = ptrtoint ptr %add.ptr64.i.i to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 -128, ptr %add.ptr64.i.i, align 1
  %31 = ptrtoint ptr %bufcnt.i.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %bufcnt.i.i, align 8
  %add.ptr68.i.i = getelementptr i8, ptr %buffer61.i.i, i32 %32
  %add.ptr69.i.i = getelementptr i8, ptr %add.ptr68.i.i, i32 1
  %sub70.i.i = add nsw i32 %cond60.i.i, -1
  %33 = call ptr @memset(ptr %add.ptr69.i.i, i32 0, i32 %sub70.i.i)
  %34 = load i32, ptr %bufcnt.i.i, align 8
  %add.ptr74.i.i = getelementptr i8, ptr %buffer61.i.i, i32 %34
  %add.ptr75.i.i = getelementptr i8, ptr %add.ptr74.i.i, i32 %cond60.i.i
  %35 = ptrtoint ptr %add.ptr75.i.i to i32
  call void @__asan_storeN_noabort(i32 %35, i32 8)
  store i64 %shl.i.i, ptr %add.ptr75.i.i, align 1
  %add77.i.i = add nsw i32 %cond60.i.i, 8
  br label %atmel_sha_update_cpu.exit

atmel_sha_update_cpu.exit:                        ; preds = %sw.default.i.i, %sw.bb.i.i
  %add77.sink.i.i = phi i32 [ %add77.i.i, %sw.default.i.i ], [ %add46.i.i, %sw.bb.i.i ]
  %36 = ptrtoint ptr %bufcnt.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %bufcnt.i.i, align 8
  %add79.i.i = add i32 %37, %add77.sink.i.i
  %38 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %storemerge.in.i.i = load i32, ptr %flags.i.i, align 4
  %storemerge.i.i = or i32 %storemerge.in.i.i, 16777216
  store i32 %storemerge.i.i, ptr %flags.i.i, align 4
  store i32 0, ptr %bufcnt.i.i, align 8
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %13, i32 2
  tail call fastcc void @atmel_sha_xmit_cpu(ptr noundef %dd, ptr noundef %buffer.i, i32 noundef %add79.i.i) #12
  br label %do.body12

if.else:                                          ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  %call10 = tail call fastcc i32 @atmel_sha_update_dma_start(ptr noundef %dd)
  br label %do.body12

do.body12:                                        ; preds = %if.else, %atmel_sha_update_cpu.exit
  %err.0 = phi i32 [ -115, %atmel_sha_update_cpu.exit ], [ %call10, %if.else ]
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_update_req.__UNIQUE_ID_ddebug262, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_update_req, %if.then24)) #12
          to label %do.end32 [label %if.then24], !srcloc !198

if.then24:                                        ; preds = %do.body12
  call void @__sanitizer_cov_trace_pc() #14
  %dev25 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %39 = ptrtoint ptr %dev25 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %dev25, align 4
  %digcnt26 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx27 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %41 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load8_noabort(i32 %41)
  %42 = load i64, ptr %arrayidx27, align 8
  %43 = ptrtoint ptr %digcnt26 to i32
  call void @__asan_load8_noabort(i32 %43)
  %44 = load i64, ptr %digcnt26, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_update_req.__UNIQUE_ID_ddebug262, ptr noundef %40, ptr noundef nonnull @.str.66, i32 noundef %err.0, i64 noundef %42, i64 noundef %44) #12
  br label %do.end32

do.end32:                                         ; preds = %if.then24, %do.body12
  ret i32 %err.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_final_req(ptr noundef %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 6
  %bufcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %2 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bufcnt, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 55, i32 %3)
  %cmp = icmp ugt i32 %3, 55
  %digcnt.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %4 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %digcnt.i, align 8
  %conv.i = zext i32 %3 to i64
  %add.i = add i64 %5, %conv.i
  %shl.i = shl i64 %add.i, 3
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %6 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %7, 1792
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %8 = zext i32 %and.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %8, ptr @__sancov_gen_cov_switch_values.81)
  switch i32 %and.i, label %sw.default.i [
    i32 512, label %if.then.sw.bb.i_crit_edge
    i32 768, label %if.then.sw.bb.i_crit_edge71
  ]

if.then.sw.bb.i_crit_edge71:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i

if.then.sw.bb.i_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i

sw.bb.i:                                          ; preds = %if.then.sw.bb.i_crit_edge, %if.then.sw.bb.i_crit_edge71
  %arrayidx3.i = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %9 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_load8_noabort(i32 %9)
  %10 = load i64, ptr %arrayidx3.i, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add.i, i64 %conv.i)
  %cmp.i = icmp ult i64 %add.i, %conv.i
  %inc.i = zext i1 %cmp.i to i64
  %size.sroa.12.1.i = add i64 %10, %inc.i
  %or.i = tail call i64 @llvm.fshl.i64(i64 %size.sroa.12.1.i, i64 %add.i, i64 3) #12
  %and29.i = and i32 %3, 127
  call void @__sanitizer_cov_trace_const_cmp4(i32 112, i32 %and29.i)
  %cmp30.i = icmp ult i32 %and29.i, 112
  %..i = select i1 %cmp30.i, i32 112, i32 240
  %cond.i = sub nsw i32 %..i, %and29.i
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr.i = getelementptr i8, ptr %buffer.i, i32 %3
  %11 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 -128, ptr %add.ptr.i, align 1
  %12 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %bufcnt, align 8
  %add.ptr37.i = getelementptr i8, ptr %buffer.i, i32 %13
  %add.ptr38.i = getelementptr i8, ptr %add.ptr37.i, i32 1
  %sub39.i = add nsw i32 %cond.i, -1
  %14 = call ptr @memset(ptr %add.ptr38.i, i32 0, i32 %sub39.i)
  %15 = load i32, ptr %bufcnt, align 8
  %add.ptr43.i = getelementptr i8, ptr %buffer.i, i32 %15
  %add.ptr44.i = getelementptr i8, ptr %add.ptr43.i, i32 %cond.i
  %16 = ptrtoint ptr %add.ptr44.i to i32
  call void @__asan_storeN_noabort(i32 %16, i32 8)
  store i64 %or.i, ptr %add.ptr44.i, align 1
  %bits.sroa.5.0.add.ptr44.sroa_idx.i = getelementptr inbounds i8, ptr %add.ptr44.i, i32 8
  %17 = ptrtoint ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %17, i32 8)
  store i64 %shl.i, ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i, align 1
  %add46.i = add nsw i32 %cond.i, 16
  br label %atmel_sha_fill_padding.exit

sw.default.i:                                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  %and52.i = and i32 %3, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %and52.i)
  %cmp53.i = icmp ult i32 %and52.i, 56
  %.124.i = select i1 %cmp53.i, i32 56, i32 120
  %cond60.i = sub nsw i32 %.124.i, %and52.i
  %buffer61.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr64.i = getelementptr i8, ptr %buffer61.i, i32 %3
  %18 = ptrtoint ptr %add.ptr64.i to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 -128, ptr %add.ptr64.i, align 1
  %19 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %bufcnt, align 8
  %add.ptr68.i = getelementptr i8, ptr %buffer61.i, i32 %20
  %add.ptr69.i = getelementptr i8, ptr %add.ptr68.i, i32 1
  %sub70.i = add nsw i32 %cond60.i, -1
  %21 = call ptr @memset(ptr %add.ptr69.i, i32 0, i32 %sub70.i)
  %22 = load i32, ptr %bufcnt, align 8
  %add.ptr74.i = getelementptr i8, ptr %buffer61.i, i32 %22
  %add.ptr75.i = getelementptr i8, ptr %add.ptr74.i, i32 %cond60.i
  %23 = ptrtoint ptr %add.ptr75.i to i32
  call void @__asan_storeN_noabort(i32 %23, i32 8)
  store i64 %shl.i, ptr %add.ptr75.i, align 1
  %add77.i = add nsw i32 %cond60.i, 8
  br label %atmel_sha_fill_padding.exit

atmel_sha_fill_padding.exit:                      ; preds = %sw.default.i, %sw.bb.i
  %add77.sink.i = phi i32 [ %add77.i, %sw.default.i ], [ %add46.i, %sw.bb.i ]
  %24 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %bufcnt, align 8
  %add79.i = add i32 %25, %add77.sink.i
  %26 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %storemerge.in.i = load i32, ptr %flags.i, align 4
  %storemerge.i = or i32 %storemerge.in.i, 16777216
  store i32 %storemerge.i, ptr %flags.i, align 4
  store i32 0, ptr %bufcnt, align 8
  %call4 = tail call fastcc i32 @atmel_sha_xmit_dma_map(ptr noundef %dd, ptr noundef %__ctx.i, i32 noundef %add79.i, i32 noundef 1)
  br label %do.body

if.else:                                          ; preds = %entry
  %27 = zext i32 %and.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %27, ptr @__sancov_gen_cov_switch_values.82)
  switch i32 %and.i, label %sw.default.i64 [
    i32 512, label %if.else.sw.bb.i51_crit_edge
    i32 768, label %if.else.sw.bb.i51_crit_edge72
  ]

if.else.sw.bb.i51_crit_edge72:                    ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i51

if.else.sw.bb.i51_crit_edge:                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i51

sw.bb.i51:                                        ; preds = %if.else.sw.bb.i51_crit_edge, %if.else.sw.bb.i51_crit_edge72
  %arrayidx3.i33 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %28 = ptrtoint ptr %arrayidx3.i33 to i32
  call void @__asan_load8_noabort(i32 %28)
  %29 = load i64, ptr %arrayidx3.i33, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add.i, i64 %conv.i)
  %cmp.i34 = icmp ult i64 %add.i, %conv.i
  %inc.i35 = zext i1 %cmp.i34 to i64
  %size.sroa.12.1.i36 = add i64 %29, %inc.i35
  %or.i37 = tail call i64 @llvm.fshl.i64(i64 %size.sroa.12.1.i36, i64 %add.i, i64 3) #12
  %cond.i41 = sub nuw nsw i32 112, %3
  %buffer.i42 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr.i43 = getelementptr i8, ptr %buffer.i42, i32 %3
  %30 = ptrtoint ptr %add.ptr.i43 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 -128, ptr %add.ptr.i43, align 1
  %31 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %bufcnt, align 8
  %add.ptr37.i44 = getelementptr i8, ptr %buffer.i42, i32 %32
  %add.ptr38.i45 = getelementptr i8, ptr %add.ptr37.i44, i32 1
  %sub39.i46 = sub nuw nsw i32 111, %3
  %33 = call ptr @memset(ptr %add.ptr38.i45, i32 0, i32 %sub39.i46)
  %34 = load i32, ptr %bufcnt, align 8
  %add.ptr43.i47 = getelementptr i8, ptr %buffer.i42, i32 %34
  %add.ptr44.i48 = getelementptr i8, ptr %add.ptr43.i47, i32 %cond.i41
  %35 = ptrtoint ptr %add.ptr44.i48 to i32
  call void @__asan_storeN_noabort(i32 %35, i32 8)
  store i64 %or.i37, ptr %add.ptr44.i48, align 1
  %bits.sroa.5.0.add.ptr44.sroa_idx.i49 = getelementptr inbounds i8, ptr %add.ptr44.i48, i32 8
  br label %atmel_sha_fill_padding.exit69

sw.default.i64:                                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  %cond60.i55 = sub nuw nsw i32 56, %3
  %buffer61.i56 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr64.i57 = getelementptr i8, ptr %buffer61.i56, i32 %3
  %36 = ptrtoint ptr %add.ptr64.i57 to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 -128, ptr %add.ptr64.i57, align 1
  %37 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %bufcnt, align 8
  %add.ptr68.i58 = getelementptr i8, ptr %buffer61.i56, i32 %38
  %add.ptr69.i59 = getelementptr i8, ptr %add.ptr68.i58, i32 1
  %sub70.i60 = sub nuw nsw i32 55, %3
  %39 = call ptr @memset(ptr %add.ptr69.i59, i32 0, i32 %sub70.i60)
  %40 = load i32, ptr %bufcnt, align 8
  %add.ptr74.i61 = getelementptr i8, ptr %buffer61.i56, i32 %40
  %add.ptr75.i62 = getelementptr i8, ptr %add.ptr74.i61, i32 %cond60.i55
  br label %atmel_sha_fill_padding.exit69

atmel_sha_fill_padding.exit69:                    ; preds = %sw.default.i64, %sw.bb.i51
  %bits.sroa.5.0.add.ptr44.sroa_idx.i49.sink = phi ptr [ %bits.sroa.5.0.add.ptr44.sroa_idx.i49, %sw.bb.i51 ], [ %add.ptr75.i62, %sw.default.i64 ]
  %.pn = phi i32 [ 128, %sw.bb.i51 ], [ 64, %sw.default.i64 ]
  %41 = ptrtoint ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i49.sink to i32
  call void @__asan_storeN_noabort(i32 %41, i32 8)
  store i64 %shl.i, ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i49.sink, align 1
  %add77.sink.i65 = sub nuw nsw i32 %.pn, %3
  %42 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %bufcnt, align 8
  %add79.i66 = add i32 %add77.sink.i65, %43
  %44 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %storemerge.in.i67 = load i32, ptr %flags.i, align 4
  %storemerge.i68 = or i32 %storemerge.in.i67, 16777216
  store i32 %storemerge.i68, ptr %flags.i, align 4
  store i32 0, ptr %bufcnt, align 8
  %buffer = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  tail call fastcc void @atmel_sha_xmit_cpu(ptr noundef %dd, ptr noundef %buffer, i32 noundef %add79.i66)
  br label %do.body

do.body:                                          ; preds = %atmel_sha_fill_padding.exit69, %atmel_sha_fill_padding.exit
  %err.0 = phi i32 [ %call4, %atmel_sha_fill_padding.exit ], [ -115, %atmel_sha_fill_padding.exit69 ]
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_final_req.__UNIQUE_ID_ddebug263, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_final_req, %if.then11)) #12
          to label %do.end [label %if.then11], !srcloc !198

if.then11:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %45 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %dev, align 4
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_final_req.__UNIQUE_ID_ddebug263, ptr noundef %46, ptr noundef nonnull @.str.70, i32 noundef %err.0) #12
  br label %do.end

do.end:                                           ; preds = %if.then11, %do.body
  ret i32 %err.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @atmel_sha_finish_req(ptr nocapture noundef %req, i32 noundef %err) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 6
  %0 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %__ctx.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %err)
  %tobool.not = icmp eq i32 %err, 0
  br i1 %tobool.not, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %digest.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 2
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %2 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags.i, align 4
  %and.i = lshr i32 %3, 8
  %4 = and i32 %and.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %4)
  %5 = icmp ult i32 %4, 5
  br i1 %5, label %switch.lookup, label %if.then.atmel_sha_copy_hash.exit_crit_edge

if.then.atmel_sha_copy_hash.exit_crit_edge:       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_copy_hash.exit

switch.lookup:                                    ; preds = %if.then
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.atmel_sha_finish_req, i32 0, i32 %4
  %6 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %6)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %switch.lookup
  %i.014.i = phi i32 [ 0, %switch.lookup ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  %7 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %__ctx.i, align 8
  %mul.i = shl i32 %i.014.i, 2
  %add.i = add nuw nsw i32 %mul.i, 128
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %8, i32 0, i32 5
  %9 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %10, i32 %add.i
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #12, !srcloc !197
  %12 = tail call i32 @llvm.bswap.i32(i32 %11) #12
  %arrayidx.i = getelementptr i32, ptr %digest.i, i32 %i.014.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %arrayidx.i, align 4
  %inc.i = add nuw nsw i32 %i.014.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %switch.load
  br i1 %exitcond.not.i, label %for.end.i, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  %14 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %flags.i, align 4
  %or.i = or i32 %15, 33554432
  store i32 %or.i, ptr %flags.i, align 4
  br label %atmel_sha_copy_hash.exit

atmel_sha_copy_hash.exit:                         ; preds = %for.end.i, %if.then.atmel_sha_copy_hash.exit_crit_edge
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 9
  %16 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %flags, align 4
  %and = and i32 %17, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool2.not = icmp eq i32 %and, 0
  br i1 %tobool2.not, label %atmel_sha_copy_hash.exit.if.end6_crit_edge, label %if.then3

atmel_sha_copy_hash.exit.if.end6_crit_edge:       ; preds = %atmel_sha_copy_hash.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end6

if.then3:                                         ; preds = %atmel_sha_copy_hash.exit
  %18 = ptrtoint ptr %__ctx.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %__ctx.i, align 8
  %digcnt.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 40
  %20 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %20)
  %21 = load i64, ptr %digcnt.i, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %21)
  %tobool.not.i = icmp eq i64 %21, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then3.if.then.i_crit_edge

if.then3.if.then.i_crit_edge:                     ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then.i

lor.lhs.false.i:                                  ; preds = %if.then3
  %arrayidx3.i = getelementptr %struct.ahash_request, ptr %req, i32 1, i32 5, i32 48
  %22 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_load8_noabort(i32 %22)
  %23 = load i64, ptr %arrayidx3.i, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %23)
  %tobool4.not.i = icmp eq i64 %23, 0
  br i1 %tobool4.not.i, label %lor.lhs.false.i.do.body.i_crit_edge, label %lor.lhs.false.i.if.then.i_crit_edge

lor.lhs.false.i.if.then.i_crit_edge:              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then.i

lor.lhs.false.i.do.body.i_crit_edge:              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body.i

if.then.i:                                        ; preds = %lor.lhs.false.i.if.then.i_crit_edge, %if.then3.if.then.i_crit_edge
  %result.i.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 0, i32 3
  %24 = ptrtoint ptr %result.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %result.i.i, align 32
  %tobool.not.i.i = icmp eq ptr %25, null
  br i1 %tobool.not.i.i, label %if.then.i.do.body.i_crit_edge, label %if.end.i.i

if.then.i.do.body.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %do.body.i

if.end.i.i:                                       ; preds = %if.then.i
  %26 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %flags.i, align 4
  %and.i.i = lshr i32 %27, 8
  %28 = and i32 %and.i.i, 7
  %29 = zext i32 %28 to i64
  call void @__sanitizer_cov_trace_switch(i64 %29, ptr @__sancov_gen_cov_switch_values.83)
  switch i32 %28, label %sw.bb.i.i [
    i32 3, label %sw.bb14.i.i
    i32 4, label %sw.bb2.i.i
    i32 1, label %sw.bb6.i.i
    i32 2, label %sw.bb10.i.i
  ]

sw.bb.i.i:                                        ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %30 = call ptr @memcpy(ptr %25, ptr %digest.i, i32 20)
  br label %do.body.i

sw.bb2.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %31 = call ptr @memcpy(ptr %25, ptr %digest.i, i32 28)
  br label %do.body.i

sw.bb6.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %32 = call ptr @memcpy(ptr %25, ptr %digest.i, i32 32)
  br label %do.body.i

sw.bb10.i.i:                                      ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %33 = call ptr @memcpy(ptr %25, ptr %digest.i, i32 48)
  br label %do.body.i

sw.bb14.i.i:                                      ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #14
  %34 = call ptr @memcpy(ptr %25, ptr %digest.i, i32 64)
  br label %do.body.i

do.body.i:                                        ; preds = %sw.bb14.i.i, %sw.bb10.i.i, %sw.bb6.i.i, %sw.bb2.i.i, %sw.bb.i.i, %if.then.i.do.body.i_crit_edge, %lor.lhs.false.i.do.body.i_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_finish.__UNIQUE_ID_ddebug264, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_finish_req, %if.then9.i)) #12
          to label %if.end6 [label %if.then9.i], !srcloc !198

if.then9.i:                                       ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #14
  %dev.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %19, i32 0, i32 2
  %35 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dev.i, align 4
  %arrayidx11.i = getelementptr %struct.ahash_request, ptr %req, i32 1, i32 5, i32 48
  %37 = ptrtoint ptr %arrayidx11.i to i32
  call void @__asan_load8_noabort(i32 %37)
  %38 = load i64, ptr %arrayidx11.i, align 8
  %39 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %39)
  %40 = load i64, ptr %digcnt.i, align 8
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 5, i32 56
  %41 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %bufcnt.i, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_finish.__UNIQUE_ID_ddebug264, ptr noundef %36, ptr noundef nonnull @.str.72, i64 noundef %38, i64 noundef %40, i32 noundef %42) #12
  br label %if.end6

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %flags5 = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 0, i32 1
  %43 = ptrtoint ptr %flags5 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %flags5, align 4
  %or = or i32 %44, 8388608
  store i32 %or, ptr %flags5, align 4
  br label %if.end6

if.end6:                                          ; preds = %if.else, %if.then9.i, %do.body.i, %atmel_sha_copy_hash.exit.if.end6_crit_edge
  %err.addr.0 = phi i32 [ %err, %if.else ], [ 0, %atmel_sha_copy_hash.exit.if.end6_crit_edge ], [ 0, %do.body.i ], [ 0, %if.then9.i ]
  %req1.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 11
  %45 = ptrtoint ptr %req1.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %req1.i, align 4
  %flags.i14 = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 9
  %47 = ptrtoint ptr %flags.i14 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %flags.i14, align 4
  %and.i15 = and i32 %48, -236
  store i32 %and.i15, ptr %flags.i14, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 3
  %49 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %50) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 12
  %51 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %52)
  %tobool.not.i16 = icmp eq i8 %52, 0
  br i1 %tobool.not.i16, label %lor.lhs.false.i17, label %if.end6.land.lhs.true.i_crit_edge

if.end6.land.lhs.true.i_crit_edge:                ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i17:                                ; preds = %if.end6
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 13
  %53 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %54)
  %tobool2.not.i = icmp eq i8 %54, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i17.if.end.i_crit_edge, label %lor.lhs.false.i17.land.lhs.true.i_crit_edge

lor.lhs.false.i17.land.lhs.true.i_crit_edge:      ; preds = %lor.lhs.false.i17
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i17.if.end.i_crit_edge:             ; preds = %lor.lhs.false.i17
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i17.land.lhs.true.i_crit_edge, %if.end6.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %46, i32 0, i32 1
  %55 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %56, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i18

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i18:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %56(ptr noundef %46, i32 noundef %err.addr.0) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i18, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i17.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i19 = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i19, label %if.then.i.i, label %if.end.i.atmel_sha_complete.exit_crit_edge

if.end.i.atmel_sha_complete.exit_crit_edge:       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_complete.exit

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %1, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %atmel_sha_complete.exit

atmel_sha_complete.exit:                          ; preds = %if.then.i.i, %if.end.i.atmel_sha_complete.exit_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_update_dma_start(ptr noundef %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 6
  %total = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 76
  %2 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %total, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not = icmp eq i32 %3, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  %bufcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %4 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %bufcnt, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool1.not = icmp eq i32 %5, 0
  br i1 %tobool1.not, label %lor.lhs.false, label %if.end.if.then3_crit_edge

if.end.if.then3_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then3

lor.lhs.false:                                    ; preds = %if.end
  %offset = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 72
  %6 = ptrtoint ptr %offset to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %offset, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool2.not = icmp eq i32 %7, 0
  br i1 %tobool2.not, label %do.body, label %lor.lhs.false.if.then3_crit_edge

lor.lhs.false.if.then3_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then3

if.then3:                                         ; preds = %lor.lhs.false.if.then3_crit_edge, %if.end.if.then3_crit_edge
  %call4 = tail call fastcc i32 @atmel_sha_update_dma_slow(ptr noundef %dd)
  br label %cleanup

do.body:                                          ; preds = %lor.lhs.false
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_update_dma_start.__UNIQUE_ID_ddebug258, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_update_dma_start, %if.then10)) #12
          to label %do.end [label %if.then10], !srcloc !198

if.then10:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %8 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dev, align 4
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %arrayidx, align 8
  %12 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %12)
  %13 = load i64, ptr %digcnt, align 8
  %14 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %bufcnt, align 8
  %16 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %total, align 4
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_update_dma_start.__UNIQUE_ID_ddebug258, ptr noundef %9, ptr noundef nonnull @.str.48, i64 noundef %11, i64 noundef %13, i32 noundef %15, i32 noundef %17) #12
  br label %do.end

do.end:                                           ; preds = %if.then10, %do.body
  %sg16 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 68
  %18 = ptrtoint ptr %sg16 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %sg16, align 4
  %offset17 = getelementptr inbounds %struct.scatterlist, ptr %19, i32 0, i32 1
  %20 = ptrtoint ptr %offset17 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %offset17, align 4
  %and = and i32 %21, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.end20, label %if.then18

if.then18:                                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  %call19 = tail call fastcc i32 @atmel_sha_update_dma_slow(ptr noundef %dd)
  br label %cleanup

if.end20:                                         ; preds = %do.end
  %22 = ptrtoint ptr %19 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %19, align 4
  %and.i = and i32 %23, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %land.lhs.true, label %if.then33

land.lhs.true:                                    ; preds = %if.end20
  %length22 = getelementptr inbounds %struct.scatterlist, ptr %19, i32 0, i32 2
  %24 = ptrtoint ptr %length22 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %length22, align 4
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %26 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %block_size, align 8
  %sub = add i32 %27, -1
  %and23 = and i32 %sub, %25
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and23)
  %cmp24 = icmp eq i32 %and23, 0
  br i1 %cmp24, label %if.end27, label %if.then25

if.then25:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  %call26 = tail call fastcc i32 @atmel_sha_update_dma_slow(ptr noundef %dd)
  br label %cleanup

if.end27:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  %28 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %total, align 4
  %30 = ptrtoint ptr %length22 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %length22, align 4
  %32 = tail call i32 @llvm.umin.i32(i32 %29, i32 %31)
  br label %if.end42

if.then33:                                        ; preds = %if.end20
  %33 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %total, align 4
  %length29215 = getelementptr inbounds %struct.scatterlist, ptr %19, i32 0, i32 2
  %35 = ptrtoint ptr %length29215 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %length29215, align 4
  %37 = tail call i32 @llvm.umin.i32(i32 %34, i32 %36)
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %38 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %flags, align 4
  %and34 = and i32 %39, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and34)
  %tobool35.not = icmp eq i32 %and34, 0
  br i1 %tobool35.not, label %if.then36, label %if.then33.if.end42_crit_edge

if.then33.if.end42_crit_edge:                     ; preds = %if.then33
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end42

if.then36:                                        ; preds = %if.then33
  call void @__sanitizer_cov_trace_pc() #14
  %block_size37 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %40 = ptrtoint ptr %block_size37 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %block_size37, align 8
  %sub38.not = sub i32 0, %41
  %sub40 = and i32 %37, %sub38.not
  br label %if.end42

if.end42:                                         ; preds = %if.then36, %if.then33.if.end42_crit_edge, %if.end27
  %42 = phi i32 [ %34, %if.then33.if.end42_crit_edge ], [ %34, %if.then36 ], [ %29, %if.end27 ]
  %length.0 = phi i32 [ %37, %if.then33.if.end42_crit_edge ], [ %sub40, %if.then36 ], [ %32, %if.end27 ]
  %sub44 = sub i32 %42, %length.0
  %43 = ptrtoint ptr %total to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %sub44, ptr %total, align 4
  %44 = ptrtoint ptr %offset to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %length.0, ptr %offset, align 8
  %flags46 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %45 = ptrtoint ptr %flags46 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %flags46, align 4
  %and47 = and i32 %46, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and47)
  %tobool48.not = icmp eq i32 %and47, 0
  br i1 %tobool48.not, label %if.end42.if.end107_crit_edge, label %land.end

if.end42.if.end107_crit_edge:                     ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end107

land.end:                                         ; preds = %if.end42
  call void @__sanitizer_cov_trace_cmp4(i32 %42, i32 %length.0)
  %tobool50.not = icmp eq i32 %42, %length.0
  %land.ext = zext i1 %tobool50.not to i32
  br i1 %tobool50.not, label %if.then54, label %land.end.if.end107_crit_edge

land.end.if.end107_crit_edge:                     ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end107

if.then54:                                        ; preds = %land.end
  %block_size55 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %47 = ptrtoint ptr %block_size55 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %block_size55, align 8
  %sub56 = add i32 %48, -1
  %and57 = and i32 %sub56, %42
  %sub58 = sub i32 %42, %and57
  %add = add nuw nsw i32 %and57, %sub44
  %49 = ptrtoint ptr %total to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %add, ptr %total, align 4
  %50 = ptrtoint ptr %offset to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %sub58, ptr %offset, align 8
  tail call fastcc void @atmel_sha_append_sg(ptr noundef %__ctx.i)
  tail call fastcc void @atmel_sha_fill_padding(ptr noundef %__ctx.i, i32 noundef %sub58)
  %dev63 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %51 = ptrtoint ptr %dev63 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %dev63, align 4
  %buffer = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %buflen = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 60
  %53 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %buflen, align 4
  %55 = ptrtoint ptr %block_size55 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %block_size55, align 8
  %add65 = add i32 %56, %54
  %call66 = tail call fastcc i32 @dma_map_single_attrs(ptr noundef %52, ptr noundef %buffer, i32 noundef %add65)
  %dma_addr = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 64
  %57 = ptrtoint ptr %dma_addr to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %call66, ptr %dma_addr, align 8
  %58 = ptrtoint ptr %dev63 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %dev63, align 4
  tail call void @debug_dma_mapping_error(ptr noundef %59, i32 noundef %call66) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call66)
  %cmp.i.not = icmp eq i32 %call66, -1
  br i1 %cmp.i.not, label %do.end74, label %if.end80

do.end74:                                         ; preds = %if.then54
  call void @__sanitizer_cov_trace_pc() #14
  %60 = ptrtoint ptr %dev63 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %dev63, align 4
  %62 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %buflen, align 4
  %64 = ptrtoint ptr %block_size55 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %block_size55, align 8
  %add78 = add i32 %65, %63
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %61, ptr noundef nonnull @.str.49, i32 noundef %add78) #16
  %call79 = tail call fastcc i32 @atmel_sha_complete(ptr noundef %dd, i32 noundef -22)
  br label %cleanup

if.end80:                                         ; preds = %if.then54
  call void @__sanitizer_cov_trace_cmp4(i32 %42, i32 %and57)
  %cmp81 = icmp eq i32 %42, %and57
  br i1 %cmp81, label %if.then82, label %if.else

if.then82:                                        ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #14
  %66 = ptrtoint ptr %flags46 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %flags46, align 4
  %and84 = and i32 %67, -131073
  store i32 %and84, ptr %flags46, align 4
  %68 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %bufcnt, align 8
  store i32 0, ptr %bufcnt, align 8
  %70 = ptrtoint ptr %dma_addr to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %dma_addr, align 8
  %call88 = tail call fastcc i32 @atmel_sha_xmit_start(ptr noundef %dd, i32 noundef %71, i32 noundef %69, i32 noundef 0, i32 noundef 0, i32 noundef %land.ext)
  br label %cleanup

if.else:                                          ; preds = %if.end80
  %72 = ptrtoint ptr %sg16 to i32
  call void @__asan_store4_noabort(i32 %72)
  store ptr %19, ptr %sg16, align 4
  %73 = ptrtoint ptr %dev63 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %dev63, align 4
  %call92 = tail call i32 @dma_map_sg_attrs(ptr noundef %74, ptr noundef %19, i32 noundef 1, i32 noundef 1, i32 noundef 0) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call92)
  %tobool93.not = icmp eq i32 %call92, 0
  br i1 %tobool93.not, label %do.end97, label %if.end100

do.end97:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  %75 = ptrtoint ptr %dev63 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %dev63, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %76, ptr noundef nonnull @.str.51) #16
  %call99 = tail call fastcc i32 @atmel_sha_complete(ptr noundef %dd, i32 noundef -22)
  br label %cleanup

if.end100:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  %77 = ptrtoint ptr %flags46 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %flags46, align 4
  %or = or i32 %78, 131072
  store i32 %or, ptr %flags46, align 4
  %79 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %bufcnt, align 8
  store i32 0, ptr %bufcnt, align 8
  %81 = ptrtoint ptr %sg16 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %sg16, align 4
  %dma_address = getelementptr inbounds %struct.scatterlist, ptr %82, i32 0, i32 3
  %83 = ptrtoint ptr %dma_address to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %dma_address, align 4
  %85 = ptrtoint ptr %dma_addr to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %dma_addr, align 8
  %call106 = tail call fastcc i32 @atmel_sha_xmit_start(ptr noundef %dd, i32 noundef %84, i32 noundef %sub58, i32 noundef %86, i32 noundef %80, i32 noundef %land.ext)
  br label %cleanup

if.end107:                                        ; preds = %land.end.if.end107_crit_edge, %if.end42.if.end107_crit_edge
  %dev108 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %87 = ptrtoint ptr %dev108 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %dev108, align 4
  %call110 = tail call i32 @dma_map_sg_attrs(ptr noundef %88, ptr noundef %19, i32 noundef 1, i32 noundef 1, i32 noundef 0) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call110)
  %tobool111.not = icmp eq i32 %call110, 0
  br i1 %tobool111.not, label %do.end115, label %if.end118

do.end115:                                        ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #14
  %89 = ptrtoint ptr %dev108 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %dev108, align 4
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %90, ptr noundef nonnull @.str.51) #16
  %call117 = tail call fastcc i32 @atmel_sha_complete(ptr noundef %dd, i32 noundef -22)
  br label %cleanup

if.end118:                                        ; preds = %if.end107
  call void @__sanitizer_cov_trace_pc() #14
  %91 = ptrtoint ptr %flags46 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %flags46, align 4
  %or120 = or i32 %92, 131072
  store i32 %or120, ptr %flags46, align 4
  %93 = ptrtoint ptr %sg16 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %sg16, align 4
  %dma_address122 = getelementptr inbounds %struct.scatterlist, ptr %94, i32 0, i32 3
  %95 = ptrtoint ptr %dma_address122 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %dma_address122, align 4
  %call123 = tail call fastcc i32 @atmel_sha_xmit_start(ptr noundef %dd, i32 noundef %96, i32 noundef %length.0, i32 noundef 0, i32 noundef 0, i32 noundef 0)
  br label %cleanup

cleanup:                                          ; preds = %if.end118, %do.end115, %if.end100, %do.end97, %if.then82, %do.end74, %if.then25, %if.then18, %if.then3, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4, %if.then3 ], [ -22, %do.end74 ], [ %call88, %if.then82 ], [ %call106, %if.end100 ], [ -22, %do.end97 ], [ %call123, %if.end118 ], [ -22, %do.end115 ], [ %call26, %if.then25 ], [ %call19, %if.then18 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_unmap_sg_attrs(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @sg_next(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_unmap_page_attrs(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_update_dma_slow(ptr noundef %dd) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  %__ctx.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 6
  tail call fastcc void @atmel_sha_append_sg(ptr noundef %__ctx.i)
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %2 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags, align 4
  %and = and i32 %3, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.rhs

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %total = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 76
  %4 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %total, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool2.not = icmp eq i32 %5, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %6 = phi i1 [ false, %entry.land.end_crit_edge ], [ %tobool2.not, %land.rhs ]
  %land.ext = zext i1 %6 to i32
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_update_dma_slow.__UNIQUE_ID_ddebug257, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_update_dma_slow, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %7 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %dev, align 4
  %bufcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %9 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %bufcnt, align 8
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %11)
  %12 = load i64, ptr %arrayidx, align 8
  %13 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %13)
  %14 = load i64, ptr %digcnt, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_update_dma_slow.__UNIQUE_ID_ddebug257, ptr noundef %8, ptr noundef nonnull @.str.56, i32 noundef %10, i64 noundef %12, i64 noundef %14, i32 noundef %land.ext) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %land.end
  br i1 %6, label %if.then11, label %lor.lhs.false.critedge

if.then11:                                        ; preds = %do.end
  %digcnt.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %15 = ptrtoint ptr %digcnt.i to i32
  call void @__asan_load8_noabort(i32 %15)
  %16 = load i64, ptr %digcnt.i, align 8
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %17 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %bufcnt.i, align 8
  %conv.i = zext i32 %18 to i64
  %add.i = add i64 %16, %conv.i
  %shl.i = shl i64 %add.i, 3
  %19 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %flags, align 4
  %and.i = and i32 %20, 1792
  %21 = zext i32 %and.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %21, ptr @__sancov_gen_cov_switch_values.84)
  switch i32 %and.i, label %sw.default.i [
    i32 512, label %if.then11.sw.bb.i_crit_edge
    i32 768, label %if.then11.sw.bb.i_crit_edge39
  ]

if.then11.sw.bb.i_crit_edge39:                    ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i

if.then11.sw.bb.i_crit_edge:                      ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb.i

sw.bb.i:                                          ; preds = %if.then11.sw.bb.i_crit_edge, %if.then11.sw.bb.i_crit_edge39
  %arrayidx3.i = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %22 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_load8_noabort(i32 %22)
  %23 = load i64, ptr %arrayidx3.i, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add.i, i64 %conv.i)
  %cmp.i = icmp ult i64 %add.i, %conv.i
  %inc.i = zext i1 %cmp.i to i64
  %size.sroa.12.1.i = add i64 %23, %inc.i
  %or.i = tail call i64 @llvm.fshl.i64(i64 %size.sroa.12.1.i, i64 %add.i, i64 3) #12
  %and29.i = and i32 %18, 127
  call void @__sanitizer_cov_trace_const_cmp4(i32 112, i32 %and29.i)
  %cmp30.i = icmp ult i32 %and29.i, 112
  %..i = select i1 %cmp30.i, i32 112, i32 240
  %cond.i = sub nsw i32 %..i, %and29.i
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr.i = getelementptr i8, ptr %buffer.i, i32 %18
  %24 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 -128, ptr %add.ptr.i, align 1
  %25 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %bufcnt.i, align 8
  %add.ptr37.i = getelementptr i8, ptr %buffer.i, i32 %26
  %add.ptr38.i = getelementptr i8, ptr %add.ptr37.i, i32 1
  %sub39.i = add nsw i32 %cond.i, -1
  %27 = call ptr @memset(ptr %add.ptr38.i, i32 0, i32 %sub39.i)
  %28 = load i32, ptr %bufcnt.i, align 8
  %add.ptr43.i = getelementptr i8, ptr %buffer.i, i32 %28
  %add.ptr44.i = getelementptr i8, ptr %add.ptr43.i, i32 %cond.i
  %29 = ptrtoint ptr %add.ptr44.i to i32
  call void @__asan_storeN_noabort(i32 %29, i32 8)
  store i64 %or.i, ptr %add.ptr44.i, align 1
  %bits.sroa.5.0.add.ptr44.sroa_idx.i = getelementptr inbounds i8, ptr %add.ptr44.i, i32 8
  %30 = ptrtoint ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %30, i32 8)
  store i64 %shl.i, ptr %bits.sroa.5.0.add.ptr44.sroa_idx.i, align 1
  %add46.i = add nsw i32 %cond.i, 16
  br label %atmel_sha_fill_padding.exit

sw.default.i:                                     ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #14
  %and52.i = and i32 %18, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %and52.i)
  %cmp53.i = icmp ult i32 %and52.i, 56
  %.124.i = select i1 %cmp53.i, i32 56, i32 120
  %cond60.i = sub nsw i32 %.124.i, %and52.i
  %buffer61.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 2
  %add.ptr64.i = getelementptr i8, ptr %buffer61.i, i32 %18
  %31 = ptrtoint ptr %add.ptr64.i to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 -128, ptr %add.ptr64.i, align 1
  %32 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %bufcnt.i, align 8
  %add.ptr68.i = getelementptr i8, ptr %buffer61.i, i32 %33
  %add.ptr69.i = getelementptr i8, ptr %add.ptr68.i, i32 1
  %sub70.i = add nsw i32 %cond60.i, -1
  %34 = call ptr @memset(ptr %add.ptr69.i, i32 0, i32 %sub70.i)
  %35 = load i32, ptr %bufcnt.i, align 8
  %add.ptr74.i = getelementptr i8, ptr %buffer61.i, i32 %35
  %add.ptr75.i = getelementptr i8, ptr %add.ptr74.i, i32 %cond60.i
  %36 = ptrtoint ptr %add.ptr75.i to i32
  call void @__asan_storeN_noabort(i32 %36, i32 8)
  store i64 %shl.i, ptr %add.ptr75.i, align 1
  %add77.i = add nsw i32 %cond60.i, 8
  br label %atmel_sha_fill_padding.exit

atmel_sha_fill_padding.exit:                      ; preds = %sw.default.i, %sw.bb.i
  %add77.sink.i = phi i32 [ %add77.i, %sw.default.i ], [ %add46.i, %sw.bb.i ]
  %37 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %bufcnt.i, align 8
  %add79.i = add i32 %38, %add77.sink.i
  store i32 %add79.i, ptr %bufcnt.i, align 8
  %39 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %39)
  %storemerge.in.i = load i32, ptr %flags, align 4
  %storemerge.i = or i32 %storemerge.in.i, 16777216
  store i32 %storemerge.i, ptr %flags, align 4
  br label %if.then15

lor.lhs.false.critedge:                           ; preds = %do.end
  %bufcnt14 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %40 = ptrtoint ptr %bufcnt14 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %bufcnt14, align 8
  %buflen = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 60
  %42 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %buflen, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %41, i32 %43)
  %cmp = icmp eq i32 %41, %43
  br i1 %cmp, label %lor.lhs.false.critedge.if.then15_crit_edge, label %lor.lhs.false.critedge.cleanup_crit_edge

lor.lhs.false.critedge.cleanup_crit_edge:         ; preds = %lor.lhs.false.critedge
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

lor.lhs.false.critedge.if.then15_crit_edge:       ; preds = %lor.lhs.false.critedge
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then15

if.then15:                                        ; preds = %lor.lhs.false.critedge.if.then15_crit_edge, %atmel_sha_fill_padding.exit
  %bufcnt16 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %44 = ptrtoint ptr %bufcnt16 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %bufcnt16, align 8
  store i32 0, ptr %bufcnt16, align 8
  %call18 = tail call fastcc i32 @atmel_sha_xmit_dma_map(ptr noundef %dd, ptr noundef %__ctx.i, i32 noundef %45, i32 noundef %land.ext)
  br label %cleanup

cleanup:                                          ; preds = %if.then15, %lor.lhs.false.critedge.cleanup_crit_edge
  %retval.0 = phi i32 [ %call18, %if.then15 ], [ 0, %lor.lhs.false.critedge.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @atmel_sha_append_sg(ptr noundef %ctx) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %total = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 10
  %bufcnt = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 5
  %buflen = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 6
  %0 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %bufcnt, align 8
  %2 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %buflen, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %1)
  %cmp1 = icmp ugt i32 %3, %1
  br i1 %cmp1, label %land.rhs.lr.ph, label %entry.while.end_crit_edge

entry.while.end_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.end

land.rhs.lr.ph:                                   ; preds = %entry
  %sg = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 8
  %offset = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 9
  %buffer = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 13
  br label %land.rhs

land.rhs:                                         ; preds = %while.cond.backedge.land.rhs_crit_edge, %land.rhs.lr.ph
  %4 = phi i32 [ %3, %land.rhs.lr.ph ], [ %22, %while.cond.backedge.land.rhs_crit_edge ]
  %5 = phi i32 [ %1, %land.rhs.lr.ph ], [ %20, %while.cond.backedge.land.rhs_crit_edge ]
  %6 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %total, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool.not = icmp eq i32 %7, 0
  br i1 %tobool.not, label %land.rhs.while.end_crit_edge, label %while.body

land.rhs.while.end_crit_edge:                     ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.end

while.body:                                       ; preds = %land.rhs
  %8 = ptrtoint ptr %sg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sg, align 4
  %length = getelementptr inbounds %struct.scatterlist, ptr %9, i32 0, i32 2
  %10 = ptrtoint ptr %length to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %length, align 4
  %12 = ptrtoint ptr %offset to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %offset, align 8
  %sub = sub i32 %11, %13
  %14 = tail call i32 @llvm.umin.i32(i32 %sub, i32 %7)
  %sub5 = sub i32 %4, %5
  %15 = tail call i32 @llvm.umin.i32(i32 %14, i32 %sub5)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp12 = icmp eq i32 %15, 0
  br i1 %cmp12, label %if.then, label %if.end

if.then:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp15 = icmp eq i32 %11, 0
  br i1 %cmp15, label %land.lhs.true, label %if.then.while.end_crit_edge

if.then.while.end_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.end

land.lhs.true:                                    ; preds = %if.then
  %16 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %9, align 4
  %and.i = and i32 %17, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %if.then17, label %land.lhs.true.while.end_crit_edge

land.lhs.true.while.end_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.end

if.then17:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  %call19 = tail call ptr @sg_next(ptr noundef %9) #12
  %18 = ptrtoint ptr %sg to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %call19, ptr %sg, align 4
  br label %while.cond.backedge

while.cond.backedge:                              ; preds = %if.else41, %if.then39, %if.end.while.cond.backedge_crit_edge, %if.then17
  %19 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %bufcnt, align 8
  %21 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %buflen, align 4
  %cmp = icmp ugt i32 %22, %20
  br i1 %cmp, label %while.cond.backedge.land.rhs_crit_edge, label %while.cond.backedge.while.end_crit_edge

while.cond.backedge.while.end_crit_edge:          ; preds = %while.cond.backedge
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.end

while.cond.backedge.land.rhs_crit_edge:           ; preds = %while.cond.backedge
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.rhs

if.end:                                           ; preds = %while.body
  %add.ptr = getelementptr i8, ptr %buffer, i32 %5
  tail call void @scatterwalk_map_and_copy(ptr noundef %add.ptr, ptr noundef %9, i32 noundef %13, i32 noundef %15, i32 noundef 0) #12
  %23 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %bufcnt, align 8
  %add = add i32 %24, %15
  store i32 %add, ptr %bufcnt, align 8
  %25 = ptrtoint ptr %offset to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %offset, align 8
  %add26 = add i32 %26, %15
  store i32 %add26, ptr %offset, align 8
  %27 = ptrtoint ptr %total to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %total, align 4
  %sub28 = sub i32 %28, %15
  store i32 %sub28, ptr %total, align 4
  %29 = ptrtoint ptr %sg to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %sg, align 4
  %length31 = getelementptr inbounds %struct.scatterlist, ptr %30, i32 0, i32 2
  %31 = ptrtoint ptr %length31 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %length31, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %add26, i32 %32)
  %cmp32 = icmp eq i32 %add26, %32
  br i1 %cmp32, label %if.then33, label %if.end.while.cond.backedge_crit_edge

if.end.while.cond.backedge_crit_edge:             ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %while.cond.backedge

if.then33:                                        ; preds = %if.end
  %call35 = tail call ptr @sg_next(ptr noundef %30) #12
  %33 = ptrtoint ptr %sg to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %call35, ptr %sg, align 4
  %tobool38.not = icmp eq ptr %call35, null
  br i1 %tobool38.not, label %if.else41, label %if.then39

if.then39:                                        ; preds = %if.then33
  call void @__sanitizer_cov_trace_pc() #14
  %34 = ptrtoint ptr %offset to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 0, ptr %offset, align 8
  br label %while.cond.backedge

if.else41:                                        ; preds = %if.then33
  call void @__sanitizer_cov_trace_pc() #14
  %35 = ptrtoint ptr %total to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 0, ptr %total, align 4
  br label %while.cond.backedge

while.end:                                        ; preds = %while.cond.backedge.while.end_crit_edge, %land.lhs.true.while.end_crit_edge, %if.then.while.end_crit_edge, %land.rhs.while.end_crit_edge, %entry.while.end_crit_edge
  ret void
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc void @atmel_sha_fill_padding(ptr nocapture noundef %ctx, i32 noundef %length) unnamed_addr #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %digcnt = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 4
  %0 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %0)
  %1 = load i64, ptr %digcnt, align 8
  %bufcnt = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 5
  %2 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %bufcnt, align 8
  %conv = zext i32 %3 to i64
  %add = add i64 %1, %conv
  %conv11 = sext i32 %length to i64
  %add13 = add i64 %add, %conv11
  %shl = shl i64 %add13, 3
  %flags = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 1
  %4 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags, align 4
  %and = and i32 %5, 1792
  %6 = zext i32 %and to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.85)
  switch i32 %and, label %sw.default [
    i32 512, label %entry.sw.bb_crit_edge
    i32 768, label %entry.sw.bb_crit_edge125
  ]

entry.sw.bb_crit_edge125:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb

entry.sw.bb_crit_edge:                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.bb

sw.bb:                                            ; preds = %entry.sw.bb_crit_edge, %entry.sw.bb_crit_edge125
  %arrayidx3 = getelementptr %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 4, i32 1
  %7 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load8_noabort(i32 %7)
  %8 = load i64, ptr %arrayidx3, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add, i64 %conv)
  %cmp = icmp ult i64 %add, %conv
  %inc = zext i1 %cmp to i64
  call void @__sanitizer_cov_trace_cmp8(i64 %add13, i64 %conv11)
  %cmp16 = icmp ult i64 %add13, %conv11
  %inc20 = zext i1 %cmp16 to i64
  %spec.select = add nuw nsw i64 %inc20, %inc
  %size.sroa.12.1 = add i64 %spec.select, %8
  %or = tail call i64 @llvm.fshl.i64(i64 %size.sroa.12.1, i64 %add13, i64 3)
  %and29 = and i32 %3, 127
  call void @__sanitizer_cov_trace_const_cmp4(i32 112, i32 %and29)
  %cmp30 = icmp ult i32 %and29, 112
  %. = select i1 %cmp30, i32 112, i32 240
  %cond = sub nsw i32 %., %and29
  %buffer = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 13
  %add.ptr = getelementptr i8, ptr %buffer, i32 %3
  %9 = ptrtoint ptr %add.ptr to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 -128, ptr %add.ptr, align 1
  %10 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %bufcnt, align 8
  %add.ptr37 = getelementptr i8, ptr %buffer, i32 %11
  %add.ptr38 = getelementptr i8, ptr %add.ptr37, i32 1
  %sub39 = add nsw i32 %cond, -1
  %12 = call ptr @memset(ptr %add.ptr38, i32 0, i32 %sub39)
  %13 = load i32, ptr %bufcnt, align 8
  %add.ptr43 = getelementptr i8, ptr %buffer, i32 %13
  %add.ptr44 = getelementptr i8, ptr %add.ptr43, i32 %cond
  %14 = ptrtoint ptr %add.ptr44 to i32
  call void @__asan_storeN_noabort(i32 %14, i32 8)
  store i64 %or, ptr %add.ptr44, align 1
  %bits.sroa.5.0.add.ptr44.sroa_idx = getelementptr inbounds i8, ptr %add.ptr44, i32 8
  %15 = ptrtoint ptr %bits.sroa.5.0.add.ptr44.sroa_idx to i32
  call void @__asan_storeN_noabort(i32 %15, i32 8)
  store i64 %shl, ptr %bits.sroa.5.0.add.ptr44.sroa_idx, align 1
  %add46 = add nsw i32 %cond, 16
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %and52 = and i32 %3, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %and52)
  %cmp53 = icmp ult i32 %and52, 56
  %.124 = select i1 %cmp53, i32 56, i32 120
  %cond60 = sub nsw i32 %.124, %and52
  %buffer61 = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 13
  %add.ptr64 = getelementptr i8, ptr %buffer61, i32 %3
  %16 = ptrtoint ptr %add.ptr64 to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 -128, ptr %add.ptr64, align 1
  %17 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %bufcnt, align 8
  %add.ptr68 = getelementptr i8, ptr %buffer61, i32 %18
  %add.ptr69 = getelementptr i8, ptr %add.ptr68, i32 1
  %sub70 = add nsw i32 %cond60, -1
  %19 = call ptr @memset(ptr %add.ptr69, i32 0, i32 %sub70)
  %20 = load i32, ptr %bufcnt, align 8
  %add.ptr74 = getelementptr i8, ptr %buffer61, i32 %20
  %add.ptr75 = getelementptr i8, ptr %add.ptr74, i32 %cond60
  %21 = ptrtoint ptr %add.ptr75 to i32
  call void @__asan_storeN_noabort(i32 %21, i32 8)
  store i64 %shl, ptr %add.ptr75, align 1
  %add77 = add nsw i32 %cond60, 8
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb
  %add77.sink = phi i32 [ %add77, %sw.default ], [ %add46, %sw.bb ]
  %22 = ptrtoint ptr %bufcnt to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %bufcnt, align 8
  %add79 = add i32 %add77.sink, %23
  store i32 %add79, ptr %bufcnt, align 8
  %24 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %24)
  %storemerge.in = load i32, ptr %flags, align 4
  %storemerge = or i32 %storemerge.in, 16777216
  store i32 %storemerge, ptr %flags, align 4
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dma_map_single_attrs(ptr noundef %dev, ptr noundef %ptr, i32 noundef %size) unnamed_addr #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  %call = tail call zeroext i1 @is_vmalloc_addr(ptr noundef %ptr) #12
  br i1 %call, label %land.rhs, label %if.end39

land.rhs:                                         ; preds = %entry
  %.b1 = load i1, ptr @dma_map_single_attrs.__already_done, align 1
  br i1 %.b1, label %land.rhs.return_crit_edge, label %if.then, !prof !194

land.rhs.return_crit_edge:                        ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #14
  br label %return

if.then:                                          ; preds = %land.rhs
  store i1 true, ptr @dma_map_single_attrs.__already_done, align 1
  %call16 = tail call ptr @dev_driver_string(ptr noundef %dev) #12
  %init_name.i = getelementptr inbounds %struct.device, ptr %dev, i32 0, i32 3
  %0 = ptrtoint ptr %init_name.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %init_name.i, align 8
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %if.end.i, label %if.then.dev_name.exit_crit_edge

if.then.dev_name.exit_crit_edge:                  ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %dev_name.exit

if.end.i:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  %2 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev, align 4
  br label %dev_name.exit

dev_name.exit:                                    ; preds = %if.end.i, %if.then.dev_name.exit_crit_edge
  %retval.0.i = phi ptr [ %3, %if.end.i ], [ %1, %if.then.dev_name.exit_crit_edge ]
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.58, i32 noundef 327, i32 noundef 9, ptr noundef nonnull @.str.59, ptr noundef %call16, ptr noundef %retval.0.i) #12
  br label %return

if.end39:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  tail call void @debug_dma_map_single(ptr noundef %dev, ptr noundef %ptr, i32 noundef %size) #12
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @mem_map to i32))
  %4 = load ptr, ptr @mem_map, align 4
  %5 = ptrtoint ptr %ptr to i32
  %sub = add i32 %5, 1073741824
  %shr = lshr i32 %sub, 12
  %add.ptr = getelementptr %struct.page, ptr %4, i32 %shr
  %and = and i32 %5, 4095
  %call41 = tail call i32 @dma_map_page_attrs(ptr noundef %dev, ptr noundef %add.ptr, i32 noundef %and, i32 noundef %size, i32 noundef 1, i32 noundef 0) #12
  br label %return

return:                                           ; preds = %if.end39, %dev_name.exit, %land.rhs.return_crit_edge
  %retval.0 = phi i32 [ %call41, %if.end39 ], [ -1, %dev_name.exit ], [ -1, %land.rhs.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_xmit_start(ptr noundef %dd, i32 noundef %dma_addr1, i32 noundef %length1, i32 noundef %dma_addr2, i32 noundef %length2, i32 noundef %final) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %caps = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17
  %0 = ptrtoint ptr %caps to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %caps, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not = icmp eq i8 %1, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %call = tail call fastcc i32 @atmel_sha_xmit_dma(ptr noundef %dd, i32 noundef %dma_addr1, i32 noundef %length1, i32 noundef %dma_addr2, i32 noundef %length2, i32 noundef %final)
  br label %return

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  tail call fastcc void @atmel_sha_xmit_pdc(ptr noundef %dd, i32 noundef %dma_addr1, i32 noundef %length1, i32 noundef %dma_addr2, i32 noundef %length2, i32 noundef %final)
  br label %return

return:                                           ; preds = %if.else, %if.then
  %retval.0 = phi i32 [ %call, %if.then ], [ -115, %if.else ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dma_map_sg_attrs(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_xmit_dma_map(ptr noundef %dd, ptr noundef %ctx, i32 noundef %length, i32 noundef %final) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 4
  %buffer = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 13
  %buflen = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 6
  %2 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %buflen, align 4
  %block_size = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 11
  %4 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %block_size, align 8
  %call.i = tail call zeroext i1 @is_vmalloc_addr(ptr noundef %buffer) #12
  br i1 %call.i, label %land.rhs.i, label %if.end39.i

land.rhs.i:                                       ; preds = %entry
  %.b1.i = load i1, ptr @dma_map_single_attrs.__already_done, align 1
  br i1 %.b1.i, label %land.rhs.i.dma_map_single_attrs.exit_crit_edge, label %if.then.i, !prof !194

land.rhs.i.dma_map_single_attrs.exit_crit_edge:   ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %dma_map_single_attrs.exit

if.then.i:                                        ; preds = %land.rhs.i
  store i1 true, ptr @dma_map_single_attrs.__already_done, align 1
  %call16.i = tail call ptr @dev_driver_string(ptr noundef %1) #12
  %init_name.i.i = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %init_name.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %init_name.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %7, null
  br i1 %tobool.not.i.i, label %if.end.i.i, label %if.then.i.dev_name.exit.i_crit_edge

if.then.i.dev_name.exit.i_crit_edge:              ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %dev_name.exit.i

if.end.i.i:                                       ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  %8 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %1, align 4
  br label %dev_name.exit.i

dev_name.exit.i:                                  ; preds = %if.end.i.i, %if.then.i.dev_name.exit.i_crit_edge
  %retval.0.i.i = phi ptr [ %9, %if.end.i.i ], [ %7, %if.then.i.dev_name.exit.i_crit_edge ]
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.58, i32 noundef 327, i32 noundef 9, ptr noundef nonnull @.str.59, ptr noundef %call16.i, ptr noundef %retval.0.i.i) #12
  br label %dma_map_single_attrs.exit

if.end39.i:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %add = add i32 %5, %3
  tail call void @debug_dma_map_single(ptr noundef %1, ptr noundef %buffer, i32 noundef %add) #12
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @mem_map to i32))
  %10 = load ptr, ptr @mem_map, align 4
  %11 = ptrtoint ptr %buffer to i32
  %sub.i = add i32 %11, 1073741824
  %shr.i = lshr i32 %sub.i, 12
  %add.ptr.i = getelementptr %struct.page, ptr %10, i32 %shr.i
  %and.i = and i32 %11, 4095
  %call41.i = tail call i32 @dma_map_page_attrs(ptr noundef %1, ptr noundef %add.ptr.i, i32 noundef %and.i, i32 noundef %add, i32 noundef 1, i32 noundef 0) #12
  br label %dma_map_single_attrs.exit

dma_map_single_attrs.exit:                        ; preds = %if.end39.i, %dev_name.exit.i, %land.rhs.i.dma_map_single_attrs.exit_crit_edge
  %retval.0.i = phi i32 [ %call41.i, %if.end39.i ], [ -1, %dev_name.exit.i ], [ -1, %land.rhs.i.dma_map_single_attrs.exit_crit_edge ]
  %dma_addr = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 7
  %12 = ptrtoint ptr %dma_addr to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %retval.0.i, ptr %dma_addr, align 8
  %13 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dev, align 4
  tail call void @debug_dma_mapping_error(ptr noundef %14, i32 noundef %retval.0.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i)
  %cmp.i = icmp eq i32 %retval.0.i, -1
  br i1 %cmp.i, label %do.end, label %if.end

do.end:                                           ; preds = %dma_map_single_attrs.exit
  %15 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dev, align 4
  %17 = ptrtoint ptr %buflen to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %buflen, align 4
  %19 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %block_size, align 8
  %add7 = add i32 %20, %18
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str.49, i32 noundef %add7) #16
  %req1.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %21 = ptrtoint ptr %req1.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %req1.i, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %23 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %flags.i, align 4
  %and.i23 = and i32 %24, -236
  store i32 %and.i23, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %25 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %26) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %27 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %tobool.not.i = icmp eq i8 %28, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %do.end.land.lhs.true.i_crit_edge

do.end.land.lhs.true.i_crit_edge:                 ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %do.end
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %29 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %30)
  %tobool2.not.i = icmp eq i8 %30, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %do.end.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %22, i32 0, i32 1
  %31 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %32, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i24

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i24:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %32(ptr noundef %22, i32 noundef -22) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i24, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i25 = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i25, label %if.then.i.i, label %if.end.i.return_crit_edge

if.end.i.return_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %return

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %return

if.end:                                           ; preds = %dma_map_single_attrs.exit
  %flags = getelementptr inbounds %struct.atmel_sha_reqctx, ptr %ctx, i32 0, i32 1
  %33 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %flags, align 4
  %and = and i32 %34, -131073
  store i32 %and, ptr %flags, align 4
  %35 = ptrtoint ptr %dma_addr to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %dma_addr, align 8
  %caps.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17
  %37 = ptrtoint ptr %caps.i to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %caps.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %tobool.not.i26 = icmp eq i8 %38, 0
  br i1 %tobool.not.i26, label %if.else.i, label %if.then.i28

if.then.i28:                                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call.i27 = tail call fastcc i32 @atmel_sha_xmit_dma(ptr noundef %dd, i32 noundef %36, i32 noundef %length, i32 noundef 0, i32 noundef 0, i32 noundef %final) #12
  br label %return

if.else.i:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  tail call fastcc void @atmel_sha_xmit_pdc(ptr noundef %dd, i32 noundef %36, i32 noundef %length, i32 noundef 0, i32 noundef 0, i32 noundef %final) #12
  br label %return

return:                                           ; preds = %if.else.i, %if.then.i28, %if.then.i.i, %if.end.i.return_crit_edge
  %retval.0 = phi i32 [ -22, %if.end.i.return_crit_edge ], [ -22, %if.then.i.i ], [ %call.i27, %if.then.i28 ], [ -115, %if.else.i ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @is_vmalloc_addr(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dev_driver_string(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @debug_dma_map_single(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dma_map_page_attrs(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @debug_dma_mapping_error(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @atmel_sha_xmit_dma(ptr noundef %dd, i32 noundef %dma_addr1, i32 noundef %length1, i32 noundef %dma_addr2, i32 noundef %length2, i32 noundef %final) unnamed_addr #0 align 64 {
entry:
  %sg = alloca [2 x %struct.scatterlist], align 4
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %sg) #12
  %2 = call ptr @memset(ptr %sg, i32 255, i32 40)
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_xmit_dma.__UNIQUE_ID_ddebug256, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_xmit_dma, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %3 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dev, align 4
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %5)
  %6 = load i64, ptr %arrayidx, align 8
  %7 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %7)
  %8 = load i64, ptr %digcnt, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_xmit_dma.__UNIQUE_ID_ddebug256, ptr noundef %4, ptr noundef nonnull @.str.61, i64 noundef %6, i64 noundef %8, i32 noundef %length1, i32 noundef %final) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %dma_lch_in = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16
  %src_maxburst = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1, i32 5
  %9 = ptrtoint ptr %src_maxburst to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 16, ptr %src_maxburst, align 4
  %dst_maxburst = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1, i32 6
  %10 = ptrtoint ptr %dst_maxburst to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 16, ptr %dst_maxburst, align 4
  %11 = ptrtoint ptr %dma_lch_in to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dma_lch_in, align 4
  %13 = ptrtoint ptr %12 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %12, align 4
  %device_config.i = getelementptr inbounds %struct.dma_device, ptr %14, i32 0, i32 44
  %15 = ptrtoint ptr %device_config.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %device_config.i, align 4
  %tobool.not.i = icmp eq ptr %16, null
  br i1 %tobool.not.i, label %do.end.dmaengine_slave_config.exit_crit_edge, label %if.then.i

do.end.dmaengine_slave_config.exit_crit_edge:     ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %dmaengine_slave_config.exit

if.then.i:                                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  %dma_conf = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1
  %call.i = tail call i32 %16(ptr noundef %12, ptr noundef %dma_conf) #12
  br label %dmaengine_slave_config.exit

dmaengine_slave_config.exit:                      ; preds = %if.then.i, %do.end.dmaengine_slave_config.exit_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %length2)
  %tobool12.not = icmp eq i32 %length2, 0
  br i1 %tobool12.not, label %if.else, label %if.then13

if.then13:                                        ; preds = %dmaengine_slave_config.exit
  call void @sg_init_table(ptr noundef nonnull %sg, i32 noundef 2) #12
  %dma_address = getelementptr inbounds %struct.scatterlist, ptr %sg, i32 0, i32 3
  %17 = ptrtoint ptr %dma_address to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %dma_addr1, ptr %dma_address, align 4
  %dma_length = getelementptr inbounds %struct.scatterlist, ptr %sg, i32 0, i32 4
  %18 = ptrtoint ptr %dma_length to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %length1, ptr %dma_length, align 4
  %dma_address17 = getelementptr inbounds [2 x %struct.scatterlist], ptr %sg, i32 0, i32 1, i32 3
  %19 = ptrtoint ptr %dma_address17 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %dma_addr2, ptr %dma_address17, align 4
  %dma_length19 = getelementptr inbounds [2 x %struct.scatterlist], ptr %sg, i32 0, i32 1, i32 4
  %20 = ptrtoint ptr %dma_length19 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %length2, ptr %dma_length19, align 4
  %21 = ptrtoint ptr %dma_lch_in to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %dma_lch_in, align 4
  %tobool.not.i86 = icmp eq ptr %22, null
  br i1 %tobool.not.i86, label %if.then13.if.then35_crit_edge, label %lor.lhs.false.i

if.then13.if.then35_crit_edge:                    ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

lor.lhs.false.i:                                  ; preds = %if.then13
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %22, align 4
  %tobool1.not.i = icmp eq ptr %24, null
  br i1 %tobool1.not.i, label %lor.lhs.false.i.if.then35_crit_edge, label %lor.lhs.false2.i

lor.lhs.false.i.if.then35_crit_edge:              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

lor.lhs.false2.i:                                 ; preds = %lor.lhs.false.i
  %device_prep_slave_sg.i = getelementptr inbounds %struct.dma_device, ptr %24, i32 0, i32 39
  %25 = ptrtoint ptr %device_prep_slave_sg.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %device_prep_slave_sg.i, align 4
  %tobool4.not.i = icmp eq ptr %26, null
  br i1 %tobool4.not.i, label %lor.lhs.false2.i.if.then35_crit_edge, label %if.end.i

lor.lhs.false2.i.if.then35_crit_edge:             ; preds = %lor.lhs.false2.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

if.end.i:                                         ; preds = %lor.lhs.false2.i
  call void @__sanitizer_cov_trace_pc() #14
  %call.i87 = call ptr %26(ptr noundef nonnull %22, ptr noundef nonnull %sg, i32 noundef 2, i32 noundef 1, i32 noundef 3, ptr noundef null) #12
  br label %if.end33

if.else:                                          ; preds = %dmaengine_slave_config.exit
  call void @sg_init_table(ptr noundef nonnull %sg, i32 noundef 1) #12
  %dma_address26 = getelementptr inbounds %struct.scatterlist, ptr %sg, i32 0, i32 3
  %27 = ptrtoint ptr %dma_address26 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %dma_addr1, ptr %dma_address26, align 4
  %dma_length28 = getelementptr inbounds %struct.scatterlist, ptr %sg, i32 0, i32 4
  %28 = ptrtoint ptr %dma_length28 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %length1, ptr %dma_length28, align 4
  %29 = ptrtoint ptr %dma_lch_in to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %dma_lch_in, align 4
  %tobool.not.i89 = icmp eq ptr %30, null
  br i1 %tobool.not.i89, label %if.else.if.then35_crit_edge, label %lor.lhs.false.i91

if.else.if.then35_crit_edge:                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

lor.lhs.false.i91:                                ; preds = %if.else
  %31 = ptrtoint ptr %30 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %30, align 4
  %tobool1.not.i90 = icmp eq ptr %32, null
  br i1 %tobool1.not.i90, label %lor.lhs.false.i91.if.then35_crit_edge, label %lor.lhs.false2.i94

lor.lhs.false.i91.if.then35_crit_edge:            ; preds = %lor.lhs.false.i91
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

lor.lhs.false2.i94:                               ; preds = %lor.lhs.false.i91
  %device_prep_slave_sg.i92 = getelementptr inbounds %struct.dma_device, ptr %32, i32 0, i32 39
  %33 = ptrtoint ptr %device_prep_slave_sg.i92 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %device_prep_slave_sg.i92, align 4
  %tobool4.not.i93 = icmp eq ptr %34, null
  br i1 %tobool4.not.i93, label %lor.lhs.false2.i94.if.then35_crit_edge, label %if.end.i96

lor.lhs.false2.i94.if.then35_crit_edge:           ; preds = %lor.lhs.false2.i94
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

if.end.i96:                                       ; preds = %lor.lhs.false2.i94
  call void @__sanitizer_cov_trace_pc() #14
  %call.i95 = call ptr %34(ptr noundef nonnull %30, ptr noundef nonnull %sg, i32 noundef 1, i32 noundef 1, i32 noundef 3, ptr noundef null) #12
  br label %if.end33

if.end33:                                         ; preds = %if.end.i96, %if.end.i
  %in_desc.0 = phi ptr [ %call.i87, %if.end.i ], [ %call.i95, %if.end.i96 ]
  %tobool34.not = icmp eq ptr %in_desc.0, null
  br i1 %tobool34.not, label %if.end33.if.then35_crit_edge, label %if.end37

if.end33.if.then35_crit_edge:                     ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then35

if.then35:                                        ; preds = %if.end33.if.then35_crit_edge, %lor.lhs.false2.i94.if.then35_crit_edge, %lor.lhs.false.i91.if.then35_crit_edge, %if.else.if.then35_crit_edge, %lor.lhs.false2.i.if.then35_crit_edge, %lor.lhs.false.i.if.then35_crit_edge, %if.then13.if.then35_crit_edge
  %35 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %req, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %37 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %38, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %39 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %iclk.i, align 4
  call void @clk_disable(ptr noundef %40) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %41 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %42)
  %tobool.not.i99 = icmp eq i8 %42, 0
  br i1 %tobool.not.i99, label %lor.lhs.false.i100, label %if.then35.land.lhs.true.i_crit_edge

if.then35.land.lhs.true.i_crit_edge:              ; preds = %if.then35
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i100:                               ; preds = %if.then35
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %43 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %44)
  %tobool2.not.i = icmp eq i8 %44, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i100.if.end.i102_crit_edge, label %lor.lhs.false.i100.land.lhs.true.i_crit_edge

lor.lhs.false.i100.land.lhs.true.i_crit_edge:     ; preds = %lor.lhs.false.i100
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i100.if.end.i102_crit_edge:         ; preds = %lor.lhs.false.i100
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i102

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i100.land.lhs.true.i_crit_edge, %if.then35.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %36, i32 0, i32 1
  %45 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %46, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i102_crit_edge, label %if.then.i101

land.lhs.true.i.if.end.i102_crit_edge:            ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i102

if.then.i101:                                     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  call void %46(ptr noundef %36, i32 noundef -22) #12
  br label %if.end.i102

if.end.i102:                                      ; preds = %if.then.i101, %land.lhs.true.i.if.end.i102_crit_edge, %lor.lhs.false.i100.if.end.i102_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i102.cleanup_crit_edge

if.end.i102.cleanup_crit_edge:                    ; preds = %if.end.i102
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i102
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

if.end37:                                         ; preds = %if.end33
  %callback = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %in_desc.0, i32 0, i32 6
  %47 = ptrtoint ptr %callback to i32
  call void @__asan_store4_noabort(i32 %47)
  store ptr @atmel_sha_dma_callback, ptr %callback, align 4
  %callback_param = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %in_desc.0, i32 0, i32 8
  %48 = ptrtoint ptr %callback_param to i32
  call void @__asan_store4_noabort(i32 %48)
  store ptr %dd, ptr %callback_param, align 4
  call fastcc void @atmel_sha_write_ctrl(ptr noundef %dd, i32 noundef 1)
  %conv = zext i32 %length1 to i64
  %digcnt38 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %49 = ptrtoint ptr %digcnt38 to i32
  call void @__asan_load8_noabort(i32 %49)
  %50 = load i64, ptr %digcnt38, align 8
  %add = add i64 %50, %conv
  store i64 %add, ptr %digcnt38, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add, i64 %conv)
  %cmp = icmp ult i64 %add, %conv
  br i1 %cmp, label %if.then44, label %if.end37.if.end47_crit_edge

if.end37.if.end47_crit_edge:                      ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end47

if.then44:                                        ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #14
  %arrayidx46 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %51 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load8_noabort(i32 %51)
  %52 = load i64, ptr %arrayidx46, align 8
  %inc = add i64 %52, 1
  store i64 %inc, ptr %arrayidx46, align 8
  br label %if.end47

if.end47:                                         ; preds = %if.then44, %if.end37.if.end47_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %final)
  %tobool48.not = icmp eq i32 %final, 0
  br i1 %tobool48.not, label %if.end47.if.end50_crit_edge, label %if.then49

if.end47.if.end50_crit_edge:                      ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end50

if.then49:                                        ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #14
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %53 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %flags, align 4
  %or = or i32 %54, 2
  store i32 %or, ptr %flags, align 4
  br label %if.end50

if.end50:                                         ; preds = %if.then49, %if.end47.if.end50_crit_edge
  %flags51 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %55 = ptrtoint ptr %flags51 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %flags51, align 4
  %or52 = or i32 %56, 4
  store i32 %or52, ptr %flags51, align 4
  %tx_submit.i = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %in_desc.0, i32 0, i32 4
  %57 = ptrtoint ptr %tx_submit.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %tx_submit.i, align 4
  %call.i103 = call i32 %58(ptr noundef nonnull %in_desc.0) #12
  %59 = ptrtoint ptr %dma_lch_in to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %dma_lch_in, align 4
  %61 = ptrtoint ptr %60 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %60, align 4
  %device_issue_pending.i = getelementptr inbounds %struct.dma_device, ptr %62, i32 0, i32 50
  %63 = ptrtoint ptr %device_issue_pending.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %device_issue_pending.i, align 4
  call void %64(ptr noundef %60) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end50, %if.then.i.i, %if.end.i102.cleanup_crit_edge
  %retval.0 = phi i32 [ -115, %if.end50 ], [ -22, %if.end.i102.cleanup_crit_edge ], [ -22, %if.then.i.i ]
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %sg) #12
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @atmel_sha_xmit_pdc(ptr nocapture noundef %dd, i32 noundef %dma_addr1, i32 noundef %length1, i32 noundef %dma_addr2, i32 noundef %length2, i32 noundef %final) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_xmit_pdc.__UNIQUE_ID_ddebug255, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_xmit_pdc, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %2 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev, align 4
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %arrayidx, align 8
  %6 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %digcnt, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_xmit_pdc.__UNIQUE_ID_ddebug255, ptr noundef %3, ptr noundef nonnull @.str.63, i64 noundef %5, i64 noundef %7, i32 noundef %length1, i32 noundef %final) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  %sub = add i32 %length1, 3
  %div1 = lshr i32 %sub, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %8 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %9, i32 288
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 131072) #12, !srcloc !192
  %10 = tail call i32 @llvm.bswap.i32(i32 %dma_addr1) #12
  %11 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i4 = getelementptr i8, ptr %12, i32 264
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i4, i32 %10) #12, !srcloc !192
  %13 = tail call i32 @llvm.bswap.i32(i32 %div1) #12
  %14 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i6 = getelementptr i8, ptr %15, i32 268
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i6, i32 %13) #12, !srcloc !192
  %sub7 = add i32 %length2, 3
  %div82 = lshr i32 %sub7, 2
  %16 = tail call i32 @llvm.bswap.i32(i32 %dma_addr2) #12
  %17 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i8 = getelementptr i8, ptr %18, i32 280
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i8, i32 %16) #12, !srcloc !192
  %19 = tail call i32 @llvm.bswap.i32(i32 %div82) #12
  %20 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i10 = getelementptr i8, ptr %21, i32 284
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i10, i32 %19) #12, !srcloc !192
  tail call fastcc void @atmel_sha_write_ctrl(ptr noundef %dd, i32 noundef 1)
  %conv = zext i32 %length1 to i64
  %digcnt9 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %22 = ptrtoint ptr %digcnt9 to i32
  call void @__asan_load8_noabort(i32 %22)
  %23 = load i64, ptr %digcnt9, align 8
  %add11 = add i64 %23, %conv
  store i64 %add11, ptr %digcnt9, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add11, i64 %conv)
  %cmp = icmp ult i64 %add11, %conv
  br i1 %cmp, label %if.then16, label %do.end.if.end19_crit_edge

do.end.if.end19_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end19

if.then16:                                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  %arrayidx18 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %24 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %arrayidx18, align 8
  %inc = add i64 %25, 1
  store i64 %inc, ptr %arrayidx18, align 8
  br label %if.end19

if.end19:                                         ; preds = %if.then16, %do.end.if.end19_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %final)
  %tobool20.not = icmp eq i32 %final, 0
  br i1 %tobool20.not, label %if.end19.if.end22_crit_edge, label %if.then21

if.end19.if.end22_crit_edge:                      ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end22

if.then21:                                        ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #14
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %26 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %flags, align 4
  %or = or i32 %27, 2
  store i32 %or, ptr %flags, align 4
  br label %if.end22

if.end22:                                         ; preds = %if.then21, %if.end19.if.end22_crit_edge
  %flags23 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %28 = ptrtoint ptr %flags23 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %flags23, align 4
  %or24 = or i32 %29, 4
  store i32 %or24, ptr %flags23, align 4
  %30 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i12 = getelementptr i8, ptr %31, i32 288
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i12, i32 65536) #12, !srcloc !192
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @sg_init_table(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_dma_callback(ptr nocapture noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 12
  %0 = ptrtoint ptr %is_async to i32
  call void @__asan_store1_noabort(i32 %0)
  store i8 1, ptr %is_async, align 4
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 5
  %1 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %2, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 16777216) #12, !srcloc !192
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @atmel_sha_write_ctrl(ptr nocapture noundef readonly %dd, i32 noundef %dma) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dma)
  %tobool.not = icmp eq i32 %dma, 0
  br i1 %tobool.not, label %if.else, label %if.then, !prof !196

if.then:                                          ; preds = %entry
  %caps = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17
  %2 = ptrtoint ptr %caps to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %caps, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool3.not = icmp eq i8 %3, 0
  br i1 %tobool3.not, label %if.then4, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then4:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %4 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %5, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 67108864) #12, !srcloc !192
  br label %if.end

if.end:                                           ; preds = %if.then4, %if.then.if.end_crit_edge
  %has_dualbuff = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17, i32 1
  %6 = ptrtoint ptr %has_dualbuff to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %has_dualbuff, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool6.not = icmp eq i8 %7, 0
  %spec.select = select i1 %tobool6.not, i32 2, i32 65538
  br label %if.end9

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i62 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %8 = ptrtoint ptr %io_base.i62 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %io_base.i62, align 4
  %add.ptr.i63 = getelementptr i8, ptr %9, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i63, i32 16777216) #12, !srcloc !192
  br label %if.end9

if.end9:                                          ; preds = %if.else, %if.end
  %valmr.0 = phi i32 [ 1, %if.else ], [ %spec.select, %if.end ]
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %10 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %flags, align 4
  %and = lshr i32 %11, 8
  %12 = and i32 %and, 7
  %13 = zext i32 %12 to i64
  call void @__sanitizer_cov_trace_switch(i64 %13, ptr @__sancov_gen_cov_switch_values.86)
  switch i32 %12, label %if.end9.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 4, label %sw.bb11
    i32 1, label %sw.bb13
    i32 2, label %sw.bb15
    i32 3, label %sw.bb17
  ]

if.end9.sw.epilog_crit_edge:                      ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  br label %sw.epilog

sw.bb11:                                          ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  %or12 = or i32 %valmr.0, 1024
  br label %sw.epilog

sw.bb13:                                          ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  %or14 = or i32 %valmr.0, 256
  br label %sw.epilog

sw.bb15:                                          ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  %or16 = or i32 %valmr.0, 512
  br label %sw.epilog

sw.bb17:                                          ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  %or18 = or i32 %valmr.0, 768
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb17, %sw.bb15, %sw.bb13, %sw.bb11, %sw.bb, %if.end9.sw.epilog_crit_edge
  %valmr.1 = phi i32 [ %valmr.0, %if.end9.sw.epilog_crit_edge ], [ %or18, %sw.bb17 ], [ %or16, %sw.bb15 ], [ %or14, %sw.bb13 ], [ %or12, %sw.bb11 ], [ %valmr.0, %sw.bb ]
  %cmp71 = phi i1 [ false, %if.end9.sw.epilog_crit_edge ], [ true, %sw.bb17 ], [ true, %sw.bb15 ], [ true, %sw.bb13 ], [ true, %sw.bb11 ], [ true, %sw.bb ]
  %hashsize.0 = phi i32 [ 0, %if.end9.sw.epilog_crit_edge ], [ 16, %sw.bb17 ], [ 16, %sw.bb15 ], [ 8, %sw.bb13 ], [ 8, %sw.bb11 ], [ 5, %sw.bb ]
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %14 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %digcnt, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %15)
  %tobool19.not = icmp eq i64 %15, 0
  br i1 %tobool19.not, label %lor.lhs.false, label %sw.epilog.if.else24_crit_edge

sw.epilog.if.else24_crit_edge:                    ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.else24

lor.lhs.false:                                    ; preds = %sw.epilog
  %arrayidx21 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %16 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load8_noabort(i32 %16)
  %17 = load i64, ptr %arrayidx21, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %17)
  %tobool22.not = icmp eq i64 %17, 0
  br i1 %tobool22.not, label %if.then23, label %lor.lhs.false.if.else24_crit_edge

lor.lhs.false.if.else24_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.else24

if.then23:                                        ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i64 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %18 = ptrtoint ptr %io_base.i64 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %io_base.i64, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %19, i32 268435456) #12, !srcloc !192
  br label %if.end36

if.else24:                                        ; preds = %lor.lhs.false.if.else24_crit_edge, %sw.epilog.if.else24_crit_edge
  %has_uihv = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 17, i32 4
  %20 = ptrtoint ptr %has_uihv to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %has_uihv, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool26.not = icmp eq i8 %21, 0
  %and28 = and i32 %11, 33554432
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and28)
  %tobool29.not = icmp eq i32 %and28, 0
  %or.cond = select i1 %tobool26.not, i1 true, i1 %tobool29.not
  br i1 %or.cond, label %if.else24.if.end36_crit_edge, label %if.then30

if.else24.if.end36_crit_edge:                     ; preds = %if.else24
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end36

if.then30:                                        ; preds = %if.else24
  %digest = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 2
  %and32 = and i32 %11, -33554433
  %22 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %and32, ptr %flags, align 4
  %io_base.i65 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %23 = ptrtoint ptr %io_base.i65 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %io_base.i65, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %24, i32 1048576) #12, !srcloc !192
  br i1 %cmp71, label %for.body.preheader, label %if.then30.for.end_crit_edge

if.then30.for.end_crit_edge:                      ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.preheader:                               ; preds = %if.then30
  %umax = call i32 @llvm.umax.i32(i32 %hashsize.0, i32 1)
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.072 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %mul = shl i32 %i.072, 2
  %add = add nuw nsw i32 %mul, 64
  %arrayidx33 = getelementptr i32, ptr %digest, i32 %i.072
  %25 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %arrayidx33, align 4
  %27 = tail call i32 @llvm.bswap.i32(i32 %26) #12
  %28 = ptrtoint ptr %io_base.i65 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %io_base.i65, align 4
  %add.ptr.i67 = getelementptr i8, ptr %29, i32 %add
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i67, i32 %27) #12, !srcloc !192
  %inc = add nuw nsw i32 %i.072, 1
  %exitcond.not = icmp eq i32 %inc, %umax
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.then30.for.end_crit_edge
  %30 = ptrtoint ptr %io_base.i65 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %io_base.i65, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %31, i32 268435456) #12, !srcloc !192
  %or34 = or i32 %valmr.1, 32
  br label %if.end36

if.end36:                                         ; preds = %for.end, %if.else24.if.end36_crit_edge, %if.then23
  %valmr.2 = phi i32 [ %or34, %for.end ], [ %valmr.1, %if.else24.if.end36_crit_edge ], [ %valmr.1, %if.then23 ]
  %32 = tail call i32 @llvm.bswap.i32(i32 %valmr.2) #12
  %io_base.i69 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %33 = ptrtoint ptr %io_base.i69 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %io_base.i69, align 4
  %add.ptr.i70 = getelementptr i8, ptr %34, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i70, i32 %32) #12, !srcloc !192
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @atmel_sha_xmit_cpu(ptr nocapture noundef %dd, ptr nocapture noundef readonly %buf, i32 noundef %length) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @atmel_sha_xmit_cpu.__UNIQUE_ID_ddebug254, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@atmel_sha_xmit_cpu, %if.then)) #12
          to label %do.end [label %if.then], !srcloc !198

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %2 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev, align 4
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %arrayidx = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %arrayidx, align 8
  %6 = ptrtoint ptr %digcnt to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %digcnt, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @atmel_sha_xmit_cpu.__UNIQUE_ID_ddebug254, ptr noundef %3, ptr noundef nonnull @.str.68, i64 noundef %5, i64 noundef %7, i32 noundef %length, i32 noundef 1) #12
  br label %do.end

do.end:                                           ; preds = %if.then, %entry
  tail call fastcc void @atmel_sha_write_ctrl(ptr noundef %dd, i32 noundef 0)
  %conv = zext i32 %length to i64
  %digcnt6 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %8 = ptrtoint ptr %digcnt6 to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %digcnt6, align 8
  %add = add i64 %9, %conv
  store i64 %add, ptr %digcnt6, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %add, i64 %conv)
  %cmp = icmp ult i64 %add, %conv
  br i1 %cmp, label %if.then12, label %do.end.if.then17_crit_edge

do.end.if.then17_crit_edge:                       ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.then17

if.then12:                                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #14
  %arrayidx14 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %10 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %arrayidx14, align 8
  %inc = add i64 %11, 1
  store i64 %inc, ptr %arrayidx14, align 8
  br label %if.then17

if.then17:                                        ; preds = %if.then12, %do.end.if.then17_crit_edge
  %flags = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %12 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %flags, align 4
  %sub = add i32 %length, 3
  %or21 = or i32 %13, 34
  store i32 %or21, ptr %flags, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %sub)
  %cmp223.not = icmp ult i32 %sub, 4
  br i1 %cmp223.not, label %if.then17.for.end_crit_edge, label %for.body.lr.ph

if.then17.for.end_crit_edge:                      ; preds = %if.then17
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.then17
  %div1 = lshr i32 %sub, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %count.04 = phi i32 [ 0, %for.body.lr.ph ], [ %inc26, %for.body.for.body_crit_edge ]
  %mul = shl i32 %count.04, 2
  %add24 = add i32 %mul, 64
  %arrayidx25 = getelementptr i32, ptr %buf, i32 %count.04
  %14 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx25, align 4
  %16 = tail call i32 @llvm.bswap.i32(i32 %15) #12
  %17 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %18, i32 %add24
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %16) #12, !srcloc !192
  %inc26 = add nuw nsw i32 %count.04, 1
  %exitcond.not = icmp eq i32 %inc26, %div1
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.then17.for.end_crit_edge
  ret void
}

; Function Attrs: argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define internal i32 @atmel_sha_hmac_cra_init(ptr nocapture noundef writeonly %tfm) #11 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %reqsize1.i = getelementptr i8, ptr %tfm, i32 -96
  %0 = ptrtoint ptr %reqsize1.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 512, ptr %reqsize1.i, align 32
  %start = getelementptr inbounds %struct.crypto_tfm, ptr %tfm, i32 1, i32 1
  %1 = ptrtoint ptr %start to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @atmel_sha_hmac_start, ptr %start, align 4
  %hkey = getelementptr inbounds %struct.crypto_tfm, ptr %tfm, i32 1, i32 3
  %2 = call ptr @memset(ptr %hkey, i32 0, i32 140)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_hmac_cra_exit(ptr nocapture noundef %tfm) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %hkey = getelementptr inbounds %struct.crypto_tfm, ptr %tfm, i32 1, i32 3
  %keydup.i = getelementptr inbounds %struct.crypto_tfm, ptr %tfm, i32 2, i32 4, i32 4
  %0 = ptrtoint ptr %keydup.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %keydup.i, align 4
  tail call void @kfree(ptr noundef %1) #12
  %2 = call ptr @memset(ptr %hkey, i32 0, i32 140)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_init(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @atmel_sha_init(ptr noundef %req)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %0 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr inbounds %struct.crypto_tfm, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %__crt_ctx.i.i, align 4
  %op3.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 1
  %4 = ptrtoint ptr %op3.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 0, ptr %op3.i, align 8
  %call4.i = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %3, ptr noundef %req) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4.i, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_digest(ptr noundef %req) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @atmel_sha_init(ptr noundef %req)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %req, i32 0, i32 3
  %0 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr inbounds %struct.crypto_tfm, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %__crt_ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %__crt_ctx.i.i, align 4
  %op3.i = getelementptr inbounds %struct.ahash_request, ptr %req, i32 1, i32 0, i32 1
  %4 = ptrtoint ptr %op3.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 3, ptr %op3.i, align 8
  %call4.i = tail call fastcc i32 @atmel_sha_handle_queue(ptr noundef %3, ptr noundef %req) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call4.i, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_setkey(ptr nocapture noundef %tfm, ptr noundef %key, i32 noundef %keylen) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %hkey = getelementptr inbounds %struct.crypto_ahash, ptr %tfm, i32 1, i32 3
  %keydup.i.i = getelementptr inbounds %struct.crypto_ahash, ptr %tfm, i32 1, i32 10, i32 4, i32 4
  %0 = ptrtoint ptr %keydup.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %keydup.i.i, align 4
  tail call void @kfree(ptr noundef %1) #12
  %2 = call ptr @memset(ptr %hkey, i32 0, i32 140)
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %keylen)
  %cmp.i = icmp ugt i32 %keylen, 128
  br i1 %cmp.i, label %if.then.i, label %if.else.i

if.then.i:                                        ; preds = %entry
  %call.i = tail call ptr @kmemdup(ptr noundef %key, i32 noundef %keylen, i32 noundef 3264) #12
  %3 = ptrtoint ptr %keydup.i.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %call.i, ptr %keydup.i.i, align 4
  %tobool.not.i = icmp eq ptr %call.i, null
  br i1 %tobool.not.i, label %if.then.i.atmel_sha_hmac_key_set.exit_crit_edge, label %if.then.i.if.end3.i_crit_edge

if.then.i.if.end3.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end3.i

if.then.i.atmel_sha_hmac_key_set.exit_crit_edge:  ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_hmac_key_set.exit

if.else.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  %buffer.i = getelementptr inbounds %struct.crypto_ahash, ptr %tfm, i32 1, i32 5
  %4 = call ptr @memcpy(ptr %buffer.i, ptr %key, i32 %keylen)
  br label %if.end3.i

if.end3.i:                                        ; preds = %if.else.i, %if.then.i.if.end3.i_crit_edge
  %5 = ptrtoint ptr %hkey to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 1, ptr %hkey, align 4
  %keylen4.i = getelementptr inbounds %struct.crypto_ahash, ptr %tfm, i32 1, i32 4
  %6 = ptrtoint ptr %keylen4.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %keylen, ptr %keylen4.i, align 4
  br label %atmel_sha_hmac_key_set.exit

atmel_sha_hmac_key_set.exit:                      ; preds = %if.end3.i, %if.then.i.atmel_sha_hmac_key_set.exit_crit_edge
  %retval.0.i = phi i32 [ 0, %if.end3.i ], [ -12, %if.then.i.atmel_sha_hmac_key_set.exit_crit_edge ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_start(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %2 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %iclk.i, align 4
  %call.i = tail call i32 @clk_enable(ptr noundef %3) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then

if.end.i:                                         ; preds = %entry
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %4 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %5, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool1.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool1.not.i, label %if.then2.i, label %if.end.i.if.end_crit_edge

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %6 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %io_base.i.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %7, i32 65536) #12, !srcloc !192
  %8 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %flags.i, align 4
  %or.i = or i32 %9, 16
  store i32 %or.i, ptr %flags.i, align 4
  br label %if.end

if.then:                                          ; preds = %entry
  %10 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %req1, align 4
  %flags.i26 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %12 = ptrtoint ptr %flags.i26 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %flags.i26, align 4
  %and.i27 = and i32 %13, -236
  store i32 %and.i27, ptr %flags.i26, align 4
  %14 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %15) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %16 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool.not.i29 = icmp eq i8 %17, 0
  br i1 %tobool.not.i29, label %lor.lhs.false.i, label %if.then.land.lhs.true.i_crit_edge

if.then.land.lhs.true.i_crit_edge:                ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %if.then
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %18 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool2.not.i = icmp eq i8 %19, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i30_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i30_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i30

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %if.then.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %11, i32 0, i32 1
  %20 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %21, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i30_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i30_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i30

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %21(ptr noundef %11, i32 noundef %call.i) #12
  br label %if.end.i30

if.end.i30:                                       ; preds = %if.then.i, %land.lhs.true.i.if.end.i30_crit_edge, %lor.lhs.false.i.if.end.i30_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i30.cleanup_crit_edge

if.end.i30.cleanup_crit_edge:                     ; preds = %if.end.i30
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i30
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

if.end:                                           ; preds = %if.then2.i, %if.end.i.if.end_crit_edge
  %op = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 1
  %22 = ptrtoint ptr %op to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %op, align 8
  %24 = zext i32 %23 to i64
  call void @__sanitizer_cov_trace_switch(i64 %24, ptr @__sancov_gen_cov_switch_values.87)
  switch i32 %23, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb5
    i32 2, label %sw.bb7
    i32 3, label %sw.bb10
  ]

sw.bb:                                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call4 = tail call fastcc i32 @atmel_sha_hmac_setup(ptr noundef %dd, ptr noundef nonnull @atmel_sha_hmac_init_done)
  br label %cleanup

sw.bb5:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %resume = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %25 = ptrtoint ptr %resume to i32
  call void @__asan_store4_noabort(i32 %25)
  store ptr @atmel_sha_done, ptr %resume, align 4
  %call6 = tail call fastcc i32 @atmel_sha_update_req(ptr noundef %dd)
  br label %cleanup

sw.bb7:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %resume8 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %26 = ptrtoint ptr %resume8 to i32
  call void @__asan_store4_noabort(i32 %26)
  store ptr @atmel_sha_hmac_final, ptr %resume8, align 4
  %call9 = tail call fastcc i32 @atmel_sha_final_req(ptr noundef %dd)
  br label %cleanup

sw.bb10:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  %call11 = tail call fastcc i32 @atmel_sha_hmac_setup(ptr noundef %dd, ptr noundef nonnull @atmel_sha_hmac_digest2)
  br label %cleanup

sw.default:                                       ; preds = %if.end
  %27 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %req1, align 4
  %29 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %flags.i, align 4
  %and.i33 = and i32 %30, -236
  store i32 %and.i33, ptr %flags.i, align 4
  %31 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %32) #12
  %is_async.i35 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %33 = ptrtoint ptr %is_async.i35 to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %is_async.i35, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %34)
  %tobool.not.i36 = icmp eq i8 %34, 0
  br i1 %tobool.not.i36, label %lor.lhs.false.i39, label %sw.default.land.lhs.true.i42_crit_edge

sw.default.land.lhs.true.i42_crit_edge:           ; preds = %sw.default
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i42

lor.lhs.false.i39:                                ; preds = %sw.default
  %force_complete.i37 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %35 = ptrtoint ptr %force_complete.i37 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %force_complete.i37, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %36)
  %tobool2.not.i38 = icmp eq i8 %36, 0
  br i1 %tobool2.not.i38, label %lor.lhs.false.i39.if.end.i47_crit_edge, label %lor.lhs.false.i39.land.lhs.true.i42_crit_edge

lor.lhs.false.i39.land.lhs.true.i42_crit_edge:    ; preds = %lor.lhs.false.i39
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i42

lor.lhs.false.i39.if.end.i47_crit_edge:           ; preds = %lor.lhs.false.i39
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i47

land.lhs.true.i42:                                ; preds = %lor.lhs.false.i39.land.lhs.true.i42_crit_edge, %sw.default.land.lhs.true.i42_crit_edge
  %complete.i40 = getelementptr inbounds %struct.crypto_async_request, ptr %28, i32 0, i32 1
  %37 = ptrtoint ptr %complete.i40 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %complete.i40, align 8
  %tobool3.not.i41 = icmp eq ptr %38, null
  br i1 %tobool3.not.i41, label %land.lhs.true.i42.if.end.i47_crit_edge, label %if.then.i43

land.lhs.true.i42.if.end.i47_crit_edge:           ; preds = %land.lhs.true.i42
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i47

if.then.i43:                                      ; preds = %land.lhs.true.i42
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %38(ptr noundef %28, i32 noundef -22) #12
  br label %if.end.i47

if.end.i47:                                       ; preds = %if.then.i43, %land.lhs.true.i42.if.end.i47_crit_edge, %lor.lhs.false.i39.if.end.i47_crit_edge
  %state.i.i44 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i45 = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i44) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i45)
  %tobool.not.i.i46 = icmp eq i32 %call.i.i45, 0
  br i1 %tobool.not.i.i46, label %if.then.i.i49, label %if.end.i47.cleanup_crit_edge

if.end.i47.cleanup_crit_edge:                     ; preds = %if.end.i47
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i49:                                    ; preds = %if.end.i47
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i48 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i48) #12
  br label %cleanup

cleanup:                                          ; preds = %if.then.i.i49, %if.end.i47.cleanup_crit_edge, %sw.bb10, %sw.bb7, %sw.bb5, %sw.bb, %if.then.i.i, %if.end.i30.cleanup_crit_edge
  %retval.0 = phi i32 [ %call11, %sw.bb10 ], [ %call9, %sw.bb7 ], [ %call6, %sw.bb5 ], [ %call4, %sw.bb ], [ %call.i, %if.end.i30.cleanup_crit_edge ], [ %call.i, %if.then.i.i ], [ -22, %if.end.i47.cleanup_crit_edge ], [ -22, %if.then.i.i49 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_init_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %4 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %block_size, align 8
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %6 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %hash_size, align 4
  %bufcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 56
  %8 = ptrtoint ptr %bufcnt to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %bufcnt, align 8
  %conv = zext i32 %5 to i64
  %digcnt = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 40
  %9 = ptrtoint ptr %digcnt to i32
  call void @__asan_store8_noabort(i32 %9)
  store i64 %conv, ptr %digcnt, align 8
  %arrayidx5 = getelementptr %struct.ahash_request, ptr %1, i32 1, i32 5, i32 48
  %10 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store8_noabort(i32 %10)
  store i64 0, ptr %arrayidx5, align 8
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %11 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %flags, align 4
  %or = or i32 %12, 33554432
  store i32 %or, ptr %flags, align 4
  %digest = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 2
  %ipad = getelementptr i8, ptr %3, i32 280
  %13 = call ptr @memcpy(ptr %digest, ptr %ipad, i32 %7)
  %14 = load ptr, ptr %req1, align 4
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %15 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %16, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %17 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %18) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %19 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool.not.i = icmp eq i8 %20, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %entry.land.lhs.true.i_crit_edge

entry.land.lhs.true.i_crit_edge:                  ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %entry
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %21 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %22)
  %tobool2.not.i = icmp eq i8 %22, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %entry.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %14, i32 0, i32 1
  %23 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %24, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %24(ptr noundef %14, i32 noundef 0) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.atmel_sha_complete.exit_crit_edge

if.end.i.atmel_sha_complete.exit_crit_edge:       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_complete.exit

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %atmel_sha_complete.exit

atmel_sha_complete.exit:                          ; preds = %if.then.i.i, %if.end.i.atmel_sha_complete.exit_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_final(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %digest4 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 2
  %__crt_alg.i.i = getelementptr i8, ptr %3, i32 12
  %4 = ptrtoint ptr %__crt_alg.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %__crt_alg.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %5, i32 -128
  %6 = ptrtoint ptr %add.ptr.i.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %add.ptr.i.i.i, align 128
  %block_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %8 = ptrtoint ptr %block_size to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %block_size, align 8
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %10 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %hash_size, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %7)
  %cmp61.not = icmp ult i32 %7, 4
  br i1 %cmp61.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %div49 = lshr i32 %7, 2
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.062 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %mul = shl i32 %i.062, 2
  %add = add i32 %mul, 128
  %12 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %13, i32 %add
  %14 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #12, !srcloc !197
  %15 = tail call i32 @llvm.bswap.i32(i32 %14) #12
  %arrayidx = getelementptr i32, ptr %digest4, i32 %i.062
  %16 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %15, ptr %arrayidx, align 4
  %inc = add nuw nsw i32 %i.062, 1
  %exitcond.not = icmp eq i32 %inc, %div49
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %io_base.i51 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %17 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %io_base.i51, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %18, i32 1048576) #12, !srcloc !192
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %11)
  %cmp963.not = icmp ult i32 %11, 4
  br i1 %cmp963.not, label %for.end.for.end16_crit_edge, label %for.body10.preheader

for.end.for.end16_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end16

for.body10.preheader:                             ; preds = %for.end
  %div750 = lshr i32 %11, 2
  br label %for.body10

for.body10:                                       ; preds = %for.body10.for.body10_crit_edge, %for.body10.preheader
  %i.164 = phi i32 [ %inc15, %for.body10.for.body10_crit_edge ], [ 0, %for.body10.preheader ]
  %mul11 = shl i32 %i.164, 2
  %add12 = add i32 %mul11, 64
  %arrayidx13 = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 3, i32 %i.164
  %19 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx13, align 4
  %21 = tail call i32 @llvm.bswap.i32(i32 %20) #12
  %22 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %io_base.i51, align 4
  %add.ptr.i53 = getelementptr i8, ptr %23, i32 %add12
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i53, i32 %21) #12, !srcloc !192
  %inc15 = add nuw nsw i32 %i.164, 1
  %exitcond66.not = icmp eq i32 %inc15, %div750
  br i1 %exitcond66.not, label %for.body10.for.end16_crit_edge, label %for.body10.for.body10_crit_edge

for.body10.for.body10_crit_edge:                  ; preds = %for.body10
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body10

for.body10.for.end16_crit_edge:                   ; preds = %for.body10
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end16

for.end16:                                        ; preds = %for.body10.for.end16_crit_edge, %for.end.for.end16_crit_edge
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %24 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %flags, align 4
  %and = and i32 %25, 1792
  %or = or i32 %and, 33
  %26 = tail call i32 @llvm.bswap.i32(i32 %or) #12
  %27 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %io_base.i51, align 4
  %add.ptr.i55 = getelementptr i8, ptr %28, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i55, i32 %26) #12, !srcloc !192
  %add17 = add i32 %9, %7
  %29 = tail call i32 @llvm.bswap.i32(i32 %add17) #12
  %30 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %io_base.i51, align 4
  %add.ptr.i57 = getelementptr i8, ptr %31, i32 32
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i57, i32 %29) #12, !srcloc !192
  %32 = tail call i32 @llvm.bswap.i32(i32 %7) #12
  %33 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %io_base.i51, align 4
  %add.ptr.i59 = getelementptr i8, ptr %34, i32 48
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i59, i32 %32) #12, !srcloc !192
  %35 = ptrtoint ptr %io_base.i51 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %io_base.i51, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %36, i32 268435456) #12, !srcloc !192
  %tmp = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 18
  tail call void @sg_init_one(ptr noundef %tmp, ptr noundef %digest4, i32 noundef %7) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool.not.i = icmp eq i32 %7, 0
  br i1 %tobool.not.i, label %if.then.i, label %if.end.i

if.then.i:                                        ; preds = %for.end16
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 @atmel_sha_hmac_final_done(ptr noundef %dd) #12
  br label %atmel_sha_cpu_start.exit

if.end.i:                                         ; preds = %for.end16
  call void @__sanitizer_cov_trace_pc() #14
  %37 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %req1, align 4
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 0, i32 0, i32 1
  %39 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %40, -201326593
  %or11.i = or i32 %and.i, 134217728
  store i32 %or11.i, ptr %flags.i, align 4
  %sg13.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 5, i32 68
  %41 = ptrtoint ptr %sg13.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store ptr %tmp, ptr %sg13.i, align 4
  %total.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 5, i32 76
  %42 = ptrtoint ptr %total.i to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %7, ptr %total.i, align 4
  %offset.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 5, i32 72
  %43 = ptrtoint ptr %offset.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 0, ptr %offset.i, align 8
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 5, i32 80
  %44 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %block_size.i, align 8
  %46 = tail call i32 @llvm.umin.i32(i32 %45, i32 %7) #12
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 1, i32 5, i32 56
  %47 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %bufcnt.i, align 8
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %38, i32 2
  tail call void @scatterwalk_map_and_copy(ptr noundef %buffer.i, ptr noundef %tmp, i32 noundef 0, i32 noundef %46, i32 noundef 0) #12
  %cpu_transfer_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 15
  %48 = ptrtoint ptr %cpu_transfer_complete.i to i32
  call void @__asan_store4_noabort(i32 %48)
  store ptr @atmel_sha_hmac_final_done, ptr %cpu_transfer_complete.i, align 4
  %call18.i = tail call i32 @atmel_sha_cpu_transfer(ptr noundef %dd) #12
  br label %atmel_sha_cpu_start.exit

atmel_sha_cpu_start.exit:                         ; preds = %if.end.i, %if.then.i
  %retval.0.i = phi i32 [ %call18.i, %if.end.i ], [ %call3.i, %if.then.i ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_digest2(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req1, align 4
  %tfm.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %tfm.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %tfm.i, align 16
  %__crt_ctx.i.i = getelementptr i8, ptr %3, i32 128
  %hash_size = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 84
  %4 = ptrtoint ptr %hash_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hash_size, align 4
  %div81 = lshr i32 %5, 2
  %nbytes = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %nbytes, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool.not = icmp eq i32 %7, 0
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %flags.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %8 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %9, -236
  store i32 %and.i, ptr %flags.i, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %10 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %11) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %12 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool.not.i = icmp eq i8 %13, 0
  br i1 %tobool.not.i, label %lor.lhs.false.i, label %if.then.land.lhs.true.i_crit_edge

if.then.land.lhs.true.i_crit_edge:                ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %if.then
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %14 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool2.not.i = icmp eq i8 %15, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %if.then.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %1, i32 0, i32 1
  %16 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %17, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %17(ptr noundef %1, i32 noundef -22) #12
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %land.lhs.true.i.if.end.i_crit_edge, %lor.lhs.false.i.if.end.i_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.cleanup_crit_edge

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 56, i32 %7)
  %cmp = icmp ugt i32 %7, 56
  br i1 %cmp, label %land.lhs.true, label %if.end.if.end9_crit_edge

if.end.if.end9_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

land.lhs.true:                                    ; preds = %if.end
  %src = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 2
  %18 = ptrtoint ptr %src to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %src, align 4
  %tobool.not36.i = icmp eq ptr %19, null
  br i1 %tobool.not36.i, label %land.lhs.true.if.end9_crit_edge, label %for.body.lr.ph.i

land.lhs.true.if.end9_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

for.body.lr.ph.i:                                 ; preds = %land.lhs.true
  %block_size.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 5, i32 80
  %20 = ptrtoint ptr %block_size.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %block_size.i, align 8
  %sub.i = add i32 %21, -1
  br label %for.body.i

for.body.i:                                       ; preds = %if.end14.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %nents.039.i = phi i32 [ 1, %for.body.lr.ph.i ], [ %phi.bo.i, %if.end14.i.for.body.i_crit_edge ]
  %sg.addr.038.i = phi ptr [ %19, %for.body.lr.ph.i ], [ %call17.i, %if.end14.i.for.body.i_crit_edge ]
  %len.addr.037.i = phi i32 [ %7, %for.body.lr.ph.i ], [ %sub16.i, %if.end14.i.for.body.i_crit_edge ]
  %offset.i = getelementptr inbounds %struct.scatterlist, ptr %sg.addr.038.i, i32 0, i32 1
  %22 = ptrtoint ptr %offset.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %offset.i, align 4
  %and.i83 = and i32 %23, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i83)
  %cmp.i = icmp eq i32 %and.i83, 0
  br i1 %cmp.i, label %if.end.i84, label %for.body.i.if.end9_crit_edge

for.body.i.if.end9_crit_edge:                     ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

if.end.i84:                                       ; preds = %for.body.i
  %length.i = getelementptr inbounds %struct.scatterlist, ptr %sg.addr.038.i, i32 0, i32 2
  %24 = ptrtoint ptr %length.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %length.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %len.addr.037.i, i32 %25)
  %cmp2.not.i = icmp ugt i32 %len.addr.037.i, %25
  br i1 %cmp2.not.i, label %if.end9.i, label %if.then3.i

if.then3.i:                                       ; preds = %if.end.i84
  call void @__sanitizer_cov_trace_pc() #14
  %length.i.le = getelementptr inbounds %struct.scatterlist, ptr %sg.addr.038.i, i32 0, i32 2
  %nents4.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 3
  %26 = ptrtoint ptr %nents4.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %nents.039.i, ptr %nents4.i, align 4
  %27 = ptrtoint ptr %length.i.le to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %length.i.le, align 4
  %last_sg_length.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 4
  %29 = ptrtoint ptr %last_sg_length.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %last_sg_length.i, align 4
  %add6.i = add i32 %len.addr.037.i, 3
  %and7.i = and i32 %add6.i, -4
  store i32 %and7.i, ptr %length.i.le, align 4
  br label %if.end9

if.end9.i:                                        ; preds = %if.end.i84
  %and11.i = and i32 %25, %sub.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and11.i)
  %cmp12.i = icmp eq i32 %and11.i, 0
  br i1 %cmp12.i, label %if.end14.i, label %if.end9.i.if.end9_crit_edge

if.end9.i.if.end9_crit_edge:                      ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

if.end14.i:                                       ; preds = %if.end9.i
  %sub16.i = sub i32 %len.addr.037.i, %25
  %call17.i = tail call ptr @sg_next(ptr noundef nonnull %sg.addr.038.i) #12
  %phi.bo.i = add i32 %nents.039.i, 1
  %tobool.not.i85 = icmp eq ptr %call17.i, null
  br i1 %tobool.not.i85, label %if.end14.i.if.end9_crit_edge, label %if.end14.i.for.body.i_crit_edge

if.end14.i.for.body.i_crit_edge:                  ; preds = %if.end14.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body.i

if.end14.i.if.end9_crit_edge:                     ; preds = %if.end14.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end9

if.end9:                                          ; preds = %if.end14.i.if.end9_crit_edge, %if.end9.i.if.end9_crit_edge, %if.then3.i, %for.body.i.if.end9_crit_edge, %land.lhs.true.if.end9_crit_edge, %if.end.if.end9_crit_edge
  %use_dma.0.off0 = phi i1 [ false, %if.end.if.end9_crit_edge ], [ true, %if.then3.i ], [ false, %land.lhs.true.if.end9_crit_edge ], [ false, %for.body.i.if.end9_crit_edge ], [ false, %if.end9.i.if.end9_crit_edge ], [ false, %if.end14.i.if.end9_crit_edge ]
  %io_base.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 5
  %30 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %31, i32 1048576) #12, !srcloc !192
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp10112.not = icmp ult i32 %5, 4
  br i1 %cmp10112.not, label %for.end.thread, label %for.body.preheader

for.end.thread:                                   ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #14
  %32 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %33, i32 2097152) #12, !srcloc !192
  br label %for.end19

for.body.preheader:                               ; preds = %if.end9
  %umax = call i32 @llvm.umax.i32(i32 %div81, i32 1)
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.0113 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %mul = shl i32 %i.0113, 2
  %add = add i32 %mul, 64
  %arrayidx = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 2, i32 %i.0113
  %34 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx, align 4
  %36 = tail call i32 @llvm.bswap.i32(i32 %35) #12
  %37 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %38, i32 %add
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i, i32 %36) #12, !srcloc !192
  %inc = add nuw nsw i32 %i.0113, 1
  %exitcond.not = icmp eq i32 %inc, %umax
  br i1 %exitcond.not, label %for.end, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.end:                                          ; preds = %for.body
  %39 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %40, i32 2097152) #12, !srcloc !192
  br i1 %cmp10112.not, label %for.end.for.end19_crit_edge, label %for.body13.preheader

for.end.for.end19_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end19

for.body13.preheader:                             ; preds = %for.end
  %umax119 = call i32 @llvm.umax.i32(i32 %div81, i32 1)
  br label %for.body13

for.body13:                                       ; preds = %for.body13.for.body13_crit_edge, %for.body13.preheader
  %i.1115 = phi i32 [ %inc18, %for.body13.for.body13_crit_edge ], [ 0, %for.body13.preheader ]
  %mul14 = shl i32 %i.1115, 2
  %add15 = add i32 %mul14, 64
  %arrayidx16 = getelementptr %struct.atmel_sha_hmac_ctx, ptr %__crt_ctx.i.i, i32 0, i32 3, i32 %i.1115
  %41 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx16, align 4
  %43 = tail call i32 @llvm.bswap.i32(i32 %42) #12
  %44 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i89 = getelementptr i8, ptr %45, i32 %add15
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i89, i32 %43) #12, !srcloc !192
  %inc18 = add nuw nsw i32 %i.1115, 1
  %exitcond120.not = icmp eq i32 %inc18, %umax119
  br i1 %exitcond120.not, label %for.body13.for.end19_crit_edge, label %for.body13.for.body13_crit_edge

for.body13.for.body13_crit_edge:                  ; preds = %for.body13
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body13

for.body13.for.end19_crit_edge:                   ; preds = %for.body13
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end19

for.end19:                                        ; preds = %for.body13.for.end19_crit_edge, %for.end.for.end19_crit_edge, %for.end.thread
  %flags = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %46 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %flags, align 4
  %and = and i32 %47, 1792
  %mr.0.v = select i1 %use_dma.0.off0, i32 67586, i32 67585
  %mr.0 = or i32 %and, %mr.0.v
  %48 = tail call i32 @llvm.bswap.i32(i32 %mr.0) #12
  %49 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i91 = getelementptr i8, ptr %50, i32 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i91, i32 %48) #12, !srcloc !192
  %51 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %nbytes, align 8
  %53 = tail call i32 @llvm.bswap.i32(i32 %52) #12
  %54 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i93 = getelementptr i8, ptr %55, i32 32
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i93, i32 %53) #12, !srcloc !192
  %56 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %nbytes, align 8
  %58 = tail call i32 @llvm.bswap.i32(i32 %57) #12
  %59 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %io_base.i, align 4
  %add.ptr.i95 = getelementptr i8, ptr %60, i32 48
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i95, i32 %58) #12, !srcloc !192
  %61 = ptrtoint ptr %io_base.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %io_base.i, align 4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %62, i32 268435456) #12, !srcloc !192
  br i1 %use_dma.0.off0, label %if.then28, label %if.end32

if.then28:                                        ; preds = %for.end19
  %src29 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 2
  %63 = ptrtoint ptr %src29 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %src29, align 4
  %dma_lch_in.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16
  %65 = ptrtoint ptr %dma_lch_in.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %dma_lch_in.i, align 4
  %resume2.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 14
  %67 = ptrtoint ptr %resume2.i to i32
  call void @__asan_store4_noabort(i32 %67)
  store ptr @atmel_sha_hmac_final_done, ptr %resume2.i, align 4
  %sg.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 2
  %68 = ptrtoint ptr %sg.i to i32
  call void @__asan_store4_noabort(i32 %68)
  store ptr %64, ptr %sg.i, align 4
  %dev.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 2
  %69 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %dev.i, align 4
  %nents.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 3
  %71 = ptrtoint ptr %nents.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %nents.i, align 4
  %call.i = tail call i32 @dma_map_sg_attrs(ptr noundef %70, ptr noundef %64, i32 noundef %72, i32 noundef 1, i32 noundef 0) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i97 = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i97, label %if.then28.exit.i_crit_edge, label %if.end.i99

if.then28.exit.i_crit_edge:                       ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #14
  br label %exit.i

if.end.i99:                                       ; preds = %if.then28
  %src_maxburst.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1, i32 5
  %73 = ptrtoint ptr %src_maxburst.i to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 16, ptr %src_maxburst.i, align 4
  %dst_maxburst.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1, i32 6
  %74 = ptrtoint ptr %dst_maxburst.i to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 16, ptr %dst_maxburst.i, align 4
  %75 = ptrtoint ptr %66 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %66, align 4
  %device_config.i.i = getelementptr inbounds %struct.dma_device, ptr %76, i32 0, i32 44
  %77 = ptrtoint ptr %device_config.i.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %device_config.i.i, align 4
  %tobool.not.i.i98 = icmp eq ptr %78, null
  br i1 %tobool.not.i.i98, label %if.end.i99.unmap_sg.i_crit_edge, label %dmaengine_slave_config.exit.i

if.end.i99.unmap_sg.i_crit_edge:                  ; preds = %if.end.i99
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

dmaengine_slave_config.exit.i:                    ; preds = %if.end.i99
  %dma_conf.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 16, i32 1
  %call.i.i100 = tail call i32 %78(ptr noundef %66, ptr noundef %dma_conf.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i100)
  %tobool5.not.i = icmp eq i32 %call.i.i100, 0
  br i1 %tobool5.not.i, label %if.end7.i, label %dmaengine_slave_config.exit.i.unmap_sg.i_crit_edge

dmaengine_slave_config.exit.i.unmap_sg.i_crit_edge: ; preds = %dmaengine_slave_config.exit.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

if.end7.i:                                        ; preds = %dmaengine_slave_config.exit.i
  %79 = ptrtoint ptr %sg.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %sg.i, align 4
  %tobool.not.i1.i = icmp eq ptr %66, null
  br i1 %tobool.not.i1.i, label %if.end7.i.unmap_sg.i_crit_edge, label %lor.lhs.false.i.i

if.end7.i.unmap_sg.i_crit_edge:                   ; preds = %if.end7.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

lor.lhs.false.i.i:                                ; preds = %if.end7.i
  %81 = ptrtoint ptr %66 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %66, align 4
  %tobool1.not.i.i = icmp eq ptr %82, null
  br i1 %tobool1.not.i.i, label %lor.lhs.false.i.i.unmap_sg.i_crit_edge, label %lor.lhs.false2.i.i

lor.lhs.false.i.i.unmap_sg.i_crit_edge:           ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

lor.lhs.false2.i.i:                               ; preds = %lor.lhs.false.i.i
  %device_prep_slave_sg.i.i = getelementptr inbounds %struct.dma_device, ptr %82, i32 0, i32 39
  %83 = ptrtoint ptr %device_prep_slave_sg.i.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %device_prep_slave_sg.i.i, align 4
  %tobool4.not.i.i = icmp eq ptr %84, null
  br i1 %tobool4.not.i.i, label %lor.lhs.false2.i.i.unmap_sg.i_crit_edge, label %dmaengine_prep_slave_sg.exit.i

lor.lhs.false2.i.i.unmap_sg.i_crit_edge:          ; preds = %lor.lhs.false2.i.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

dmaengine_prep_slave_sg.exit.i:                   ; preds = %lor.lhs.false2.i.i
  %call.i2.i = tail call ptr %84(ptr noundef nonnull %66, ptr noundef %80, i32 noundef %call.i, i32 noundef 1, i32 noundef 3, ptr noundef null) #12
  %tobool10.not.i = icmp eq ptr %call.i2.i, null
  br i1 %tobool10.not.i, label %dmaengine_prep_slave_sg.exit.i.unmap_sg.i_crit_edge, label %if.end12.i

dmaengine_prep_slave_sg.exit.i.unmap_sg.i_crit_edge: ; preds = %dmaengine_prep_slave_sg.exit.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

if.end12.i:                                       ; preds = %dmaengine_prep_slave_sg.exit.i
  %callback.i = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %call.i2.i, i32 0, i32 6
  %85 = ptrtoint ptr %callback.i to i32
  call void @__asan_store4_noabort(i32 %85)
  store ptr @atmel_sha_dma_callback2, ptr %callback.i, align 4
  %callback_param.i = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %call.i2.i, i32 0, i32 8
  %86 = ptrtoint ptr %callback_param.i to i32
  call void @__asan_store4_noabort(i32 %86)
  store ptr %dd, ptr %callback_param.i, align 4
  %tx_submit.i.i = getelementptr inbounds %struct.dma_async_tx_descriptor, ptr %call.i2.i, i32 0, i32 4
  %87 = ptrtoint ptr %tx_submit.i.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %tx_submit.i.i, align 4
  %call.i4.i = tail call i32 %88(ptr noundef nonnull %call.i2.i) #12
  %89 = tail call i32 @llvm.smin.i32(i32 %call.i4.i, i32 0) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call.i4.i)
  %tobool15.not.i = icmp sgt i32 %call.i4.i, -1
  br i1 %tobool15.not.i, label %if.end17.i, label %if.end12.i.unmap_sg.i_crit_edge

if.end12.i.unmap_sg.i_crit_edge:                  ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %unmap_sg.i

if.end17.i:                                       ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #14
  %90 = ptrtoint ptr %66 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %66, align 4
  %device_issue_pending.i.i = getelementptr inbounds %struct.dma_device, ptr %91, i32 0, i32 50
  %92 = ptrtoint ptr %device_issue_pending.i.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %device_issue_pending.i.i, align 4
  tail call void %93(ptr noundef nonnull %66) #12
  br label %cleanup

unmap_sg.i:                                       ; preds = %if.end12.i.unmap_sg.i_crit_edge, %dmaengine_prep_slave_sg.exit.i.unmap_sg.i_crit_edge, %lor.lhs.false2.i.i.unmap_sg.i_crit_edge, %lor.lhs.false.i.i.unmap_sg.i_crit_edge, %if.end7.i.unmap_sg.i_crit_edge, %dmaengine_slave_config.exit.i.unmap_sg.i_crit_edge, %if.end.i99.unmap_sg.i_crit_edge
  %err.0.i = phi i32 [ %call.i.i100, %dmaengine_slave_config.exit.i.unmap_sg.i_crit_edge ], [ %89, %if.end12.i.unmap_sg.i_crit_edge ], [ -12, %dmaengine_prep_slave_sg.exit.i.unmap_sg.i_crit_edge ], [ -38, %if.end.i99.unmap_sg.i_crit_edge ], [ -12, %lor.lhs.false2.i.i.unmap_sg.i_crit_edge ], [ -12, %lor.lhs.false.i.i.unmap_sg.i_crit_edge ], [ -12, %if.end7.i.unmap_sg.i_crit_edge ]
  %94 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %dev.i, align 4
  %96 = ptrtoint ptr %sg.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %sg.i, align 4
  %98 = ptrtoint ptr %nents.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %nents.i, align 4
  tail call void @dma_unmap_sg_attrs(ptr noundef %95, ptr noundef %97, i32 noundef %99, i32 noundef 1, i32 noundef 0) #12
  br label %exit.i

exit.i:                                           ; preds = %unmap_sg.i, %if.then28.exit.i_crit_edge
  %err.1.i = phi i32 [ %err.0.i, %unmap_sg.i ], [ -12, %if.then28.exit.i_crit_edge ]
  %100 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %req1, align 4
  %flags.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %102 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %flags.i.i, align 4
  %and.i.i = and i32 %103, -236
  store i32 %and.i.i, ptr %flags.i.i, align 4
  %iclk.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %104 = ptrtoint ptr %iclk.i.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %iclk.i.i, align 4
  tail call void @clk_disable(ptr noundef %105) #12
  %is_async.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %106 = ptrtoint ptr %is_async.i.i to i32
  call void @__asan_load1_noabort(i32 %106)
  %107 = load i8, ptr %is_async.i.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %107)
  %tobool.not.i5.i = icmp eq i8 %107, 0
  br i1 %tobool.not.i5.i, label %lor.lhs.false.i6.i, label %exit.i.land.lhs.true.i.i_crit_edge

exit.i.land.lhs.true.i.i_crit_edge:               ; preds = %exit.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i.i

lor.lhs.false.i6.i:                               ; preds = %exit.i
  %force_complete.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %108 = ptrtoint ptr %force_complete.i.i to i32
  call void @__asan_load1_noabort(i32 %108)
  %109 = load i8, ptr %force_complete.i.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %109)
  %tobool2.not.i.i = icmp eq i8 %109, 0
  br i1 %tobool2.not.i.i, label %lor.lhs.false.i6.i.if.end.i8.i_crit_edge, label %lor.lhs.false.i6.i.land.lhs.true.i.i_crit_edge

lor.lhs.false.i6.i.land.lhs.true.i.i_crit_edge:   ; preds = %lor.lhs.false.i6.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i.i

lor.lhs.false.i6.i.if.end.i8.i_crit_edge:         ; preds = %lor.lhs.false.i6.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i8.i

land.lhs.true.i.i:                                ; preds = %lor.lhs.false.i6.i.land.lhs.true.i.i_crit_edge, %exit.i.land.lhs.true.i.i_crit_edge
  %complete.i.i = getelementptr inbounds %struct.crypto_async_request, ptr %101, i32 0, i32 1
  %110 = ptrtoint ptr %complete.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %complete.i.i, align 8
  %tobool3.not.i.i = icmp eq ptr %111, null
  br i1 %tobool3.not.i.i, label %land.lhs.true.i.i.if.end.i8.i_crit_edge, label %if.then.i7.i

land.lhs.true.i.i.if.end.i8.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i8.i

if.then.i7.i:                                     ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %111(ptr noundef %101, i32 noundef %err.1.i) #12
  br label %if.end.i8.i

if.end.i8.i:                                      ; preds = %if.then.i7.i, %land.lhs.true.i.i.if.end.i8.i_crit_edge, %lor.lhs.false.i6.i.if.end.i8.i_crit_edge
  %state.i.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %call.i.i.i, 0
  br i1 %tobool.not.i.i.i, label %if.then.i.i.i, label %if.end.i8.i.cleanup_crit_edge

if.end.i8.i.cleanup_crit_edge:                    ; preds = %if.end.i8.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %cleanup

if.then.i.i.i:                                    ; preds = %if.end.i8.i
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i.i) #12
  br label %cleanup

if.end32:                                         ; preds = %for.end19
  %112 = ptrtoint ptr %nbytes to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load i32, ptr %nbytes, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %113)
  %tobool.not.i102 = icmp eq i32 %113, 0
  br i1 %tobool.not.i102, label %if.then.i103, label %if.end.i108

if.then.i103:                                     ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 @atmel_sha_hmac_final_done(ptr noundef %dd) #12
  br label %cleanup

if.end.i108:                                      ; preds = %if.end32
  call void @__sanitizer_cov_trace_pc() #14
  %src33 = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 2
  %114 = ptrtoint ptr %src33 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %src33, align 4
  %116 = ptrtoint ptr %req1 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %req1, align 4
  %flags.i104 = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 0, i32 0, i32 1
  %118 = ptrtoint ptr %flags.i104 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load i32, ptr %flags.i104, align 4
  %and.i105 = and i32 %119, -201326593
  %or11.i = or i32 %and.i105, 134217728
  store i32 %or11.i, ptr %flags.i104, align 4
  %sg13.i = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 5, i32 68
  %120 = ptrtoint ptr %sg13.i to i32
  call void @__asan_store4_noabort(i32 %120)
  store ptr %115, ptr %sg13.i, align 4
  %total.i = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 5, i32 76
  %121 = ptrtoint ptr %total.i to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %113, ptr %total.i, align 4
  %offset.i106 = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 5, i32 72
  %122 = ptrtoint ptr %offset.i106 to i32
  call void @__asan_store4_noabort(i32 %122)
  store i32 0, ptr %offset.i106, align 8
  %block_size.i107 = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 5, i32 80
  %123 = ptrtoint ptr %block_size.i107 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %block_size.i107, align 8
  %125 = tail call i32 @llvm.umin.i32(i32 %124, i32 %113) #12
  %bufcnt.i = getelementptr inbounds %struct.ahash_request, ptr %117, i32 1, i32 5, i32 56
  %126 = ptrtoint ptr %bufcnt.i to i32
  call void @__asan_store4_noabort(i32 %126)
  store i32 %125, ptr %bufcnt.i, align 8
  %buffer.i = getelementptr inbounds %struct.ahash_request, ptr %117, i32 2
  tail call void @scatterwalk_map_and_copy(ptr noundef %buffer.i, ptr noundef %115, i32 noundef 0, i32 noundef %125, i32 noundef 0) #12
  %cpu_transfer_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 15
  %127 = ptrtoint ptr %cpu_transfer_complete.i to i32
  call void @__asan_store4_noabort(i32 %127)
  store ptr @atmel_sha_hmac_final_done, ptr %cpu_transfer_complete.i, align 4
  %call18.i = tail call i32 @atmel_sha_cpu_transfer(ptr noundef %dd) #12
  br label %cleanup

cleanup:                                          ; preds = %if.end.i108, %if.then.i103, %if.then.i.i.i, %if.end.i8.i.cleanup_crit_edge, %if.end17.i, %if.then.i.i, %if.end.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.end.i.cleanup_crit_edge ], [ -22, %if.then.i.i ], [ -115, %if.end17.i ], [ %err.1.i, %if.end.i8.i.cleanup_crit_edge ], [ %err.1.i, %if.then.i.i.i ], [ %call18.i, %if.end.i108 ], [ %call3.i, %if.then.i103 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @atmel_sha_hmac_final_done(ptr noundef %dd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %req = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 11
  %0 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %req, align 4
  %__ctx.i.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 0, i32 6
  %digest.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 2
  %flags.i = getelementptr inbounds %struct.ahash_request, ptr %1, i32 1, i32 0, i32 0, i32 1
  %2 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %flags.i, align 4
  %and.i = lshr i32 %3, 8
  %4 = and i32 %and.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %4)
  %5 = icmp ult i32 %4, 5
  br i1 %5, label %switch.lookup, label %entry.atmel_sha_copy_hash.exit_crit_edge

entry.atmel_sha_copy_hash.exit_crit_edge:         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_copy_hash.exit

switch.lookup:                                    ; preds = %entry
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.atmel_sha_hmac_final_done, i32 0, i32 %4
  %6 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %6)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %switch.lookup
  %i.014.i = phi i32 [ 0, %switch.lookup ], [ %inc.i, %for.body.i.for.body.i_crit_edge ]
  %7 = ptrtoint ptr %__ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %__ctx.i.i, align 8
  %mul.i = shl i32 %i.014.i, 2
  %add.i = add nuw nsw i32 %mul.i, 128
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %8, i32 0, i32 5
  %9 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %10, i32 %add.i
  %11 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #12, !srcloc !197
  %12 = tail call i32 @llvm.bswap.i32(i32 %11) #12
  %arrayidx.i = getelementptr i32, ptr %digest.i, i32 %i.014.i
  %13 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %arrayidx.i, align 4
  %inc.i = add nuw nsw i32 %i.014.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %switch.load
  br i1 %exitcond.not.i, label %for.end.i, label %for.body.i.for.body.i_crit_edge

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #14
  %14 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %flags.i, align 4
  %or.i = or i32 %15, 33554432
  store i32 %or.i, ptr %flags.i, align 4
  br label %atmel_sha_copy_hash.exit

atmel_sha_copy_hash.exit:                         ; preds = %for.end.i, %entry.atmel_sha_copy_hash.exit_crit_edge
  %16 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %req, align 4
  %result.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 0, i32 3
  %18 = ptrtoint ptr %result.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %result.i, align 32
  %tobool.not.i = icmp eq ptr %19, null
  br i1 %tobool.not.i, label %atmel_sha_copy_hash.exit.atmel_sha_copy_ready_hash.exit_crit_edge, label %if.end.i

atmel_sha_copy_hash.exit.atmel_sha_copy_ready_hash.exit_crit_edge: ; preds = %atmel_sha_copy_hash.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_copy_ready_hash.exit

if.end.i:                                         ; preds = %atmel_sha_copy_hash.exit
  %flags.i4 = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 0, i32 1
  %20 = ptrtoint ptr %flags.i4 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %flags.i4, align 4
  %and.i5 = lshr i32 %21, 8
  %22 = and i32 %and.i5, 7
  %23 = zext i32 %22 to i64
  call void @__sanitizer_cov_trace_switch(i64 %23, ptr @__sancov_gen_cov_switch_values.88)
  switch i32 %22, label %sw.bb.i [
    i32 3, label %sw.bb14.i
    i32 4, label %sw.bb2.i7
    i32 1, label %sw.bb6.i
    i32 2, label %sw.bb10.i
  ]

sw.bb.i:                                          ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest.i6 = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 2
  %24 = call ptr @memcpy(ptr %19, ptr %digest.i6, i32 20)
  br label %atmel_sha_copy_ready_hash.exit

sw.bb2.i7:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest4.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 2
  %25 = call ptr @memcpy(ptr %19, ptr %digest4.i, i32 28)
  br label %atmel_sha_copy_ready_hash.exit

sw.bb6.i:                                         ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest8.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 2
  %26 = call ptr @memcpy(ptr %19, ptr %digest8.i, i32 32)
  br label %atmel_sha_copy_ready_hash.exit

sw.bb10.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest12.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 2
  %27 = call ptr @memcpy(ptr %19, ptr %digest12.i, i32 48)
  br label %atmel_sha_copy_ready_hash.exit

sw.bb14.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #14
  %digest16.i = getelementptr inbounds %struct.ahash_request, ptr %17, i32 1, i32 0, i32 2
  %28 = call ptr @memcpy(ptr %19, ptr %digest16.i, i32 64)
  br label %atmel_sha_copy_ready_hash.exit

atmel_sha_copy_ready_hash.exit:                   ; preds = %sw.bb14.i, %sw.bb10.i, %sw.bb6.i, %sw.bb2.i7, %sw.bb.i, %atmel_sha_copy_hash.exit.atmel_sha_copy_ready_hash.exit_crit_edge
  %29 = ptrtoint ptr %req to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %req, align 4
  %flags.i8 = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 9
  %31 = ptrtoint ptr %flags.i8 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %flags.i8, align 4
  %and.i9 = and i32 %32, -236
  store i32 %and.i9, ptr %flags.i8, align 4
  %iclk.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 3
  %33 = ptrtoint ptr %iclk.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %iclk.i, align 4
  tail call void @clk_disable(ptr noundef %34) #12
  %is_async.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 12
  %35 = ptrtoint ptr %is_async.i to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %is_async.i, align 4, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %36)
  %tobool.not.i10 = icmp eq i8 %36, 0
  br i1 %tobool.not.i10, label %lor.lhs.false.i, label %atmel_sha_copy_ready_hash.exit.land.lhs.true.i_crit_edge

atmel_sha_copy_ready_hash.exit.land.lhs.true.i_crit_edge: ; preds = %atmel_sha_copy_ready_hash.exit
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i:                                  ; preds = %atmel_sha_copy_ready_hash.exit
  %force_complete.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 13
  %37 = ptrtoint ptr %force_complete.i to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %force_complete.i, align 1, !range !193
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %tobool2.not.i = icmp eq i8 %38, 0
  br i1 %tobool2.not.i, label %lor.lhs.false.i.if.end.i11_crit_edge, label %lor.lhs.false.i.land.lhs.true.i_crit_edge

lor.lhs.false.i.land.lhs.true.i_crit_edge:        ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %land.lhs.true.i

lor.lhs.false.i.if.end.i11_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i11

land.lhs.true.i:                                  ; preds = %lor.lhs.false.i.land.lhs.true.i_crit_edge, %atmel_sha_copy_ready_hash.exit.land.lhs.true.i_crit_edge
  %complete.i = getelementptr inbounds %struct.crypto_async_request, ptr %30, i32 0, i32 1
  %39 = ptrtoint ptr %complete.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %complete.i, align 8
  %tobool3.not.i = icmp eq ptr %40, null
  br i1 %tobool3.not.i, label %land.lhs.true.i.if.end.i11_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i11_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  br label %if.end.i11

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #14
  tail call void %40(ptr noundef %30, i32 noundef 0) #12
  br label %if.end.i11

if.end.i11:                                       ; preds = %if.then.i, %land.lhs.true.i.if.end.i11_crit_edge, %lor.lhs.false.i.if.end.i11_crit_edge
  %state.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8, i32 1
  %call.i.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i.i) #12
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool.not.i.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i11.atmel_sha_complete.exit_crit_edge

if.end.i11.atmel_sha_complete.exit_crit_edge:     ; preds = %if.end.i11
  call void @__sanitizer_cov_trace_pc() #14
  br label %atmel_sha_complete.exit

if.then.i.i:                                      ; preds = %if.end.i11
  call void @__sanitizer_cov_trace_pc() #14
  %queue_task.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %dd, i32 0, i32 8
  tail call void @__tasklet_schedule(ptr noundef %queue_task.i) #12
  br label %atmel_sha_complete.exit

atmel_sha_complete.exit:                          ; preds = %if.then.i.i, %if.end.i11.atmel_sha_complete.exit_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @atmel_sha_dma_callback2(ptr noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #14
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 2
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 4
  %sg1 = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 16, i32 2
  %2 = ptrtoint ptr %sg1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %sg1, align 4
  %nents2 = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 16, i32 3
  %4 = ptrtoint ptr %nents2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %nents2, align 4
  tail call void @dma_unmap_sg_attrs(ptr noundef %1, ptr noundef %3, i32 noundef %5, i32 noundef 1, i32 noundef 0) #12
  %6 = ptrtoint ptr %sg1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sg1, align 4
  %8 = ptrtoint ptr %nents2 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %nents2, align 4
  %sub16 = add i32 %9, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub16)
  %cmp17 = icmp sgt i32 %sub16, 0
  br i1 %cmp17, label %entry.for.body_crit_edge, label %entry.for.end_crit_edge

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %nents.019 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %sg.018 = phi ptr [ %call, %for.body.for.body_crit_edge ], [ %7, %entry.for.body_crit_edge ]
  %call = tail call ptr @sg_next(ptr noundef %sg.018) #12
  %inc = add nuw nsw i32 %nents.019, 1
  %10 = ptrtoint ptr %nents2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %nents2, align 4
  %sub = add i32 %11, -1
  %cmp = icmp slt i32 %inc, %sub
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #14
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %sg.0.lcssa = phi ptr [ %7, %entry.for.end_crit_edge ], [ %call, %for.body.for.end_crit_edge ]
  %last_sg_length = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 16, i32 4
  %12 = ptrtoint ptr %last_sg_length to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %last_sg_length, align 4
  %length = getelementptr inbounds %struct.scatterlist, ptr %sg.0.lcssa, i32 0, i32 2
  %14 = ptrtoint ptr %length to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %length, align 4
  %is_async = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 12
  %15 = ptrtoint ptr %is_async to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 1, ptr %is_async, align 4
  %resume = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 14
  %16 = ptrtoint ptr %resume to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %resume, align 4
  %io_base.i.i = getelementptr inbounds %struct.atmel_sha_dev, ptr %data, i32 0, i32 5
  %18 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %19, i32 28
  %20 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #12, !srcloc !197
  %21 = and i32 %20, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %tobool.not.i = icmp eq i32 %21, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then.i, !prof !194

if.then.i:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  %call3.i = tail call i32 %17(ptr noundef %data) #12
  br label %atmel_sha_wait_for_data_ready.exit

if.end.i:                                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #14
  %22 = ptrtoint ptr %resume to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %17, ptr %resume, align 4
  %23 = ptrtoint ptr %io_base.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %io_base.i.i, align 4
  %add.ptr.i10.i = getelementptr i8, ptr %24, i32 16
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i10.i, i32 16777216) #12, !srcloc !192
  br label %atmel_sha_wait_for_data_ready.exit

atmel_sha_wait_for_data_ready.exit:               ; preds = %if.end.i, %if.then.i
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @kmemdup(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_del_entry_valid(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_release_channel(ptr noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.fshl.i32(i32, i32, i32) #6

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.fshl.i64(i64, i64, i64) #6

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #6

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #6

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smin.i32(i32, i32) #6

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #12

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #13 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 85)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #13 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 85)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #7 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #8 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #9 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #10 = { argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #11 = { argmemonly mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #12 = { nounwind }
attributes #13 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #14 = { nomerge }
attributes #15 = { nounwind allocsize(2) }
attributes #16 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !31, !33, !35, !36, !38, !40, !42, !44, !46, !48, !49, !51, !52, !53, !54, !55, !56, !57, !59, !61, !62, !63, !65, !67, !68, !69, !71, !72, !73, !75, !76, !77, !78, !80, !81, !82, !83, !84, !85, !87, !88, !89, !90, !91, !93, !94, !95, !96, !98, !99, !100, !101, !103, !105, !106, !107, !108, !110, !111, !112, !114, !115, !117, !118, !119, !121, !122, !123, !125, !126, !127, !129, !130, !132, !133, !134, !136, !137, !138, !140, !141, !142, !144, !145, !146, !148, !149, !150, !152, !153, !154, !156, !157, !159, !160, !161, !163, !164, !165, !167, !168, !169, !171, !172, !173, !175, !177, !179, !181}
!llvm.module.flags = !{!183, !184, !185, !186, !187, !188, !189, !190}
!llvm.ident = !{!191}

!0 = !{ptr @__ksymtab_atmel_sha_authenc_is_ready, !1, !"__ksymtab_atmel_sha_authenc_is_ready", i1 false, i1 false}
!1 = !{!"../drivers/crypto/atmel-sha.c", i32 2134, i32 1}
!2 = !{ptr @__ksymtab_atmel_sha_authenc_get_reqsize, !3, !"__ksymtab_atmel_sha_authenc_get_reqsize", i1 false, i1 false}
!3 = !{!"../drivers/crypto/atmel-sha.c", i32 2140, i32 1}
!4 = !{ptr @.str, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/crypto/atmel-sha.c", i32 2152, i32 10}
!6 = !{ptr @.str.1, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/crypto/atmel-sha.c", i32 2156, i32 10}
!8 = !{ptr @.str.2, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../drivers/crypto/atmel-sha.c", i32 2160, i32 10}
!10 = !{ptr @.str.3, !11, !"<string literal>", i1 false, i1 false}
!11 = !{!"../drivers/crypto/atmel-sha.c", i32 2164, i32 10}
!12 = !{ptr @.str.4, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../drivers/crypto/atmel-sha.c", i32 2168, i32 10}
!14 = !{ptr @__ksymtab_atmel_sha_authenc_spawn, !15, !"__ksymtab_atmel_sha_authenc_spawn", i1 false, i1 false}
!15 = !{!"../drivers/crypto/atmel-sha.c", i32 2198, i32 1}
!16 = !{ptr @__ksymtab_atmel_sha_authenc_free, !17, !"__ksymtab_atmel_sha_authenc_free", i1 false, i1 false}
!17 = !{!"../drivers/crypto/atmel-sha.c", i32 2206, i32 1}
!18 = !{ptr @__ksymtab_atmel_sha_authenc_setkey, !19, !"__ksymtab_atmel_sha_authenc_setkey", i1 false, i1 false}
!19 = !{!"../drivers/crypto/atmel-sha.c", i32 2217, i32 1}
!20 = !{ptr @__ksymtab_atmel_sha_authenc_schedule, !21, !"__ksymtab_atmel_sha_authenc_schedule", i1 false, i1 false}
!21 = !{!"../drivers/crypto/atmel-sha.c", i32 2248, i32 1}
!22 = !{ptr @__ksymtab_atmel_sha_authenc_init, !23, !"__ksymtab_atmel_sha_authenc_init", i1 false, i1 false}
!23 = !{!"../drivers/crypto/atmel-sha.c", i32 2274, i32 1}
!24 = !{ptr @__ksymtab_atmel_sha_authenc_final, !25, !"__ksymtab_atmel_sha_authenc_final", i1 false, i1 false}
!25 = !{!"../drivers/crypto/atmel-sha.c", i32 2363, i32 1}
!26 = !{ptr @__ksymtab_atmel_sha_authenc_abort, !27, !"__ksymtab_atmel_sha_authenc_abort", i1 false, i1 false}
!27 = !{!"../drivers/crypto/atmel-sha.c", i32 2388, i32 1}
!28 = !{ptr @__initcall__kmod_atmel_sha__271_2699_atmel_sha_driver_init6, !29, !"__initcall__kmod_atmel_sha__271_2699_atmel_sha_driver_init6", i1 false, i1 false}
!29 = !{!"../drivers/crypto/atmel-sha.c", i32 2699, i32 1}
!30 = !{ptr @__exitcall_atmel_sha_driver_exit, !29, !"__exitcall_atmel_sha_driver_exit", i1 false, i1 false}
!31 = !{ptr @__UNIQUE_ID_description272, !32, !"__UNIQUE_ID_description272", i1 false, i1 false}
!32 = !{!"../drivers/crypto/atmel-sha.c", i32 2701, i32 1}
!33 = !{ptr @__UNIQUE_ID_file273, !34, !"__UNIQUE_ID_file273", i1 false, i1 false}
!34 = !{!"../drivers/crypto/atmel-sha.c", i32 2702, i32 1}
!35 = !{ptr @__UNIQUE_ID_license274, !34, !"__UNIQUE_ID_license274", i1 false, i1 false}
!36 = !{ptr @__UNIQUE_ID_author275, !37, !"__UNIQUE_ID_author275", i1 false, i1 false}
!37 = !{!"../drivers/crypto/atmel-sha.c", i32 2703, i32 1}
!38 = !{ptr @.str.5, !39, !"<string literal>", i1 false, i1 false}
!39 = !{!"../drivers/crypto/atmel-sha.c", i32 166, i32 10}
!40 = !{ptr @atmel_sha, !41, !"atmel_sha", i1 false, i1 false}
!41 = !{!"../drivers/crypto/atmel-sha.c", i32 164, i32 29}
!42 = !{ptr @.str.6, !43, !"<string literal>", i1 false, i1 false}
!43 = !{!"../drivers/crypto/atmel-sha.c", i32 2694, i32 11}
!44 = !{ptr @atmel_sha_driver, !45, !"atmel_sha_driver", i1 false, i1 false}
!45 = !{!"../drivers/crypto/atmel-sha.c", i32 2690, i32 31}
!46 = !{ptr @atmel_sha_probe.__key, !47, !"__key", i1 false, i1 false}
!47 = !{!"../drivers/crypto/atmel-sha.c", i32 2571, i32 2}
!48 = !{ptr @.str.7, !47, !"<string literal>", i1 false, i1 false}
!49 = !{ptr @.str.8, !50, !"<string literal>", i1 false, i1 false}
!50 = !{!"../drivers/crypto/atmel-sha.c", i32 2583, i32 3}
!51 = !{ptr @.str.9, !50, !"<string literal>", i1 false, i1 false}
!52 = !{ptr @.str.10, !50, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @.str.11, !50, !"<string literal>", i1 false, i1 false}
!54 = !{ptr @.str.12, !50, !"<string literal>", i1 false, i1 false}
!55 = !{ptr @atmel_sha_probe._entry, !50, !"_entry", i1 false, i1 false}
!56 = !{ptr @atmel_sha_probe._entry_ptr, !50, !"_entry_ptr", i1 false, i1 false}
!57 = !{ptr @.str.13, !58, !"<string literal>", i1 false, i1 false}
!58 = !{!"../drivers/crypto/atmel-sha.c", i32 2597, i32 24}
!59 = !{ptr @.str.15, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/crypto/atmel-sha.c", i32 2599, i32 3}
!61 = !{ptr @atmel_sha_probe._entry.14, !60, !"_entry", i1 false, i1 false}
!62 = !{ptr @atmel_sha_probe._entry_ptr.16, !60, !"_entry_ptr", i1 false, i1 false}
!63 = !{ptr @.str.17, !64, !"<string literal>", i1 false, i1 false}
!64 = !{!"../drivers/crypto/atmel-sha.c", i32 2604, i32 42}
!65 = !{ptr @.str.19, !66, !"<string literal>", i1 false, i1 false}
!66 = !{!"../drivers/crypto/atmel-sha.c", i32 2606, i32 3}
!67 = !{ptr @atmel_sha_probe._entry.18, !66, !"_entry", i1 false, i1 false}
!68 = !{ptr @atmel_sha_probe._entry_ptr.20, !66, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.22, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/crypto/atmel-sha.c", i32 2613, i32 3}
!71 = !{ptr @atmel_sha_probe._entry.21, !70, !"_entry", i1 false, i1 false}
!72 = !{ptr @atmel_sha_probe._entry_ptr.23, !70, !"_entry_ptr", i1 false, i1 false}
!73 = !{ptr @.str.25, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/crypto/atmel-sha.c", i32 2633, i32 3}
!75 = !{ptr @.str.26, !74, !"<string literal>", i1 false, i1 false}
!76 = !{ptr @atmel_sha_probe._entry.24, !74, !"_entry", i1 false, i1 false}
!77 = !{ptr @atmel_sha_probe._entry_ptr.27, !74, !"_entry_ptr", i1 false, i1 false}
!78 = !{ptr @.str.29, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../drivers/crypto/atmel-sha.c", i32 2645, i32 2}
!80 = !{ptr @atmel_sha_probe._entry.28, !79, !"_entry", i1 false, i1 false}
!81 = !{ptr @atmel_sha_probe._entry_ptr.30, !79, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.31, !79, !"<string literal>", i1 false, i1 false}
!83 = !{ptr @.str.32, !79, !"<string literal>", i1 false, i1 false}
!84 = !{ptr @.str.33, !79, !"<string literal>", i1 false, i1 false}
!85 = !{ptr @.str.34, !86, !"<string literal>", i1 false, i1 false}
!86 = !{!"../drivers/crypto/atmel-sha.c", i32 1378, i32 4}
!87 = !{ptr @.str.35, !86, !"<string literal>", i1 false, i1 false}
!88 = !{ptr @.str.36, !86, !"<string literal>", i1 false, i1 false}
!89 = !{ptr @atmel_sha_irq._entry, !86, !"_entry", i1 false, i1 false}
!90 = !{ptr @atmel_sha_irq._entry_ptr, !86, !"_entry_ptr", i1 false, i1 false}
!91 = !{ptr @.str.37, !92, !"<string literal>", i1 false, i1 false}
!92 = !{!"../drivers/crypto/atmel-sha.c", i32 1046, i32 2}
!93 = !{ptr @.str.38, !92, !"<string literal>", i1 false, i1 false}
!94 = !{ptr @atmel_sha_hw_version_init._entry, !92, !"_entry", i1 false, i1 false}
!95 = !{ptr @atmel_sha_hw_version_init._entry_ptr, !92, !"_entry_ptr", i1 false, i1 false}
!96 = !{ptr @.str.39, !97, !"<string literal>", i1 false, i1 false}
!97 = !{!"../drivers/crypto/atmel-sha.c", i32 2540, i32 3}
!98 = !{ptr @.str.40, !97, !"<string literal>", i1 false, i1 false}
!99 = !{ptr @atmel_sha_get_cap._entry, !97, !"_entry", i1 false, i1 false}
!100 = !{ptr @atmel_sha_get_cap._entry_ptr, !97, !"_entry_ptr", i1 false, i1 false}
!101 = !{ptr @.str.41, !102, !"<string literal>", i1 false, i1 false}
!102 = !{!"../drivers/crypto/atmel-sha.c", i32 2475, i32 50}
!103 = !{ptr @.str.42, !104, !"<string literal>", i1 false, i1 false}
!104 = !{!"../drivers/crypto/atmel-sha.c", i32 2477, i32 3}
!105 = !{ptr @.str.43, !104, !"<string literal>", i1 false, i1 false}
!106 = !{ptr @atmel_sha_dma_init._entry, !104, !"_entry", i1 false, i1 false}
!107 = !{ptr @atmel_sha_dma_init._entry_ptr, !104, !"_entry_ptr", i1 false, i1 false}
!108 = !{ptr @.str.44, !109, !"<string literal>", i1 false, i1 false}
!109 = !{!"../drivers/crypto/atmel-sha.c", i32 1105, i32 2}
!110 = !{ptr @.str.45, !109, !"<string literal>", i1 false, i1 false}
!111 = !{ptr @atmel_sha_start.__UNIQUE_ID_ddebug265, !109, !"__UNIQUE_ID_ddebug265", i1 false, i1 false}
!112 = !{ptr @.str.46, !113, !"<string literal>", i1 false, i1 false}
!113 = !{!"../drivers/crypto/atmel-sha.c", i32 1145, i32 2}
!114 = !{ptr @atmel_sha_start.__UNIQUE_ID_ddebug266, !113, !"__UNIQUE_ID_ddebug266", i1 false, i1 false}
!115 = !{ptr @.str.47, !116, !"<string literal>", i1 false, i1 false}
!116 = !{!"../drivers/crypto/atmel-sha.c", i32 772, i32 2}
!117 = !{ptr @.str.48, !116, !"<string literal>", i1 false, i1 false}
!118 = !{ptr @atmel_sha_update_dma_start.__UNIQUE_ID_ddebug258, !116, !"__UNIQUE_ID_ddebug258", i1 false, i1 false}
!119 = !{ptr @.str.49, !120, !"<string literal>", i1 false, i1 false}
!120 = !{!"../drivers/crypto/atmel-sha.c", i32 814, i32 4}
!121 = !{ptr @atmel_sha_update_dma_start._entry, !120, !"_entry", i1 false, i1 false}
!122 = !{ptr @atmel_sha_update_dma_start._entry_ptr, !120, !"_entry_ptr", i1 false, i1 false}
!123 = !{ptr @.str.51, !124, !"<string literal>", i1 false, i1 false}
!124 = !{!"../drivers/crypto/atmel-sha.c", i32 829, i32 6}
!125 = !{ptr @atmel_sha_update_dma_start._entry.50, !124, !"_entry", i1 false, i1 false}
!126 = !{ptr @atmel_sha_update_dma_start._entry_ptr.52, !124, !"_entry_ptr", i1 false, i1 false}
!127 = !{ptr @atmel_sha_update_dma_start._entry.53, !128, !"_entry", i1 false, i1 false}
!128 = !{!"../drivers/crypto/atmel-sha.c", i32 843, i32 3}
!129 = !{ptr @atmel_sha_update_dma_start._entry_ptr.54, !128, !"_entry_ptr", i1 false, i1 false}
!130 = !{ptr @.str.55, !131, !"<string literal>", i1 false, i1 false}
!131 = !{!"../drivers/crypto/atmel-sha.c", i32 744, i32 2}
!132 = !{ptr @.str.56, !131, !"<string literal>", i1 false, i1 false}
!133 = !{ptr @atmel_sha_update_dma_slow.__UNIQUE_ID_ddebug257, !131, !"__UNIQUE_ID_ddebug257", i1 false, i1 false}
!134 = !{ptr @.str.57, !135, !"<string literal>", i1 false, i1 false}
!135 = !{!"../drivers/crypto/atmel-sha.c", i32 723, i32 3}
!136 = !{ptr @atmel_sha_xmit_dma_map._entry, !135, !"_entry", i1 false, i1 false}
!137 = !{ptr @atmel_sha_xmit_dma_map._entry_ptr, !135, !"_entry_ptr", i1 false, i1 false}
!138 = distinct !{null, !139, !"__already_done", i1 false, i1 false}
!139 = !{!"../include/linux/dma-mapping.h", i32 326, i32 6}
!140 = !{ptr @.str.58, !139, !"<string literal>", i1 false, i1 false}
!141 = !{ptr @.str.59, !139, !"<string literal>", i1 false, i1 false}
!142 = !{ptr @.str.60, !143, !"<string literal>", i1 false, i1 false}
!143 = !{!"../drivers/crypto/atmel-sha.c", i32 644, i32 2}
!144 = !{ptr @.str.61, !143, !"<string literal>", i1 false, i1 false}
!145 = !{ptr @atmel_sha_xmit_dma.__UNIQUE_ID_ddebug256, !143, !"__UNIQUE_ID_ddebug256", i1 false, i1 false}
!146 = !{ptr @.str.62, !147, !"<string literal>", i1 false, i1 false}
!147 = !{!"../drivers/crypto/atmel-sha.c", i32 597, i32 2}
!148 = !{ptr @.str.63, !147, !"<string literal>", i1 false, i1 false}
!149 = !{ptr @atmel_sha_xmit_pdc.__UNIQUE_ID_ddebug255, !147, !"__UNIQUE_ID_ddebug255", i1 false, i1 false}
!150 = !{ptr @.str.64, !151, !"<string literal>", i1 false, i1 false}
!151 = !{!"../drivers/crypto/atmel-sha.c", i32 881, i32 2}
!152 = !{ptr @.str.65, !151, !"<string literal>", i1 false, i1 false}
!153 = !{ptr @atmel_sha_update_req.__UNIQUE_ID_ddebug261, !151, !"__UNIQUE_ID_ddebug261", i1 false, i1 false}
!154 = !{ptr @.str.66, !155, !"<string literal>", i1 false, i1 false}
!155 = !{!"../drivers/crypto/atmel-sha.c", i32 890, i32 2}
!156 = !{ptr @atmel_sha_update_req.__UNIQUE_ID_ddebug262, !155, !"__UNIQUE_ID_ddebug262", i1 false, i1 false}
!157 = !{ptr @.str.67, !158, !"<string literal>", i1 false, i1 false}
!158 = !{!"../drivers/crypto/atmel-sha.c", i32 568, i32 2}
!159 = !{ptr @.str.68, !158, !"<string literal>", i1 false, i1 false}
!160 = !{ptr @atmel_sha_xmit_cpu.__UNIQUE_ID_ddebug254, !158, !"__UNIQUE_ID_ddebug254", i1 false, i1 false}
!161 = !{ptr @.str.69, !162, !"<string literal>", i1 false, i1 false}
!162 = !{!"../drivers/crypto/atmel-sha.c", i32 917, i32 2}
!163 = !{ptr @.str.70, !162, !"<string literal>", i1 false, i1 false}
!164 = !{ptr @atmel_sha_final_req.__UNIQUE_ID_ddebug263, !162, !"__UNIQUE_ID_ddebug263", i1 false, i1 false}
!165 = !{ptr @.str.71, !166, !"<string literal>", i1 false, i1 false}
!166 = !{!"../drivers/crypto/atmel-sha.c", i32 992, i32 2}
!167 = !{ptr @.str.72, !166, !"<string literal>", i1 false, i1 false}
!168 = !{ptr @atmel_sha_finish.__UNIQUE_ID_ddebug264, !166, !"__UNIQUE_ID_ddebug264", i1 false, i1 false}
!169 = !{ptr @.str.73, !170, !"<string literal>", i1 false, i1 false}
!170 = !{!"../drivers/crypto/atmel-sha.c", i32 437, i32 2}
!171 = !{ptr @.str.74, !170, !"<string literal>", i1 false, i1 false}
!172 = !{ptr @atmel_sha_init.__UNIQUE_ID_ddebug253, !170, !"__UNIQUE_ID_ddebug253", i1 false, i1 false}
!173 = !{ptr @sha_1_256_algs, !174, !"sha_1_256_algs", i1 false, i1 false}
!174 = !{!"../drivers/crypto/atmel-sha.c", i32 1273, i32 25}
!175 = !{ptr @sha_224_alg, !176, !"sha_224_alg", i1 false, i1 false}
!176 = !{!"../drivers/crypto/atmel-sha.c", i32 1290, i32 25}
!177 = !{ptr @sha_384_512_algs, !178, !"sha_384_512_algs", i1 false, i1 false}
!178 = !{!"../drivers/crypto/atmel-sha.c", i32 1298, i32 25}
!179 = !{ptr @sha_hmac_algs, !180, !"sha_hmac_algs", i1 false, i1 false}
!180 = !{!"../drivers/crypto/atmel-sha.c", i32 2036, i32 25}
!181 = !{ptr @atmel_sha_dt_ids, !182, !"atmel_sha_dt_ids", i1 false, i1 false}
!182 = !{!"../drivers/crypto/atmel-sha.c", i32 2547, i32 34}
!183 = !{i32 1, !"wchar_size", i32 2}
!184 = !{i32 1, !"min_enum_size", i32 4}
!185 = !{i32 8, !"branch-target-enforcement", i32 0}
!186 = !{i32 8, !"sign-return-address", i32 0}
!187 = !{i32 8, !"sign-return-address-all", i32 0}
!188 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!189 = !{i32 7, !"uwtable", i32 1}
!190 = !{i32 7, !"frame-pointer", i32 2}
!191 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!192 = !{i64 5030370}
!193 = !{i8 0, i8 2}
!194 = !{!"branch_weights", i32 2000, i32 1}
!195 = !{ptr @atmel_sha_authenc_init2, ptr @atmel_sha_hmac_digest2, ptr @atmel_sha_hmac_init_done}
!196 = !{!"branch_weights", i32 1, i32 2000}
!197 = !{i64 5030788}
!198 = !{i64 2148757480, i64 2148757485, i64 2148757498, i64 2148757542, i64 2148757576, i64 2148757597}
