

================================================================
== Vivado HLS Report for 'Loop2_proc11'
================================================================
* Date:           Wed Apr  5 19:39:38 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 0.116 us | 0.116 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop2   |       27|       27|        11|          1|          1|    18|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    5447|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     183|    -|
|Register             |        0|      -|      822|      32|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      822|    5662|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |add_ln203_fu_430_p2        |     +    |      0|  0|    59|          59|          59|
    |j_fu_452_p2                |     +    |      0|  0|     6|           5|           1|
    |sub_ln203_1_fu_504_p2      |     -    |      0|  0|    10|          10|          10|
    |sub_ln203_2_fu_533_p2      |     -    |      0|  0|    10|           9|          10|
    |sub_ln203_fu_492_p2        |     -    |      0|  0|    10|          10|          10|
    |and_ln203_fu_559_p2        |    and   |      0|  0|   511|         512|         512|
    |icmp_ln203_fu_471_p2       |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln71_fu_446_p2        |   icmp   |      0|  0|    11|           5|           5|
    |lshr_ln203_1_fu_553_p2     |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln203_fu_547_p2       |   lshr   |      0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|     2|           1|           1|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_53_fu_466_p2         |    or    |      0|  0|     9|           9|           4|
    |select_ln203_1_fu_518_p3   |  select  |      0|  0|   428|           1|         512|
    |select_ln203_2_fu_525_p3   |  select  |      0|  0|    10|           1|          10|
    |select_ln203_fu_510_p3     |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|     2|           2|           1|
    |xor_ln203_fu_498_p2        |    xor   |      0|  0|    10|          10|           9|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  5447|        1160|        2190|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  21|          4|    1|          4|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                  |   9|          2|    1|          2|
    |ap_phi_mux_j_0_i_i_i_i_i_i_phi_fu_386_p4  |   9|          2|    5|         10|
    |i_0_i_c1_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c2_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c3_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c4_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c5_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c6_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c7_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c8_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c9_blk_n                            |   9|          2|    1|          2|
    |i_0_i_c_blk_n                             |   9|          2|    1|          2|
    |in_layer_V_blk_n_AR                       |   9|          2|    1|          2|
    |in_layer_V_blk_n_R                        |   9|          2|    1|          2|
    |j_0_i_i_i_i_i_i_reg_382                   |   9|          2|    5|         10|
    |out_layer_V_offset_out_blk_n              |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 183|         40|   27|         56|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    3|   0|    3|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |    1|   0|    1|          0|
    |icmp_ln71_reg_625             |    1|   0|    1|          0|
    |in_layer_V_addr_read_reg_634  |  512|   0|  512|          0|
    |in_layer_V_addr_reg_569       |   59|   0|   64|          5|
    |in_store_0_V_addr_reg_575     |   14|   0|   14|          0|
    |in_store_11_V_addr_reg_590    |   14|   0|   14|          0|
    |in_store_12_V_addr_reg_595    |   14|   0|   14|          0|
    |in_store_13_V_addr_reg_600    |   14|   0|   14|          0|
    |in_store_14_V_addr_reg_605    |   14|   0|   14|          0|
    |in_store_15_V_addr_reg_610    |   14|   0|   14|          0|
    |in_store_16_V_addr_reg_615    |   14|   0|   14|          0|
    |in_store_17_V_addr_reg_620    |   14|   0|   14|          0|
    |in_store_1_V_addr_reg_580     |   14|   0|   14|          0|
    |in_store_2_V_addr_reg_585     |   14|   0|   14|          0|
    |j_0_i_i_i_i_i_i_reg_382       |    5|   0|    5|          0|
    |j_reg_629                     |    5|   0|    5|          0|
    |tmp_i_i_i_reg_640             |    5|   0|    9|          4|
    |trunc_ln203_1_reg_647         |   16|   0|   16|          0|
    |j_0_i_i_i_i_i_i_reg_382       |   64|  32|    5|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  822|  32|  772|          9|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      Loop2_proc11      | return value |
|m_axi_in_layer_V_AWVALID       | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWREADY       |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWADDR        | out |   64|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWID          | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWLEN         | out |   32|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWSIZE        | out |    3|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWBURST       | out |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWLOCK        | out |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWCACHE       | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWPROT        | out |    3|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWQOS         | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWREGION      | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_AWUSER        | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WVALID        | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WREADY        |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WDATA         | out |  512|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WSTRB         | out |   64|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WLAST         | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WID           | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_WUSER         | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARVALID       | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARREADY       |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARADDR        | out |   64|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARID          | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARLEN         | out |   32|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARSIZE        | out |    3|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARBURST       | out |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARLOCK        | out |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARCACHE       | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARPROT        | out |    3|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARQOS         | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARREGION      | out |    4|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_ARUSER        | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RVALID        |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RREADY        | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RDATA         |  in |  512|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RLAST         |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RID           |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RUSER         |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_RRESP         |  in |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_BVALID        |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_BREADY        | out |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_BRESP         |  in |    2|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_BID           |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|m_axi_in_layer_V_BUSER         |  in |    1|    m_axi   |       in_layer_V       |    pointer   |
|in_layer_V_offset              |  in |   58|   ap_none  |    in_layer_V_offset   |    scalar    |
|i_0_i                          |  in |   15|   ap_none  |          i_0_i         |    scalar    |
|in_store_0_V_address0          | out |   14|  ap_memory |      in_store_0_V      |     array    |
|in_store_0_V_ce0               | out |    1|  ap_memory |      in_store_0_V      |     array    |
|in_store_0_V_we0               | out |    1|  ap_memory |      in_store_0_V      |     array    |
|in_store_0_V_d0                | out |   16|  ap_memory |      in_store_0_V      |     array    |
|in_store_1_V_address0          | out |   14|  ap_memory |      in_store_1_V      |     array    |
|in_store_1_V_ce0               | out |    1|  ap_memory |      in_store_1_V      |     array    |
|in_store_1_V_we0               | out |    1|  ap_memory |      in_store_1_V      |     array    |
|in_store_1_V_d0                | out |   16|  ap_memory |      in_store_1_V      |     array    |
|in_store_2_V_address0          | out |   14|  ap_memory |      in_store_2_V      |     array    |
|in_store_2_V_ce0               | out |    1|  ap_memory |      in_store_2_V      |     array    |
|in_store_2_V_we0               | out |    1|  ap_memory |      in_store_2_V      |     array    |
|in_store_2_V_d0                | out |   16|  ap_memory |      in_store_2_V      |     array    |
|in_store_11_V_address0         | out |   14|  ap_memory |      in_store_11_V     |     array    |
|in_store_11_V_ce0              | out |    1|  ap_memory |      in_store_11_V     |     array    |
|in_store_11_V_we0              | out |    1|  ap_memory |      in_store_11_V     |     array    |
|in_store_11_V_d0               | out |   16|  ap_memory |      in_store_11_V     |     array    |
|in_store_12_V_address0         | out |   14|  ap_memory |      in_store_12_V     |     array    |
|in_store_12_V_ce0              | out |    1|  ap_memory |      in_store_12_V     |     array    |
|in_store_12_V_we0              | out |    1|  ap_memory |      in_store_12_V     |     array    |
|in_store_12_V_d0               | out |   16|  ap_memory |      in_store_12_V     |     array    |
|in_store_13_V_address0         | out |   14|  ap_memory |      in_store_13_V     |     array    |
|in_store_13_V_ce0              | out |    1|  ap_memory |      in_store_13_V     |     array    |
|in_store_13_V_we0              | out |    1|  ap_memory |      in_store_13_V     |     array    |
|in_store_13_V_d0               | out |   16|  ap_memory |      in_store_13_V     |     array    |
|in_store_14_V_address0         | out |   14|  ap_memory |      in_store_14_V     |     array    |
|in_store_14_V_ce0              | out |    1|  ap_memory |      in_store_14_V     |     array    |
|in_store_14_V_we0              | out |    1|  ap_memory |      in_store_14_V     |     array    |
|in_store_14_V_d0               | out |   16|  ap_memory |      in_store_14_V     |     array    |
|in_store_15_V_address0         | out |   14|  ap_memory |      in_store_15_V     |     array    |
|in_store_15_V_ce0              | out |    1|  ap_memory |      in_store_15_V     |     array    |
|in_store_15_V_we0              | out |    1|  ap_memory |      in_store_15_V     |     array    |
|in_store_15_V_d0               | out |   16|  ap_memory |      in_store_15_V     |     array    |
|in_store_16_V_address0         | out |   14|  ap_memory |      in_store_16_V     |     array    |
|in_store_16_V_ce0              | out |    1|  ap_memory |      in_store_16_V     |     array    |
|in_store_16_V_we0              | out |    1|  ap_memory |      in_store_16_V     |     array    |
|in_store_16_V_d0               | out |   16|  ap_memory |      in_store_16_V     |     array    |
|in_store_17_V_address0         | out |   14|  ap_memory |      in_store_17_V     |     array    |
|in_store_17_V_ce0              | out |    1|  ap_memory |      in_store_17_V     |     array    |
|in_store_17_V_we0              | out |    1|  ap_memory |      in_store_17_V     |     array    |
|in_store_17_V_d0               | out |   16|  ap_memory |      in_store_17_V     |     array    |
|i_0_i_c_din                    | out |   14|   ap_fifo  |         i_0_i_c        |    pointer   |
|i_0_i_c_full_n                 |  in |    1|   ap_fifo  |         i_0_i_c        |    pointer   |
|i_0_i_c_write                  | out |    1|   ap_fifo  |         i_0_i_c        |    pointer   |
|i_0_i_c1_din                   | out |   14|   ap_fifo  |        i_0_i_c1        |    pointer   |
|i_0_i_c1_full_n                |  in |    1|   ap_fifo  |        i_0_i_c1        |    pointer   |
|i_0_i_c1_write                 | out |    1|   ap_fifo  |        i_0_i_c1        |    pointer   |
|i_0_i_c2_din                   | out |   14|   ap_fifo  |        i_0_i_c2        |    pointer   |
|i_0_i_c2_full_n                |  in |    1|   ap_fifo  |        i_0_i_c2        |    pointer   |
|i_0_i_c2_write                 | out |    1|   ap_fifo  |        i_0_i_c2        |    pointer   |
|i_0_i_c3_din                   | out |   14|   ap_fifo  |        i_0_i_c3        |    pointer   |
|i_0_i_c3_full_n                |  in |    1|   ap_fifo  |        i_0_i_c3        |    pointer   |
|i_0_i_c3_write                 | out |    1|   ap_fifo  |        i_0_i_c3        |    pointer   |
|i_0_i_c4_din                   | out |   14|   ap_fifo  |        i_0_i_c4        |    pointer   |
|i_0_i_c4_full_n                |  in |    1|   ap_fifo  |        i_0_i_c4        |    pointer   |
|i_0_i_c4_write                 | out |    1|   ap_fifo  |        i_0_i_c4        |    pointer   |
|i_0_i_c5_din                   | out |   14|   ap_fifo  |        i_0_i_c5        |    pointer   |
|i_0_i_c5_full_n                |  in |    1|   ap_fifo  |        i_0_i_c5        |    pointer   |
|i_0_i_c5_write                 | out |    1|   ap_fifo  |        i_0_i_c5        |    pointer   |
|i_0_i_c6_din                   | out |   14|   ap_fifo  |        i_0_i_c6        |    pointer   |
|i_0_i_c6_full_n                |  in |    1|   ap_fifo  |        i_0_i_c6        |    pointer   |
|i_0_i_c6_write                 | out |    1|   ap_fifo  |        i_0_i_c6        |    pointer   |
|i_0_i_c7_din                   | out |   14|   ap_fifo  |        i_0_i_c7        |    pointer   |
|i_0_i_c7_full_n                |  in |    1|   ap_fifo  |        i_0_i_c7        |    pointer   |
|i_0_i_c7_write                 | out |    1|   ap_fifo  |        i_0_i_c7        |    pointer   |
|i_0_i_c8_din                   | out |   14|   ap_fifo  |        i_0_i_c8        |    pointer   |
|i_0_i_c8_full_n                |  in |    1|   ap_fifo  |        i_0_i_c8        |    pointer   |
|i_0_i_c8_write                 | out |    1|   ap_fifo  |        i_0_i_c8        |    pointer   |
|i_0_i_c9_din                   | out |   14|   ap_fifo  |        i_0_i_c9        |    pointer   |
|i_0_i_c9_full_n                |  in |    1|   ap_fifo  |        i_0_i_c9        |    pointer   |
|i_0_i_c9_write                 | out |    1|   ap_fifo  |        i_0_i_c9        |    pointer   |
|out_layer_V_offset             |  in |   58|   ap_none  |   out_layer_V_offset   |    scalar    |
|out_layer_V_offset_out_din     | out |   58|   ap_fifo  | out_layer_V_offset_out |    pointer   |
|out_layer_V_offset_out_full_n  |  in |    1|   ap_fifo  | out_layer_V_offset_out |    pointer   |
|out_layer_V_offset_out_write   | out |    1|   ap_fifo  | out_layer_V_offset_out |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

