#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 28 11:20:51 2023
# Process ID: 18556
# Current directory: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/design_1_chaotic_puf_8lines_64stages_0_1_synth_1
# Command line: vivado.exe -log design_1_chaotic_puf_8lines_64stages_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_chaotic_puf_8lines_64stages_0_1.tcl
# Log file: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/design_1_chaotic_puf_8lines_64stages_0_1_synth_1/design_1_chaotic_puf_8lines_64stages_0_1.vds
# Journal file: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/design_1_chaotic_puf_8lines_64stages_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_chaotic_puf_8lines_64stages_0_1.tcl -notrace
Command: synth_design -top design_1_chaotic_puf_8lines_64stages_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18224 
WARNING: [Synth 8-2507] parameter declaration becomes local in chaotic_puf_rngcnt_clkdiv with formal parameter declaration list [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in chaotic_puf_rngcnt_clkdiv with formal parameter declaration list [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in chaotic_puf_rngcnt_clkdiv with formal parameter declaration list [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in chaotic_puf_rngcnt_clkdiv with formal parameter declaration list [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in chaotic_puf_rngcnt_clkdiv with formal parameter declaration list [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.953 ; gain = 112.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_chaotic_puf_8lines_64stages_0_1' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_1/synth/design_1_chaotic_puf_8lines_64stages_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'chaotic_puf_8lines_64stages_v1_0' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chaotic_puf_8lines_64stages_v1_0_S00_AXI' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:247]
INFO: [Synth 8-226] default block is never used [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:420]
INFO: [Synth 8-638] synthesizing module 'chaotic_puf_rngcnt_clkdiv' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:23]
	Parameter TW bound to: 4 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter TRIG1 bound to: 3'b001 
	Parameter READ1 bound to: 3'b011 
	Parameter TRIG2 bound to: 3'b010 
	Parameter READ2 bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'SOIPUF64x6' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:23]
	Parameter TW bound to: 6 - type: integer 
	Parameter ST bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:37]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:38]
INFO: [Synth 8-638] synthesizing module 'nandLatch' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/nandLatch.v:3]
INFO: [Synth 8-638] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25490]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'nandLatch' (2#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/nandLatch.v:3]
INFO: [Synth 8-638] synthesizing module 'SOI_block_n64_k6' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:1]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:2]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:4]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:6]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:7]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:8]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:9]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:10]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:11]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:12]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:13]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:14]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:15]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:16]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:17]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:18]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:19]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:20]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:21]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:22]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:23]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:24]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:25]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:26]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:27]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:28]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:29]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:30]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:31]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:34]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:35]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:37]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:39]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:40]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:41]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:42]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:44]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:45]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:46]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:47]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:48]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:49]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:50]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:51]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:52]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:58]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:59]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:60]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:61]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:62]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:63]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:64]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:65]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:66]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:67]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:68]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:69]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:70]
INFO: [Synth 8-638] synthesizing module 'MUX2to1_group' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:23]
	Parameter DW bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:28]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:29]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:30]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:31]
INFO: [Synth 8-256] done synthesizing module 'MUX2to1_group' (3#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:23]
INFO: [Synth 8-256] done synthesizing module 'SOI_block_n64_k6' (4#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k6.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
INFO: [Synth 8-638] synthesizing module 'COB_trng_group' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng_group.v:23]
	Parameter CNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'COB_trng' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:23]
INFO: [Synth 8-638] synthesizing module 'tero_cell' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/tero_cell.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/tero_cell.v:8]
INFO: [Synth 8-256] done synthesizing module 'tero_cell' (5#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/tero_cell.v:3]
WARNING: [Synth 8-350] instance 'tero0' of module 'tero_cell' requires 5 connections, but only 4 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:44]
WARNING: [Synth 8-350] instance 'tero1' of module 'tero_cell' requires 5 connections, but only 4 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:47]
WARNING: [Synth 8-350] instance 'tero2' of module 'tero_cell' requires 5 connections, but only 4 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:50]
WARNING: [Synth 8-350] instance 'tero3' of module 'tero_cell' requires 5 connections, but only 4 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:53]
INFO: [Synth 8-256] done synthesizing module 'COB_trng' (6#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng.v:23]
INFO: [Synth 8-256] done synthesizing module 'COB_trng_group' (7#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/COB_trng_group.v:23]
WARNING: [Synth 8-3848] Net tero_resp in module/entity SOIPUF64x6 does not have driver. [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:33]
WARNING: [Synth 8-3848] Net tero_rand in module/entity SOIPUF64x6 does not have driver. [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:34]
INFO: [Synth 8-256] done synthesizing module 'SOIPUF64x6' (8#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:23]
WARNING: [Synth 8-350] instance 'SOIPUF64x6_core' of module 'SOIPUF64x6' requires 6 connections, but only 5 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:218]
INFO: [Synth 8-638] synthesizing module 'SOIPUF64x8' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:23]
	Parameter TW bound to: 8 - type: integer 
	Parameter ST bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:37]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:38]
INFO: [Synth 8-638] synthesizing module 'SOI_block_n64_k8' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:1]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:2]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:4]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:6]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:7]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:8]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:9]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:10]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:11]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:12]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:13]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:14]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:15]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:16]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:17]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:18]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:19]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:20]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:21]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:22]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:23]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'MUX2to1_group__parameterized0' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:23]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2to1_group__parameterized0' (8#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/MUX2to1_group.v:23]
INFO: [Synth 8-256] done synthesizing module 'SOI_block_n64_k8' (9#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOI_block_n64_k8.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3848] Net tero_resp in module/entity SOIPUF64x8 does not have driver. [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:33]
WARNING: [Synth 8-3848] Net tero_rand in module/entity SOIPUF64x8 does not have driver. [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:34]
INFO: [Synth 8-256] done synthesizing module 'SOIPUF64x8' (10#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:23]
WARNING: [Synth 8-350] instance 'SOIPUF64x8_core' of module 'SOIPUF64x8' requires 6 connections, but only 5 given [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:228]
INFO: [Synth 8-638] synthesizing module 'clk_div' [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (11#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'chaotic_puf_rngcnt_clkdiv' (12#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/chaotic_puf_rngcnt_clkdiv.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:241]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:242]
INFO: [Synth 8-256] done synthesizing module 'chaotic_puf_8lines_64stages_v1_0_S00_AXI' (13#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'chaotic_puf_8lines_64stages_v1_0' (14#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/hdl/chaotic_puf_8lines_64stages_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_chaotic_puf_8lines_64stages_0_1' (15#1) [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_1/synth/design_1_chaotic_puf_8lines_64stages_0_1.v:57]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[31]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[30]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[29]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[28]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[27]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[26]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[25]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[24]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[23]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[22]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[21]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[20]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[19]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[18]
WARNING: [Synth 8-3331] design chaotic_puf_rngcnt_clkdiv has unconnected port cfg[17]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design chaotic_puf_8lines_64stages_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 433.977 ; gain = 154.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[31] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[30] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[29] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[28] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[27] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[26] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[25] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[24] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[23] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[22] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[21] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[20] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[19] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[18] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[17] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[16] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[15] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[14] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[13] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[12] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[11] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[10] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[9] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[8] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[7] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[6] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[5] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[4] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[3] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[2] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[1] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[0] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[31] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[30] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[29] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[28] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[27] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[26] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[25] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[24] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[23] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[22] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[21] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[20] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[19] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[18] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[17] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[16] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[15] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[14] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[13] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[12] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[11] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[10] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[9] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[8] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[7] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[6] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[5] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[4] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[3] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[2] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[1] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[0] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x6.v:84]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[31] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[30] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[29] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[28] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[27] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[26] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[25] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[24] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[23] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[22] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[21] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[20] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[19] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[18] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[17] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[16] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[15] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[14] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[13] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[12] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[11] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[10] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[9] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[8] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[7] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[6] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[5] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[4] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[3] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[2] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[1] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:resp[0] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[31] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[30] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[29] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
WARNING: [Synth 8-3295] tying undriven pin COB_array:rand[28] to constant 0 [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/SOIPUF64x8.v:91]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 433.977 ; gain = 154.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 793.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 793.465 ; gain = 514.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 793.465 ; gain = 514.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 793.465 ; gain = 514.016
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/clk_div.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 793.465 ; gain = 514.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 64    
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 266   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 64    
	   2 Input     12 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2to1_group 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module tero_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module COB_trng 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module SOIPUF64x6 
Detailed RTL Component Info : 
+---XORs : 
	                6 Bit    Wide XORs := 1     
Module MUX2to1_group__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SOIPUF64x8 
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chaotic_puf_rngcnt_clkdiv 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
Module chaotic_puf_8lines_64stages_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/puf_top_core/clk_div/counter_reg was removed.  [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ipshared/4999/src/clk_div.v:34]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_chaotic_puf_8lines_64stages_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[30]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[29]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[28]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[27]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[26]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[25]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[24]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[23]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[22]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[21]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[20]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[19]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[18]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[17]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[16]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[15]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[14]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[13]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[12]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[11]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[10]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[9]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[8]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[7]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[6]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[5]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[4]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[3]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[2]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/slv_reg2_reg[1]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
INFO: [Synth 8-3332] Sequential element (inst/chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_chaotic_puf_8lines_64stages_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 793.465 ; gain = 514.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 811.582 ; gain = 532.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 814.078 ; gain = 534.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |   340|
|3     |LUT2   |   608|
|4     |LUT3   |  1794|
|5     |LUT4   |   159|
|6     |LUT5   |   136|
|7     |LUT6   |    77|
|8     |MUXF7  |    32|
|9     |FDCE   |   266|
|10    |FDRE   |   413|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------+-----------------------------------------+------+
|      |Instance                                          |Module                                   |Cells |
+------+--------------------------------------------------+-----------------------------------------+------+
|1     |top                                               |                                         |  3833|
|2     |  inst                                            |chaotic_puf_8lines_64stages_v1_0         |  3833|
|3     |    chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst |chaotic_puf_8lines_64stages_v1_0_S00_AXI |  3833|
|4     |      puf_top_core                                |chaotic_puf_rngcnt_clkdiv                |  3664|
|5     |        SOIPUF64x6_core                           |SOIPUF64x6                               |  1392|
|6     |          delay_sym                               |SOI_block_n64_k6                         |   791|
|7     |            stage0                                |MUX2to1_group__1                         |    12|
|8     |            stage1                                |MUX2to1_group__2                         |    12|
|9     |            stage2                                |MUX2to1_group__3                         |    12|
|10    |            stage3                                |MUX2to1_group__4                         |    12|
|11    |            stage4                                |MUX2to1_group__5                         |    12|
|12    |            stage5                                |MUX2to1_group__6                         |    12|
|13    |            stage6                                |MUX2to1_group__7                         |    12|
|14    |            stage7                                |MUX2to1_group__8                         |    12|
|15    |            stage8                                |MUX2to1_group__9                         |    12|
|16    |            stage9                                |MUX2to1_group__10                        |    12|
|17    |            stage10                               |MUX2to1_group__11                        |    12|
|18    |            stage11                               |MUX2to1_group__12                        |    12|
|19    |            stage12                               |MUX2to1_group__13                        |    12|
|20    |            stage13                               |MUX2to1_group__14                        |    12|
|21    |            stage14                               |MUX2to1_group__15                        |    12|
|22    |            stage15                               |MUX2to1_group__16                        |    12|
|23    |            stage16                               |MUX2to1_group__17                        |    12|
|24    |            stage17                               |MUX2to1_group__18                        |    12|
|25    |            stage18                               |MUX2to1_group__19                        |    12|
|26    |            stage19                               |MUX2to1_group__20                        |    12|
|27    |            stage20                               |MUX2to1_group__21                        |    12|
|28    |            stage21                               |MUX2to1_group__22                        |    12|
|29    |            stage22                               |MUX2to1_group__23                        |    12|
|30    |            stage23                               |MUX2to1_group__24                        |    12|
|31    |            stage24                               |MUX2to1_group__25                        |    12|
|32    |            stage25                               |MUX2to1_group__26                        |    12|
|33    |            stage26                               |MUX2to1_group__27                        |    12|
|34    |            stage27                               |MUX2to1_group__28                        |    12|
|35    |            stage28                               |MUX2to1_group__29                        |    12|
|36    |            stage29                               |MUX2to1_group__30                        |    12|
|37    |            stage30                               |MUX2to1_group__31                        |    12|
|38    |            stage31                               |MUX2to1_group__32                        |    12|
|39    |            stage32                               |MUX2to1_group__33                        |    12|
|40    |            stage33                               |MUX2to1_group__34                        |    12|
|41    |            stage34                               |MUX2to1_group__35                        |    12|
|42    |            stage35                               |MUX2to1_group__36                        |    12|
|43    |            stage36                               |MUX2to1_group__37                        |    12|
|44    |            stage37                               |MUX2to1_group__38                        |    12|
|45    |            stage38                               |MUX2to1_group__39                        |    12|
|46    |            stage39                               |MUX2to1_group__40                        |    12|
|47    |            stage40                               |MUX2to1_group__41                        |    12|
|48    |            stage41                               |MUX2to1_group__42                        |    12|
|49    |            stage42                               |MUX2to1_group__43                        |    12|
|50    |            stage43                               |MUX2to1_group__44                        |    12|
|51    |            stage44                               |MUX2to1_group__45                        |    12|
|52    |            stage45                               |MUX2to1_group__46                        |    12|
|53    |            stage46                               |MUX2to1_group__47                        |    12|
|54    |            stage47                               |MUX2to1_group__48                        |    12|
|55    |            stage48                               |MUX2to1_group__49                        |    12|
|56    |            stage49                               |MUX2to1_group__50                        |    12|
|57    |            stage50                               |MUX2to1_group__51                        |    12|
|58    |            stage51                               |MUX2to1_group__52                        |    12|
|59    |            stage52                               |MUX2to1_group__53                        |    12|
|60    |            stage53                               |MUX2to1_group__54                        |    12|
|61    |            stage54                               |MUX2to1_group__55                        |    12|
|62    |            stage55                               |MUX2to1_group__56                        |    12|
|63    |            stage56                               |MUX2to1_group__57                        |    12|
|64    |            stage57                               |MUX2to1_group__58                        |    12|
|65    |            stage58                               |MUX2to1_group__59                        |    12|
|66    |            stage59                               |MUX2to1_group__60                        |    12|
|67    |            stage60                               |MUX2to1_group__61                        |    12|
|68    |            stage61                               |MUX2to1_group__62                        |    12|
|69    |            stage62                               |MUX2to1_group__63                        |    12|
|70    |            stage63                               |MUX2to1_group                            |    12|
|71    |          \arb[0].ARBITER_nand                    |nandLatch__1                             |     2|
|72    |          \arb[1].ARBITER_nand                    |nandLatch__2                             |     2|
|73    |          \arb[2].ARBITER_nand                    |nandLatch__3                             |     2|
|74    |          \arb[3].ARBITER_nand                    |nandLatch__4                             |     2|
|75    |          \arb[4].ARBITER_nand                    |nandLatch__5                             |     2|
|76    |          \arb[5].ARBITER_nand                    |nandLatch__6                             |     2|
|77    |          COB_array                               |COB_trng_group_0                         |   576|
|78    |            \COB[0].n0                            |COB_trng__33                             |    18|
|79    |              tero0                               |tero_cell__135                           |     4|
|80    |              tero1                               |tero_cell__134                           |     4|
|81    |              tero2                               |tero_cell__133                           |     4|
|82    |              tero3                               |tero_cell__132                           |     4|
|83    |            \COB[1].n0                            |COB_trng__34                             |    18|
|84    |              tero0                               |tero_cell__139                           |     4|
|85    |              tero1                               |tero_cell__138                           |     4|
|86    |              tero2                               |tero_cell__137                           |     4|
|87    |              tero3                               |tero_cell__136                           |     4|
|88    |            \COB[2].n0                            |COB_trng__35                             |    18|
|89    |              tero0                               |tero_cell__143                           |     4|
|90    |              tero1                               |tero_cell__142                           |     4|
|91    |              tero2                               |tero_cell__141                           |     4|
|92    |              tero3                               |tero_cell__140                           |     4|
|93    |            \COB[3].n0                            |COB_trng__36                             |    18|
|94    |              tero0                               |tero_cell__147                           |     4|
|95    |              tero1                               |tero_cell__146                           |     4|
|96    |              tero2                               |tero_cell__145                           |     4|
|97    |              tero3                               |tero_cell__144                           |     4|
|98    |            \COB[4].n0                            |COB_trng__37                             |    18|
|99    |              tero0                               |tero_cell__151                           |     4|
|100   |              tero1                               |tero_cell__150                           |     4|
|101   |              tero2                               |tero_cell__149                           |     4|
|102   |              tero3                               |tero_cell__148                           |     4|
|103   |            \COB[5].n0                            |COB_trng__38                             |    18|
|104   |              tero0                               |tero_cell__155                           |     4|
|105   |              tero1                               |tero_cell__154                           |     4|
|106   |              tero2                               |tero_cell__153                           |     4|
|107   |              tero3                               |tero_cell__152                           |     4|
|108   |            \COB[6].n0                            |COB_trng__39                             |    18|
|109   |              tero0                               |tero_cell__159                           |     4|
|110   |              tero1                               |tero_cell__158                           |     4|
|111   |              tero2                               |tero_cell__157                           |     4|
|112   |              tero3                               |tero_cell__156                           |     4|
|113   |            \COB[7].n0                            |COB_trng__40                             |    18|
|114   |              tero0                               |tero_cell__163                           |     4|
|115   |              tero1                               |tero_cell__162                           |     4|
|116   |              tero2                               |tero_cell__161                           |     4|
|117   |              tero3                               |tero_cell__160                           |     4|
|118   |            \COB[8].n0                            |COB_trng__41                             |    18|
|119   |              tero0                               |tero_cell__167                           |     4|
|120   |              tero1                               |tero_cell__166                           |     4|
|121   |              tero2                               |tero_cell__165                           |     4|
|122   |              tero3                               |tero_cell__164                           |     4|
|123   |            \COB[9].n0                            |COB_trng__42                             |    18|
|124   |              tero0                               |tero_cell__171                           |     4|
|125   |              tero1                               |tero_cell__170                           |     4|
|126   |              tero2                               |tero_cell__169                           |     4|
|127   |              tero3                               |tero_cell__168                           |     4|
|128   |            \COB[10].n0                           |COB_trng__43                             |    18|
|129   |              tero0                               |tero_cell__175                           |     4|
|130   |              tero1                               |tero_cell__174                           |     4|
|131   |              tero2                               |tero_cell__173                           |     4|
|132   |              tero3                               |tero_cell__172                           |     4|
|133   |            \COB[11].n0                           |COB_trng__44                             |    18|
|134   |              tero0                               |tero_cell__179                           |     4|
|135   |              tero1                               |tero_cell__178                           |     4|
|136   |              tero2                               |tero_cell__177                           |     4|
|137   |              tero3                               |tero_cell__176                           |     4|
|138   |            \COB[12].n0                           |COB_trng__45                             |    18|
|139   |              tero0                               |tero_cell__183                           |     4|
|140   |              tero1                               |tero_cell__182                           |     4|
|141   |              tero2                               |tero_cell__181                           |     4|
|142   |              tero3                               |tero_cell__180                           |     4|
|143   |            \COB[13].n0                           |COB_trng__46                             |    18|
|144   |              tero0                               |tero_cell__187                           |     4|
|145   |              tero1                               |tero_cell__186                           |     4|
|146   |              tero2                               |tero_cell__185                           |     4|
|147   |              tero3                               |tero_cell__184                           |     4|
|148   |            \COB[14].n0                           |COB_trng__47                             |    18|
|149   |              tero0                               |tero_cell__191                           |     4|
|150   |              tero1                               |tero_cell__190                           |     4|
|151   |              tero2                               |tero_cell__189                           |     4|
|152   |              tero3                               |tero_cell__188                           |     4|
|153   |            \COB[15].n0                           |COB_trng__48                             |    18|
|154   |              tero0                               |tero_cell__195                           |     4|
|155   |              tero1                               |tero_cell__194                           |     4|
|156   |              tero2                               |tero_cell__193                           |     4|
|157   |              tero3                               |tero_cell__192                           |     4|
|158   |            \COB[16].n0                           |COB_trng__49                             |    18|
|159   |              tero0                               |tero_cell__199                           |     4|
|160   |              tero1                               |tero_cell__198                           |     4|
|161   |              tero2                               |tero_cell__197                           |     4|
|162   |              tero3                               |tero_cell__196                           |     4|
|163   |            \COB[17].n0                           |COB_trng__50                             |    18|
|164   |              tero0                               |tero_cell__203                           |     4|
|165   |              tero1                               |tero_cell__202                           |     4|
|166   |              tero2                               |tero_cell__201                           |     4|
|167   |              tero3                               |tero_cell__200                           |     4|
|168   |            \COB[18].n0                           |COB_trng__51                             |    18|
|169   |              tero0                               |tero_cell__207                           |     4|
|170   |              tero1                               |tero_cell__206                           |     4|
|171   |              tero2                               |tero_cell__205                           |     4|
|172   |              tero3                               |tero_cell__204                           |     4|
|173   |            \COB[19].n0                           |COB_trng__52                             |    18|
|174   |              tero0                               |tero_cell__211                           |     4|
|175   |              tero1                               |tero_cell__210                           |     4|
|176   |              tero2                               |tero_cell__209                           |     4|
|177   |              tero3                               |tero_cell__208                           |     4|
|178   |            \COB[20].n0                           |COB_trng__53                             |    18|
|179   |              tero0                               |tero_cell__215                           |     4|
|180   |              tero1                               |tero_cell__214                           |     4|
|181   |              tero2                               |tero_cell__213                           |     4|
|182   |              tero3                               |tero_cell__212                           |     4|
|183   |            \COB[21].n0                           |COB_trng__54                             |    18|
|184   |              tero0                               |tero_cell__219                           |     4|
|185   |              tero1                               |tero_cell__218                           |     4|
|186   |              tero2                               |tero_cell__217                           |     4|
|187   |              tero3                               |tero_cell__216                           |     4|
|188   |            \COB[22].n0                           |COB_trng__55                             |    18|
|189   |              tero0                               |tero_cell__223                           |     4|
|190   |              tero1                               |tero_cell__222                           |     4|
|191   |              tero2                               |tero_cell__221                           |     4|
|192   |              tero3                               |tero_cell__220                           |     4|
|193   |            \COB[23].n0                           |COB_trng__56                             |    18|
|194   |              tero0                               |tero_cell__227                           |     4|
|195   |              tero1                               |tero_cell__226                           |     4|
|196   |              tero2                               |tero_cell__225                           |     4|
|197   |              tero3                               |tero_cell__224                           |     4|
|198   |            \COB[24].n0                           |COB_trng__57                             |    18|
|199   |              tero0                               |tero_cell__231                           |     4|
|200   |              tero1                               |tero_cell__230                           |     4|
|201   |              tero2                               |tero_cell__229                           |     4|
|202   |              tero3                               |tero_cell__228                           |     4|
|203   |            \COB[25].n0                           |COB_trng__58                             |    18|
|204   |              tero0                               |tero_cell__235                           |     4|
|205   |              tero1                               |tero_cell__234                           |     4|
|206   |              tero2                               |tero_cell__233                           |     4|
|207   |              tero3                               |tero_cell__232                           |     4|
|208   |            \COB[26].n0                           |COB_trng__59                             |    18|
|209   |              tero0                               |tero_cell__239                           |     4|
|210   |              tero1                               |tero_cell__238                           |     4|
|211   |              tero2                               |tero_cell__237                           |     4|
|212   |              tero3                               |tero_cell__236                           |     4|
|213   |            \COB[27].n0                           |COB_trng__60                             |    18|
|214   |              tero0                               |tero_cell__243                           |     4|
|215   |              tero1                               |tero_cell__242                           |     4|
|216   |              tero2                               |tero_cell__241                           |     4|
|217   |              tero3                               |tero_cell__240                           |     4|
|218   |            \COB[28].n0                           |COB_trng__61                             |    18|
|219   |              tero0                               |tero_cell__247                           |     4|
|220   |              tero1                               |tero_cell__246                           |     4|
|221   |              tero2                               |tero_cell__245                           |     4|
|222   |              tero3                               |tero_cell__244                           |     4|
|223   |            \COB[29].n0                           |COB_trng__62                             |    18|
|224   |              tero0                               |tero_cell__251                           |     4|
|225   |              tero1                               |tero_cell__250                           |     4|
|226   |              tero2                               |tero_cell__249                           |     4|
|227   |              tero3                               |tero_cell__248                           |     4|
|228   |            \COB[30].n0                           |COB_trng__63                             |    18|
|229   |              tero0                               |tero_cell__255                           |     4|
|230   |              tero1                               |tero_cell__254                           |     4|
|231   |              tero2                               |tero_cell__253                           |     4|
|232   |              tero3                               |tero_cell__252                           |     4|
|233   |            \COB[31].n0                           |COB_trng__1                              |    18|
|234   |              tero0                               |tero_cell__129                           |     4|
|235   |              tero1                               |tero_cell__130                           |     4|
|236   |              tero2                               |tero_cell__131                           |     4|
|237   |              tero3                               |tero_cell__1                             |     4|
|238   |        SOIPUF64x8_core                           |SOIPUF64x8                               |  1665|
|239   |          delay_sym                               |SOI_block_n64_k8                         |  1055|
|240   |            stage0                                |MUX2to1_group__parameterized0__1         |    16|
|241   |            stage1                                |MUX2to1_group__parameterized0__2         |    16|
|242   |            stage2                                |MUX2to1_group__parameterized0__3         |    16|
|243   |            stage3                                |MUX2to1_group__parameterized0__4         |    16|
|244   |            stage4                                |MUX2to1_group__parameterized0__5         |    16|
|245   |            stage5                                |MUX2to1_group__parameterized0__6         |    16|
|246   |            stage6                                |MUX2to1_group__parameterized0__7         |    16|
|247   |            stage7                                |MUX2to1_group__parameterized0__8         |    16|
|248   |            stage8                                |MUX2to1_group__parameterized0__9         |    16|
|249   |            stage9                                |MUX2to1_group__parameterized0__10        |    16|
|250   |            stage10                               |MUX2to1_group__parameterized0__11        |    16|
|251   |            stage11                               |MUX2to1_group__parameterized0__12        |    16|
|252   |            stage12                               |MUX2to1_group__parameterized0__13        |    16|
|253   |            stage13                               |MUX2to1_group__parameterized0__14        |    16|
|254   |            stage14                               |MUX2to1_group__parameterized0__15        |    16|
|255   |            stage15                               |MUX2to1_group__parameterized0__16        |    16|
|256   |            stage16                               |MUX2to1_group__parameterized0__17        |    16|
|257   |            stage17                               |MUX2to1_group__parameterized0__18        |    16|
|258   |            stage18                               |MUX2to1_group__parameterized0__19        |    16|
|259   |            stage19                               |MUX2to1_group__parameterized0__20        |    16|
|260   |            stage20                               |MUX2to1_group__parameterized0__21        |    16|
|261   |            stage21                               |MUX2to1_group__parameterized0__22        |    16|
|262   |            stage22                               |MUX2to1_group__parameterized0__23        |    16|
|263   |            stage23                               |MUX2to1_group__parameterized0__24        |    16|
|264   |            stage24                               |MUX2to1_group__parameterized0__25        |    16|
|265   |            stage25                               |MUX2to1_group__parameterized0__26        |    16|
|266   |            stage26                               |MUX2to1_group__parameterized0__27        |    16|
|267   |            stage27                               |MUX2to1_group__parameterized0__28        |    16|
|268   |            stage28                               |MUX2to1_group__parameterized0__29        |    16|
|269   |            stage29                               |MUX2to1_group__parameterized0__30        |    16|
|270   |            stage30                               |MUX2to1_group__parameterized0__31        |    16|
|271   |            stage31                               |MUX2to1_group__parameterized0__32        |    16|
|272   |            stage32                               |MUX2to1_group__parameterized0__33        |    16|
|273   |            stage33                               |MUX2to1_group__parameterized0__34        |    16|
|274   |            stage34                               |MUX2to1_group__parameterized0__35        |    16|
|275   |            stage35                               |MUX2to1_group__parameterized0__36        |    16|
|276   |            stage36                               |MUX2to1_group__parameterized0__37        |    16|
|277   |            stage37                               |MUX2to1_group__parameterized0__38        |    16|
|278   |            stage38                               |MUX2to1_group__parameterized0__39        |    16|
|279   |            stage39                               |MUX2to1_group__parameterized0__40        |    16|
|280   |            stage40                               |MUX2to1_group__parameterized0__41        |    16|
|281   |            stage41                               |MUX2to1_group__parameterized0__42        |    16|
|282   |            stage42                               |MUX2to1_group__parameterized0__43        |    16|
|283   |            stage43                               |MUX2to1_group__parameterized0__44        |    16|
|284   |            stage44                               |MUX2to1_group__parameterized0__45        |    16|
|285   |            stage45                               |MUX2to1_group__parameterized0__46        |    16|
|286   |            stage46                               |MUX2to1_group__parameterized0__47        |    16|
|287   |            stage47                               |MUX2to1_group__parameterized0__48        |    16|
|288   |            stage48                               |MUX2to1_group__parameterized0__49        |    16|
|289   |            stage49                               |MUX2to1_group__parameterized0__50        |    16|
|290   |            stage50                               |MUX2to1_group__parameterized0__51        |    16|
|291   |            stage51                               |MUX2to1_group__parameterized0__52        |    16|
|292   |            stage52                               |MUX2to1_group__parameterized0__53        |    16|
|293   |            stage53                               |MUX2to1_group__parameterized0__54        |    16|
|294   |            stage54                               |MUX2to1_group__parameterized0__55        |    16|
|295   |            stage55                               |MUX2to1_group__parameterized0__56        |    16|
|296   |            stage56                               |MUX2to1_group__parameterized0__57        |    16|
|297   |            stage57                               |MUX2to1_group__parameterized0__58        |    16|
|298   |            stage58                               |MUX2to1_group__parameterized0__59        |    16|
|299   |            stage59                               |MUX2to1_group__parameterized0__60        |    16|
|300   |            stage60                               |MUX2to1_group__parameterized0__61        |    16|
|301   |            stage61                               |MUX2to1_group__parameterized0__62        |    16|
|302   |            stage62                               |MUX2to1_group__parameterized0__63        |    16|
|303   |            stage63                               |MUX2to1_group__parameterized0            |    16|
|304   |          \arb[0].ARBITER_nand                    |nandLatch__7                             |     2|
|305   |          \arb[1].ARBITER_nand                    |nandLatch__8                             |     2|
|306   |          \arb[2].ARBITER_nand                    |nandLatch__9                             |     2|
|307   |          \arb[3].ARBITER_nand                    |nandLatch__10                            |     2|
|308   |          \arb[4].ARBITER_nand                    |nandLatch__11                            |     2|
|309   |          \arb[5].ARBITER_nand                    |nandLatch__12                            |     2|
|310   |          \arb[6].ARBITER_nand                    |nandLatch__13                            |     2|
|311   |          \arb[7].ARBITER_nand                    |nandLatch                                |     2|
|312   |          COB_array                               |COB_trng_group                           |   576|
|313   |            \COB[0].n0                            |COB_trng__2                              |    18|
|314   |              tero0                               |tero_cell__8                             |     4|
|315   |              tero1                               |tero_cell__7                             |     4|
|316   |              tero2                               |tero_cell__6                             |     4|
|317   |              tero3                               |tero_cell__5                             |     4|
|318   |            \COB[1].n0                            |COB_trng__3                              |    18|
|319   |              tero0                               |tero_cell__12                            |     4|
|320   |              tero1                               |tero_cell__11                            |     4|
|321   |              tero2                               |tero_cell__10                            |     4|
|322   |              tero3                               |tero_cell__9                             |     4|
|323   |            \COB[2].n0                            |COB_trng__4                              |    18|
|324   |              tero0                               |tero_cell__16                            |     4|
|325   |              tero1                               |tero_cell__15                            |     4|
|326   |              tero2                               |tero_cell__14                            |     4|
|327   |              tero3                               |tero_cell__13                            |     4|
|328   |            \COB[3].n0                            |COB_trng__5                              |    18|
|329   |              tero0                               |tero_cell__20                            |     4|
|330   |              tero1                               |tero_cell__19                            |     4|
|331   |              tero2                               |tero_cell__18                            |     4|
|332   |              tero3                               |tero_cell__17                            |     4|
|333   |            \COB[4].n0                            |COB_trng__6                              |    18|
|334   |              tero0                               |tero_cell__24                            |     4|
|335   |              tero1                               |tero_cell__23                            |     4|
|336   |              tero2                               |tero_cell__22                            |     4|
|337   |              tero3                               |tero_cell__21                            |     4|
|338   |            \COB[5].n0                            |COB_trng__7                              |    18|
|339   |              tero0                               |tero_cell__28                            |     4|
|340   |              tero1                               |tero_cell__27                            |     4|
|341   |              tero2                               |tero_cell__26                            |     4|
|342   |              tero3                               |tero_cell__25                            |     4|
|343   |            \COB[6].n0                            |COB_trng__8                              |    18|
|344   |              tero0                               |tero_cell__32                            |     4|
|345   |              tero1                               |tero_cell__31                            |     4|
|346   |              tero2                               |tero_cell__30                            |     4|
|347   |              tero3                               |tero_cell__29                            |     4|
|348   |            \COB[7].n0                            |COB_trng__9                              |    18|
|349   |              tero0                               |tero_cell__36                            |     4|
|350   |              tero1                               |tero_cell__35                            |     4|
|351   |              tero2                               |tero_cell__34                            |     4|
|352   |              tero3                               |tero_cell__33                            |     4|
|353   |            \COB[8].n0                            |COB_trng__10                             |    18|
|354   |              tero0                               |tero_cell__40                            |     4|
|355   |              tero1                               |tero_cell__39                            |     4|
|356   |              tero2                               |tero_cell__38                            |     4|
|357   |              tero3                               |tero_cell__37                            |     4|
|358   |            \COB[9].n0                            |COB_trng__11                             |    18|
|359   |              tero0                               |tero_cell__44                            |     4|
|360   |              tero1                               |tero_cell__43                            |     4|
|361   |              tero2                               |tero_cell__42                            |     4|
|362   |              tero3                               |tero_cell__41                            |     4|
|363   |            \COB[10].n0                           |COB_trng__12                             |    18|
|364   |              tero0                               |tero_cell__48                            |     4|
|365   |              tero1                               |tero_cell__47                            |     4|
|366   |              tero2                               |tero_cell__46                            |     4|
|367   |              tero3                               |tero_cell__45                            |     4|
|368   |            \COB[11].n0                           |COB_trng__13                             |    18|
|369   |              tero0                               |tero_cell__52                            |     4|
|370   |              tero1                               |tero_cell__51                            |     4|
|371   |              tero2                               |tero_cell__50                            |     4|
|372   |              tero3                               |tero_cell__49                            |     4|
|373   |            \COB[12].n0                           |COB_trng__14                             |    18|
|374   |              tero0                               |tero_cell__56                            |     4|
|375   |              tero1                               |tero_cell__55                            |     4|
|376   |              tero2                               |tero_cell__54                            |     4|
|377   |              tero3                               |tero_cell__53                            |     4|
|378   |            \COB[13].n0                           |COB_trng__15                             |    18|
|379   |              tero0                               |tero_cell__60                            |     4|
|380   |              tero1                               |tero_cell__59                            |     4|
|381   |              tero2                               |tero_cell__58                            |     4|
|382   |              tero3                               |tero_cell__57                            |     4|
|383   |            \COB[14].n0                           |COB_trng__16                             |    18|
|384   |              tero0                               |tero_cell__64                            |     4|
|385   |              tero1                               |tero_cell__63                            |     4|
|386   |              tero2                               |tero_cell__62                            |     4|
|387   |              tero3                               |tero_cell__61                            |     4|
|388   |            \COB[15].n0                           |COB_trng__17                             |    18|
|389   |              tero0                               |tero_cell__68                            |     4|
|390   |              tero1                               |tero_cell__67                            |     4|
|391   |              tero2                               |tero_cell__66                            |     4|
|392   |              tero3                               |tero_cell__65                            |     4|
|393   |            \COB[16].n0                           |COB_trng__18                             |    18|
|394   |              tero0                               |tero_cell__72                            |     4|
|395   |              tero1                               |tero_cell__71                            |     4|
|396   |              tero2                               |tero_cell__70                            |     4|
|397   |              tero3                               |tero_cell__69                            |     4|
|398   |            \COB[17].n0                           |COB_trng__19                             |    18|
|399   |              tero0                               |tero_cell__76                            |     4|
|400   |              tero1                               |tero_cell__75                            |     4|
|401   |              tero2                               |tero_cell__74                            |     4|
|402   |              tero3                               |tero_cell__73                            |     4|
|403   |            \COB[18].n0                           |COB_trng__20                             |    18|
|404   |              tero0                               |tero_cell__80                            |     4|
|405   |              tero1                               |tero_cell__79                            |     4|
|406   |              tero2                               |tero_cell__78                            |     4|
|407   |              tero3                               |tero_cell__77                            |     4|
|408   |            \COB[19].n0                           |COB_trng__21                             |    18|
|409   |              tero0                               |tero_cell__84                            |     4|
|410   |              tero1                               |tero_cell__83                            |     4|
|411   |              tero2                               |tero_cell__82                            |     4|
|412   |              tero3                               |tero_cell__81                            |     4|
|413   |            \COB[20].n0                           |COB_trng__22                             |    18|
|414   |              tero0                               |tero_cell__88                            |     4|
|415   |              tero1                               |tero_cell__87                            |     4|
|416   |              tero2                               |tero_cell__86                            |     4|
|417   |              tero3                               |tero_cell__85                            |     4|
|418   |            \COB[21].n0                           |COB_trng__23                             |    18|
|419   |              tero0                               |tero_cell__92                            |     4|
|420   |              tero1                               |tero_cell__91                            |     4|
|421   |              tero2                               |tero_cell__90                            |     4|
|422   |              tero3                               |tero_cell__89                            |     4|
|423   |            \COB[22].n0                           |COB_trng__24                             |    18|
|424   |              tero0                               |tero_cell__96                            |     4|
|425   |              tero1                               |tero_cell__95                            |     4|
|426   |              tero2                               |tero_cell__94                            |     4|
|427   |              tero3                               |tero_cell__93                            |     4|
|428   |            \COB[23].n0                           |COB_trng__25                             |    18|
|429   |              tero0                               |tero_cell__100                           |     4|
|430   |              tero1                               |tero_cell__99                            |     4|
|431   |              tero2                               |tero_cell__98                            |     4|
|432   |              tero3                               |tero_cell__97                            |     4|
|433   |            \COB[24].n0                           |COB_trng__26                             |    18|
|434   |              tero0                               |tero_cell__104                           |     4|
|435   |              tero1                               |tero_cell__103                           |     4|
|436   |              tero2                               |tero_cell__102                           |     4|
|437   |              tero3                               |tero_cell__101                           |     4|
|438   |            \COB[25].n0                           |COB_trng__27                             |    18|
|439   |              tero0                               |tero_cell__108                           |     4|
|440   |              tero1                               |tero_cell__107                           |     4|
|441   |              tero2                               |tero_cell__106                           |     4|
|442   |              tero3                               |tero_cell__105                           |     4|
|443   |            \COB[26].n0                           |COB_trng__28                             |    18|
|444   |              tero0                               |tero_cell__112                           |     4|
|445   |              tero1                               |tero_cell__111                           |     4|
|446   |              tero2                               |tero_cell__110                           |     4|
|447   |              tero3                               |tero_cell__109                           |     4|
|448   |            \COB[27].n0                           |COB_trng__29                             |    18|
|449   |              tero0                               |tero_cell__116                           |     4|
|450   |              tero1                               |tero_cell__115                           |     4|
|451   |              tero2                               |tero_cell__114                           |     4|
|452   |              tero3                               |tero_cell__113                           |     4|
|453   |            \COB[28].n0                           |COB_trng__30                             |    18|
|454   |              tero0                               |tero_cell__120                           |     4|
|455   |              tero1                               |tero_cell__119                           |     4|
|456   |              tero2                               |tero_cell__118                           |     4|
|457   |              tero3                               |tero_cell__117                           |     4|
|458   |            \COB[29].n0                           |COB_trng__31                             |    18|
|459   |              tero0                               |tero_cell__124                           |     4|
|460   |              tero1                               |tero_cell__123                           |     4|
|461   |              tero2                               |tero_cell__122                           |     4|
|462   |              tero3                               |tero_cell__121                           |     4|
|463   |            \COB[30].n0                           |COB_trng__32                             |    18|
|464   |              tero0                               |tero_cell__128                           |     4|
|465   |              tero1                               |tero_cell__127                           |     4|
|466   |              tero2                               |tero_cell__126                           |     4|
|467   |              tero3                               |tero_cell__125                           |     4|
|468   |            \COB[31].n0                           |COB_trng                                 |    18|
|469   |              tero0                               |tero_cell__2                             |     4|
|470   |              tero1                               |tero_cell__3                             |     4|
|471   |              tero2                               |tero_cell__4                             |     4|
|472   |              tero3                               |tero_cell                                |     4|
|473   |        clk_div                                   |clk_div                                  |    44|
+------+--------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 836.820 ; gain = 557.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 836.820 ; gain = 197.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 836.820 ; gain = 557.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 836.820 ; gain = 568.879
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/design_1_chaotic_puf_8lines_64stages_0_1_synth_1/design_1_chaotic_puf_8lines_64stages_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_1/design_1_chaotic_puf_8lines_64stages_0_1.xci
INFO: [Coretcl 2-1174] Renamed 472 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/design_1_chaotic_puf_8lines_64stages_0_1_synth_1/design_1_chaotic_puf_8lines_64stages_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_chaotic_puf_8lines_64stages_0_1_utilization_synth.rpt -pb design_1_chaotic_puf_8lines_64stages_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 836.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 11:21:49 2023...
