<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095')">rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.87</td>
<td class="s8 cl rt"><a href="mod518.html#Line" > 85.42</a></td>
<td class="s7 cl rt"><a href="mod518.html#Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod518.html#Toggle" > 71.71</a></td>
<td class="s2 cl rt"><a href="mod518.html#FSM" > 20.00</a></td>
<td class="s8 cl rt"><a href="mod518.html#Branch" > 80.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod518.html#inst_tag_37402"  onclick="showContent('inst_tag_37402')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></td>
<td class="s3 cl rt"> 32.68</td>
<td class="s6 cl rt"><a href="mod518.html#inst_tag_37402_Line" > 63.89</a></td>
<td class="s4 cl rt"><a href="mod518.html#inst_tag_37402_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod518.html#inst_tag_37402_Toggle" >  1.55</a></td>
<td class="s0 cl rt"><a href="mod518.html#inst_tag_37402_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod518.html#inst_tag_37402_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod518.html#inst_tag_37401"  onclick="showContent('inst_tag_37401')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></td>
<td class="s5 cl rt"> 53.67</td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37401_Line" > 77.78</a></td>
<td class="s6 cl rt"><a href="mod518.html#inst_tag_37401_Cond" > 69.23</a></td>
<td class="s4 cl rt"><a href="mod518.html#inst_tag_37401_Toggle" > 41.28</a></td>
<td class="s1 cl rt"><a href="mod518.html#inst_tag_37401_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37401_Branch" > 70.07</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod518.html#inst_tag_37400"  onclick="showContent('inst_tag_37400')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 66.17</td>
<td class="s8 cl rt"><a href="mod518.html#inst_tag_37400_Line" > 85.42</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Toggle" > 71.12</a></td>
<td class="s2 cl rt"><a href="mod518.html#inst_tag_37400_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Branch" > 77.37</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_37402'>
<hr>
<a name="inst_tag_37402"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.68</td>
<td class="s6 cl rt"><a href="mod518.html#inst_tag_37402_Line" > 63.89</a></td>
<td class="s4 cl rt"><a href="mod518.html#inst_tag_37402_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod518.html#inst_tag_37402_Toggle" >  1.55</a></td>
<td class="s0 cl rt"><a href="mod518.html#inst_tag_37402_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod518.html#inst_tag_37402_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.95</td>
<td class="s6 cl rt"> 64.33</td>
<td class="s4 cl rt"> 46.88</td>
<td class="s0 cl rt">  1.11</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 52.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.11</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1121.html#inst_tag_107020" >fpga_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_73029" id="tag_urg_inst_73029">Rspf</a></td>
<td class="s4 cl rt"> 47.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_207895" id="tag_urg_inst_207895">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68888" id="tag_urg_inst_68888">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38660" id="tag_urg_inst_38660">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_13241" id="tag_urg_inst_13241">ummd164b2</a></td>
<td class="s3 cl rt"> 32.08</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.25</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872.html#inst_tag_227111" id="tag_urg_inst_227111">ummdba6b2</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170420" id="tag_urg_inst_170420">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146115" id="tag_urg_inst_146115">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146114" id="tag_urg_inst_146114">us6abbdefa_123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1409.html#inst_tag_172380" id="tag_urg_inst_172380">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172386" id="tag_urg_inst_172386">usm742</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253507" id="tag_urg_inst_253507">uu412e09d6</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253508" id="tag_urg_inst_253508">uu412e09d6_116</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1738.html#inst_tag_208560" id="tag_urg_inst_208560">uued8215fdfd</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37401'>
<hr>
<a name="inst_tag_37401"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.67</td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37401_Line" > 77.78</a></td>
<td class="s6 cl rt"><a href="mod518.html#inst_tag_37401_Cond" > 69.23</a></td>
<td class="s4 cl rt"><a href="mod518.html#inst_tag_37401_Toggle" > 41.28</a></td>
<td class="s1 cl rt"><a href="mod518.html#inst_tag_37401_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37401_Branch" > 70.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.54</td>
<td class="s7 cl rt"> 77.78</td>
<td class="s6 cl rt"> 65.62</td>
<td class="s4 cl rt"> 44.77</td>
<td class="s1 cl rt"> 10.00</td>
<td class="s6 cl rt"> 69.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod990.html#inst_tag_84255" >SPI_mem_ahb_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_73028" id="tag_urg_inst_73028">Rspf</a></td>
<td class="s7 cl rt"> 71.77</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 89.16</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_207892" id="tag_urg_inst_207892">uc3465c9ee</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68885" id="tag_urg_inst_68885">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38657" id="tag_urg_inst_38657">ue</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_13240" id="tag_urg_inst_13240">ummd164b2</a></td>
<td class="s5 cl rt"> 52.64</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.25</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872.html#inst_tag_227110" id="tag_urg_inst_227110">ummdba6b2</a></td>
<td class="s6 cl rt"> 65.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170400" id="tag_urg_inst_170400">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146101" id="tag_urg_inst_146101">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146100" id="tag_urg_inst_146100">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1409.html#inst_tag_172379" id="tag_urg_inst_172379">usm</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172383" id="tag_urg_inst_172383">usm742</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253505" id="tag_urg_inst_253505">uu412e09d6</a></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253506" id="tag_urg_inst_253506">uu412e09d6_116</a></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1738.html#inst_tag_208559" id="tag_urg_inst_208559">uued8215fdfd</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37400'>
<hr>
<a name="inst_tag_37400"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.17</td>
<td class="s8 cl rt"><a href="mod518.html#inst_tag_37400_Line" > 85.42</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Toggle" > 71.12</a></td>
<td class="s2 cl rt"><a href="mod518.html#inst_tag_37400_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod518.html#inst_tag_37400_Branch" > 77.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.80</td>
<td class="s8 cl rt"> 85.38</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s7 cl rt"> 74.90</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s7 cl rt"> 76.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod54.html#inst_tag_2598" >SPI_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod758.html#inst_tag_73027" id="tag_urg_inst_73027">Rspf</a></td>
<td class="s7 cl rt"> 71.77</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 89.16</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_207891" id="tag_urg_inst_207891">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68884" id="tag_urg_inst_68884">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552.html#inst_tag_38656" id="tag_urg_inst_38656">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_13239" id="tag_urg_inst_13239">ummd164b2</a></td>
<td class="s7 cl rt"> 71.11</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1872.html#inst_tag_227109" id="tag_urg_inst_227109">ummdba6b2</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170396" id="tag_urg_inst_170396">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146099" id="tag_urg_inst_146099">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146098" id="tag_urg_inst_146098">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1409.html#inst_tag_172378" id="tag_urg_inst_172378">usm</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1411.html#inst_tag_172382" id="tag_urg_inst_172382">usm742</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253503" id="tag_urg_inst_253503">uu412e09d6</a></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2089.html#inst_tag_253504" id="tag_urg_inst_253504">uu412e09d6_116</a></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1738.html#inst_tag_208558" id="tag_urg_inst_208558">uued8215fdfd</a></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod518.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>123</td><td>85.42</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26471</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26476</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26481</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26486</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26627</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26635</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26651</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>26661</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26675</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26743</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26753</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26766</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26776</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26784</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26791</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26801</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26806</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26813</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26822</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>26851</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26874</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26883</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26896</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26909</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26915</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26922</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26928</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26947</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26961</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26975</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26989</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>27003</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
26470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26471      1/1          		if ( ! Sys_Clk_RstN )
26472      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
26473      1/1          		else if ( HRdy )
26474      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
26475                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26476      1/1          		if ( ! Sys_Clk_RstN )
26477      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
26478      1/1          		else if ( HRdy )
26479      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
26480                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26481      1/1          		if ( ! Sys_Clk_RstN )
26482      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
26483      1/1          		else if ( HRdy )
26484      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
26485                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26486      1/1          		if ( ! Sys_Clk_RstN )
26487      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
26488      1/1          		else if ( EnErrReg )
26489      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
26490                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26491      1/1          		if ( ! Sys_Clk_RstN )
26492      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
26493      1/1          		else if ( HRdy )
26494      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
26495                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
26496                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
26497                   		.Count( )
26498                   	,	.Rx_Data( RxData )
26499                   	,	.RxRdy( RxRdy )
26500                   	,	.RxVld( RspVld )
26501                   	,	.Sys_Clk( Sys_Clk )
26502                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26503                   	,	.Sys_Clk_En( Sys_Clk_En )
26504                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26505                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26506                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26507                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26508                   	,	.Sys_Pwr_Idle( )
26509                   	,	.Sys_Pwr_WakeUp( )
26510                   	,	.Tx_Data( TxData )
26511                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
26512                   	,	.TxVld( GenLcl2_Rsp_Vld )
26513                   	);
26514                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
26515                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
26516                   	assign Sm_RDW = CurState == 3'b001;
26517                   	assign Sm_WRW = CurState == 3'b011;
26518                   	assign FirstNS = ReqVld &amp; COk;
26519                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
26520                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
26521                   	assign u_98d1 = Len1A [6:2];
26522                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
26523                   		.GenLcl_Req_Addr( u_Req_Addr )
26524                   	,	.GenLcl_Req_Be( u_Req_Be )
26525                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
26526                   	,	.GenLcl_Req_Data( u_Req_Data )
26527                   	,	.GenLcl_Req_Last( u_Req_Last )
26528                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
26529                   	,	.GenLcl_Req_Lock( u_Req_Lock )
26530                   	,	.GenLcl_Req_Opc( u_Req_Opc )
26531                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
26532                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26533                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
26534                   	,	.GenLcl_Req_User( u_Req_User )
26535                   	,	.GenLcl_Req_Vld( u_Req_Vld )
26536                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
26537                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
26538                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
26539                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26540                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
26541                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
26542                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
26543                   	,	.GenPrt_Req_Be( Gen_Req_Be )
26544                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
26545                   	,	.GenPrt_Req_Data( Gen_Req_Data )
26546                   	,	.GenPrt_Req_Last( Gen_Req_Last )
26547                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
26548                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
26549                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
26550                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
26551                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
26552                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
26553                   	,	.GenPrt_Req_User( Gen_Req_User )
26554                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
26555                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
26556                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
26557                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
26558                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
26559                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
26560                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
26561                   	,	.Sys_Clk( Sys_Clk )
26562                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26563                   	,	.Sys_Clk_En( Sys_Clk_En )
26564                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26565                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26566                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26567                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26568                   	,	.Sys_Pwr_Idle( u_35_Idle )
26569                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
26570                   	);
26571                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
26572                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
26573                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
26574                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
26575                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
26576                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
26577                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
26578                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
26579                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
26580                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
26581                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26582                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
26583                   	,	.GenLcl_Req_User( GenLcl_Req_User )
26584                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
26585                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
26586                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
26587                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
26588                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26589                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
26590                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
26591                   	,	.GenPrt_Req_Addr( u_Req_Addr )
26592                   	,	.GenPrt_Req_Be( u_Req_Be )
26593                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
26594                   	,	.GenPrt_Req_Data( u_Req_Data )
26595                   	,	.GenPrt_Req_Last( u_Req_Last )
26596                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
26597                   	,	.GenPrt_Req_Lock( u_Req_Lock )
26598                   	,	.GenPrt_Req_Opc( u_Req_Opc )
26599                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
26600                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26601                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
26602                   	,	.GenPrt_Req_User( u_Req_User )
26603                   	,	.GenPrt_Req_Vld( u_Req_Vld )
26604                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
26605                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
26606                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
26607                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26608                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
26609                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
26610                   	);
26611                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
26612                   	assign WrapEnd = Wrap2;
26613                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
26614                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
26615                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
26616                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
26617                   	assign Trans = HTrans [1];
26618                   	assign Req1Rdy = ReqRdy;
26619                   	assign GenLcl2_Req_Rdy = Req1Rdy;
26620                   	assign GenLcl2_Rsp_Data = TxData [31:0];
26621                   	assign GenLcl2_Rsp_Last = TxData [33];
26622                   	assign RspStatusSel = TxData [32];
26623                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
26624                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
26625                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
26626                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26627      1/1          		if ( ! Sys_Clk_RstN )
26628      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
26629      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
26630      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
26631                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
26632                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
26633                   	);
26634                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26635      1/1          		if ( ! Sys_Clk_RstN )
26636      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
26637      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
26638                   	assign uu_18df_caseSel =
26639                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
26640                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
26641                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
26642                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
26643                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
26644                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
26645                   			,	( Sm_RDW | Sm_WRW )
26646                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
26647                   			,	GoToIdle1 &amp; ~ HRdy
26648                   		}
26649                   		;
26650                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26651      1/1          		if ( ! Sys_Clk_RstN )
26652      1/1          			First &lt;= #1.0 ( 1'b1 );
26653      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
26654      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
26655                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26656      1/1          		if ( ! Sys_Clk_RstN )
26657      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
26658      1/1          		else if ( CtlCe )
26659      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
26660                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
26661      1/1          		case ( uu_18df_caseSel )
26662      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
26663      1/1          			9'b000000010 : u_18df = u_ee5d ;
26664      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
26665      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
26666      1/1          			9'b000010000 : u_18df = u_6bc1 ;
26667      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
26668      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
26669      1/1          			9'b010000000 : u_18df = u_7ea9 ;
26670      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
26671      1/1          			default      : u_18df = 2'b00 ;
26672                   		endcase
26673                   	end
26674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26675      1/1          		if ( ! Sys_Clk_RstN )
26676      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
26677      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
26678                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
26679                   		.Dflt( 1'b0 )
26680                   	,	.I_000( 1'b1 )
26681                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
26682                   	,	.I_100( ~ Trans | HRdy )
26683                   	,	.O( ReqRdy )
26684                   	,	.Sel( CurState )
26685                   	);
26686                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
26687                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
26688                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
26689                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
26690                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
26691                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
26692                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
26693                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
26694                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
26695                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
26696                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
26697                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
26698                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
26699                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
26700                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
26701                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
26702                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
26703                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
26704                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
26705                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
26706                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
26707                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
26708                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
26709                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
26710                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
26711                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
26712                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
26713                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
26714                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
26715                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26716                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
26717                   	,	.GenPrt_Req_User( GenLcl_Req_User )
26718                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
26719                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
26720                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
26721                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
26722                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26723                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
26724                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
26725                   	);
26726                   	assign Req1Vld = GenLcl2_Req_Vld;
26727                   	assign ReqVld = Req1Vld;
26728                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
26729                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
26730                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
26731                   	assign Sm_IDLE = CurState == 3'b000;
26732                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
26733                   	assign u_52d8 = Sm_IDLE | GoToIdle;
26734                   	assign u_ac17 = Trans &amp; HRdy;
26735                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
26736                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
26737                   	assign HAddr = { AddrHigh , AddrLow };
26738                   	assign HAddr1 = HAddr;
26739                   	assign HAddr2 = HAddr1;
26740                   	assign AhbA_0_HAddr = HAddr2;
26741                   	assign Ahb_0_haddr = AhbA_0_HAddr;
26742                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26743      1/1          		if ( ! Sys_Clk_RstN )
26744      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
26745      1/1          		else if ( CtlCe )
26746      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
26747                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26748      1/1          		if ( ! Sys_Clk_RstN )
26749      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
26750      1/1          		else if ( CtlCe )
26751      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
26752                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26753      1/1          		if ( ! Sys_Clk_RstN )
26754      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
26755      1/1          		else if ( ReqRdy )
26756      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
26757                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
26758                   	assign uFromIdle_caseSel =
26759                   		{			ReqVld &amp; FirstWrite &amp; COk
26760                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
26761                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
26762                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
26763                   		}
26764                   		;
26765                   	always @( uFromIdle_caseSel ) begin
26766      1/1          		case ( uFromIdle_caseSel )
26767      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
26768      1/1          			4'b0010 : FromIdle = 3'b010 ;
26769      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
26770      1/1          			4'b1000 : FromIdle = 3'b100 ;
26771      1/1          			4'b0    : FromIdle = 3'b000 ;
26772      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
26773                   		endcase
26774                   	end
26775                   	always @( FromIdle or uFromWR_caseSel ) begin
26776      1/1          		case ( uFromWR_caseSel )
26777      1/1          			1'b1    : FromWR = FromIdle ;
26778      1/1          			1'b0    : FromWR = 3'b100 ;
26779      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
26780                   		endcase
26781                   	end
26782                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
26783                   	always @( FromIdle or uu_9fad_caseSel ) begin
26784      1/1          		case ( uu_9fad_caseSel )
26785      1/1          			1'b1    : u_9fad = FromIdle ;
26786      1/1          			1'b0    : u_9fad = 3'b010 ;
26787      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
26788                   		endcase
26789                   	end
26790                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
26791      1/1          		case ( CurState )
26792      1/1          			3'b100  : NextState = FromWR ;
26793      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
26794      1/1          			3'b010  : NextState = u_9fad ;
26795      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
26796      1/1          			3'b0    : NextState = FromIdle ;
26797      1/1          			default : NextState = 3'b000 ;
26798                   		endcase
26799                   	end
26800                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26801      1/1          		if ( ! Sys_Clk_RstN )
26802      1/1          			CurState &lt;= #1.0 ( 3'b000 );
26803      1/1          		else	CurState &lt;= #1.0 ( NextState );
26804                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
26805                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
26806      1/1          		case ( uu_cc5c_caseSel )
26807      1/1          			1'b1    : u_cc5c = u_ac17 ;
26808      1/1          			1'b0    : u_cc5c = 1'b0 ;
26809      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
26810                   		endcase
26811                   	end
26812                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26813      1/1          		if ( ! Sys_Clk_RstN )
26814      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
26815      1/1          		else if ( AddrHighCe )
26816      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
26817                   				#1.0
26818                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
26819                   					&amp;	~ { 30 { 1'b0 }  }
26820                   				);
26821                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26822      1/1          		if ( ! Sys_Clk_RstN )
26823      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
26824      1/1          		else if ( CtlCe )
26825      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
26826                   	assign u_5e3 = Len1A [6:2];
26827                   	assign u_2191 = Len1A [6:2];
26828                   	assign u_93ba = Len1A [6:2];
26829                   	assign u_be34 = Len1A [6:2];
26830                   	assign u_2723 = Len1A [6:2];
26831                   	assign u_cf7e = Len1A [6:2];
26832                   	assign u_c644 = Len1A [6:2];
26833                   	assign u_bd0a = Len1A [6:2];
26834                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
26835                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
26836                   	assign HBurst1 = HBurst;
26837                   	assign HBurst2 = HBurst1;
26838                   	assign AhbA_0_HBurst = HBurst2;
26839                   	assign Ahb_0_hburst = AhbA_0_HBurst;
26840                   	assign uFirstBurst_caseSel =
26841                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
26842                   			,		~ Incr &amp; u_93ba == 5'b01111
26843                   			,		~ Incr &amp; u_be34 == 5'b00111
26844                   			,		~ Incr &amp; u_2723 == 5'b00011
26845                   			,	Incr &amp; u_cf7e == 5'b01111
26846                   			,	Incr &amp; u_c644 == 5'b00111
26847                   			,	Incr &amp; u_bd0a == 5'b00011
26848                   		}
26849                   		;
26850                   	always @( uFirstBurst_caseSel ) begin
26851      1/1          		case ( uFirstBurst_caseSel )
26852      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
26853      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
26854      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
26855      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
26856      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
26857      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
26858      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
26859      1/1          			7'b0       : FirstBurst = 3'b001 ;
26860      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
26861                   		endcase
26862                   	end
26863                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26864      1/1          		if ( ! Sys_Clk_RstN )
26865      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
26866      1/1          		else if ( HBurstCe )
26867      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26868                   	assign Ahb_0_hmastlock = 1'b0;
26869                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
26870                   	assign HProt = Prot1;
26871                   	assign AhbA_0_HProt = HProt;
26872                   	assign Ahb_0_hprot = AhbA_0_HProt;
26873                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26874      1/1          		if ( ! Sys_Clk_RstN )
26875      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
26876      1/1          		else if ( CtlCe )
26877      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
26878                   	assign HSel2 = HSel;
26879                   	assign AhbA_0_HSel = HSel2;
26880                   	assign Ahb_0_hsel = AhbA_0_HSel;
26881                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
26882                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26883      1/1          		if ( ! Sys_Clk_RstN )
26884      1/1          			HSel &lt;= #1.0 ( 1'b0 );
26885      1/1          		else if ( CtlCe | GoToIdle )
26886      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
26887                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
26888                   	assign FirstSize = { 1'b0 , u_dade };
26889                   	assign HSize1 = HSize;
26890                   	assign HSize2 = HSize1;
26891                   	assign AhbA_0_HSize = HSize2;
26892                   	assign Ahb_0_hsize = AhbA_0_HSize;
26893                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
26894                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
26895                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26896      1/1          		if ( ! Sys_Clk_RstN )
26897      1/1          			HSize &lt;= #1.0 ( 3'b0 );
26898      1/1          		else if ( HBurstCe | NewData )
26899      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26900                   	assign HTrans1 = HTrans;
26901                   	assign HTrans2 = HTrans1;
26902                   	assign AhbA_0_HTrans = HTrans2;
26903                   	assign Ahb_0_htrans = AhbA_0_HTrans;
26904                   	assign WD0Ce = NewData;
26905                   	assign WD1Ce = StWr &amp; HRdy;
26906                   	assign AhbA_0_HWBe = HWBe;
26907                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
26908                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26909      1/1          		if ( ! Sys_Clk_RstN )
26910      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
26911      1/1          		else if ( WD0Ce )
26912      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
26913                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
26914                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26915      1/1          		if ( ! Sys_Clk_RstN )
26916      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
26917      1/1          		else if ( WD1Ce )
26918      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
26919                   	assign AhbA_0_HWData = HWData;
26920                   	assign Ahb_0_hwdata = AhbA_0_HWData;
26921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26922      1/1          		if ( ! Sys_Clk_RstN )
26923      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
26924      1/1          		else if ( WD0Ce )
26925      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
26926                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
26927                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26928      1/1          		if ( ! Sys_Clk_RstN )
26929      1/1          			HWData &lt;= #1.0 ( 32'b0 );
26930      1/1          		else if ( WD1Ce )
26931      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
26932                   	assign HWrite = FirstWrite1;
26933                   	assign AhbA_0_HWrite = HWrite;
26934                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
26935                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26936      1/1          		if ( ! Sys_Clk_RstN )
26937      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
26938      1/1          		else if ( CtlCe )
26939      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
26940                   	assign NiuEmpty = 1'b1;
26941                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
26942                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
26943                   	assign WakeUp_Gen = GenLcl_Req_Vld;
26944                   	// synopsys translate_off
26945                   	// synthesis translate_off
26946                   	always @( posedge Sys_Clk )
26947      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26948      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
26949      <font color = "grey">unreachable  </font>				dontStop = 0;
26950      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26951      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26952      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
26953      <font color = "grey">unreachable  </font>					$stop;
26954                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26955                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26956                   	// synthesis translate_on
26957                   	// synopsys translate_on
26958                   	// synopsys translate_off
26959                   	// synthesis translate_off
26960                   	always @( posedge Sys_Clk )
26961      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26962      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
26963      <font color = "grey">unreachable  </font>				dontStop = 0;
26964      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26965      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26966      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
26967      <font color = "grey">unreachable  </font>					$stop;
26968                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26969                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26970                   	// synthesis translate_on
26971                   	// synopsys translate_on
26972                   	// synopsys translate_off
26973                   	// synthesis translate_off
26974                   	always @( posedge Sys_Clk )
26975      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26976      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
26977      <font color = "grey">unreachable  </font>				dontStop = 0;
26978      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26979      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26980      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
26981      <font color = "grey">unreachable  </font>					$stop;
26982                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26983                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26984                   	// synthesis translate_on
26985                   	// synopsys translate_on
26986                   	// synopsys translate_off
26987                   	// synthesis translate_off
26988                   	always @( posedge Sys_Clk )
26989      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26990      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
26991      <font color = "grey">unreachable  </font>				dontStop = 0;
26992      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26993      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26994      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
26995      <font color = "grey">unreachable  </font>					$stop;
26996                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26997                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26998                   	// synthesis translate_on
26999                   	// synopsys translate_on
27000                   	// synopsys translate_off
27001                   	// synthesis translate_off
27002                   	always @( posedge Sys_Clk )
27003      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
27004      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
27005      <font color = "grey">unreachable  </font>				dontStop = 0;
27006      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
27007      <font color = "grey">unreachable  </font>				if (!dontStop) begin
27008      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
27009      <font color = "grey">unreachable  </font>					$stop;
27010                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
27011                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod518.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26444
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26519
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26520
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26613
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26614
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26615
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26616
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26623
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26630
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26729
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26730
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26736
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26840
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod518.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">370</td>
<td class="rt">71.71 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">188</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">370</td>
<td class="rt">71.71 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">188</td>
<td class="rt">72.87 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod518.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">26770</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">26770</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod518.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">110</td>
<td class="rt">80.29 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26444</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26729</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26730</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26840</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26471</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26476</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26481</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26486</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26627</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26635</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26651</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">26661</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26675</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26743</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26753</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">26766</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26776</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26784</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26791</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26806</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26813</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26822</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">26851</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26874</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26883</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26896</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26909</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26915</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26922</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26928</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26444      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26519      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26520      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26614      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26615      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26616      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26729      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26730      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26736      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26840      	assign uFirstBurst_caseSel =
           	                            
26841      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26471      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26472      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26473      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26474      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26476      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26477      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26478      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26479      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26481      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26482      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26483      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26484      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26486      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26487      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26488      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
26489      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26491      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26492      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26493      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26494      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26627      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26628      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26629      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
26630      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26635      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26636      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26637      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26651      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26652      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
26653      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
26654      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26656      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26657      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26658      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26659      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26661      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
26662      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
26663      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
26664      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
26665      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26666      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
26667      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
26668      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26669      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
26670      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
26671      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26675      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26676      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26677      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26743      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26744      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26745      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26746      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26748      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26749      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26750      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26751      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26753      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26754      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26755      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
26756      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26766      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
26767      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
26768      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
26769      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
26770      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
26771      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
26772      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26776      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
26777      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
26778      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
26779      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26784      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
26785      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
26786      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
26787      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26791      		case ( CurState )
           		<font color = "red">-1-</font>  
26792      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
26793      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
26794      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
26795      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
26796      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
26797      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26801      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26802      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
26803      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26806      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
26807      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
26808      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
26809      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26813      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26814      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
26815      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
26816      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26822      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26823      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26824      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26825      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26851      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
26852      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
26853      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
26854      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
26855      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
26856      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
26857      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
26858      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
26859      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
26860      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26864      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26865      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26866      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
26867      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26874      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26875      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26876      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26877      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26883      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26884      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26885      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
26886      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26896      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26897      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26898      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
26899      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26909      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26910      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26911      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
26912      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26915      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26916      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26917      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
26918      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26922      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26923      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26924      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
26925      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26928      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26929      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26930      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
26931      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26936      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26937      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26938      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26939      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37402'>
<a name="inst_tag_37402_Line"></a>
<b>Line Coverage for Instance : <a href="mod518.html#inst_tag_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>144</td><td>92</td><td>63.89</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26471</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26476</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26481</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26486</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26491</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26627</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26635</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26651</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26656</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>26661</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26675</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26743</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26748</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26753</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>26766</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26776</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26784</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>26791</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26801</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26806</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26813</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26822</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>26851</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26864</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26874</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26883</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26896</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26909</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26915</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26922</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26928</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26936</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26947</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26961</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26975</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26989</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>27003</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
26470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26471      1/1          		if ( ! Sys_Clk_RstN )
26472      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
26473      1/1          		else if ( HRdy )
26474      <font color = "red">0/1     ==>  			WrLast1 &lt;= #1.0 ( PrvWrLast1 );</font>
                        MISSING_ELSE
26475                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26476      1/1          		if ( ! Sys_Clk_RstN )
26477      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
26478      1/1          		else if ( HRdy )
26479      <font color = "red">0/1     ==>  			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );</font>
                        MISSING_ELSE
26480                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26481      1/1          		if ( ! Sys_Clk_RstN )
26482      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
26483      1/1          		else if ( HRdy )
26484      <font color = "red">0/1     ==>  			WrWait &lt;= #1.0 ( Trans &amp; StWr );</font>
                        MISSING_ELSE
26485                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26486      1/1          		if ( ! Sys_Clk_RstN )
26487      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
26488      1/1          		else if ( EnErrReg )
26489      <font color = "red">0/1     ==>  			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );</font>
                        MISSING_ELSE
26490                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26491      1/1          		if ( ! Sys_Clk_RstN )
26492      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
26493      1/1          		else if ( HRdy )
26494      <font color = "red">0/1     ==>  			RdWait &lt;= #1.0 ( Trans_and_RD );</font>
                        MISSING_ELSE
26495                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
26496                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
26497                   		.Count( )
26498                   	,	.Rx_Data( RxData )
26499                   	,	.RxRdy( RxRdy )
26500                   	,	.RxVld( RspVld )
26501                   	,	.Sys_Clk( Sys_Clk )
26502                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26503                   	,	.Sys_Clk_En( Sys_Clk_En )
26504                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26505                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26506                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26507                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26508                   	,	.Sys_Pwr_Idle( )
26509                   	,	.Sys_Pwr_WakeUp( )
26510                   	,	.Tx_Data( TxData )
26511                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
26512                   	,	.TxVld( GenLcl2_Rsp_Vld )
26513                   	);
26514                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
26515                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
26516                   	assign Sm_RDW = CurState == 3'b001;
26517                   	assign Sm_WRW = CurState == 3'b011;
26518                   	assign FirstNS = ReqVld &amp; COk;
26519                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
26520                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
26521                   	assign u_98d1 = Len1A [6:2];
26522                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
26523                   		.GenLcl_Req_Addr( u_Req_Addr )
26524                   	,	.GenLcl_Req_Be( u_Req_Be )
26525                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
26526                   	,	.GenLcl_Req_Data( u_Req_Data )
26527                   	,	.GenLcl_Req_Last( u_Req_Last )
26528                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
26529                   	,	.GenLcl_Req_Lock( u_Req_Lock )
26530                   	,	.GenLcl_Req_Opc( u_Req_Opc )
26531                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
26532                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26533                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
26534                   	,	.GenLcl_Req_User( u_Req_User )
26535                   	,	.GenLcl_Req_Vld( u_Req_Vld )
26536                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
26537                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
26538                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
26539                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26540                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
26541                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
26542                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
26543                   	,	.GenPrt_Req_Be( Gen_Req_Be )
26544                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
26545                   	,	.GenPrt_Req_Data( Gen_Req_Data )
26546                   	,	.GenPrt_Req_Last( Gen_Req_Last )
26547                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
26548                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
26549                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
26550                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
26551                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
26552                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
26553                   	,	.GenPrt_Req_User( Gen_Req_User )
26554                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
26555                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
26556                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
26557                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
26558                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
26559                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
26560                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
26561                   	,	.Sys_Clk( Sys_Clk )
26562                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26563                   	,	.Sys_Clk_En( Sys_Clk_En )
26564                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26565                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26566                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26567                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26568                   	,	.Sys_Pwr_Idle( u_35_Idle )
26569                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
26570                   	);
26571                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
26572                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
26573                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
26574                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
26575                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
26576                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
26577                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
26578                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
26579                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
26580                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
26581                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26582                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
26583                   	,	.GenLcl_Req_User( GenLcl_Req_User )
26584                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
26585                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
26586                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
26587                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
26588                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26589                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
26590                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
26591                   	,	.GenPrt_Req_Addr( u_Req_Addr )
26592                   	,	.GenPrt_Req_Be( u_Req_Be )
26593                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
26594                   	,	.GenPrt_Req_Data( u_Req_Data )
26595                   	,	.GenPrt_Req_Last( u_Req_Last )
26596                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
26597                   	,	.GenPrt_Req_Lock( u_Req_Lock )
26598                   	,	.GenPrt_Req_Opc( u_Req_Opc )
26599                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
26600                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26601                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
26602                   	,	.GenPrt_Req_User( u_Req_User )
26603                   	,	.GenPrt_Req_Vld( u_Req_Vld )
26604                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
26605                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
26606                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
26607                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26608                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
26609                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
26610                   	);
26611                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
26612                   	assign WrapEnd = Wrap2;
26613                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
26614                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
26615                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
26616                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
26617                   	assign Trans = HTrans [1];
26618                   	assign Req1Rdy = ReqRdy;
26619                   	assign GenLcl2_Req_Rdy = Req1Rdy;
26620                   	assign GenLcl2_Rsp_Data = TxData [31:0];
26621                   	assign GenLcl2_Rsp_Last = TxData [33];
26622                   	assign RspStatusSel = TxData [32];
26623                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
26624                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
26625                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
26626                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26627      1/1          		if ( ! Sys_Clk_RstN )
26628      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
26629      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
26630      <font color = "red">0/1     ==>  			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );</font>
                        MISSING_ELSE
26631                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
26632                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
26633                   	);
26634                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26635      1/1          		if ( ! Sys_Clk_RstN )
26636      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
26637      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
26638                   	assign uu_18df_caseSel =
26639                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
26640                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
26641                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
26642                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
26643                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
26644                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
26645                   			,	( Sm_RDW | Sm_WRW )
26646                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
26647                   			,	GoToIdle1 &amp; ~ HRdy
26648                   		}
26649                   		;
26650                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26651      1/1          		if ( ! Sys_Clk_RstN )
26652      1/1          			First &lt;= #1.0 ( 1'b1 );
26653      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
26654      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( GenLcl_Req_Last );</font>
                        MISSING_ELSE
26655                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26656      1/1          		if ( ! Sys_Clk_RstN )
26657      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
26658      1/1          		else if ( CtlCe )
26659      <font color = "red">0/1     ==>  			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );</font>
                        MISSING_ELSE
26660                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
26661      1/1          		case ( uu_18df_caseSel )
26662      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
26663      1/1          			9'b000000010 : u_18df = u_ee5d ;
26664      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
26665      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
26666      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
26667      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
26668      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
26669      <font color = "red">0/1     ==>  			9'b010000000 : u_18df = u_7ea9 ;</font>
26670      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
26671      1/1          			default      : u_18df = 2'b00 ;
26672                   		endcase
26673                   	end
26674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26675      1/1          		if ( ! Sys_Clk_RstN )
26676      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
26677      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
26678                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
26679                   		.Dflt( 1'b0 )
26680                   	,	.I_000( 1'b1 )
26681                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
26682                   	,	.I_100( ~ Trans | HRdy )
26683                   	,	.O( ReqRdy )
26684                   	,	.Sel( CurState )
26685                   	);
26686                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
26687                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
26688                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
26689                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
26690                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
26691                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
26692                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
26693                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
26694                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
26695                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
26696                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
26697                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
26698                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
26699                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
26700                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
26701                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
26702                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
26703                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
26704                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
26705                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
26706                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
26707                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
26708                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
26709                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
26710                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
26711                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
26712                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
26713                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
26714                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
26715                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26716                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
26717                   	,	.GenPrt_Req_User( GenLcl_Req_User )
26718                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
26719                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
26720                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
26721                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
26722                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26723                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
26724                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
26725                   	);
26726                   	assign Req1Vld = GenLcl2_Req_Vld;
26727                   	assign ReqVld = Req1Vld;
26728                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
26729                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
26730                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
26731                   	assign Sm_IDLE = CurState == 3'b000;
26732                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
26733                   	assign u_52d8 = Sm_IDLE | GoToIdle;
26734                   	assign u_ac17 = Trans &amp; HRdy;
26735                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
26736                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
26737                   	assign HAddr = { AddrHigh , AddrLow };
26738                   	assign HAddr1 = HAddr;
26739                   	assign HAddr2 = HAddr1;
26740                   	assign AhbA_0_HAddr = HAddr2;
26741                   	assign Ahb_0_haddr = AhbA_0_HAddr;
26742                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26743      1/1          		if ( ! Sys_Clk_RstN )
26744      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
26745      1/1          		else if ( CtlCe )
26746      <font color = "red">0/1     ==>  			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );</font>
                        MISSING_ELSE
26747                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26748      1/1          		if ( ! Sys_Clk_RstN )
26749      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
26750      1/1          		else if ( CtlCe )
26751      <font color = "red">0/1     ==>  			u_d040 &lt;= #1.0 ( Incr );</font>
                        MISSING_ELSE
26752                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26753      1/1          		if ( ! Sys_Clk_RstN )
26754      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
26755      1/1          		else if ( ReqRdy )
26756      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
26757                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
26758                   	assign uFromIdle_caseSel =
26759                   		{			ReqVld &amp; FirstWrite &amp; COk
26760                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
26761                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
26762                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
26763                   		}
26764                   		;
26765                   	always @( uFromIdle_caseSel ) begin
26766      1/1          		case ( uFromIdle_caseSel )
26767      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
26768      <font color = "red">0/1     ==>  			4'b0010 : FromIdle = 3'b010 ;</font>
26769      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
26770      <font color = "red">0/1     ==>  			4'b1000 : FromIdle = 3'b100 ;</font>
26771      1/1          			4'b0    : FromIdle = 3'b000 ;
26772      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
26773                   		endcase
26774                   	end
26775                   	always @( FromIdle or uFromWR_caseSel ) begin
26776      1/1          		case ( uFromWR_caseSel )
26777      <font color = "red">0/1     ==>  			1'b1    : FromWR = FromIdle ;</font>
26778      1/1          			1'b0    : FromWR = 3'b100 ;
26779      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
26780                   		endcase
26781                   	end
26782                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
26783                   	always @( FromIdle or uu_9fad_caseSel ) begin
26784      1/1          		case ( uu_9fad_caseSel )
26785      <font color = "red">0/1     ==>  			1'b1    : u_9fad = FromIdle ;</font>
26786      1/1          			1'b0    : u_9fad = 3'b010 ;
26787      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
26788                   		endcase
26789                   	end
26790                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
26791      1/1          		case ( CurState )
26792      <font color = "red">0/1     ==>  			3'b100  : NextState = FromWR ;</font>
26793      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
26794      <font color = "red">0/1     ==>  			3'b010  : NextState = u_9fad ;</font>
26795      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
26796      1/1          			3'b0    : NextState = FromIdle ;
26797      1/1          			default : NextState = 3'b000 ;
26798                   		endcase
26799                   	end
26800                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26801      1/1          		if ( ! Sys_Clk_RstN )
26802      1/1          			CurState &lt;= #1.0 ( 3'b000 );
26803      1/1          		else	CurState &lt;= #1.0 ( NextState );
26804                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
26805                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
26806      1/1          		case ( uu_cc5c_caseSel )
26807      <font color = "red">0/1     ==>  			1'b1    : u_cc5c = u_ac17 ;</font>
26808      1/1          			1'b0    : u_cc5c = 1'b0 ;
26809      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
26810                   		endcase
26811                   	end
26812                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26813      1/1          		if ( ! Sys_Clk_RstN )
26814      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
26815      1/1          		else if ( AddrHighCe )
26816      <font color = "red">0/1     ==>  			AddrHigh &lt;=</font>
                        MISSING_ELSE
26817                   				#1.0
26818                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
26819                   					&amp;	~ { 30 { 1'b0 }  }
26820                   				);
26821                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26822      1/1          		if ( ! Sys_Clk_RstN )
26823      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
26824      1/1          		else if ( CtlCe )
26825      <font color = "red">0/1     ==>  			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );</font>
                        MISSING_ELSE
26826                   	assign u_5e3 = Len1A [6:2];
26827                   	assign u_2191 = Len1A [6:2];
26828                   	assign u_93ba = Len1A [6:2];
26829                   	assign u_be34 = Len1A [6:2];
26830                   	assign u_2723 = Len1A [6:2];
26831                   	assign u_cf7e = Len1A [6:2];
26832                   	assign u_c644 = Len1A [6:2];
26833                   	assign u_bd0a = Len1A [6:2];
26834                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
26835                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
26836                   	assign HBurst1 = HBurst;
26837                   	assign HBurst2 = HBurst1;
26838                   	assign AhbA_0_HBurst = HBurst2;
26839                   	assign Ahb_0_hburst = AhbA_0_HBurst;
26840                   	assign uFirstBurst_caseSel =
26841                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
26842                   			,		~ Incr &amp; u_93ba == 5'b01111
26843                   			,		~ Incr &amp; u_be34 == 5'b00111
26844                   			,		~ Incr &amp; u_2723 == 5'b00011
26845                   			,	Incr &amp; u_cf7e == 5'b01111
26846                   			,	Incr &amp; u_c644 == 5'b00111
26847                   			,	Incr &amp; u_bd0a == 5'b00011
26848                   		}
26849                   		;
26850                   	always @( uFirstBurst_caseSel ) begin
26851      1/1          		case ( uFirstBurst_caseSel )
26852      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
26853      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
26854      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
26855      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
26856      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
26857      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
26858      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
26859      <font color = "red">0/1     ==>  			7'b0       : FirstBurst = 3'b001 ;</font>
26860      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
26861                   		endcase
26862                   	end
26863                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26864      1/1          		if ( ! Sys_Clk_RstN )
26865      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
26866      1/1          		else if ( HBurstCe )
26867      <font color = "red">0/1     ==>  			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );</font>
                        MISSING_ELSE
26868                   	assign Ahb_0_hmastlock = 1'b0;
26869                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
26870                   	assign HProt = Prot1;
26871                   	assign AhbA_0_HProt = HProt;
26872                   	assign Ahb_0_hprot = AhbA_0_HProt;
26873                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26874      1/1          		if ( ! Sys_Clk_RstN )
26875      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
26876      1/1          		else if ( CtlCe )
26877      <font color = "red">0/1     ==>  			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
26878                   	assign HSel2 = HSel;
26879                   	assign AhbA_0_HSel = HSel2;
26880                   	assign Ahb_0_hsel = AhbA_0_HSel;
26881                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
26882                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26883      1/1          		if ( ! Sys_Clk_RstN )
26884      1/1          			HSel &lt;= #1.0 ( 1'b0 );
26885      1/1          		else if ( CtlCe | GoToIdle )
26886      <font color = "red">0/1     ==>  			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );</font>
                        MISSING_ELSE
26887                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
26888                   	assign FirstSize = { 1'b0 , u_dade };
26889                   	assign HSize1 = HSize;
26890                   	assign HSize2 = HSize1;
26891                   	assign AhbA_0_HSize = HSize2;
26892                   	assign Ahb_0_hsize = AhbA_0_HSize;
26893                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
26894                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
26895                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26896      1/1          		if ( ! Sys_Clk_RstN )
26897      1/1          			HSize &lt;= #1.0 ( 3'b0 );
26898      1/1          		else if ( HBurstCe | NewData )
26899      <font color = "red">0/1     ==>  			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );</font>
                        MISSING_ELSE
26900                   	assign HTrans1 = HTrans;
26901                   	assign HTrans2 = HTrans1;
26902                   	assign AhbA_0_HTrans = HTrans2;
26903                   	assign Ahb_0_htrans = AhbA_0_HTrans;
26904                   	assign WD0Ce = NewData;
26905                   	assign WD1Ce = StWr &amp; HRdy;
26906                   	assign AhbA_0_HWBe = HWBe;
26907                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
26908                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26909      1/1          		if ( ! Sys_Clk_RstN )
26910      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
26911      1/1          		else if ( WD0Ce )
26912      <font color = "red">0/1     ==>  			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );</font>
                        MISSING_ELSE
26913                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
26914                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26915      1/1          		if ( ! Sys_Clk_RstN )
26916      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
26917      1/1          		else if ( WD1Ce )
26918      <font color = "red">0/1     ==>  			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
26919                   	assign AhbA_0_HWData = HWData;
26920                   	assign Ahb_0_hwdata = AhbA_0_HWData;
26921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26922      1/1          		if ( ! Sys_Clk_RstN )
26923      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
26924      1/1          		else if ( WD0Ce )
26925      <font color = "red">0/1     ==>  			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );</font>
                        MISSING_ELSE
26926                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
26927                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26928      1/1          		if ( ! Sys_Clk_RstN )
26929      1/1          			HWData &lt;= #1.0 ( 32'b0 );
26930      1/1          		else if ( WD1Ce )
26931      <font color = "red">0/1     ==>  			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );</font>
                        MISSING_ELSE
26932                   	assign HWrite = FirstWrite1;
26933                   	assign AhbA_0_HWrite = HWrite;
26934                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
26935                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26936      1/1          		if ( ! Sys_Clk_RstN )
26937      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
26938      1/1          		else if ( CtlCe )
26939      <font color = "red">0/1     ==>  			FirstWrite1 &lt;= #1.0 ( FirstWrite );</font>
                        MISSING_ELSE
26940                   	assign NiuEmpty = 1'b1;
26941                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
26942                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
26943                   	assign WakeUp_Gen = GenLcl_Req_Vld;
26944                   	// synopsys translate_off
26945                   	// synthesis translate_off
26946                   	always @( posedge Sys_Clk )
26947      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26948      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
26949      <font color = "grey">unreachable  </font>				dontStop = 0;
26950      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26951      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26952      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
26953      <font color = "grey">unreachable  </font>					$stop;
26954                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26955                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26956                   	// synthesis translate_on
26957                   	// synopsys translate_on
26958                   	// synopsys translate_off
26959                   	// synthesis translate_off
26960                   	always @( posedge Sys_Clk )
26961      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26962      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
26963      <font color = "grey">unreachable  </font>				dontStop = 0;
26964      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26965      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26966      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
26967      <font color = "grey">unreachable  </font>					$stop;
26968                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26969                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26970                   	// synthesis translate_on
26971                   	// synopsys translate_on
26972                   	// synopsys translate_off
26973                   	// synthesis translate_off
26974                   	always @( posedge Sys_Clk )
26975      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26976      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
26977      <font color = "grey">unreachable  </font>				dontStop = 0;
26978      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26979      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26980      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
26981      <font color = "grey">unreachable  </font>					$stop;
26982                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26983                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26984                   	// synthesis translate_on
26985                   	// synopsys translate_on
26986                   	// synopsys translate_off
26987                   	// synthesis translate_off
26988                   	always @( posedge Sys_Clk )
26989      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26990      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
26991      <font color = "grey">unreachable  </font>				dontStop = 0;
26992      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26993      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26994      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
26995      <font color = "grey">unreachable  </font>					$stop;
26996                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26997                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26998                   	// synthesis translate_on
26999                   	// synopsys translate_on
27000                   	// synopsys translate_off
27001                   	// synthesis translate_off
27002                   	always @( posedge Sys_Clk )
27003      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
27004      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
27005      <font color = "grey">unreachable  </font>				dontStop = 0;
27006      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
27007      <font color = "grey">unreachable  </font>				if (!dontStop) begin
27008      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
27009      <font color = "grey">unreachable  </font>					$stop;
27010                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
27011                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37402_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod518.html#inst_tag_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26444
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26519
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26520
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26613
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26614
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26615
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26616
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26623
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26630
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26729
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26730
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26736
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26840
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37402_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod518.html#inst_tag_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">2</td>
<td class="rt">4.65  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">8</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">5</td>
<td class="rt">1.94  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">1.16  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">2</td>
<td class="rt">4.65  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">8</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">5</td>
<td class="rt">1.94  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">1.16  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37402_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod518.html#inst_tag_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37402_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod518.html#inst_tag_37402" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">71</td>
<td class="rt">51.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26444</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26519</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26520</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26730</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26736</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26840</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26471</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26476</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26481</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26486</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26491</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">26627</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26635</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26651</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">26661</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26675</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26743</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26748</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">26766</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26776</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26784</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26791</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26806</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26813</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26822</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">26851</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26864</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26874</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26883</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26896</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26909</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26915</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26922</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26928</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26936</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26444      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26519      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26520      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26614      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26615      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26616      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26729      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26730      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26736      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26840      	assign uFirstBurst_caseSel =
           	                            
26841      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26471      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26472      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26473      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26474      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26476      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26477      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26478      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26479      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26481      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26482      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26483      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26484      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26486      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26487      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26488      		else if ( EnErrReg )
           		     <font color = "red">-2-</font>  
26489      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26491      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26492      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26493      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26494      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26627      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26628      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26629      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "red">-2-</font>  
26630      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "red">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26635      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26636      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26637      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26651      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26652      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
26653      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
26654      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26656      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26657      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26658      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26659      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26661      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
26662      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
26663      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
26664      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
26665      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26666      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
26667      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
26668      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26669      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "red">			==></font>
26670      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
26671      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26675      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26676      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26677      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26743      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26744      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26745      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26746      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26748      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26749      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26750      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26751      			u_d040 <= #1.0 ( Incr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26753      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26754      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26755      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
26756      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26766      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
26767      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
26768      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "red">			==></font>
26769      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
26770      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "red">			==></font>
26771      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
26772      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26776      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
26777      			1'b1    : FromWR = FromIdle ;
           <font color = "red">			==></font>
26778      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
26779      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26784      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
26785      			1'b1    : u_9fad = FromIdle ;
           <font color = "red">			==></font>
26786      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
26787      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26791      		case ( CurState )
           		<font color = "red">-1-</font>  
26792      			3'b100  : NextState = FromWR ;
           <font color = "red">			==></font>
26793      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
26794      			3'b010  : NextState = u_9fad ;
           <font color = "red">			==></font>
26795      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
26796      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
26797      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26801      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26802      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
26803      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26806      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
26807      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "red">			==></font>
26808      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
26809      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26813      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26814      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
26815      		else if ( AddrHighCe )
           		     <font color = "red">-2-</font>  
26816      			AddrHigh <=
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26822      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26823      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26824      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26825      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26851      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
26852      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
26853      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
26854      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
26855      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
26856      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
26857      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
26858      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
26859      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "red">			==></font>
26860      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26864      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26865      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26866      		else if ( HBurstCe )
           		     <font color = "red">-2-</font>  
26867      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26874      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26875      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26876      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26877      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26883      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26884      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26885      		else if ( CtlCe | GoToIdle )
           		     <font color = "red">-2-</font>  
26886      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26896      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26897      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26898      		else if ( HBurstCe | NewData )
           		     <font color = "red">-2-</font>  
26899      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26909      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26910      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26911      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
26912      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26915      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26916      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26917      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
26918      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26922      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26923      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26924      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
26925      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26928      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26929      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26930      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
26931      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26936      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26937      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26938      		else if ( CtlCe )
           		     <font color = "red">-2-</font>  
26939      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37401'>
<a name="inst_tag_37401_Line"></a>
<b>Line Coverage for Instance : <a href="mod518.html#inst_tag_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>144</td><td>112</td><td>77.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26471</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26476</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26481</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26486</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26627</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26635</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26651</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>26661</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26675</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26743</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26753</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>26766</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26776</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26784</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26791</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26801</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26806</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26813</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26822</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>26851</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26874</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26883</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26896</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26909</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26915</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26922</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26928</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26947</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26961</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26975</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26989</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>27003</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
26470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26471      1/1          		if ( ! Sys_Clk_RstN )
26472      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
26473      1/1          		else if ( HRdy )
26474      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
26475                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26476      1/1          		if ( ! Sys_Clk_RstN )
26477      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
26478      1/1          		else if ( HRdy )
26479      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
26480                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26481      1/1          		if ( ! Sys_Clk_RstN )
26482      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
26483      1/1          		else if ( HRdy )
26484      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
26485                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26486      1/1          		if ( ! Sys_Clk_RstN )
26487      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
26488      1/1          		else if ( EnErrReg )
26489      <font color = "red">0/1     ==>  			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );</font>
                        MISSING_ELSE
26490                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26491      1/1          		if ( ! Sys_Clk_RstN )
26492      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
26493      1/1          		else if ( HRdy )
26494      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
26495                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
26496                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
26497                   		.Count( )
26498                   	,	.Rx_Data( RxData )
26499                   	,	.RxRdy( RxRdy )
26500                   	,	.RxVld( RspVld )
26501                   	,	.Sys_Clk( Sys_Clk )
26502                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26503                   	,	.Sys_Clk_En( Sys_Clk_En )
26504                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26505                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26506                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26507                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26508                   	,	.Sys_Pwr_Idle( )
26509                   	,	.Sys_Pwr_WakeUp( )
26510                   	,	.Tx_Data( TxData )
26511                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
26512                   	,	.TxVld( GenLcl2_Rsp_Vld )
26513                   	);
26514                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
26515                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
26516                   	assign Sm_RDW = CurState == 3'b001;
26517                   	assign Sm_WRW = CurState == 3'b011;
26518                   	assign FirstNS = ReqVld &amp; COk;
26519                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
26520                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
26521                   	assign u_98d1 = Len1A [6:2];
26522                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
26523                   		.GenLcl_Req_Addr( u_Req_Addr )
26524                   	,	.GenLcl_Req_Be( u_Req_Be )
26525                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
26526                   	,	.GenLcl_Req_Data( u_Req_Data )
26527                   	,	.GenLcl_Req_Last( u_Req_Last )
26528                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
26529                   	,	.GenLcl_Req_Lock( u_Req_Lock )
26530                   	,	.GenLcl_Req_Opc( u_Req_Opc )
26531                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
26532                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26533                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
26534                   	,	.GenLcl_Req_User( u_Req_User )
26535                   	,	.GenLcl_Req_Vld( u_Req_Vld )
26536                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
26537                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
26538                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
26539                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26540                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
26541                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
26542                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
26543                   	,	.GenPrt_Req_Be( Gen_Req_Be )
26544                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
26545                   	,	.GenPrt_Req_Data( Gen_Req_Data )
26546                   	,	.GenPrt_Req_Last( Gen_Req_Last )
26547                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
26548                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
26549                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
26550                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
26551                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
26552                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
26553                   	,	.GenPrt_Req_User( Gen_Req_User )
26554                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
26555                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
26556                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
26557                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
26558                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
26559                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
26560                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
26561                   	,	.Sys_Clk( Sys_Clk )
26562                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26563                   	,	.Sys_Clk_En( Sys_Clk_En )
26564                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26565                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26566                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26567                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26568                   	,	.Sys_Pwr_Idle( u_35_Idle )
26569                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
26570                   	);
26571                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
26572                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
26573                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
26574                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
26575                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
26576                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
26577                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
26578                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
26579                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
26580                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
26581                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26582                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
26583                   	,	.GenLcl_Req_User( GenLcl_Req_User )
26584                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
26585                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
26586                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
26587                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
26588                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26589                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
26590                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
26591                   	,	.GenPrt_Req_Addr( u_Req_Addr )
26592                   	,	.GenPrt_Req_Be( u_Req_Be )
26593                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
26594                   	,	.GenPrt_Req_Data( u_Req_Data )
26595                   	,	.GenPrt_Req_Last( u_Req_Last )
26596                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
26597                   	,	.GenPrt_Req_Lock( u_Req_Lock )
26598                   	,	.GenPrt_Req_Opc( u_Req_Opc )
26599                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
26600                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26601                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
26602                   	,	.GenPrt_Req_User( u_Req_User )
26603                   	,	.GenPrt_Req_Vld( u_Req_Vld )
26604                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
26605                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
26606                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
26607                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26608                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
26609                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
26610                   	);
26611                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
26612                   	assign WrapEnd = Wrap2;
26613                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
26614                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
26615                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
26616                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
26617                   	assign Trans = HTrans [1];
26618                   	assign Req1Rdy = ReqRdy;
26619                   	assign GenLcl2_Req_Rdy = Req1Rdy;
26620                   	assign GenLcl2_Rsp_Data = TxData [31:0];
26621                   	assign GenLcl2_Rsp_Last = TxData [33];
26622                   	assign RspStatusSel = TxData [32];
26623                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
26624                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
26625                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
26626                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26627      1/1          		if ( ! Sys_Clk_RstN )
26628      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
26629      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
26630      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
26631                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
26632                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
26633                   	);
26634                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26635      1/1          		if ( ! Sys_Clk_RstN )
26636      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
26637      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
26638                   	assign uu_18df_caseSel =
26639                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
26640                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
26641                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
26642                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
26643                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
26644                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
26645                   			,	( Sm_RDW | Sm_WRW )
26646                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
26647                   			,	GoToIdle1 &amp; ~ HRdy
26648                   		}
26649                   		;
26650                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26651      1/1          		if ( ! Sys_Clk_RstN )
26652      1/1          			First &lt;= #1.0 ( 1'b1 );
26653      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
26654      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
26655                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26656      1/1          		if ( ! Sys_Clk_RstN )
26657      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
26658      1/1          		else if ( CtlCe )
26659      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
26660                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
26661      1/1          		case ( uu_18df_caseSel )
26662      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
26663      1/1          			9'b000000010 : u_18df = u_ee5d ;
26664      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
26665      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
26666      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
26667      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
26668      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
26669      <font color = "red">0/1     ==>  			9'b010000000 : u_18df = u_7ea9 ;</font>
26670      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
26671      1/1          			default      : u_18df = 2'b00 ;
26672                   		endcase
26673                   	end
26674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26675      1/1          		if ( ! Sys_Clk_RstN )
26676      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
26677      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
26678                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
26679                   		.Dflt( 1'b0 )
26680                   	,	.I_000( 1'b1 )
26681                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
26682                   	,	.I_100( ~ Trans | HRdy )
26683                   	,	.O( ReqRdy )
26684                   	,	.Sel( CurState )
26685                   	);
26686                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
26687                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
26688                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
26689                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
26690                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
26691                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
26692                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
26693                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
26694                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
26695                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
26696                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
26697                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
26698                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
26699                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
26700                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
26701                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
26702                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
26703                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
26704                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
26705                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
26706                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
26707                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
26708                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
26709                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
26710                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
26711                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
26712                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
26713                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
26714                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
26715                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26716                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
26717                   	,	.GenPrt_Req_User( GenLcl_Req_User )
26718                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
26719                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
26720                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
26721                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
26722                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26723                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
26724                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
26725                   	);
26726                   	assign Req1Vld = GenLcl2_Req_Vld;
26727                   	assign ReqVld = Req1Vld;
26728                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
26729                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
26730                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
26731                   	assign Sm_IDLE = CurState == 3'b000;
26732                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
26733                   	assign u_52d8 = Sm_IDLE | GoToIdle;
26734                   	assign u_ac17 = Trans &amp; HRdy;
26735                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
26736                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
26737                   	assign HAddr = { AddrHigh , AddrLow };
26738                   	assign HAddr1 = HAddr;
26739                   	assign HAddr2 = HAddr1;
26740                   	assign AhbA_0_HAddr = HAddr2;
26741                   	assign Ahb_0_haddr = AhbA_0_HAddr;
26742                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26743      1/1          		if ( ! Sys_Clk_RstN )
26744      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
26745      1/1          		else if ( CtlCe )
26746      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
26747                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26748      1/1          		if ( ! Sys_Clk_RstN )
26749      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
26750      1/1          		else if ( CtlCe )
26751      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
26752                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26753      1/1          		if ( ! Sys_Clk_RstN )
26754      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
26755      1/1          		else if ( ReqRdy )
26756      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
26757                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
26758                   	assign uFromIdle_caseSel =
26759                   		{			ReqVld &amp; FirstWrite &amp; COk
26760                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
26761                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
26762                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
26763                   		}
26764                   		;
26765                   	always @( uFromIdle_caseSel ) begin
26766      1/1          		case ( uFromIdle_caseSel )
26767      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
26768      1/1          			4'b0010 : FromIdle = 3'b010 ;
26769      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
26770      <font color = "red">0/1     ==>  			4'b1000 : FromIdle = 3'b100 ;</font>
26771      1/1          			4'b0    : FromIdle = 3'b000 ;
26772      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
26773                   		endcase
26774                   	end
26775                   	always @( FromIdle or uFromWR_caseSel ) begin
26776      1/1          		case ( uFromWR_caseSel )
26777      <font color = "red">0/1     ==>  			1'b1    : FromWR = FromIdle ;</font>
26778      1/1          			1'b0    : FromWR = 3'b100 ;
26779      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
26780                   		endcase
26781                   	end
26782                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
26783                   	always @( FromIdle or uu_9fad_caseSel ) begin
26784      1/1          		case ( uu_9fad_caseSel )
26785      1/1          			1'b1    : u_9fad = FromIdle ;
26786      1/1          			1'b0    : u_9fad = 3'b010 ;
26787      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
26788                   		endcase
26789                   	end
26790                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
26791      1/1          		case ( CurState )
26792      <font color = "red">0/1     ==>  			3'b100  : NextState = FromWR ;</font>
26793      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
26794      1/1          			3'b010  : NextState = u_9fad ;
26795      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
26796      1/1          			3'b0    : NextState = FromIdle ;
26797      1/1          			default : NextState = 3'b000 ;
26798                   		endcase
26799                   	end
26800                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26801      1/1          		if ( ! Sys_Clk_RstN )
26802      1/1          			CurState &lt;= #1.0 ( 3'b000 );
26803      1/1          		else	CurState &lt;= #1.0 ( NextState );
26804                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
26805                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
26806      1/1          		case ( uu_cc5c_caseSel )
26807      1/1          			1'b1    : u_cc5c = u_ac17 ;
26808      1/1          			1'b0    : u_cc5c = 1'b0 ;
26809      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
26810                   		endcase
26811                   	end
26812                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26813      1/1          		if ( ! Sys_Clk_RstN )
26814      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
26815      1/1          		else if ( AddrHighCe )
26816      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
26817                   				#1.0
26818                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
26819                   					&amp;	~ { 30 { 1'b0 }  }
26820                   				);
26821                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26822      1/1          		if ( ! Sys_Clk_RstN )
26823      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
26824      1/1          		else if ( CtlCe )
26825      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
26826                   	assign u_5e3 = Len1A [6:2];
26827                   	assign u_2191 = Len1A [6:2];
26828                   	assign u_93ba = Len1A [6:2];
26829                   	assign u_be34 = Len1A [6:2];
26830                   	assign u_2723 = Len1A [6:2];
26831                   	assign u_cf7e = Len1A [6:2];
26832                   	assign u_c644 = Len1A [6:2];
26833                   	assign u_bd0a = Len1A [6:2];
26834                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
26835                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
26836                   	assign HBurst1 = HBurst;
26837                   	assign HBurst2 = HBurst1;
26838                   	assign AhbA_0_HBurst = HBurst2;
26839                   	assign Ahb_0_hburst = AhbA_0_HBurst;
26840                   	assign uFirstBurst_caseSel =
26841                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
26842                   			,		~ Incr &amp; u_93ba == 5'b01111
26843                   			,		~ Incr &amp; u_be34 == 5'b00111
26844                   			,		~ Incr &amp; u_2723 == 5'b00011
26845                   			,	Incr &amp; u_cf7e == 5'b01111
26846                   			,	Incr &amp; u_c644 == 5'b00111
26847                   			,	Incr &amp; u_bd0a == 5'b00011
26848                   		}
26849                   		;
26850                   	always @( uFirstBurst_caseSel ) begin
26851      1/1          		case ( uFirstBurst_caseSel )
26852      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
26853      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
26854      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
26855      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
26856      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
26857      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
26858      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
26859      <font color = "red">0/1     ==>  			7'b0       : FirstBurst = 3'b001 ;</font>
26860      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
26861                   		endcase
26862                   	end
26863                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26864      1/1          		if ( ! Sys_Clk_RstN )
26865      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
26866      1/1          		else if ( HBurstCe )
26867      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26868                   	assign Ahb_0_hmastlock = 1'b0;
26869                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
26870                   	assign HProt = Prot1;
26871                   	assign AhbA_0_HProt = HProt;
26872                   	assign Ahb_0_hprot = AhbA_0_HProt;
26873                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26874      1/1          		if ( ! Sys_Clk_RstN )
26875      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
26876      1/1          		else if ( CtlCe )
26877      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
26878                   	assign HSel2 = HSel;
26879                   	assign AhbA_0_HSel = HSel2;
26880                   	assign Ahb_0_hsel = AhbA_0_HSel;
26881                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
26882                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26883      1/1          		if ( ! Sys_Clk_RstN )
26884      1/1          			HSel &lt;= #1.0 ( 1'b0 );
26885      1/1          		else if ( CtlCe | GoToIdle )
26886      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
26887                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
26888                   	assign FirstSize = { 1'b0 , u_dade };
26889                   	assign HSize1 = HSize;
26890                   	assign HSize2 = HSize1;
26891                   	assign AhbA_0_HSize = HSize2;
26892                   	assign Ahb_0_hsize = AhbA_0_HSize;
26893                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
26894                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
26895                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26896      1/1          		if ( ! Sys_Clk_RstN )
26897      1/1          			HSize &lt;= #1.0 ( 3'b0 );
26898      1/1          		else if ( HBurstCe | NewData )
26899      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26900                   	assign HTrans1 = HTrans;
26901                   	assign HTrans2 = HTrans1;
26902                   	assign AhbA_0_HTrans = HTrans2;
26903                   	assign Ahb_0_htrans = AhbA_0_HTrans;
26904                   	assign WD0Ce = NewData;
26905                   	assign WD1Ce = StWr &amp; HRdy;
26906                   	assign AhbA_0_HWBe = HWBe;
26907                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
26908                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26909      1/1          		if ( ! Sys_Clk_RstN )
26910      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
26911      1/1          		else if ( WD0Ce )
26912      <font color = "red">0/1     ==>  			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );</font>
                        MISSING_ELSE
26913                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
26914                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26915      1/1          		if ( ! Sys_Clk_RstN )
26916      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
26917      1/1          		else if ( WD1Ce )
26918      <font color = "red">0/1     ==>  			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
26919                   	assign AhbA_0_HWData = HWData;
26920                   	assign Ahb_0_hwdata = AhbA_0_HWData;
26921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26922      1/1          		if ( ! Sys_Clk_RstN )
26923      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
26924      1/1          		else if ( WD0Ce )
26925      <font color = "red">0/1     ==>  			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );</font>
                        MISSING_ELSE
26926                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
26927                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26928      1/1          		if ( ! Sys_Clk_RstN )
26929      1/1          			HWData &lt;= #1.0 ( 32'b0 );
26930      1/1          		else if ( WD1Ce )
26931      <font color = "red">0/1     ==>  			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );</font>
                        MISSING_ELSE
26932                   	assign HWrite = FirstWrite1;
26933                   	assign AhbA_0_HWrite = HWrite;
26934                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
26935                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26936      1/1          		if ( ! Sys_Clk_RstN )
26937      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
26938      1/1          		else if ( CtlCe )
26939      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
26940                   	assign NiuEmpty = 1'b1;
26941                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
26942                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
26943                   	assign WakeUp_Gen = GenLcl_Req_Vld;
26944                   	// synopsys translate_off
26945                   	// synthesis translate_off
26946                   	always @( posedge Sys_Clk )
26947      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26948      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
26949      <font color = "grey">unreachable  </font>				dontStop = 0;
26950      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26951      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26952      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
26953      <font color = "grey">unreachable  </font>					$stop;
26954                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26955                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26956                   	// synthesis translate_on
26957                   	// synopsys translate_on
26958                   	// synopsys translate_off
26959                   	// synthesis translate_off
26960                   	always @( posedge Sys_Clk )
26961      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26962      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
26963      <font color = "grey">unreachable  </font>				dontStop = 0;
26964      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26965      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26966      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
26967      <font color = "grey">unreachable  </font>					$stop;
26968                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26969                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26970                   	// synthesis translate_on
26971                   	// synopsys translate_on
26972                   	// synopsys translate_off
26973                   	// synthesis translate_off
26974                   	always @( posedge Sys_Clk )
26975      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26976      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
26977      <font color = "grey">unreachable  </font>				dontStop = 0;
26978      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26979      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26980      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
26981      <font color = "grey">unreachable  </font>					$stop;
26982                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26983                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26984                   	// synthesis translate_on
26985                   	// synopsys translate_on
26986                   	// synopsys translate_off
26987                   	// synthesis translate_off
26988                   	always @( posedge Sys_Clk )
26989      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26990      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
26991      <font color = "grey">unreachable  </font>				dontStop = 0;
26992      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26993      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26994      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
26995      <font color = "grey">unreachable  </font>					$stop;
26996                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26997                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26998                   	// synthesis translate_on
26999                   	// synopsys translate_on
27000                   	// synopsys translate_off
27001                   	// synthesis translate_off
27002                   	always @( posedge Sys_Clk )
27003      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
27004      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
27005      <font color = "grey">unreachable  </font>				dontStop = 0;
27006      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
27007      <font color = "grey">unreachable  </font>				if (!dontStop) begin
27008      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
27009      <font color = "grey">unreachable  </font>					$stop;
27010                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
27011                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37401_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod518.html#inst_tag_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>26</td><td>18</td><td>69.23</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26444
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26519
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26520
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26613
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26614
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26615
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26616
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26623
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26630
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26729
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26730
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26736
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26840
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37401_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod518.html#inst_tag_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">16</td>
<td class="rt">37.21 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">213</td>
<td class="rt">41.28 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">117</td>
<td class="rt">45.35 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">96</td>
<td class="rt">37.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">16</td>
<td class="rt">37.21 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">213</td>
<td class="rt">41.28 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">117</td>
<td class="rt">45.35 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">96</td>
<td class="rt">37.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37401_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod518.html#inst_tag_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s1">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37401_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod518.html#inst_tag_37401" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">96</td>
<td class="rt">70.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26444</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26729</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26730</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26736</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26840</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26471</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26476</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26481</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26486</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26491</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26627</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26635</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26651</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">26661</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26675</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26743</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26766</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">26776</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26784</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">26791</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26806</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26813</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26822</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">26851</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26874</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26883</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26896</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26909</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26915</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26922</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26928</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26444      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26519      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26520      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26614      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26615      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26616      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26729      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26730      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26736      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26840      	assign uFirstBurst_caseSel =
           	                            
26841      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26471      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26472      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26473      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26474      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26476      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26477      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26478      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26479      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26481      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26482      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26483      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26484      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26486      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26487      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26488      		else if ( EnErrReg )
           		     <font color = "red">-2-</font>  
26489      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26491      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26492      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26493      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
26494      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26627      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26628      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26629      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
26630      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26635      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26636      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26637      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26651      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26652      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
26653      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
26654      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26656      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26657      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26658      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26659      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26661      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
26662      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
26663      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
26664      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
26665      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26666      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
26667      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
26668      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26669      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "red">			==></font>
26670      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
26671      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26675      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26676      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26677      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26743      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26744      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26745      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26746      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26748      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26749      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26750      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26751      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26753      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26754      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26755      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
26756      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26766      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
26767      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
26768      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
26769      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
26770      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "red">			==></font>
26771      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
26772      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26776      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
26777      			1'b1    : FromWR = FromIdle ;
           <font color = "red">			==></font>
26778      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
26779      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26784      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
26785      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
26786      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
26787      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26791      		case ( CurState )
           		<font color = "red">-1-</font>  
26792      			3'b100  : NextState = FromWR ;
           <font color = "red">			==></font>
26793      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
26794      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
26795      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
26796      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
26797      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26801      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26802      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
26803      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26806      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
26807      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
26808      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
26809      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26813      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26814      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
26815      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
26816      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26822      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26823      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26824      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26825      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26851      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
26852      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
26853      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
26854      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
26855      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
26856      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
26857      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
26858      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
26859      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "red">			==></font>
26860      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26864      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26865      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26866      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
26867      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26874      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26875      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26876      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26877      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26883      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26884      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26885      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
26886      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26896      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26897      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26898      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
26899      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26909      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26910      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26911      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
26912      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26915      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26916      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26917      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
26918      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26922      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26923      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26924      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
26925      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26928      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26929      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26930      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
26931      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26936      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26937      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26938      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26939      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37400'>
<a name="inst_tag_37400_Line"></a>
<b>Line Coverage for Instance : <a href="mod518.html#inst_tag_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>123</td><td>85.42</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26471</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26476</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26481</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26486</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26491</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26627</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26635</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26651</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26656</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>26661</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26675</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26743</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26753</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>26766</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26776</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26784</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26791</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26801</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>26806</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26813</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26822</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>26851</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26874</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26883</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26896</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26909</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26915</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26922</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26928</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26936</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26947</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26961</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26975</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>26989</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>27003</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
26470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26471      1/1          		if ( ! Sys_Clk_RstN )
26472      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
26473      1/1          		else if ( HRdy )
26474      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                   <font color = "red">==>  MISSING_ELSE</font>
26475                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26476      1/1          		if ( ! Sys_Clk_RstN )
26477      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
26478      1/1          		else if ( HRdy )
26479      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
26480                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26481      1/1          		if ( ! Sys_Clk_RstN )
26482      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
26483      1/1          		else if ( HRdy )
26484      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                   <font color = "red">==>  MISSING_ELSE</font>
26485                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26486      1/1          		if ( ! Sys_Clk_RstN )
26487      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
26488      1/1          		else if ( EnErrReg )
26489      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
26490                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26491      1/1          		if ( ! Sys_Clk_RstN )
26492      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
26493      1/1          		else if ( HRdy )
26494      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
26495                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
26496                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
26497                   		.Count( )
26498                   	,	.Rx_Data( RxData )
26499                   	,	.RxRdy( RxRdy )
26500                   	,	.RxVld( RspVld )
26501                   	,	.Sys_Clk( Sys_Clk )
26502                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26503                   	,	.Sys_Clk_En( Sys_Clk_En )
26504                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26505                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26506                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26507                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26508                   	,	.Sys_Pwr_Idle( )
26509                   	,	.Sys_Pwr_WakeUp( )
26510                   	,	.Tx_Data( TxData )
26511                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
26512                   	,	.TxVld( GenLcl2_Rsp_Vld )
26513                   	);
26514                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
26515                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
26516                   	assign Sm_RDW = CurState == 3'b001;
26517                   	assign Sm_WRW = CurState == 3'b011;
26518                   	assign FirstNS = ReqVld &amp; COk;
26519                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
26520                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
26521                   	assign u_98d1 = Len1A [6:2];
26522                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
26523                   		.GenLcl_Req_Addr( u_Req_Addr )
26524                   	,	.GenLcl_Req_Be( u_Req_Be )
26525                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
26526                   	,	.GenLcl_Req_Data( u_Req_Data )
26527                   	,	.GenLcl_Req_Last( u_Req_Last )
26528                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
26529                   	,	.GenLcl_Req_Lock( u_Req_Lock )
26530                   	,	.GenLcl_Req_Opc( u_Req_Opc )
26531                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
26532                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26533                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
26534                   	,	.GenLcl_Req_User( u_Req_User )
26535                   	,	.GenLcl_Req_Vld( u_Req_Vld )
26536                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
26537                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
26538                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
26539                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26540                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
26541                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
26542                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
26543                   	,	.GenPrt_Req_Be( Gen_Req_Be )
26544                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
26545                   	,	.GenPrt_Req_Data( Gen_Req_Data )
26546                   	,	.GenPrt_Req_Last( Gen_Req_Last )
26547                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
26548                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
26549                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
26550                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
26551                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
26552                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
26553                   	,	.GenPrt_Req_User( Gen_Req_User )
26554                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
26555                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
26556                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
26557                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
26558                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
26559                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
26560                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
26561                   	,	.Sys_Clk( Sys_Clk )
26562                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
26563                   	,	.Sys_Clk_En( Sys_Clk_En )
26564                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
26565                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
26566                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
26567                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
26568                   	,	.Sys_Pwr_Idle( u_35_Idle )
26569                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
26570                   	);
26571                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
26572                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
26573                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
26574                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
26575                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
26576                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
26577                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
26578                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
26579                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
26580                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
26581                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26582                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
26583                   	,	.GenLcl_Req_User( GenLcl_Req_User )
26584                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
26585                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
26586                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
26587                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
26588                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26589                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
26590                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
26591                   	,	.GenPrt_Req_Addr( u_Req_Addr )
26592                   	,	.GenPrt_Req_Be( u_Req_Be )
26593                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
26594                   	,	.GenPrt_Req_Data( u_Req_Data )
26595                   	,	.GenPrt_Req_Last( u_Req_Last )
26596                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
26597                   	,	.GenPrt_Req_Lock( u_Req_Lock )
26598                   	,	.GenPrt_Req_Opc( u_Req_Opc )
26599                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
26600                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
26601                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
26602                   	,	.GenPrt_Req_User( u_Req_User )
26603                   	,	.GenPrt_Req_Vld( u_Req_Vld )
26604                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
26605                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
26606                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
26607                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
26608                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
26609                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
26610                   	);
26611                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
26612                   	assign WrapEnd = Wrap2;
26613                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
26614                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
26615                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
26616                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
26617                   	assign Trans = HTrans [1];
26618                   	assign Req1Rdy = ReqRdy;
26619                   	assign GenLcl2_Req_Rdy = Req1Rdy;
26620                   	assign GenLcl2_Rsp_Data = TxData [31:0];
26621                   	assign GenLcl2_Rsp_Last = TxData [33];
26622                   	assign RspStatusSel = TxData [32];
26623                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
26624                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
26625                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
26626                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26627      1/1          		if ( ! Sys_Clk_RstN )
26628      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
26629      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
26630      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
26631                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
26632                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
26633                   	);
26634                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26635      1/1          		if ( ! Sys_Clk_RstN )
26636      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
26637      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
26638                   	assign uu_18df_caseSel =
26639                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
26640                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
26641                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
26642                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
26643                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
26644                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
26645                   			,	( Sm_RDW | Sm_WRW )
26646                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
26647                   			,	GoToIdle1 &amp; ~ HRdy
26648                   		}
26649                   		;
26650                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26651      1/1          		if ( ! Sys_Clk_RstN )
26652      1/1          			First &lt;= #1.0 ( 1'b1 );
26653      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
26654      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
26655                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26656      1/1          		if ( ! Sys_Clk_RstN )
26657      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
26658      1/1          		else if ( CtlCe )
26659      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
26660                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
26661      1/1          		case ( uu_18df_caseSel )
26662      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
26663      1/1          			9'b000000010 : u_18df = u_ee5d ;
26664      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
26665      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
26666      1/1          			9'b000010000 : u_18df = u_6bc1 ;
26667      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
26668      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
26669      1/1          			9'b010000000 : u_18df = u_7ea9 ;
26670      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
26671      1/1          			default      : u_18df = 2'b00 ;
26672                   		endcase
26673                   	end
26674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26675      1/1          		if ( ! Sys_Clk_RstN )
26676      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
26677      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
26678                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
26679                   		.Dflt( 1'b0 )
26680                   	,	.I_000( 1'b1 )
26681                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
26682                   	,	.I_100( ~ Trans | HRdy )
26683                   	,	.O( ReqRdy )
26684                   	,	.Sel( CurState )
26685                   	);
26686                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
26687                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
26688                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
26689                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
26690                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
26691                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
26692                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
26693                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
26694                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
26695                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
26696                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
26697                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
26698                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
26699                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
26700                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
26701                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
26702                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
26703                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
26704                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
26705                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
26706                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
26707                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
26708                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
26709                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
26710                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
26711                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
26712                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
26713                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
26714                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
26715                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
26716                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
26717                   	,	.GenPrt_Req_User( GenLcl_Req_User )
26718                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
26719                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
26720                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
26721                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
26722                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
26723                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
26724                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
26725                   	);
26726                   	assign Req1Vld = GenLcl2_Req_Vld;
26727                   	assign ReqVld = Req1Vld;
26728                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
26729                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
26730                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
26731                   	assign Sm_IDLE = CurState == 3'b000;
26732                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
26733                   	assign u_52d8 = Sm_IDLE | GoToIdle;
26734                   	assign u_ac17 = Trans &amp; HRdy;
26735                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
26736                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
26737                   	assign HAddr = { AddrHigh , AddrLow };
26738                   	assign HAddr1 = HAddr;
26739                   	assign HAddr2 = HAddr1;
26740                   	assign AhbA_0_HAddr = HAddr2;
26741                   	assign Ahb_0_haddr = AhbA_0_HAddr;
26742                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26743      1/1          		if ( ! Sys_Clk_RstN )
26744      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
26745      1/1          		else if ( CtlCe )
26746      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
26747                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26748      1/1          		if ( ! Sys_Clk_RstN )
26749      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
26750      1/1          		else if ( CtlCe )
26751      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
26752                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26753      1/1          		if ( ! Sys_Clk_RstN )
26754      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
26755      1/1          		else if ( ReqRdy )
26756      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
26757                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
26758                   	assign uFromIdle_caseSel =
26759                   		{			ReqVld &amp; FirstWrite &amp; COk
26760                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
26761                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
26762                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
26763                   		}
26764                   		;
26765                   	always @( uFromIdle_caseSel ) begin
26766      1/1          		case ( uFromIdle_caseSel )
26767      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
26768      1/1          			4'b0010 : FromIdle = 3'b010 ;
26769      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
26770      1/1          			4'b1000 : FromIdle = 3'b100 ;
26771      1/1          			4'b0    : FromIdle = 3'b000 ;
26772      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
26773                   		endcase
26774                   	end
26775                   	always @( FromIdle or uFromWR_caseSel ) begin
26776      1/1          		case ( uFromWR_caseSel )
26777      1/1          			1'b1    : FromWR = FromIdle ;
26778      1/1          			1'b0    : FromWR = 3'b100 ;
26779      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
26780                   		endcase
26781                   	end
26782                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
26783                   	always @( FromIdle or uu_9fad_caseSel ) begin
26784      1/1          		case ( uu_9fad_caseSel )
26785      1/1          			1'b1    : u_9fad = FromIdle ;
26786      1/1          			1'b0    : u_9fad = 3'b010 ;
26787      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
26788                   		endcase
26789                   	end
26790                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
26791      1/1          		case ( CurState )
26792      1/1          			3'b100  : NextState = FromWR ;
26793      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
26794      1/1          			3'b010  : NextState = u_9fad ;
26795      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
26796      1/1          			3'b0    : NextState = FromIdle ;
26797      1/1          			default : NextState = 3'b000 ;
26798                   		endcase
26799                   	end
26800                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26801      1/1          		if ( ! Sys_Clk_RstN )
26802      1/1          			CurState &lt;= #1.0 ( 3'b000 );
26803      1/1          		else	CurState &lt;= #1.0 ( NextState );
26804                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
26805                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
26806      1/1          		case ( uu_cc5c_caseSel )
26807      1/1          			1'b1    : u_cc5c = u_ac17 ;
26808      1/1          			1'b0    : u_cc5c = 1'b0 ;
26809      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
26810                   		endcase
26811                   	end
26812                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26813      1/1          		if ( ! Sys_Clk_RstN )
26814      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
26815      1/1          		else if ( AddrHighCe )
26816      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
26817                   				#1.0
26818                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
26819                   					&amp;	~ { 30 { 1'b0 }  }
26820                   				);
26821                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26822      1/1          		if ( ! Sys_Clk_RstN )
26823      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
26824      1/1          		else if ( CtlCe )
26825      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
26826                   	assign u_5e3 = Len1A [6:2];
26827                   	assign u_2191 = Len1A [6:2];
26828                   	assign u_93ba = Len1A [6:2];
26829                   	assign u_be34 = Len1A [6:2];
26830                   	assign u_2723 = Len1A [6:2];
26831                   	assign u_cf7e = Len1A [6:2];
26832                   	assign u_c644 = Len1A [6:2];
26833                   	assign u_bd0a = Len1A [6:2];
26834                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
26835                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
26836                   	assign HBurst1 = HBurst;
26837                   	assign HBurst2 = HBurst1;
26838                   	assign AhbA_0_HBurst = HBurst2;
26839                   	assign Ahb_0_hburst = AhbA_0_HBurst;
26840                   	assign uFirstBurst_caseSel =
26841                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
26842                   			,		~ Incr &amp; u_93ba == 5'b01111
26843                   			,		~ Incr &amp; u_be34 == 5'b00111
26844                   			,		~ Incr &amp; u_2723 == 5'b00011
26845                   			,	Incr &amp; u_cf7e == 5'b01111
26846                   			,	Incr &amp; u_c644 == 5'b00111
26847                   			,	Incr &amp; u_bd0a == 5'b00011
26848                   		}
26849                   		;
26850                   	always @( uFirstBurst_caseSel ) begin
26851      1/1          		case ( uFirstBurst_caseSel )
26852      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
26853      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
26854      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
26855      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
26856      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
26857      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
26858      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
26859      1/1          			7'b0       : FirstBurst = 3'b001 ;
26860      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
26861                   		endcase
26862                   	end
26863                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26864      1/1          		if ( ! Sys_Clk_RstN )
26865      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
26866      1/1          		else if ( HBurstCe )
26867      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26868                   	assign Ahb_0_hmastlock = 1'b0;
26869                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
26870                   	assign HProt = Prot1;
26871                   	assign AhbA_0_HProt = HProt;
26872                   	assign Ahb_0_hprot = AhbA_0_HProt;
26873                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26874      1/1          		if ( ! Sys_Clk_RstN )
26875      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
26876      1/1          		else if ( CtlCe )
26877      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
26878                   	assign HSel2 = HSel;
26879                   	assign AhbA_0_HSel = HSel2;
26880                   	assign Ahb_0_hsel = AhbA_0_HSel;
26881                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
26882                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26883      1/1          		if ( ! Sys_Clk_RstN )
26884      1/1          			HSel &lt;= #1.0 ( 1'b0 );
26885      1/1          		else if ( CtlCe | GoToIdle )
26886      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
26887                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
26888                   	assign FirstSize = { 1'b0 , u_dade };
26889                   	assign HSize1 = HSize;
26890                   	assign HSize2 = HSize1;
26891                   	assign AhbA_0_HSize = HSize2;
26892                   	assign Ahb_0_hsize = AhbA_0_HSize;
26893                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
26894                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
26895                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26896      1/1          		if ( ! Sys_Clk_RstN )
26897      1/1          			HSize &lt;= #1.0 ( 3'b0 );
26898      1/1          		else if ( HBurstCe | NewData )
26899      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
26900                   	assign HTrans1 = HTrans;
26901                   	assign HTrans2 = HTrans1;
26902                   	assign AhbA_0_HTrans = HTrans2;
26903                   	assign Ahb_0_htrans = AhbA_0_HTrans;
26904                   	assign WD0Ce = NewData;
26905                   	assign WD1Ce = StWr &amp; HRdy;
26906                   	assign AhbA_0_HWBe = HWBe;
26907                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
26908                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26909      1/1          		if ( ! Sys_Clk_RstN )
26910      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
26911      1/1          		else if ( WD0Ce )
26912      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
26913                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
26914                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26915      1/1          		if ( ! Sys_Clk_RstN )
26916      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
26917      1/1          		else if ( WD1Ce )
26918      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
26919                   	assign AhbA_0_HWData = HWData;
26920                   	assign Ahb_0_hwdata = AhbA_0_HWData;
26921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26922      1/1          		if ( ! Sys_Clk_RstN )
26923      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
26924      1/1          		else if ( WD0Ce )
26925      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
26926                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
26927                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26928      1/1          		if ( ! Sys_Clk_RstN )
26929      1/1          			HWData &lt;= #1.0 ( 32'b0 );
26930      1/1          		else if ( WD1Ce )
26931      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
26932                   	assign HWrite = FirstWrite1;
26933                   	assign AhbA_0_HWrite = HWrite;
26934                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
26935                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
26936      1/1          		if ( ! Sys_Clk_RstN )
26937      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
26938      1/1          		else if ( CtlCe )
26939      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
26940                   	assign NiuEmpty = 1'b1;
26941                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
26942                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
26943                   	assign WakeUp_Gen = GenLcl_Req_Vld;
26944                   	// synopsys translate_off
26945                   	// synthesis translate_off
26946                   	always @( posedge Sys_Clk )
26947      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26948      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
26949      <font color = "grey">unreachable  </font>				dontStop = 0;
26950      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26951      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26952      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
26953      <font color = "grey">unreachable  </font>					$stop;
26954                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26955                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26956                   	// synthesis translate_on
26957                   	// synopsys translate_on
26958                   	// synopsys translate_off
26959                   	// synthesis translate_off
26960                   	always @( posedge Sys_Clk )
26961      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26962      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
26963      <font color = "grey">unreachable  </font>				dontStop = 0;
26964      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26965      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26966      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
26967      <font color = "grey">unreachable  </font>					$stop;
26968                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26969                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26970                   	// synthesis translate_on
26971                   	// synopsys translate_on
26972                   	// synopsys translate_off
26973                   	// synthesis translate_off
26974                   	always @( posedge Sys_Clk )
26975      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26976      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
26977      <font color = "grey">unreachable  </font>				dontStop = 0;
26978      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26979      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26980      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
26981      <font color = "grey">unreachable  </font>					$stop;
26982                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26983                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26984                   	// synthesis translate_on
26985                   	// synopsys translate_on
26986                   	// synopsys translate_off
26987                   	// synthesis translate_off
26988                   	always @( posedge Sys_Clk )
26989      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
26990      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
26991      <font color = "grey">unreachable  </font>				dontStop = 0;
26992      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
26993      <font color = "grey">unreachable  </font>				if (!dontStop) begin
26994      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
26995      <font color = "grey">unreachable  </font>					$stop;
26996                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
26997                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
26998                   	// synthesis translate_on
26999                   	// synopsys translate_on
27000                   	// synopsys translate_off
27001                   	// synthesis translate_off
27002                   	always @( posedge Sys_Clk )
27003      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
27004      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
27005      <font color = "grey">unreachable  </font>				dontStop = 0;
27006      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
27007      <font color = "grey">unreachable  </font>				if (!dontStop) begin
27008      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
27009      <font color = "grey">unreachable  </font>					$stop;
27010                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
27011                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37400_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod518.html#inst_tag_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26444
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26519
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26520
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26613
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26614
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26615
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26616
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26623
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26630
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26729
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26730
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26736
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26840
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37400_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod518.html#inst_tag_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">23</td>
<td class="rt">53.49 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">367</td>
<td class="rt">71.12 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">186</td>
<td class="rt">72.09 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">181</td>
<td class="rt">70.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">23</td>
<td class="rt">53.49 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">367</td>
<td class="rt">71.12 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">186</td>
<td class="rt">72.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">181</td>
<td class="rt">70.16 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37400_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod518.html#inst_tag_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">26770</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">26768</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">26770</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">26802</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">26770</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">26802</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">26767</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">26768</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">26769</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37400_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod518.html#inst_tag_37400" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">106</td>
<td class="rt">77.37 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26444</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26520</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26729</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26730</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26840</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26471</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26476</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26481</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26486</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">26491</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26627</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26635</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26651</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26656</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">26661</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26675</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26743</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26753</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">26766</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26776</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26784</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26791</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">26806</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26813</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26822</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">26851</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26874</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26883</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26896</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26909</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26915</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26922</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26928</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26936</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26444      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26519      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26520      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26614      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26615      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26616      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26729      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26730      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26736      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26840      	assign uFirstBurst_caseSel =
           	                            
26841      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26471      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26472      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26473      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26474      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26476      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26477      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26478      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26479      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26481      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26482      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26483      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26484      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26486      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26487      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26488      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
26489      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26491      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26492      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26493      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
26494      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26627      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26628      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26629      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
26630      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26635      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26636      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26637      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26651      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26652      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
26653      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
26654      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26656      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26657      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26658      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26659      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26661      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
26662      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
26663      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
26664      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
26665      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26666      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
26667      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
26668      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
26669      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
26670      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
26671      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26675      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26676      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26677      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26743      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26744      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
26745      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26746      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26748      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26749      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26750      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26751      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26753      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26754      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26755      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
26756      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26766      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
26767      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
26768      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
26769      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
26770      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
26771      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
26772      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26776      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
26777      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
26778      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
26779      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26784      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
26785      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
26786      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
26787      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26791      		case ( CurState )
           		<font color = "red">-1-</font>  
26792      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
26793      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
26794      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
26795      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
26796      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
26797      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26801      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26802      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
26803      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26806      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
26807      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
26808      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
26809      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26813      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26814      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
26815      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
26816      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26822      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26823      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
26824      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26825      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26851      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
26852      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
26853      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
26854      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
26855      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
26856      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
26857      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
26858      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
26859      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
26860      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26864      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26865      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26866      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
26867      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26874      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26875      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26876      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26877      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26883      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26884      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26885      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
26886      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26896      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26897      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
26898      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
26899      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26909      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26910      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26911      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
26912      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26915      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26916      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
26917      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
26918      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26922      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26923      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26924      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
26925      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26928      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26929      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
26930      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
26931      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26936      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
26937      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
26938      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
26939      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_37400">
    <li>
      <a href="#inst_tag_37400_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37400_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37400_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37400_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37400_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37401">
    <li>
      <a href="#inst_tag_37401_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37401_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37401_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37401_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37401_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37402">
    <li>
      <a href="#inst_tag_37402_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37402_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37402_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37402_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37402_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
