// Seed: 573737388
module module_0 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2
    , id_4
);
  assign id_2 = id_1 + id_0;
  supply1 id_5;
  assign id_5 = 1;
  assign id_4 = id_0;
  wire id_6;
  genvar id_7;
  uwire id_8;
  supply0 id_9, id_10;
  assign id_9 = 1 ? id_4 : 1'h0;
  always_comb if (1);
  logic [7:0] id_11;
  tri0 id_12;
  wand id_13, id_14, id_15;
  wire id_16, id_17 = 1, id_18;
  assign id_11 = $display;
  always id_8 = id_12.id_8;
  timeprecision 1ps;
  assign id_12 = id_5;
  assign id_7  = ~1'b0 | "";
  assign id_14 = id_10;
  wire id_19, id_20 = id_18;
  supply1 id_21, id_22 = id_8;
  assign id_14 = 1;
  final $display(id_7, id_11[1]);
  always id_15 = id_14;
  final id_12 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri id_10,
    input supply0 id_11
);
  assign id_2 = id_7;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1
  );
  assign modCall_1.type_23 = 0;
endmodule
