<stg><name>readDataM2S</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="43" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %inData_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %inData

]]></Node>
<StgValue><ssdm name="inData_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %write_ln63 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %n_out, i32 %n_read

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outDataStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inData, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outDataStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sub_i = add i32 %n_read, i32

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_i, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %p_neg_i = sub i32, i32 %n_read

]]></Node>
<StgValue><ssdm name="p_neg_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %p_lshr_cast_cast_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_neg_i, i32, i32

]]></Node>
<StgValue><ssdm name="p_lshr_cast_cast_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="30">
<![CDATA[
entry:14 %p_lshr_cast_cast_i_cast = zext i30 %p_lshr_cast_cast_i

]]></Node>
<StgValue><ssdm name="p_lshr_cast_cast_i_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:15 %p_neg_t_i = sub i31, i31 %p_lshr_cast_cast_i_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %p_lshr_f_cast_cast_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_i, i32, i32

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_cast_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="30">
<![CDATA[
entry:17 %p_lshr_f_cast_cast_i_cast = zext i30 %p_lshr_f_cast_cast_i

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_cast_i_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:18 %div_i = select i1 %tmp, i31 %p_neg_t_i, i31 %p_lshr_f_cast_cast_i_cast

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
entry:19 %sext_ln20 = sext i31 %div_i

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %icmp_ln20 = icmp_sgt  i32 %n_read, i32

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:21 %br_ln20 = br i1 %icmp_ln20, void %.exit, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.i:0 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %inData_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="58">
<![CDATA[
.lr.ph.i:1 %sext_ln20_1 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln20_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.lr.ph.i:2 %gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln20_1

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="84" st_id="17" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="87" st_id="20" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="88" st_id="21" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="89" st_id="22" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="90" st_id="23" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="91" st_id="24" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="92" st_id="25" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="93" st_id="26" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="94" st_id="27" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="95" st_id="28" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="96" st_id="29" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="97" st_id="30" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="98" st_id="31" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="99" st_id="32" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="100" st_id="33" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="101" st_id="34" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="102" st_id="35" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="103" st_id="36" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="104" st_id="37" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="105" st_id="38" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="106" st_id="39" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="107" st_id="40" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.lr.ph.i:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="108" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:4 %br_ln20 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="109" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb.i:0 %i = phi i32 %add_ln20, void %bb.split.i, i32, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i:1 %icmp_ln20_1 = icmp_eq  i32 %i, i32 %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="111" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i:2 %add_ln20 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="112" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i:3 %br_ln20 = br i1 %icmp_ln20_1, void %bb.split.i, void %.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="113" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
bb.split.i:2 %gmem2_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem2_addr, i1 %empty

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="114" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb.split.i:0 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="115" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split.i:1 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="116" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
bb.split.i:3 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %outDataStrm, i512 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="117" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
bb.split.i:4 %br_ln0 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="118" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.exit.loopexit:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
.exit:0 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
