
---------- Begin Simulation Statistics ----------
final_tick                               139833537500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183485                       # Simulator instruction rate (inst/s)
host_mem_usage                                8961284                       # Number of bytes of host memory used
host_op_rate                                   317878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2725.01                       # Real time elapsed on the host
host_tick_rate                               51314810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     866221744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139834                       # Number of seconds simulated
sim_ticks                                139833537500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 548489504                       # number of cc regfile reads
system.cpu.cc_regfile_writes                302550129                       # number of cc regfile writes
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     866221744                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.118582                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.118582                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4649949                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3138007                       # number of floating regfile writes
system.cpu.idleCycles                         3190194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1561830                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                104871799                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.641914                       # Inst execution rate
system.cpu.iew.exec_refs                    191474311                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   61066645                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               224768398                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             135682007                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1832                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             48286                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             62831231                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           950507836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             130407666                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3487227                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             918307992                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 957172                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1691901                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1398354                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3423378                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          19230                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       956144                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         605686                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1183061155                       # num instructions consuming a value
system.cpu.iew.wb_count                     915920105                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.578879                       # average fanout of values written-back
system.cpu.iew.wb_producers                 684849841                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.637645                       # insts written-back per cycle
system.cpu.iew.wb_sent                      917457933                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1394886412                       # number of integer regfile reads
system.cpu.int_regfile_writes               740172696                       # number of integer regfile writes
system.cpu.ipc                               0.893989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.893989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          11870925      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             712796045     77.33%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2965312      0.32%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                294186      0.03%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              378269      0.04%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2228      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                13090      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               124131      0.01%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  328      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                46642      0.01%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              235519      0.03%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7886      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          155248      0.02%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp             391      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           34242      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           11171      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         191431      0.02%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt            282      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            129509843     14.05%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            59212308      6.42%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1781024      0.19%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2164717      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              921795219                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5867062                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            11278845                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5315272                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7502097                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    26468297                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028714                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                23674129     89.44%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    217      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    515      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1122      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   711      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  264      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               164      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 1      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 2      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             1059      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1147359      4.33%     93.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1189229      4.49%     98.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            310415      1.17%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           143090      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              930525529                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2415504271                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    910604833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1027310426                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  950502685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 921795219                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        84286092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            623564                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2781                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    127990104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     556100817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.657605                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.631384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           366170420     65.85%     65.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17836527      3.21%     69.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17838624      3.21%     72.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20301380      3.65%     75.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23004030      4.14%     80.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            25967330      4.67%     84.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            32757587      5.89%     90.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            28820340      5.18%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            23404579      4.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       556100817                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.648150                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4045460                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4658495                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            135682007                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            62831231                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               408661952                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1215                       # number of misc regfile writes
system.cpu.numCycles                        559291011                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.timesIdled                           20375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                        1                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   708                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      2972809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         8651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests      5946677                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          8657                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2343787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4692223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               117582934                       # Number of BP lookups
system.cpu.branchPred.condPredicted          90750088                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1539830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58228489                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                57722348                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.130767                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7006635                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                183                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3879690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3637594                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           242096                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        18934                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58836644                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     18939699                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     47213789                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       105540                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         7408                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     27421028                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       929248                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        84888                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         4261                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        15085                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       390427                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        51297                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      7476430                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      5812619                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      8120950                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      9555457                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      5765951                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      5161058                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      2844294                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1510559                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       863326                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       614969                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       296697                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       311155                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     13756670                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      4854210                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      5325601                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      9323726                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      7378777                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      3666800                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2323011                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1054052                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       287875                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       131353                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10       107127                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       124263                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        82749025                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1330849                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    544816300                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.589934                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.838646                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       379260505     69.61%     69.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20919799      3.84%     73.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        11849511      2.17%     75.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        32207817      5.91%     81.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8523711      1.56%     83.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8482931      1.56%     84.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6830295      1.25%     85.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         6445645      1.18%     87.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        70296086     12.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    544816300                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            500000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              866221744                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   179634261                       # Number of memory references committed
system.cpu.commit.loads                     121879668                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         556                       # Number of memory barriers committed
system.cpu.commit.branches                  100887208                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    3488061                       # Number of committed floating point instructions.
system.cpu.commit.integer                   854667056                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               6213748                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     10216147      1.18%      1.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    672039298     77.58%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2905248      0.34%     79.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       290211      0.03%     79.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       361204      0.04%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         2160      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        10688      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       105604      0.01%     79.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          276      0.00%     79.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        38332      0.00%     79.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       226259      0.03%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3933      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd       153950      0.02%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp          388      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        31370      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        11157      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       190978      0.02%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt          280      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    121030641     13.97%     93.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     56507053      6.52%     99.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       849027      0.10%     99.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1247540      0.14%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    866221744                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      70296086                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                 14566129                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             396189634                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 122517560                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              21429140                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1398354                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             56166738                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                212576                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              973626524                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1155031                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   130409416                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    61068099                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        128693                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         93026                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3104119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      577077348                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   117582934                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           68366577                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     551368041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3219309                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        196                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2404                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingDrainCycles                21                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.pendingTrapStallCycles         16361                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  76269978                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32211                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          556100817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.798080                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.003214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                384666313     69.17%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 10237627      1.84%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 13927551      2.50%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12667495      2.28%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 15997985      2.88%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15627182      2.81%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 14145800      2.54%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 13831078      2.49%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 74999786     13.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            556100817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.210236                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.031802                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    76272564                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          8521                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       166228660                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           166228660                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      166430431                       # number of overall hits
system.cpu.l1d.overall_hits::total          166430431                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       4863764                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           4863764                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      4898137                       # number of overall misses
system.cpu.l1d.overall_misses::total          4898137                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 234616944500                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 234616944500                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 234616944500                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 234616944500                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    171092424                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       171092424                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    171328568                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      171328568                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.028428                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.028428                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.028589                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.028589                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 48237.732032                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 48237.732032                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 47899.220561                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 47899.220561                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs           159                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets        27157                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                152                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs    79.500000                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets   178.664474                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                37279                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks        2044074                       # number of writebacks
system.cpu.l1d.writebacks::total              2044074                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data      2233361                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total        2233361                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data      2233361                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total       2233361                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data      2630403                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      2630403                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      2639608                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher       208886                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      2848494                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 129065567750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 129065567750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 129366013250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher  13344765967                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 142710779217                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.015374                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.015374                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.015407                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.016626                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 49066.841754                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 49066.841754                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 49009.554923                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63885.401449                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 50100.431743                       # average overall mshr miss latency
system.cpu.l1d.replacements                   2847950                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      109254611                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          109254611                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      4081919                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          4081919                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data 194905092250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total 194905092250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    113336530                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      113336530                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.036016                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.036016                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 47748.397812                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 47748.397812                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data      2207763                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total       2207763                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      1874156                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      1874156                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  90203380500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  90203380500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.016536                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.016536                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 48130.134578                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 48130.134578                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      56974049                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          56974049                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       781845                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          781845                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  39711852250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  39711852250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     57755894                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      57755894                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.013537                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.013537                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 50792.487322                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 50792.487322                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data        25598                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total        25598                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       756247                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       756247                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  38862187250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  38862187250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.013094                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.013094                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 51388.220052                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 51388.220052                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data       201771                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total           201771                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data        34373                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total          34373                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data       236144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total       236144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.145559                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.145559                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data         9205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total         9205                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data    300445500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total    300445500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.038980                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.038980                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32639.380771                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 32639.380771                       # average SoftPFReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher       208886                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total       208886                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher  13344765967                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total  13344765967                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 63885.401449                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 63885.401449                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued            1104728                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified        1336197                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit          172483                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage           141215                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.945673                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs               91154186                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              2847950                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                32.006947                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               130750                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   475.585407                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher    36.360265                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.928878                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.071016                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999894                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1373477006                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1373477006                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst        76132976                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total            76132976                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst       76132976                       # number of overall hits
system.cpu.l1i.overall_hits::total           76132976                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst        137002                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total            137002                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst       137002                       # number of overall misses
system.cpu.l1i.overall_misses::total           137002                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   2052417750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   2052417750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   2052417750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   2052417750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst     76269978                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total        76269978                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst     76269978                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total       76269978                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.001796                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.001796                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.001796                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.001796                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 14980.932760                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 14980.932760                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 14980.932760                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 14980.932760                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  1                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu.l1i.writebacks::.writebacks              4                       # number of writebacks
system.cpu.l1i.writebacks::total                    4                       # number of writebacks
system.cpu.l1i.demand_mshr_hits::.cpu.inst        11618                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total          11618                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst        11618                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total         11618                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst       125384                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total       125384                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst       125384                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total       125384                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   1663091750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   1663091750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   1663091750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   1663091750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 13263.987032                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 13263.987032                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 13263.987032                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 13263.987032                       # average overall mshr miss latency
system.cpu.l1i.replacements                    124849                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst       76132976                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total           76132976                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst       137002                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total           137002                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   2052417750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   2052417750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst     76269978                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total       76269978                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.001796                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.001796                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 14980.932760                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 14980.932760                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst        11618                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total         11618                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst       125384                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total       125384                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   1663091750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   1663091750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 13263.987032                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 13263.987032                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.905880                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs               12700371                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs               124872                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               101.707116                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.905880                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999816                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999816                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses            610285208                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses           610285208                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    16782712                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13802339                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                20840                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               19230                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5076638                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                36063                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 139833537500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1398354                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 22881227                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               258949228                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23661                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 134673594                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             138174753                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              965065783                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1178402                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25210449                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9649123                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               98927733                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             366                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          1103942702                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2518053648                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1483536146                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4876602                       # Number of floating rename lookups
system.cpu.rename.committedMaps             992824106                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                111118596                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1289                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1237                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  95134518                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1422805453                       # The number of ROB reads
system.cpu.rob.writes                      1909251430                       # The number of ROB writes
system.cpu.thread_0.numInsts                500000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  866221744                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          2217630                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      3703439                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        1615856                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeReq             32                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeResp            32                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          756216                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         756216                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      2217630                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      8544938                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       375580                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total              8920518                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    313122304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      8022464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             321144768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                        2346533                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                106201472                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         5320374                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.001798                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.042393                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               5310813     99.82%     99.82% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  9555      0.18%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     6      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             2                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           5320374                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        2004964535                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             1.4                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       1424244229                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy         62705446                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst          101846                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          489412                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher        34103                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              625361                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         101846                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         489412                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher        34103                       # number of overall hits
system.l2cache.overall_hits::total             625361                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         23501                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       2150164                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher       174783                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           2348448                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        23501                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      2150164                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher       174783                       # number of overall misses
system.l2cache.overall_misses::total          2348448                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   1320031500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 126630179250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher  13140038443                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 141090249193                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   1320031500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 126630179250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher  13140038443                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 141090249193                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       125347                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      2639576                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher       208886                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         2973809                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       125347                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      2639576                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher       208886                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        2973809                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.187488                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.814587                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.836739                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.789710                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.187488                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.814587                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.836739                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.789710                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 56169.163014                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58893.265467                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 75179.156114                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 60078.081011                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 56169.163014                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58893.265467                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 75179.156114                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 60078.081011                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1659361                       # number of writebacks
system.l2cache.writebacks::total              1659361                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst        23498                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      2150164                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher       174783                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      2348445                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        23498                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      2150164                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher       174783                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      2348445                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1314108000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 126092638250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher  13096342693                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 140503088943                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1314108000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 126092638250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher  13096342693                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 140503088943                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.187464                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.814587                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.836739                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.789709                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.187464                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.814587                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.836739                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.789709                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55924.248872                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58643.265467                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 74929.156114                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59828.136892                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55924.248872                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58643.265467                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 74929.156114                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59828.136892                       # average overall mshr miss latency
system.l2cache.replacements                   2346496                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      2044078                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      2044078                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      2044078                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      2044078                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         5540                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         5540                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           32                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              32                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data        63035                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            63035                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       693181                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         693181                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  38309397250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  38309397250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       756216                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       756216                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.916644                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.916644                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 55266.080937                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 55266.080937                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       693181                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       693181                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  38136102000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  38136102000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.916644                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.916644                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55016.080937                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55016.080937                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       101846                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       426377                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher        34103                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       562326                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        23501                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data      1456983                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher       174783                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total      1655267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   1320031500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  88320782000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher  13140038443                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 102780851943                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       125347                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      1883360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher       208886                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      2217593                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.187488                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.773608                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.836739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.746425                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 56169.163014                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 60618.951628                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 75179.156114                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62093.216347                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        23498                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data      1456983                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher       174783                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total      1655264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1314108000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  87956536250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher  13096342693                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 102366986943                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.187464                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.773608                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.836739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.746424                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55924.248872                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60368.951628                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 74929.156114                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61843.299282                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4094.204511                       # Cycle average of tags in use
system.l2cache.tags.total_refs                5930770                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              2346496                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.527501                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     3.847806                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    57.796314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3746.507467                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher   286.052924                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000939                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.014110                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.914675                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.069837                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022           82                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         4014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1605                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.020020                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             97484096                       # Number of tag accesses
system.l2cache.tags.data_accesses            97484096                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples   1659351.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     23498.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   2141905.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples    174683.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001083225750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        102787                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        102787                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              6079248                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1557914                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      2348445                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1659361                       # Number of write requests accepted
system.mem_ctrl.readBursts                    2348445                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1659361                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    8359                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     10                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.44                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.88                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                2348445                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1659361                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1713153                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   428024                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    98748                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    43946                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                    28921                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                    14358                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     6844                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     3182                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                     1504                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                      613                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                     351                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                     222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                     138                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      72                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    4848                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    6136                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   80956                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   95810                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   98922                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  101947                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  103419                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  104364                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  104976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  105386                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  105674                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  111957                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  108487                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  107239                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  107431                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  103932                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  103613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  103530                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     446                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                     159                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      57                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples       102787                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       22.766362                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      21.596709                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      44.825760                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255         102754     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           17      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4352-4607            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         102787                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       102787                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.143588                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.133861                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.591087                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             95959     93.36%     93.36% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1416      1.38%     94.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              3640      3.54%     98.28% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              1302      1.27%     99.54% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               287      0.28%     99.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               121      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                46      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::28                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         102787                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                   534976                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                150300480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             106199104                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1074.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     759.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   139822743000                       # Total gap between requests
system.mem_ctrl.avgGap                       34887.60                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      1503872                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data    137081920                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher     11179712                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks    106198464                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 10754730.423665354028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 980322192.020637392998                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 79950147.867781728506                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 759463472.773833036423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        23498                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data      2150164                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher       174783                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks      1659361                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    720779714                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  71883297517                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   8663662325                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 3446012858170                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     30674.09                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     33431.54                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     49568.11                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   2076710.77                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      1503872                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data    137610496                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher     11186112                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total      150300480                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      1503872                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      1503872                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks    106199104                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total    106199104                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        23498                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data      2150164                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher       174783                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total         2348445                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks      1659361                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total        1659361                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      10754730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     984102229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher     79995917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1074852876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     10754730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     10754730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    759468050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        759468050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    759468050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     10754730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    984102229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher     79995917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1834320926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts               2340086                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts              1659351                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0        143172                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1        145185                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2        147888                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3        149104                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        143330                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        144834                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        149151                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7        154686                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8        146403                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9        145568                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       144158                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11       144295                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12       144731                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13       146136                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14       145769                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15       145676                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0        102494                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1        104322                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2        104411                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        106408                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        102259                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5        104120                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6        104259                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7        104465                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8        104691                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9        103462                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10       101489                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11       102554                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12       102499                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13       104045                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14       103350                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15       104523                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              37391127056                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat            11700430000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         81267739556                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 15978.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34728.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits              1778982                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits             1031157                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             76.02                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            62.14                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples      1189298                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   215.222735                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   144.069059                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   233.274240                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       473732     39.83%     39.83% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       389138     32.72%     72.55% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383       131038     11.02%     83.57% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        66523      5.59%     89.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        35634      3.00%     92.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767        21582      1.81%     93.98% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        15607      1.31%     95.29% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023        10507      0.88%     96.17% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        45537      3.83%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total      1189298                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead              149765504                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten           106198464                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1071.027070                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               759.463473                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    14.30                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 8.37                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                5.93                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                70.26                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       4308747240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy       2290153470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      8406279000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     4346892360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 11038319760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  60774863190                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy   2517246240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy    93682501260                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    669.957314                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   5982113753                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4669340000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 129182083747                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       4182840480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy       2223232440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      8301935040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     4314919860                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 11038319760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  60578882940                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy   2682282240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy    93322412760                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    667.382192                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6410361515                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4669340000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 128753835985                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1655264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1659361                       # Transaction distribution
system.membus.trans_dist::CleanEvict           684417                       # Transaction distribution
system.membus.trans_dist::ReadExReq            693181                       # Transaction distribution
system.membus.trans_dist::ReadExResp           693181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1655264                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      7040668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      7040668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7040668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port    256499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total    256499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               256499584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2348445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2348445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2348445                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 139833537500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1587940765                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1177883694                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
