Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/407-426/J4/tbSelect_isim_beh.exe -prj D:/407-426/J4/tbSelect_beh.prj work.tbSelect 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/407-426/J4/FullAdder.vhd" into library work
Parsing VHDL file "D:/407-426/J4/RippleAdder.vhd" into library work
Parsing VHDL file "D:/407-426/J4/CarrySelectAdder.vhd" into library work
Parsing VHDL file "D:/407-426/J4/tbSelect.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gate_level of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity rippleAdder [rippleadder_default]
Compiling architecture behavioral of entity CarrySelectAdder [carryselectadder_default]
Compiling architecture behavior of entity tbselect
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/407-426/J4/tbSelect_isim_beh.exe
Fuse Memory Usage: 30480 KB
Fuse CPU Usage: 342 ms
