# vsim -modelsimini /home/sam-admin/git/Training/Scripting/vunit/vunit_out/modelsim/modelsim.ini -wlf /home/sam-admin/git/Training/Scripting/vunit/vunit_out/test_output/tb_lib.tb_adder.Test_1_c97993c7fabfccd1ec9c2c1ac6889db8f236b024/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_adder -L vunit_lib -L design_lib -L tb_lib -g/tb_adder/runner_cfg="active python runner : true,enabled_test_cases : Test 1,output path : /home/sam-admin/git/Training/Scripting/vunit/vunit_out/test_output/tb_lib.tb_adder.Test_1_c97993c7fabfccd1ec9c2c1ac6889db8f236b024/,tb path : /home/sam-admin/git/Training/Scripting/vunit/,use_color : true" 
# Start time: 13:08:15 on Jan 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Running test case setup code
# Testing 0 + 0: 0 + 0 = 0 with carry 0 at time                   10
# Cleaning up after a test case
# Break in Function vunit_pkg/test_runner::cleanup at /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit_hdl-5.0.0.dev0-py3.11.egg/vunit/verilog/vunit_pkg.sv line 138
# Stopped at /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit_hdl-5.0.0.dev0-py3.11.egg/vunit/verilog/vunit_pkg.sv line 138
