; BTOR description generated by Yosys 0.33+65 (git sha1 90124dce5, clang 15.0.0 -fPIC -Os) for module std_and.
1 sort bitvec 32
2 input 1 left ; core.sv:97.35-97.39
3 input 1 right ; core.sv:98.35-98.40
4 and 1 2 3
5 output 4 out ; core.sv:99.35-99.38
; end of yosys output
