

================================================================
== Vitis HLS Report for 'read_train'
================================================================
* Date:           Sun Oct  2 18:57:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       71|  18.000 ns|  1.278 us|    1|   71|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 72 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %copyInputAOV_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%copyInputAOV_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %copyInputAOV_read"   --->   Operation 74 'read' 'copyInputAOV_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 75 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %copyInputAOV_in_c, i1 %copyInputAOV_read_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_25, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_4, void @empty_3, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln471 = br i1 %copyInputAOV_read_1, void %while.cond.preheader, void %while.end.split" [detector_solid/abs_solid_detector.cpp:471]   --->   Operation 78 'br' 'br_ln471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln478 = br void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 79 'br' 'br_ln478' <Predicate = (!copyInputAOV_read_1)> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %inputAOV_read, i32 6, i32 63"   --->   Operation 80 'partselect' 'p_cast' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i58 %p_cast"   --->   Operation 81 'sext' 'p_cast_cast' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %p_cast_cast"   --->   Operation 82 'getelementptr' 'gmem_addr' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_1 : Operation 83 [70/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = (copyInputAOV_read_1)> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 84 [69/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 84 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 13.1>
ST_3 : Operation 85 [68/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 86 [67/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 87 [66/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 13.1>
ST_6 : Operation 88 [65/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 13.1>
ST_7 : Operation 89 [64/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 13.1>
ST_8 : Operation 90 [63/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 13.1>
ST_9 : Operation 91 [62/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 13.1>
ST_10 : Operation 92 [61/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 93 [60/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 13.1>
ST_12 : Operation 94 [59/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 13.1>
ST_13 : Operation 95 [58/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 13.1>
ST_14 : Operation 96 [57/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 13.1>
ST_15 : Operation 97 [56/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 13.1>
ST_16 : Operation 98 [55/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 13.1>
ST_17 : Operation 99 [54/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 13.1>
ST_18 : Operation 100 [53/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 100 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 13.1>
ST_19 : Operation 101 [52/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 13.1>
ST_20 : Operation 102 [51/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 13.1>
ST_21 : Operation 103 [50/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 13.1>
ST_22 : Operation 104 [49/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 13.1>
ST_23 : Operation 105 [48/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 13.1>
ST_24 : Operation 106 [47/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 13.1>
ST_25 : Operation 107 [46/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 108 [45/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 109 [44/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 110 [43/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 111 [42/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 112 [41/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 113 [40/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 114 [39/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 115 [38/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 116 [37/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 117 [36/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 118 [35/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 119 [34/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 120 [33/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 121 [32/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 122 [31/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 123 [30/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 124 [29/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 125 [28/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 126 [27/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 127 [26/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 128 [25/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 13.1>
ST_47 : Operation 129 [24/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 130 [23/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 13.1>
ST_49 : Operation 131 [22/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 132 [21/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 13.1>
ST_51 : Operation 133 [20/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 134 [19/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 13.1>
ST_53 : Operation 135 [18/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 136 [17/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 13.1>
ST_55 : Operation 137 [16/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 13.1>
ST_56 : Operation 138 [15/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 13.1>
ST_57 : Operation 139 [14/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 13.1>
ST_58 : Operation 140 [13/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 13.1>
ST_59 : Operation 141 [12/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 13.1>
ST_60 : Operation 142 [11/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 13.1>
ST_61 : Operation 143 [10/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 13.1>
ST_62 : Operation 144 [9/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 13.1>
ST_63 : Operation 145 [8/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 13.1>
ST_64 : Operation 146 [7/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 13.1>
ST_65 : Operation 147 [6/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 13.1>
ST_66 : Operation 148 [5/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 13.1>
ST_67 : Operation 149 [4/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 13.1>
ST_68 : Operation 150 [3/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 13.1>
ST_69 : Operation 151 [2/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 13.1>
ST_70 : Operation 152 [1/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 13.1>
ST_71 : Operation 153 [1/1] (13.1ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr"   --->   Operation 153 'read' 'gmem_addr_read' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 154 [1/1] (0.00ns)   --->   "%empty = trunc i512 %gmem_addr_read"   --->   Operation 154 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 155 [1/1] (0.00ns)   --->   "%dest_taskId_V_write_assign5 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %gmem_addr_read, i32 8, i32 15"   --->   Operation 155 'partselect' 'dest_taskId_V_write_assign5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 156 [1/1] (0.00ns)   --->   "%dest_uniId_V_write_assign6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %gmem_addr_read, i32 16, i32 31"   --->   Operation 156 'partselect' 'dest_uniId_V_write_assign6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 157 [1/1] (0.00ns)   --->   "%dest_command_write_assign7 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %gmem_addr_read, i32 32, i32 39"   --->   Operation 157 'partselect' 'dest_command_write_assign7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 64, i32 95"   --->   Operation 158 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 96, i32 127"   --->   Operation 159 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 128, i32 159"   --->   Operation 160 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 160, i32 191"   --->   Operation 161 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 192, i32 223"   --->   Operation 162 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 224, i32 255"   --->   Operation 163 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 256, i32 287"   --->   Operation 164 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 288, i32 319"   --->   Operation 165 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 1.58>
ST_72 : Operation 166 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign = bitcast i32 %tmp_s"   --->   Operation 166 'bitcast' 'dest_AOV_write_assign' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_1 = bitcast i32 %tmp_1"   --->   Operation 167 'bitcast' 'dest_AOV_write_assign_1' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_2 = bitcast i32 %tmp_2"   --->   Operation 168 'bitcast' 'dest_AOV_write_assign_2' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_3 = bitcast i32 %tmp_3"   --->   Operation 169 'bitcast' 'dest_AOV_write_assign_3' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 170 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_4 = bitcast i32 %tmp_4"   --->   Operation 170 'bitcast' 'dest_AOV_write_assign_4' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 171 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_5 = bitcast i32 %tmp_5"   --->   Operation 171 'bitcast' 'dest_AOV_write_assign_5' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_6 = bitcast i32 %tmp_6"   --->   Operation 172 'bitcast' 'dest_AOV_write_assign_6' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%dest_AOV_write_assign_7 = bitcast i32 %tmp_7"   --->   Operation 173 'bitcast' 'dest_AOV_write_assign_7' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i296 <undef>, i8 %empty" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 174 'insertvalue' 'mrv_s' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i296 %mrv_s, i8 %dest_taskId_V_write_assign5" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 175 'insertvalue' 'mrv_1' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i296 %mrv_1, i16 %dest_uniId_V_write_assign6" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 176 'insertvalue' 'mrv_2' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i296 %mrv_2, i8 %dest_command_write_assign7" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 177 'insertvalue' 'mrv_3' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 178 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i296 %mrv_3, i32 %dest_AOV_write_assign" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 178 'insertvalue' 'mrv_4' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i296 %mrv_4, i32 %dest_AOV_write_assign_1" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 179 'insertvalue' 'mrv_5' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i296 %mrv_5, i32 %dest_AOV_write_assign_2" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 180 'insertvalue' 'mrv_6' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i296 %mrv_6, i32 %dest_AOV_write_assign_3" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 181 'insertvalue' 'mrv_7' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i296 %mrv_7, i32 %dest_AOV_write_assign_4" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 182 'insertvalue' 'mrv_8' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 183 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i296 %mrv_8, i32 %dest_AOV_write_assign_5" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 183 'insertvalue' 'mrv_9' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i296 %mrv_9, i32 %dest_AOV_write_assign_6" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 184 'insertvalue' 'mrv_10' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i296 %mrv_10, i32 %dest_AOV_write_assign_7" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 185 'insertvalue' 'mrv_11' <Predicate = (copyInputAOV_read_1)> <Delay = 0.00>
ST_72 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln478 = br void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 186 'br' 'br_ln478' <Predicate = (copyInputAOV_read_1)> <Delay = 1.58>
ST_72 : Operation 187 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i296 , void %while.cond.preheader, i296 %mrv_11, void %while.end.split" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 187 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln478 = ret i296 %UnifiedRetVal" [detector_solid/abs_solid_detector.cpp:478]   --->   Operation 188 'ret' 'ret_ln478' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [7]  (0 ns)
	'getelementptr' operation ('gmem_addr') [16]  (0 ns)
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 3>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 5>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 6>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 7>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 8>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 9>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 10>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 11>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 12>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 13>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 14>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 15>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 16>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 17>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 18>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 19>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 20>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 21>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 22>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 23>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 24>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 25>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 47>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 49>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 51>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 53>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 55>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 56>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 57>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 58>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 59>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 60>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 61>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 62>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 63>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 64>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 65>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 66>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 67>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 68>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 69>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 70>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [17]  (13.1 ns)

 <State 71>: 13.1ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [18]  (13.1 ns)

 <State 72>: 1.59ns
The critical path consists of the following:
	'insertvalue' operation ('mrv_4', detector_solid/abs_solid_detector.cpp:478) [43]  (0 ns)
	'insertvalue' operation ('mrv_5', detector_solid/abs_solid_detector.cpp:478) [44]  (0 ns)
	'insertvalue' operation ('mrv_6', detector_solid/abs_solid_detector.cpp:478) [45]  (0 ns)
	'insertvalue' operation ('mrv_7', detector_solid/abs_solid_detector.cpp:478) [46]  (0 ns)
	'insertvalue' operation ('mrv_8', detector_solid/abs_solid_detector.cpp:478) [47]  (0 ns)
	'insertvalue' operation ('mrv_9', detector_solid/abs_solid_detector.cpp:478) [48]  (0 ns)
	'insertvalue' operation ('mrv_10', detector_solid/abs_solid_detector.cpp:478) [49]  (0 ns)
	'insertvalue' operation ('mrv_11', detector_solid/abs_solid_detector.cpp:478) [50]  (0 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal', detector_solid/abs_solid_detector.cpp:478) with incoming values : ('mrv_11', detector_solid/abs_solid_detector.cpp:478) [53]  (1.59 ns)
	'phi' operation ('UnifiedRetVal', detector_solid/abs_solid_detector.cpp:478) with incoming values : ('mrv_11', detector_solid/abs_solid_detector.cpp:478) [53]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
