---
layout: note
title: CPU Architecture
---

# Microinstructions

# Control & Decoding Unit

# Compression Algorithms

# CPU & Peripheral Devices Interaction

# RISC, CISC

# Pipelining
