### SystemVerilog General Syntax
___
#### Data Types

| Type| Description |
| ------ | ----------- |
| bit   | path to data files to supply the data that will be passed into templates. |
| byte| engine to be used for processing templates. Handlebars is the default. |
| ext    | extension to be used for dest files. |