# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Led_Panel_Driver.srcs/sim_1/new/logic_tb.vhd" \

# Do not sort compile order
nosort
