// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module EE290CDMA(
  input         clock,
                reset,
                auto_id_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_id_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [2:0]  auto_id_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_id_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [1:0]  auto_id_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_id_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [3:0]  auto_id_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_id_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_id_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_id_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [2:0]  auto_id_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [1:0]  auto_id_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [2:0]  auto_id_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [1:0]  auto_id_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_id_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_id_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [31:0] auto_id_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_id_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        io_read_req_ready,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input         io_read_req_valid,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input  [31:0] io_read_req_bits_addr,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input  [8:0]  io_read_req_bits_totalBytes,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  output        io_read_resp_valid,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  output [8:0]  io_read_resp_bits_bytesRead,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input         io_read_queue_ready,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  output        io_read_queue_valid,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  output [31:0] io_read_queue_bits,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  output        io_write_req_ready,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input         io_write_req_valid,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input  [31:0] io_write_req_bits_addr,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
                io_write_req_bits_data,	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
  input  [2:0]  io_write_req_bits_totalBytes	// @[generators/dma/src/main/scala/dma/DMA.scala:125:16]
);

  wire        _writeQ_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [31:0] _writeQ_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [31:0] _writeQ_q_io_deq_bits_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire [2:0]  _writeQ_q_io_deq_bits_totalBytes;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _readQ_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  wire        _writer_auto_out_a_valid;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire [2:0]  _writer_auto_out_a_bits_opcode;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire [31:0] _writer_auto_out_a_bits_address;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire [3:0]  _writer_auto_out_a_bits_mask;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire [31:0] _writer_auto_out_a_bits_data;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire        _writer_io_req_ready;	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
  wire        _reader_auto_out_a_valid;	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
  wire [31:0] _reader_auto_out_a_bits_address;	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
  wire        _reader_io_queue_valid;	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
  wire [31:0] _reader_io_queue_bits;	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
  wire        _xbar_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
  wire        _xbar_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
  wire [31:0] _xbar_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
  wire        _xbar_auto_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
  wire        _xbar_auto_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
  TLXbar_12 xbar (	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_ready        (_xbar_auto_in_1_a_ready),
    .auto_in_1_a_valid        (_reader_auto_out_a_valid),	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
    .auto_in_1_a_bits_address (_reader_auto_out_a_bits_address),	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
    .auto_in_1_d_valid        (_xbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_data    (_xbar_auto_in_1_d_bits_data),
    .auto_in_0_a_ready        (_xbar_auto_in_0_a_ready),
    .auto_in_0_a_valid        (_writer_auto_out_a_valid),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .auto_in_0_a_bits_opcode  (_writer_auto_out_a_bits_opcode),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .auto_in_0_a_bits_address (_writer_auto_out_a_bits_address),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .auto_in_0_a_bits_mask    (_writer_auto_out_a_bits_mask),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .auto_in_0_a_bits_data    (_writer_auto_out_a_bits_data),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .auto_in_0_d_valid        (_xbar_auto_in_0_d_valid),
    .auto_out_a_ready         (auto_id_out_a_ready),
    .auto_out_a_valid         (auto_id_out_a_valid),
    .auto_out_a_bits_opcode   (auto_id_out_a_bits_opcode),
    .auto_out_a_bits_size     (auto_id_out_a_bits_size),
    .auto_out_a_bits_source   (auto_id_out_a_bits_source),
    .auto_out_a_bits_address  (auto_id_out_a_bits_address),
    .auto_out_a_bits_mask     (auto_id_out_a_bits_mask),
    .auto_out_a_bits_data     (auto_id_out_a_bits_data),
    .auto_out_d_ready         (auto_id_out_d_ready),
    .auto_out_d_valid         (auto_id_out_d_valid),
    .auto_out_d_bits_opcode   (auto_id_out_d_bits_opcode),
    .auto_out_d_bits_param    (auto_id_out_d_bits_param),
    .auto_out_d_bits_size     (auto_id_out_d_bits_size),
    .auto_out_d_bits_source   (auto_id_out_d_bits_source),
    .auto_out_d_bits_sink     (auto_id_out_d_bits_sink),
    .auto_out_d_bits_denied   (auto_id_out_d_bits_denied),
    .auto_out_d_bits_data     (auto_id_out_d_bits_data),
    .auto_out_d_bits_corrupt  (auto_id_out_d_bits_corrupt)
  );
  EE290CDMAReader reader (	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_xbar_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .auto_out_a_valid        (_reader_auto_out_a_valid),
    .auto_out_a_bits_address (_reader_auto_out_a_bits_address),
    .auto_out_d_valid        (_xbar_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .auto_out_d_bits_data    (_xbar_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .io_req_ready            (io_read_req_ready),
    .io_req_valid            (io_read_req_valid),
    .io_req_bits_addr        (io_read_req_bits_addr),
    .io_req_bits_totalBytes  (io_read_req_bits_totalBytes),
    .io_resp_valid           (io_read_resp_valid),
    .io_resp_bits_bytesRead  (io_read_resp_bits_bytesRead),
    .io_queue_ready          (_readQ_q_io_enq_ready),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_queue_valid          (_reader_io_queue_valid),
    .io_queue_bits           (_reader_io_queue_bits)
  );
  EE290CDMAWriter writer (	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_xbar_auto_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .auto_out_a_valid        (_writer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_writer_auto_out_a_bits_opcode),
    .auto_out_a_bits_address (_writer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_writer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_writer_auto_out_a_bits_data),
    .auto_out_d_valid        (_xbar_auto_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Xbar.scala:342:26]
    .io_req_ready            (_writer_io_req_ready),
    .io_req_valid            (_writeQ_q_io_deq_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_req_bits_addr        (_writeQ_q_io_deq_bits_addr),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_req_bits_data        (_writeQ_q_io_deq_bits_data),	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .io_req_bits_totalBytes  (_writeQ_q_io_deq_bits_totalBytes)	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
  );
  Queue_27 readQ_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_readQ_q_io_enq_ready),
    .io_enq_valid (_reader_io_queue_valid),	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
    .io_enq_bits  (_reader_io_queue_bits),	// @[generators/dma/src/main/scala/dma/DMA.scala:114:26]
    .io_deq_ready (io_read_queue_ready),
    .io_deq_valid (io_read_queue_valid),
    .io_deq_bits  (io_read_queue_bits)
  );
  Queue_28 writeQ_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (io_write_req_ready),
    .io_enq_valid           (io_write_req_valid),
    .io_enq_bits_addr       (io_write_req_bits_addr),
    .io_enq_bits_data       (io_write_req_bits_data),
    .io_enq_bits_totalBytes (io_write_req_bits_totalBytes),
    .io_deq_ready           (_writer_io_req_ready),	// @[generators/dma/src/main/scala/dma/DMA.scala:115:26]
    .io_deq_valid           (_writeQ_q_io_deq_valid),
    .io_deq_bits_addr       (_writeQ_q_io_deq_bits_addr),
    .io_deq_bits_data       (_writeQ_q_io_deq_bits_data),
    .io_deq_bits_totalBytes (_writeQ_q_io_deq_bits_totalBytes)
  );
endmodule

