
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 3556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.QkAMGTMBrY/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.465 ; gain = 0.000 ; free physical = 15618 ; free virtual = 35820
Finished Parsing XDC File [/tmp/tmp.QkAMGTMBrY/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.465 ; gain = 0.000 ; free physical = 15616 ; free virtual = 35817
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2391.465 ; gain = 902.270 ; free physical = 15614 ; free virtual = 35816
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2455.496 ; gain = 64.031 ; free physical = 15473 ; free virtual = 35695

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a77b612

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.496 ; gain = 267.000 ; free physical = 14544 ; free virtual = 34750

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13a77b612

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14242 ; free virtual = 34447
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 119cc4cc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14251 ; free virtual = 34457
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1756e67aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14216 ; free virtual = 34421
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1756e67aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14199 ; free virtual = 34404
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1756e67aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14171 ; free virtual = 34377
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1756e67aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14155 ; free virtual = 34360
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14146 ; free virtual = 34352
Ending Logic Optimization Task | Checksum: c28fe181

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2844.340 ; gain = 1.004 ; free physical = 14136 ; free virtual = 34341

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c28fe181

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14130 ; free virtual = 34337

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c28fe181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14128 ; free virtual = 34338

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14128 ; free virtual = 34337
Ending Netlist Obfuscation Task | Checksum: c28fe181

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14111 ; free virtual = 34323
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2844.340 ; gain = 452.875 ; free physical = 14118 ; free virtual = 34332
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.340 ; gain = 0.000 ; free physical = 14114 ; free virtual = 34333
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2876.359 ; gain = 32.020 ; free physical = 13853 ; free virtual = 34068
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2996.594 ; gain = 120.234 ; free physical = 13626 ; free virtual = 33839
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.500 ; gain = 0.000 ; free physical = 13433 ; free virtual = 33646
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 48917094

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3005.500 ; gain = 0.000 ; free physical = 13433 ; free virtual = 33646
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.500 ; gain = 0.000 ; free physical = 13432 ; free virtual = 33646

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6fcc84b3

Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 4110.770 ; gain = 1105.270 ; free physical = 10444 ; free virtual = 30630

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a6f0e40c

Time (s): cpu = 00:01:06 ; elapsed = 00:02:16 . Memory (MB): peak = 4149.809 ; gain = 1144.309 ; free physical = 10147 ; free virtual = 30325

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a6f0e40c

Time (s): cpu = 00:01:06 ; elapsed = 00:02:16 . Memory (MB): peak = 4149.809 ; gain = 1144.309 ; free physical = 10149 ; free virtual = 30326
Phase 1 Placer Initialization | Checksum: a6f0e40c

Time (s): cpu = 00:01:06 ; elapsed = 00:02:16 . Memory (MB): peak = 4149.809 ; gain = 1144.309 ; free physical = 10145 ; free virtual = 30322

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1211f3b95

Time (s): cpu = 00:01:34 ; elapsed = 00:02:29 . Memory (MB): peak = 4149.809 ; gain = 1144.309 ; free physical = 9704 ; free virtual = 29888

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 11470 ; free virtual = 31661

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d6bd12e1

Time (s): cpu = 00:02:25 ; elapsed = 00:02:53 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11573 ; free virtual = 31764
Phase 2.2 Global Placement Core | Checksum: 1e5c67e94

Time (s): cpu = 00:02:28 ; elapsed = 00:02:54 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11703 ; free virtual = 31894
Phase 2 Global Placement | Checksum: 1e5c67e94

Time (s): cpu = 00:02:28 ; elapsed = 00:02:54 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11686 ; free virtual = 31877

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1370f3837

Time (s): cpu = 00:02:31 ; elapsed = 00:02:55 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11595 ; free virtual = 31805

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1ab90be

Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11447 ; free virtual = 31664

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 201c85f58

Time (s): cpu = 00:02:35 ; elapsed = 00:02:57 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11445 ; free virtual = 31662

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 16f9f8fa4

Time (s): cpu = 00:02:41 ; elapsed = 00:03:02 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11199 ; free virtual = 31397

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 184697f65

Time (s): cpu = 00:02:41 ; elapsed = 00:03:03 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11211 ; free virtual = 31409

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 114036969

Time (s): cpu = 00:02:52 ; elapsed = 00:03:11 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11298 ; free virtual = 31496

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 19c5d3f04

Time (s): cpu = 00:03:05 ; elapsed = 00:03:15 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 11042 ; free virtual = 31262

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ec13da52

Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10987 ; free virtual = 31191

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14bfe808d

Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10967 ; free virtual = 31171
Phase 3 Detail Placement | Checksum: 14bfe808d

Time (s): cpu = 00:03:08 ; elapsed = 00:03:18 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10946 ; free virtual = 31150

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11fa61d01

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11fa61d01

Time (s): cpu = 00:03:27 ; elapsed = 00:03:23 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10896 ; free virtual = 31090
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.877. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ac33d1b5

Time (s): cpu = 00:03:27 ; elapsed = 00:03:23 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10879 ; free virtual = 31073
Phase 4.1 Post Commit Optimization | Checksum: 1ac33d1b5

Time (s): cpu = 00:03:28 ; elapsed = 00:03:24 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10875 ; free virtual = 31069

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac33d1b5

Time (s): cpu = 00:03:28 ; elapsed = 00:03:24 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10868 ; free virtual = 31062

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ac33d1b5

Time (s): cpu = 00:03:32 ; elapsed = 00:03:28 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10686 ; free virtual = 30880

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10687 ; free virtual = 30881
Phase 4.4 Final Placement Cleanup | Checksum: 15dfda53f

Time (s): cpu = 00:03:32 ; elapsed = 00:03:28 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10677 ; free virtual = 30871
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15dfda53f

Time (s): cpu = 00:03:32 ; elapsed = 00:03:28 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10678 ; free virtual = 30872
Ending Placer Task | Checksum: 78360255

Time (s): cpu = 00:03:32 ; elapsed = 00:03:28 . Memory (MB): peak = 4157.812 ; gain = 1152.312 ; free physical = 10663 ; free virtual = 30857
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:40 ; elapsed = 00:03:39 . Memory (MB): peak = 4157.812 ; gain = 1161.219 ; free physical = 10705 ; free virtual = 30899
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10702 ; free virtual = 30896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10542 ; free virtual = 30764
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10468 ; free virtual = 30668
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10429 ; free virtual = 30630
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 10454 ; free virtual = 30655
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 46403d46 ConstDB: 0 ShapeSum: 31f5c50f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sum_int0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sum_int0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C4_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C4_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 3eb7d225

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12875 ; free virtual = 33102
Post Restoration Checksum: NetGraph: 3cf96d5d NumContArr: 1be64c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3eb7d225

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12882 ; free virtual = 33110

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3eb7d225

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12827 ; free virtual = 33060

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3eb7d225

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12822 ; free virtual = 33058

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 3eb7d225

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12849 ; free virtual = 33098

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 77bdeaa4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12758 ; free virtual = 33024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.184  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 2 Router Initialization | Checksum: bbf797c9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 4157.812 ; gain = 0.000 ; free physical = 12749 ; free virtual = 32986

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23546
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21854
  Number of Partially Routed Nets     = 1692
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17b63bc97

Time (s): cpu = 00:01:54 ; elapsed = 00:00:57 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 15522 ; free virtual = 35759

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7305
 Number of Nodes with overlaps = 870
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.728  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 17d56aa9f

Time (s): cpu = 00:04:23 ; elapsed = 00:01:47 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16594 ; free virtual = 36827

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: ae621cb0

Time (s): cpu = 00:04:24 ; elapsed = 00:01:48 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16627 ; free virtual = 36860
Phase 4 Rip-up And Reroute | Checksum: ae621cb0

Time (s): cpu = 00:04:24 ; elapsed = 00:01:48 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16728 ; free virtual = 36961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ae621cb0

Time (s): cpu = 00:04:24 ; elapsed = 00:01:48 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16734 ; free virtual = 36967

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ae621cb0

Time (s): cpu = 00:04:24 ; elapsed = 00:01:48 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16731 ; free virtual = 36964
Phase 5 Delay and Skew Optimization | Checksum: ae621cb0

Time (s): cpu = 00:04:24 ; elapsed = 00:01:48 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16726 ; free virtual = 36959

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e8e7f53

Time (s): cpu = 00:04:32 ; elapsed = 00:01:50 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16647 ; free virtual = 36855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.728  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14e8e7f53

Time (s): cpu = 00:04:32 ; elapsed = 00:01:50 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16645 ; free virtual = 36852
Phase 6 Post Hold Fix | Checksum: 14e8e7f53

Time (s): cpu = 00:04:32 ; elapsed = 00:01:51 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16648 ; free virtual = 36856

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.86843 %
  Global Horizontal Routing Utilization  = 5.88135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f68efca

Time (s): cpu = 00:04:33 ; elapsed = 00:01:51 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16631 ; free virtual = 36839

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f68efca

Time (s): cpu = 00:04:33 ; elapsed = 00:01:51 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16628 ; free virtual = 36836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14f68efca

Time (s): cpu = 00:04:36 ; elapsed = 00:01:54 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16635 ; free virtual = 36843

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.728  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14f68efca

Time (s): cpu = 00:04:36 ; elapsed = 00:01:54 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16645 ; free virtual = 36853
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:36 ; elapsed = 00:01:54 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16695 ; free virtual = 36903

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:44 ; elapsed = 00:02:04 . Memory (MB): peak = 4160.785 ; gain = 2.973 ; free physical = 16694 ; free virtual = 36902
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4160.785 ; gain = 0.000 ; free physical = 16691 ; free virtual = 36899
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4160.785 ; gain = 0.000 ; free physical = 16615 ; free virtual = 36859
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4160.789 ; gain = 0.004 ; free physical = 16624 ; free virtual = 36840
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4293.422 ; gain = 132.633 ; free physical = 16177 ; free virtual = 36393
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.QkAMGTMBrY/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 4317.676 ; gain = 24.254 ; free physical = 15425 ; free virtual = 35646
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4317.676 ; gain = 0.000 ; free physical = 15438 ; free virtual = 35642
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 12:30:17 2020...
