$date
	Wed May 27 02:43:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seven_tb $end
$var wire 1 ! z3 $end
$var wire 1 " z2 $end
$var wire 1 # z1 $end
$var wire 3 $ state [2:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' x1 $end
$var reg 1 ( x2 $end
$var reg 1 ) x3 $end
$scope module g $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$var wire 1 ! z3 $end
$var wire 1 " z2 $end
$var wire 1 # z1 $end
$var reg 3 * nextstate [2:0] $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
0)
0(
0'
0&
1%
bx $
x#
x"
x!
$end
#1
0%
#2
b1 *
0#
0"
0!
b0 $
b0 +
1'
1%
#3
0%
#4
b10 *
b1 $
b1 +
1(
1%
#5
0%
#6
b0 *
1#
b10 $
b10 +
0(
0'
1%
#7
0%
#8
b101 *
0#
b0 $
b0 +
1)
1(
1%
#9
0%
#10
b100 *
b101 $
b101 +
1%
#11
0%
#12
b0 *
1"
b100 $
b100 +
0)
0(
1%
#13
0%
#14
b101 *
0"
b0 $
b0 +
1%
#15
0%
#16
b111 *
b101 $
b101 +
1%
#17
0%
#18
b0 *
1!
b111 $
b111 +
1%
#19
0%
#20
b101 *
0!
b0 $
b0 +
1%
#21
0%
#22
b111 *
b101 $
b101 +
1%
#23
0%
#24
b0 *
1!
b111 $
b111 +
1%
#25
0%
#26
b101 *
0!
b0 $
b0 +
1%
#27
0%
#28
b111 *
b101 $
b101 +
1%
#29
0%
#30
b0 *
1!
b111 $
b111 +
1%
