I"ŠU<p><br /></p>

<h2 id="pipelined-performance-exampleì‹œí—˜">Pipelined Performance Example(ì‹œí—˜)</h2>

<ul>
  <li>SPECINT2000 benchmark:
    <ul>
      <li>25% loads</li>
      <li>10% stores</li>
      <li>11% branches</li>
      <li>2% jumps
        <ul>
          <li>jump ëª…ë ¹ì´ fetchë˜ê³  decode ë˜ë©´ì„œ jumpë¼ëŠ” ê²ƒì„ ì•Œ ìˆ˜ ìˆëŠ”ë° ê·¸ ë•Œ PCì— BTAë¥¼ ë„£ì–´ì£¼ì–´ì•¼ í•˜ëŠ”ë° ì´ë¯¸ ê·¸ ë‹¤ìŒ ì¤„ instructionì´ ë“¤ì–´ì™€ ìˆë‹¤. ê·¸ë˜ì„œ ê·¸ ëª…ë ¹ì„ flush í•´ ì£¼ëŠ” clockì´ í•˜ë‚˜ ë” ì†Œë¹„ ë˜ê¸° ë•Œë¬¸ì— jump ëª…ë ¹ì˜ CPIëŠ” 2ì´ë‹¤.</li>
        </ul>
      </li>
      <li>52% R-type</li>
    </ul>
  </li>
  <li>Suppose:
    <ul>
      <li>40% of loads used by next instruction -&gt; lode use hazard(stalling)
        <ul>
          <li>CPI = 2 (due to stalling)</li>
        </ul>
      </li>
      <li>25% of branches mispredicted
        <ul>
          <li>CPI = 2 (due to flush)</li>
        </ul>
      </li>
      <li>All jumps flush next instruction
        <ul>
          <li>All jump CPI = 2</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>What is the average CPI?
    <ul>
      <li>Load/Branch CPI = 1 when no stalling, 2 when stalling</li>
      <li>CPI<sub>lw</sub> = 1(0.6) + 2(0.4) = 1.4</li>
      <li>CPI<sub>beq</sub> = 1(0.75) + 2(0.25) = 1.25</li>
      <li>Average CPI = (0.25)(1.4) + (0.1)(1) + (0.11)(1.25) + (0.02)(2) + (0.52)(1) = <strong>1.15</strong></li>
    </ul>
  </li>
</ul>

<p>jumpëŠ” CPIê°€ ë‹¤ë¥¸ ê²ƒê³¼ ë¹„êµí–ˆì„ ë•Œ ë§¤ìš° í° ê°’ì¸ 2ì´ì§€ë§Œ ë¹„ìœ¨ë¡œ ë”°ì¡Œì„ ë•Œ 2%ì´ê¸° ë•Œë¬¸ì— í¬ê²Œ ì˜í–¥ì„ ë¯¸ì¹˜ì§€ ì•Šì•˜ë‹¤.</p>

<p><br /></p>

<ul>
  <li>
    <p>Pipelined processor critical path:</p>
  </li>
  <li>
    <p>Tc = max {</p>

    <p>t<sub>pcq</sub> + t<sub>mem</sub> + t<sub>setup</sub></p>

    <p>2(t<sub>RFread </sub>+ t<sub>mux </sub>+ t<sub>eq </sub>+ t<sub>AND </sub>+ t<sub>mux </sub>+ t<sub>setup </sub>)  -&gt; critical path</p>

    <p>t<sub>pcq </sub>+ t<sub>mux </sub>+ t<sub>mux </sub>+ t<sub>ALU </sub>+ t<sub>setup</sub></p>

    <p>t<sub>pcq </sub>+ t<sub>memwrite </sub>+ t<sub>setup</sub></p>

    <p>2(t<sub>pcq </sub>+ t<sub>mux </sub>+ t<sub>RFwrite</sub>) }</p>

    <p>Wë°©ê³¼ Dë°©ì—ì„œëŠ” RFread or RFwriteì€ falling edge triggerì´ê¸° ë•Œë¬¸ì— 2 ë°°ë§Œí¼ì˜ clockì´ ë” ê±¸ë¦¬ê²Œ ëœë‹¤.</p>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167231399-ea48621b-1799-4eb1-8a1b-cfacda039b74.png" alt="image" /></p>

<p><br /></p>

<h2 id="pipelined-performance-example">Pipelined Performance Example</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167231421-ca272749-21d3-47ec-92b5-3386d4a8b412.png" alt="image" /></p>

<p>Dë°©ì´ ì œì¼ ì˜¤ë˜ ê±¸ë¦°ë‹¤.</p>

<p>Tc = 2(t<sub>RFread </sub>+ t<sub>mux </sub>+ t<sub>eq </sub>+ t<sub>AND </sub>+ t<sub>mux </sub>+ t<sub>setup </sub>)</p>

<p>=2[150 + 25 + 40 + 15 + 25 + 20] ps = <strong>550 ps</strong></p>

<p><br />
Program with 100 billion instructions</p>

<p><strong>Execution Time</strong> = (#instructions) x CPI x Tc</p>

<p>â€‹							= (100 x 10<sup>9</sup>)(1.15)(550 x 10<sup>-12</sup>)</p>

<p>â€‹							= <strong>63 seconds</strong></p>

<p><br /></p>

<h2 id="processor-performance-comparison">Processor Performance Comparison</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167231529-bcfd75e7-142b-4220-a724-f0f406f4fef8.png" alt="image" /></p>

<p>single-cycleë³´ë‹¤ 1.47ë°° ë§Œí¼ ë” ë¹¨ë¼ì§„ ê²ƒì„ ë³¼ ìˆ˜ ìˆìŒ</p>

<p><br /></p>

<h2 id="review-exceptions">Review: Exceptions</h2>

<ul>
  <li><u>Unscheduled function call</u> to <strong>exception handler</strong></li>
  <li>Caused by:
    <ul>
      <li>Hardware, also called an <strong>interrupt</strong>, e.g. keyboard</li>
      <li>Software, also called <strong>traps</strong>, e.g. undefined instruction</li>
      <li>Divide-by-zero, overflow, debugger breakpoint,  hardware malfunction, attempt to read nonexistent memory, accessing privileged instruction or memory</li>
    </ul>
  </li>
  <li>When exception occurs, the processor:
    <ul>
      <li>Records <strong>cause</strong> of exception (<strong>Cause register</strong>)</li>
      <li><strong>Jumps</strong> to exception handler (0x80000180)</li>
      <li>Returns to program (<strong>EPC register</strong>ë¥¼ ë³´ê³  ë‹¤ì‹œ ë¦¬í„´í•œë‹¤.)</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="example-exception">Example Exception</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167232373-bf3ed245-8202-451a-8f44-d18793de49a3.png" alt="image" /></p>

<p><br /></p>

<h2 id="exception-register">Exception Register</h2>

<ul>
  <li>Not part of register file
    <ul>
      <li><strong>Cause</strong>
        <ul>
          <li>Records cause of exception</li>
          <li>Coprocessor 0 register 13</li>
        </ul>
      </li>
      <li><strong>EPC</strong> (Exception PC)
        <ul>
          <li>Records PC where exception occurred (ì–´ë””ì„œ ë°œìƒí–ˆëŠ”ì§€ ê¸°ë¡)</li>
          <li><strong>Coprocessor 0</strong> register 14
            <ul>
              <li>Coprocessor: ë³„ë„ì˜ processë¥¼ ì²˜ë¦¬í•˜ëŠ” processor</li>
            </ul>
          </li>
        </ul>
      </li>
    </ul>
  </li>
  <li>Move from Coprocessor 0
    <ul>
      <li>mfc0 $t0, Cause
        <ul>
          <li>Causeì˜ ë‚´ìš©ì„ ì½ì–´ì„œ $t0ì— write</li>
        </ul>
      </li>
      <li>Moves contents of Cause into $t0</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167232457-642bbe82-f2f4-4c21-9556-f46b12d3e6cd.png" alt="image" /></p>

<p><br /></p>

<h2 id="exception-causes">Exception Causes</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167232481-2b991e5c-1b58-4659-93de-c889ca03e6f5.png" alt="image" /></p>

<p><span style="color:red"> Extend multicycle MIPS processor to handle last two types of exceptions</span></p>

<p><br /></p>

<h2 id="exception-hardward-epc-cause">Exception Hardward: EPC &amp;Â Cause</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167232533-c587f576-5ca7-423f-8f74-995d9ef7d4ee.png" alt="image" /></p>

<p>Exceptionì´ ë°œìƒí•˜ë©´(EPCWrite active) <strong>í˜„ì¬ ì‹¤í–‰ë˜ê³  ìˆëŠ” PC</strong> <strong>ê°’</strong>ì´ EPC registerì— ì €ì¥ì´ ë˜ê³ </p>

<p><strong>ì–´ë–¤ exceptionì¸ì§€</strong>ë¥¼ muxê°€ ê²°ì •í•˜ì—¬ ê·¸ ê°’ì´ cause registerì— ì €ì¥ì´ ëœë‹¤.</p>

<p><br /></p>

<h2 id="exception-hardware-mfc0">Exception Hardware: mfc0</h2>

<p>mfc0 $3, Cause</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167232552-63c549d0-73c0-4a47-b6d4-5f910d3aea34.png" alt="image" /></p>

<p>WriteRegì— cause ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” path</p>

<ul>
  <li>muxë¥¼ í†µí•´ cause í˜¹ì€ EPC ê°’ì„ ì „ë‹¬í•œë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="control-fsm-with-exceptions">Control FSM with Exceptions</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167232571-ae1fa4ae-d2ac-449e-b054-a2fe7f25bb47.png" alt="image" /></p>

<p><br /></p>

<h2 id="advanced-microarchitecture">Advanced Microarchitecture</h2>

<ul>
  <li>Deep Pipelining</li>
  <li>Branch Prediction</li>
  <li>Superscalar Processors</li>
  <li>Out of Order Processors</li>
  <li>Register Renaming</li>
  <li>SIMD (Single Instruction Multiple Data )</li>
  <li>Multi-threading</li>
  <li>Multi-processors</li>
</ul>

<p><br /></p>

<h2 id="deep-piplining">Deep Piplining</h2>

<ul>
  <li>10-20 stages typical (ë„ˆë¬´ ë†’ìœ¼ë©´ ì˜¤íˆë ¤ ì„±ëŠ¥ ì €í•˜ê°€ ìƒê¸°ê¸° ë•Œë¬¸ì— ì ë‹¹í•œ stageë¡œ êµ¬ì„±)</li>
  <li>Number of stages limited by:
    <ul>
      <li>Pipeline hazards</li>
      <li>Sequencing overhead</li>
      <li>Power - frequencyì— ë¹„ë¡€í•˜ê¸° ë•Œë¬¸ì— ë„ˆë¬´ ë¹ ë¥¸ í´ë½ì„ ì‚¬ìš©í•˜ë©´ ê·¸ë§Œí•œ powerë¥¼ ìš”êµ¬</li>
      <li>Cost</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167232671-7a2387d6-8709-4ad9-897f-13b00fc8147f.png" alt="image" /><img src="https://user-images.githubusercontent.com/79521972/167232676-041e4c70-3f62-4cbc-9325-e70d5187967a.png" alt="image" /></p>

<p>Tc: clock cycle timeì´ pipeline stageê°€ ëŠ˜ì–´ë‚  ìˆ˜ë¡ ì§§ì•„ì§€ì§€ë§Œ Instruction time ì¦‰, ì„±ëŠ¥ì€ ì¤„ì–´ë“¤ë‹¤ê°€ ì–´ëŠ ìˆœê°„ ëŠ˜ì–´ë‚œë‹¤.</p>

<ul>
  <li>ë”°ë¼ì„œ ë„ˆë¬´ deep pipelineì€ ì¢‹ì§€ ì•Šë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="branch-prediction">Branch Prediction</h2>

<ul>
  <li><strong>Guess</strong> whether branch will be taken
    <ul>
      <li>Backward branches are usually taken (loops)</li>
      <li>Consider history to improve guess</li>
    </ul>
  </li>
  <li>Good prediction <strong>reduces fraction of branches requiring a flush</strong></li>
</ul>

<p><br /></p>

<ul>
  <li>Ideal pipelined processor: CPI = 1</li>
  <li>Branch misprediction increases CPI  (CPI = 2)
    <ul>
      <li>flush í•˜ëŠ” ê³¼ì • ë•Œë¬¸ì— beqì˜ ê²½ìš° CPIê°€ 2</li>
    </ul>
  </li>
  <li><strong>Static branch prediction:</strong>
    <ul>
      <li>Check direction of branch (forward or backward)
        <ul>
          <li>If backward, predict taken</li>
          <li>Else, predict not taken</li>
        </ul>
      </li>
    </ul>
  </li>
  <li><strong>Dynamic branch prediction:</strong>
    <ul>
      <li>Keep <strong>history</strong> of last (several hundred) branches in branch target buffer, record:
        <ul>
          <li>Branch destination</li>
          <li>Whether branch was taken</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="branch-prediction-example">Branch Prediction Example</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167232731-263c42f3-e664-4934-bd5b-10e197b2b6fa.png" alt="image" /></p>

<ul>
  <li>loopë¥¼ 10ë²ˆ ëŒë¦¬ëŠ” ê³¼ì •</li>
  <li>
    <p>history 1 bitê°€ ìˆê³  ì²˜ìŒì—ëŠ” T(aken) ìœ¼ë¡œ ë˜ì–´ ìˆëŠ”ë° ì‹¤ì œë¡œëŠ” ì¼ì–´ë‚˜ì§€ ì•Šì•„ì•¼ í•˜ê¸° ë•Œë¬¸ì— ì—¬ê¸°ì„œ í•œ ë²ˆ í‹€ë¦¬ê²Œ ë˜ê³  ê·¸ ì´í›„ NTë¡œ ë°”ë€Œì–´ì„œ loopë¥¼ 10ë²ˆ ì§„í–‰í•  ë™ì•ˆì—ëŠ” ëª¨ë‘ NTê°€ ë§ê¸° ë•Œë¬¸ì— ê³„ì† ë§ë‹¤ê°€ ë§ˆì§€ë§‰ì—ëŠ” beqëª…ë ¹ì–´ê°€ doneìœ¼ë¡œ ì´ë™í•´ì•¼ í•˜ê¸° ë•Œë¬¸ì— Tì¸ë° historyëŠ” NTë¡œ ë˜ì–´ìˆê¸° ë•Œë¬¸ì— ì—¬ê¸°ì„œ ë˜ í•œ ë²ˆ í‹€ë¦¬ê³  ë‹¤ì‹œ NTë¡œ ë°”ë€Œê²Œ ëœë‹¤.</p>
  </li>
  <li>ë”°ë¼ì„œ ë§¨ ì²˜ìŒê³¼ ë§¨ ëì—ì„œë§Œ í‹€ë¦¬ê²Œ ëœë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="1-bit-branch-predictor">1-Bit Branch Predictor</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167233622-17bfc5df-87ae-4d0d-ab7c-8f5729d143a7.png" alt="image" /></p>

<ul>
  <li><strong>Remembers</strong> whether branch was taken the last time and <strong>does the same thing</strong></li>
  <li><strong>Mispredicts</strong> <strong>first</strong> and <strong>last</strong> branch of loop
    <ul>
      <li>state transitionì´ ê³§ mispredictë¥¼ ì˜ë¯¸í•œë‹¤.</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167232747-dc0010a7-e241-4f75-8e96-8e7d06ee37b9.png" alt="image" /></p>

<ul>
  <li>ì´ ë°©ë²•ë„ í•œê³„ê°€ ìˆëŠ”ë°, ê°€ë ¹ doubly nested loop(ì´ì¤‘ forë¬¸)ë¥¼ ë“¤ì–´ë³´ë©´ ìœ„ì™€ ê°™ì€ êµ¬ì¡°ëŠ” branch instructionì—ì„œ missê°€ ë‚  ë•Œë§ˆë‹¤ prediction stateê°€ ë³€ê²½ëœë‹¤. ê·¸ëŸ°ë° ì „ì²´ì ìœ¼ë¡œ ë£¨í”„ í•œ ê°œê°€ ë‹¤ë¥¸ loop í•œ ê°œë¥¼ í¬ê´„í•˜ê³  ìˆëŠ” ìƒíƒœì—ì„œ ì „ì²´ stateë¥¼ ì˜ˆì¸¡í•˜ëŠ” ê²ƒì´ í™•ì‹¤í•˜ë‹¤ê³  ë³´ì¥í•˜ì§€ ëª»í•  ê²ƒì´ë‹¤.
ë‹¤ì‹œ ë§í•´ ë‚´ë¶€ loopê°€ ìˆ˜í–‰ë˜ë©´ì„œ branchê°€ takenì´ ë˜ë”ë¼ê³  ë§ˆì§€ë§‰ ë°˜ë³µêµ¬ë¬¸ì—ì„œëŠ” ê·¸ branchì— ëŒ€í•œ predictionì´ ì¼ì–´ë‚˜ì§€ ì•Šìœ¼ë¯€ë¡œ ê·¸ ìƒíƒœê°€ not takenìœ¼ë¡œ ë³€ê²½ëœë‹¤. ê·¸ëŸ°ë° ì´ ìƒíƒœì—ì„œ ì•ˆìª½ loopë¥¼ ë‹¤ì‹œ ìˆ˜í–‰í•˜ë©´ ì²˜ìŒ branch predictë¥¼ ìˆ˜í–‰í•˜ë©´ ë‹¤ì‹œ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ stateê°€ takenìœ¼ë¡œ ë³€ê²½ë˜ë©´ì„œ ê²°ë¡ ì ìœ¼ë¡œ ì•ˆìª½ ë£¨í”„ì˜ ì²˜ìŒ stateì™€ ë‚˜ì¤‘ stateê°€ ë§ì§€ ì•ŠëŠ” í˜„ìƒì´ ë°œìƒí•˜ëŠ” ê²ƒì´ë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="2-bit-branch-predictor">2-Bit Branch Predictor</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167233618-dd69bad8-d1a6-4051-8334-6c36e9d1782b.png" alt="image" /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/167232887-a148a4ce-1593-491f-b5b5-e0c6d932d340.png" alt="image" /></p>

<p><strong>ì—°ì†ì ìœ¼ë¡œ</strong> ê³„ì† takenì´ ì¼ì–´ë‚˜ê³  ìˆëŠ”ì§€ë¥¼ í™•ì¸í•œë‹¤.</p>

<blockquote>
  <p>Only mispredicts last branch of loop</p>

  <blockquote>
    <p>loopì˜ ë§ˆì§€ë§‰ì—ì„œë§Œ mispredictê°€ ì¼ì–´ë‚œë‹¤.</p>
  </blockquote>
</blockquote>

<p>ì—°ì†ì ìœ¼ë¡œ Not Takenì´ ì¼ì–´ë‚¬ì„ ë•Œì„œì•¼ (Weakly) Not Takenìœ¼ë¡œ ì˜ˆì¸¡í•œë‹¤.</p>

<p><br /></p>

<ul>
  <li>2bitì—ì„œëŠ” branch predictionì´ ë‘ ë²ˆ ì—°ì†ìœ¼ë¡œ í‹€ë¦´ ê²½ìš°ì—ë§Œ stateê°€ ë³€ê²½ë˜ê¸° ë•Œë¬¸ì— ìœ„ì˜ ì¼€ì´ìŠ¤ ê²½ìš°ì—ëŠ” ì•ˆìª½ ë£¨í”„ì˜ ë§ˆì§€ë§‰ instructionì´ mispredict ë˜ë”ë¼ë„ stateê°€ takenì„ ìœ ì§€í•˜ê²Œ ëœë‹¤. ë¬¼ë¡  ê·¸ ìƒíƒœì—ì„œ ë‹¤ì‹œ ì•ˆìª½ ë£¨í”„ë¥¼ ìˆ˜í–‰í•˜ë”ë¼ë„ ì „ì²´ì ìœ¼ë¡œ prediction stateê°€ ë§ê²Œ ë˜ëŠ” ê²ƒì´ë‹¤.</li>
</ul>

<p><br /></p>

<h3 id="superscalar">Superscalar</h3>

<p>ë§Œì•½ CPUì˜ ALUë¥¼ í†µí•´ì„œ ë§ì…ˆê³¼ ê³±ì…ˆì˜ ì—°ì‚°ê²°ê³¼ë¥¼ ë½‘ìœ¼ë¼ëŠ” instructionì„ ì¤¬ë‹¤ê³  ê°€ì •í–ˆì„ ë•Œ ì•ì—ì„œ ë§í•œ IPC=1ì¸ í™˜ê²½ì—ì„œëŠ” í•œ cylceì´ ì§€ë‚˜ë©´ ê³±ì…ˆì˜ ê²°ê³¼ë¥¼ ì–»ì„ ìˆ˜ ìˆì–´ì•¼ í•œë‹¤. ê·¸ëŸ°ë° ë§Œì•½ ê³±ì…ˆì˜ ê²°ê³¼ê°€ ë§ì…ˆì˜ ê²°ê³¼ë¥¼ ë°”íƒ•ìœ¼ë¡œ ë‚˜ì˜¤ëŠ” ê²ƒì´ë¼ë©´ í•œ cylceì´ ì§€ë‚˜ê¸° ì „ì— ê³±ì…ˆì˜ ê²°ê³¼ë¥¼ ì–»ê¸°ëŠ” ì–´ë ¤ìš¸ ê²ƒì´ë‹¤. ì™œëƒë©´ ë§ì…ˆì˜ instructionì„ ìˆ˜í–‰í•˜ëŠ”ë°ë„ 1cylceì´ ì†Œëª¨ë˜ê¸° ë•Œë¬¸ì´ë‹¤. ì´ë ‡ê²Œ ì»´í“¨í„° ì„±ëŠ¥ì„ ë§‰ëŠ” ìš”ì†Œ ì¤‘ í•˜ë‚˜ë¥¼ instruction ê°„ì˜ <strong>dependency</strong>ë¼ê³  í•œë‹¤.</p>

<p>ì´ê±¸ ê·¹ë³µí•˜ê¸° ìœ„í•´ì„  instructionì´ ì²˜ë¦¬ë˜ëŠ” pathë¥¼ ì—¬ëŸ¬ê°œ ë§Œë“¤ê³  ê°ê°ì˜ instructionì„ í•´ë‹¹ pathë¥¼ í†µí•´ ì²˜ë¦¬í•˜ê²Œ í•˜ë©´ ëœë‹¤.</p>

<ul>
  <li>ê·¸ë ‡ê²Œ ë˜ë©´</li>
</ul>

<p>(ìœ„ ì˜ˆì œì—ì„œ ë§ì…ˆê³¼ ê³±ì…ˆ) ë¬¼ë¡  ì™„ì „íˆ ë˜‘ê°™ìœ¼ë©´ ì„±ëŠ¥ ì¸¡ë©´ì—ì„œ ì˜ë¯¸ê°€ ì—†ìœ¼ë‹ˆê¹Œ í•˜ë‚˜ëŠ” dataë§Œ ì²˜ë¦¬í•˜ê²Œ í•˜ê³ , ë‹¤ë¥¸ í•˜ë‚˜ëŠ” instructionë§Œ ì²˜ë¦¬í•  ìˆ˜ ìˆë„ë¡ êµ¬ì„±í•˜ë©´ instructionì„ ì½ì–´ì™”ì„ ë•Œ data pipelineì„ í†µí•´ ê²°ê³¼ë¥¼ ë½‘ì„ ìˆ˜ ìˆê²Œ í•œë‹¤.</p>

<p>ì´ êµ¬ì¡°ë¥¼ ë°”ë¡œ SuperScalar êµ¬ì¡°ë¼ê³  í•˜ê³  ì•ì—ì„œ ì ê¹ ì–¸ê¸‰í•œ pathë¥¼ SuperScalarì—ì„œëŠ” wayë¡œ í‘œí˜„í•œë‹¤.</p>

<ul>
  <li>Multiple copies of datapath execute multiple instructions at once</li>
  <li>Dependencies make it tricky to issue multiple instructions at once CLK CL</li>
  <li>ë‚´ë¶€êµ¬ì¡°ëŠ” ì•„ë˜ ê·¸ë¦¼ê³¼ ê°™ì´ ìƒê²¼ë‹¤.</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167233034-0e35857a-ad52-44af-a866-5269771a1d5f.png" alt="image" /></p>

<p>ê¸°ì¡´ì˜ pipelineê³¼ ë‹¤ë¥¸ ì ì€ superscalarëŠ” ë‘ ê°œì˜ instructionì„ í•œ ë²ˆì— ì²˜ë¦¬í•  ìˆ˜ ìˆë‹¤ëŠ” ì ì´ë‹¤.</p>

<p>ê·¸ë˜ì„œ ì´ì–´ì§„ ëª…ë ¹ì–´ë“¤ ê°„ì— ê°™ì€ register ìœ„ì¹˜ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ë¶ˆê°€ëŠ¥ í•˜ë‹¤.</p>

<p><br /></p>

<h2 id="superscalar-example">Superscalar Example</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167233056-b86a5cd5-69ed-4048-a343-4fd62aec0f2b.png" alt="image" /></p>

<p><br /></p>

<h2 id="superscalar-with-dependencies">Superscalar with Dependencies</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167233074-32540c85-14a5-4ab5-84e5-4b1b5cf9d31c.png" alt="image" /></p>

<p>t0ë¥¼ load í•˜ëŠ”ë° ê·¸ ë‹¤ìŒ ëª…ë ¹ì—ì„œ t0ë¥¼ ì‚¬ìš©í•´ì•¼ í•œë‹¤.</p>

<p>6ê°œ ëª…ë ¹ì–´ê°€ ë“¤ì–´ê°€ëŠ”ë° 5clockì´ ê±¸ë ¸ë‹¤. -&gt; IPC = 6/5</p>

<p>datapathê°€ ë‘ ê°œë¡œ ëŠ˜ê¸´ í–ˆì§€ë§Œ ê·¸ë§Œí¼ì˜ íš¨ê³¼ë¥¼ ë³´ì§€ ëª»í–ˆë‹¤.(due to dependencies)</p>

<p><br /></p>

<h2 id="out-of-order-ooo-processor">Out of Order (OOO) Processor</h2>

<p>ë“¤ì–´ê°€ëŠ” instruction ìˆœì„œì™€ ì‹¤í–‰ë˜ëŠ” ìˆœì„œê°€ ë’¤ì£½ë°•ì£½ by compiler (hazardë¥¼ ì¤„ì´ê¸° ìœ„í•´)</p>

<ul>
  <li>Looks ahead across multiple instructions</li>
  <li>Issues as many instructions as possible at once</li>
  <li>Issues instructions out of order (as long as no dependencies)</li>
  <li><strong>Dependencies:</strong>
    <ul>
      <li><strong>RAW</strong> (read after write): one instruction writes, later instruction reads a register</li>
      <li><strong>WAR</strong> (write after read): one instruction reads, later instruction writes a register</li>
      <li><strong>WAW</strong> (write after write): one instruction writes, later instruction writes a register</li>
    </ul>
  </li>
</ul>

<p>Q) RARëŠ” dependencyì— ì†í•˜ì§€ ì•ŠëŠ” ì´ìœ </p>

<p>A) dependencyëŠ” ì—°ì†ëœ ëª…ë ¹ì–´ë“¤ ê°„ì— ì˜ì¡´ì„±ì„ ë§í•œë‹¤. ê·¸ë˜ì„œ ë–¨ì–´ì§ˆ ìˆ˜ ì—†ëŠ” ê²½ìš°ë¥¼ ë§í•˜ëŠ”ë° readì˜ ê²½ìš°ëŠ” ê°’ì´ ë‹¬ë¼ì§ˆ ë¬¸ì œê°€ ì—†ê¸° ë•Œë¬¸ì— ê·¸ëƒ¥ í•˜ë©´ ëœë‹¤.</p>

<p><br /></p>

<h2 id="out-of-order-processor">Out of Order Processor</h2>

<ul>
  <li><strong>Instruction level parallelism (ILP):</strong>
    <ul>
      <li>number of instruction that can be issued simultaneously (average &lt; 3)</li>
    </ul>
  </li>
  <li><strong>Scoreboard</strong>: table that <strong>keeps track of</strong>(ê¸°ë¡):
    <ul>
      <li>Instructions waiting to issue</li>
      <li>Available functional units</li>
      <li>Dependencies</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="out-of-order-processor-example">Out of order Processor Example</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167233195-99ba81fd-ce7c-46a5-8427-91a34f0e962a.png" alt="image" /></p>

<p>dependenciesë¥¼ ë”°ì§„ í›„ì— or, swì˜ ìœ„ì¹˜ë¥¼ ìœ„ë¡œ ì˜¬ë ¤ì„œ stallì„ ì—†ì•´ë‹¤. -&gt; IPC í–¥ìƒ</p>

<p><br /></p>

<h2 id="register-renaming">Register Renaming</h2>

<p>rename register - nonarchitectural register (ìš°ë¦¬ê°€ ì‚¬ìš©í•  ìˆ˜ ì—†ëŠ” register; MIPS: $r0~$r19)</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167233205-929c4bcf-b77c-4d6f-8405-eb394f8ed3a3.png" alt="image" /></p>

<p>t0ë¥¼ r0ë¡œ rename í•¨ìœ¼ë¡œì¨ addëª…ë ¹ì„ ì•„ë˜ë¡œ ë‚´ë¦´ ìˆ˜ ìˆì—ˆê³  ì´ë¥¼ í†µí•´  IPCì˜ í–¥ìƒì„ ì´ëŒì–´ëƒˆë‹¤.</p>

<p><br /></p>

<h2 id="simd">SIMD</h2>

<ul>
  <li><strong>Single Instruction Multiple Data</strong> (SIMD)
    <ul>
      <li>Single instruction acts on multiple pieces of data at once</li>
      <li>Common application: graphics</li>
      <li>Perform short arithmetic operations (also called packed arithmetic)</li>
    </ul>
  </li>
  <li>For example, add four 8-bit elements</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167233225-2da9ac57-e535-403e-a217-48dd967cd023.png" alt="image" /></p>

<p><br /></p>

<h2 id="advanced-architecture-techniques">Advanced Architecture Techniques</h2>

<ul>
  <li><strong>Multithreading</strong>
    <ul>
      <li>Wordprocessor: thread for typing, spell checking,  printing</li>
    </ul>
  </li>
  <li><strong>Multiprocessors</strong>
    <ul>
      <li>Multiple processors (cores) on a single chip</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li>processor vs. process
    <ul>
      <li>processorëŠ” hardware</li>
      <li>processëŠ” software(task)ì´ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="threading-definitions">Threading: Definitions</h2>

<ul>
  <li><strong>Process:</strong> program runnig on a computer
    <ul>
      <li>Multiple processes can run at once: e.g., surfing  Web, playing music, writing a paper</li>
    </ul>
  </li>
  <li><strong>Thread:</strong> part of a program
    <ul>
      <li>Each process has multiple threads:</li>
      <li>e.g., a word processor may have threads for typing, spell checking, printing</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="threads-in-conventional-processor">Threads in Conventional Processor</h2>

<p><strong>Single-Core system</strong></p>

<ul>
  <li>One thread runs at once</li>
  <li>When one thread stalls (for example, waiting for memory):
    <ul>
      <li>Architectural state of that thread stored</li>
      <li>Architectural state of waiting thread loaded into processor and it runs</li>
      <li>Called <strong>context switching</strong></li>
    </ul>
  </li>
  <li>Appears to user like all threads running simultaneously
    <ul>
      <li>ë™ì‹œì— ì‹¤í–‰ì´ ë˜ëŠ” ê²ƒì²˜ëŸ¼ ë³´ì´ì§€ë§Œ ì‹¤ì œë¡œëŠ” ì´ê±°í–ˆë‹¤ ì €ê±°í–ˆë‹¤ context switchingì´ ì´ë£¨ì–´ì§€ëŠ” ê²ƒ</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="multithreaded-processor">Multithreaded processor</h2>

<p>threadë¥¼ ì—¬ëŸ¬ê°œë¡œ ë™ì‹œì— í•  ìˆ˜ ìˆëŠ” hardware</p>

<ul>
  <li>Has multiple copies of <strong>architectural state</strong> (PC, reg)</li>
  <li>Multiple threads can be <strong>active</strong> at a time:
    <ul>
      <li>When one thread stalls, another can run immediately  (without any delay) because PC and registers are already available.</li>
      <li>If one thread canâ€™t keep all execution units busy,  another thread can use idle units.</li>
    </ul>
  </li>
  <li>Does not increase instruction-level parallelism  (ILP) of single thread, but increases throughput</li>
</ul>

<blockquote>
  <p>Intel calls this â€œhyperthreadingâ€</p>
</blockquote>

<p><br /></p>

<h2 id="multiprocessors">Multiprocessors</h2>

<ul>
  <li>Multiple processors (cores) with a method of communication between them</li>
  <li>Types:
    <ul>
      <li>Homogeneous: multiple cores with shared memory</li>
      <li>Heterogeneous: separate cores for different tasks (for example, DSP and CPU in cell phone)</li>
      <li>Clusters: each core has own memory system</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="ì°¸ê³ ë¬¸í—Œ-reference">ì°¸ê³ ë¬¸í—Œ (reference)</h2>

<ul>
  <li>Patterson &amp; Hennessyâ€™s: Computer  Architecture: A Quantitative Approach</li>
  <li>Conferences:</li>
  <li><a href="www.cs.wisc.edu/~arch/www/">www.cs.wisc.edu/~arch/www/</a></li>
  <li>ISCA (International Symposium on Computer  Architecture)</li>
  <li>HPCA (International Symposium on High Performance  Computer Architecture)</li>
</ul>

:ET