# 16-Bit-carry-look-ahead-Adder-using-Verilog

Carry look ahead Adder(Gate level implementation)<br/>
INSIDE BLOCK DIAGRAM ( different blocks to perform different operations )<br/>
![image](https://user-images.githubusercontent.com/66966915/183277311-ffedbd93-382b-4cba-9915-8ea770c0486d.png)
INSIDE ADD1 MODULE<br/>
![image](https://user-images.githubusercontent.com/66966915/183277376-a797ce9b-728a-41a7-b03c-a1aaedcb8147.png)
EXAMPLE<br/>
A=16'b1010101111110101 ===========>44021 in decimal<br/>
B=16'b1111111011110101 ===========>65269 in decimal<br/>
![image](https://user-images.githubusercontent.com/66966915/183277587-8656cf89-4207-442d-9528-756f1a731ea6.png)<br/><br/>
RESULT=11010101011101010 ===========>109290 in decimal<br/>
