INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Project/case/case.srcs/sources_1/new/case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module case_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Project/case/case.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
