#
# Copyright (c) 2014-2015 Google, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
# 1. Redistributions of source code must retain the above copyright notice,
# this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright notice,
# this list of conditions and the following disclaimer in the documentation
# and/or other materials provided with the distribution.
# 3. Neither the name of the copyright holder nor the names of its
# contributors may be used to endorse or promote products derived from this
# software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
# OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
# WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
# OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
# ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# For a description of the syntax of this configuration file,
# see misc/tools/kconfig-language.txt.
#

comment "Toshiba Bridge Configuration Options"

choice
	prompt "Toshiba Bridge chip configuration options"
	default ARCH_CHIP_APBRIDGE
	depends on ARCH_CHIP_TSB

config ARCH_CHIP_APBRIDGE
	bool "APBridge"
	select ARCH_CORTEXM3
	select ARCH_HAVE_UART
	---help---
		Toshiba APBridge

config ARCH_CHIP_GPBRIDGE
	bool "GPBridge"
	select ARCH_CORTEXM3
	select ARCH_HAVE_UART
	---help---
		Toshiba GPBridge

endchoice

choice TSB_CHIP_REV
	prompt "Toshiba Bridge chip silicon revision"
	default TSB_CHIP_REV_ES2
	depends on ARCH_CHIP_TSB

config TSB_CHIP_REV_ES2
	bool "ES2"
	---help---
		Silicon Revision 2
endchoice

config TSB_CHIP_REV
	string
	default "es2" if TSB_CHIP_REV_ES2

config ARCH_CHIP_DEVICE_GDMAC
    bool "GDMAC support"
    depends on TSB_CHIP_REV_ES2
    select DEVICE_CORE
    ---help---
        TSB GDMAC Driver

config ARCH_UNIPROTX_USE_DMA
    bool "Enable DMA for Unipro TX"
    depends on ARCH_CHIP_DEVICE_GDMAC
    ---help---
        Enable UniPro TX to utilize DMA to move data.

choice
	prompt "Toshiba PinShare1 conflict"
	default ARCH_CHIP_PINSHARE1_NONE
	depends on ARCH_CHIP_GPBRIDGE
	---help---
		The Toshiba GPBridge PWM, SPI Bitbang, and UART drivers
		conflict at PinShare1 so only one can be enabled at a time.

config ARCH_CHIP_PINSHARE1_NONE
	bool "None"
	---help---
		Disable PWM, SPI, and UART drivers

config ARCH_CHIP_DEVICE_PWM
	bool "PWM Support"
	select DEVICE_CORE
	---help---
		TSB PWM controller driver

config ARCH_CHIP_DEVICE_SPI_BITBANG
	bool "SPI Bit-Bang driver support"
	depends on ARCH_CHIP_DEVICE_SPI
	select DEVICE_CORE
	---help---
		TSB SPI Bit-Bang Device Driver

config ARCH_CHIP_DEVICE_UART
	bool "UART Support"
	select DEVICE_CORE
	---help---
		TSB UART Driver

endchoice

choice
	prompt "Toshiba PinShare4 conflict"
	default ARCH_CHIP_PINSHARE4_NONE
	depends on ARCH_CHIP_TSB
	---help---
		The Toshiba GPBridge ETM and I2S driver conflict at
		PinShare4 so only one can be enabled at a time.

config ARCH_CHIP_PINSHARE4_NONE
	bool "None"
	---help---
		Disable ETM and I2S driver

config TSB_PINSHARE_ETM
	bool "Enable ETM PINSHARE at Boot"
	---help---
		Enable ETM PINSHARE at Boot

config ARCH_CHIP_TSB_I2S
	bool "I2S Support"
	depends on ARCH_CHIP_GPBRIDGE
	select DEVICE_CORE
	select LIB_RING_BUF
	select ARCH_CHIP_TSB_PLL
	select ARCH_CHIP_DEVICE_I2S
	---help---
		TSB I2S Controller Driver

endchoice

config ARCH_CHIP_USB_COMMON
	bool
	select CLOCK_MONOTONIC

config ARCH_CHIP_USB_HCD
	bool "USB Host Support"
	depends on ARCH_CHIP_GPBRIDGE
	default n
	select DEVICE_CORE
	select ARCH_CHIP_USB_COMMON
	---help---
		Synopsys USB Host Controller Driver

config ARCH_CHIP_USB_PCD
	bool "USB Device Support"
	depends on ARCH_CHIP_APBRIDGE
	default y
	select DEVICE_CORE
	select ARCH_CHIP_USB_COMMON
	---help---
		Synopsys USB Device Driver

config DWC_QUIET
	bool "Make DWC driver quiet (no printf)"
	depends on ARCH_CHIP_USB_COMMON
	default n

config ARA_USB_DEBUG
	bool "Enable DWC Debug"
	depends on ARCH_CHIP_USB_PCD || ARCH_CHIP_USB_HCD
	depends on !DWC_QUIET

config ARCH_CHIP_DEVICE_PLL
	bool
	default n

config ARCH_CHIP_TSB_PLL
	bool "PLL Support"
	depends on ARCH_CHIP_GPBRIDGE
	select DEVICE_CORE
	select ARCH_CHIP_DEVICE_PLL
	default n
	---help---
		TSB PLL Controller Driver

config ARCH_CHIP_DEVICE_I2S
	bool
	default n

config ARCH_CHIP_DEVICE_SPI
	bool "SPI Master Support"
	depends on ARCH_CHIP_GPBRIDGE
	select DEVICE_CORE
	default n
	---help---
		TSB SPI Master Driver

choice
	prompt "Drive Strength for the TRACE Signals"
	default TSB_TRACE_DRIVESTRENGTH_MAX
	depends on TSB_PINSHARE_ETM

config TSB_TRACE_DRIVESTRENGTH_MIN
	bool "Minimum Drive Strength (2ma)"
	---help---
		Selects the lowest possible drive strength for the TRACE signals

config TSB_TRACE_DRIVESTRENGTH_DEFAULT
	bool "Default Drive Strength (4ma)"
	---help---
		Selects a mid-range drive strength for the TRACE signals

config TSB_TRACE_DRIVESTRENGTH_MAX
	bool "Maximum Drive Strength (8ma)"
	---help---
		Selects the highest possible drive strength for the TRACE signals

endchoice
