INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/lab/lab_3/lab_3.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/lab/lab_3/lab_3.srcs/sim_1/new/lab_3_uut.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab_3_uut
