<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

</twCmdLine><twDesign>ISERDES_8bit.ncd</twDesign><twDesignPath>ISERDES_8bit.ncd</twDesignPath><twPCF>ISERDES_8bit.pcf</twPCF><twPcfPath>ISERDES_8bit.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1148"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Qclock = PERIOD &quot;Qclock&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>168</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.831</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y207.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.169</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.403</twTotPathDel><twClkSkew dest = "0.456" src = "0.696">0.240</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>2.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.338</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.234</twTotPathDel><twClkSkew dest = "0.456" src = "0.696">0.240</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>2.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.482</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_13</twDest><twTotPathDel>2.295</twTotPathDel><twClkSkew dest = "0.456" src = "0.491">0.035</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;13&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_13</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>2.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_9 (SLICE_X51Y205.CIN), 8 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.196</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_9</twDest><twTotPathDel>2.231</twTotPathDel><twClkSkew dest = "0.116" src = "0.501">0.385</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;9&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_9</twBEL></twPathDel><twLogDel>1.650</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>2.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.365</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_9</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew dest = "0.116" src = "0.501">0.385</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;9&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_9</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>2.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.494</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_9</twDest><twTotPathDel>2.123</twTotPathDel><twClkSkew dest = "0.296" src = "0.491">0.195</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;9&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_9</twBEL></twPathDel><twLogDel>1.550</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>2.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_12 (SLICE_X51Y207.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.221</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_12</twDest><twTotPathDel>2.351</twTotPathDel><twClkSkew dest = "0.456" src = "0.696">0.240</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_0</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_12</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.390</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_12</twDest><twTotPathDel>2.182</twTotPathDel><twClkSkew dest = "0.456" src = "0.696">0.240</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_1</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_12</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y201.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y201.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y201.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;0&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;1&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_12</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>2.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.534</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_12</twDest><twTotPathDel>2.243</twTotPathDel><twClkSkew dest = "0.456" src = "0.491">0.035</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_3</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y202.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;3&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y203.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y204.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y204.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y205.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y205.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;8&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y206.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y207.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>PhaseSwitch/TimingCnt/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y207.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;12&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;12&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_12</twBEL></twPathDel><twLogDel>1.670</twLogDel><twRouteDel>0.573</twRouteDel><twTotDel>2.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X50Y203.F4), 4 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.634</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_6</twSrc><twDest BELType="FF">PhaseSwitch/Sync_TRG1</twDest><twTotPathDel>0.829</twTotPathDel><twClkSkew dest = "0.491" src = "0.296">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_6</twSrc><twDest BELType='FF'>PhaseSwitch/Sync_TRG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y203.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/Sync_TRG1</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000068</twBEL><twBEL>PhaseSwitch/Sync_TRG1</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>0.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.861</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_5</twSrc><twDest BELType="FF">PhaseSwitch/Sync_TRG1</twDest><twTotPathDel>0.871</twTotPathDel><twClkSkew dest = "0.124" src = "0.114">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_5</twSrc><twDest BELType='FF'>PhaseSwitch/Sync_TRG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y203.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;4&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y203.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/Sync_TRG1</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000068</twBEL><twBEL>PhaseSwitch/Sync_TRG1</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType="FF">PhaseSwitch/Sync_TRG1</twDest><twTotPathDel>1.077</twTotPathDel><twClkSkew dest = "0.491" src = "0.296">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_7</twSrc><twDest BELType='FF'>PhaseSwitch/Sync_TRG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y204.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;6&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y202.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y202.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000041</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y203.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>PhaseSwitch/Sync_TRG1_cmp_eq000041</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y203.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>PhaseSwitch/Sync_TRG1</twComp><twBEL>PhaseSwitch/Sync_TRG1_cmp_eq000068</twBEL><twBEL>PhaseSwitch/Sync_TRG1</twBEL></twPathDel><twLogDel>0.351</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_11 (SLICE_X51Y206.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_11</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_11</twDest><twTotPathDel>0.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_11</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y206.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y206.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;10&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;11&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;11&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_11</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PhaseSwitch/TimingCnt/count_2 (SLICE_X51Y202.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType="FF">PhaseSwitch/TimingCnt/count_2</twDest><twTotPathDel>0.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PhaseSwitch/TimingCnt/count_2</twSrc><twDest BELType='FF'>PhaseSwitch/TimingCnt/count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twSrcClk><twPathDel><twSite>SLICE_X51Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y202.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y202.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PhaseSwitch/TimingCnt/count&lt;2&gt;</twComp><twBEL>PhaseSwitch/TimingCnt/count&lt;2&gt;_rt</twBEL><twBEL>PhaseSwitch/TimingCnt/Mcount_count_xor&lt;2&gt;</twBEL><twBEL>PhaseSwitch/TimingCnt/count_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Quarts</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP &quot;Qclock&quot; 25 ns HIGH 50% INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_0/CK" locationPin="SLICE_X51Y201.CLK" clockNet="Quarts"/><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;0&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_1/CK" locationPin="SLICE_X51Y201.CLK" clockNet="Quarts"/><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PhaseSwitch/TimingCnt/count&lt;2&gt;/CLK" logResource="PhaseSwitch/TimingCnt/count_2/CK" locationPin="SLICE_X51Y202.CLK" clockNet="Quarts"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;</twPinLimitBanner><twPinLimit anchorID="40" type="MAXPERIOD" name="Tdcmpco" slack="3.126" period="12.500" constraintValue="12.500" deviceLimit="15.626" freqLimit="63.996" physResource="DLL/DCM_ADV_INST/CLK2X" logResource="DLL/DCM_ADV_INST/CLK2X" locationPin="DCM_ADV_X0Y7.CLK2X" clockNet="DLL/CLK2X_BUF"/><twPinLimit anchorID="41" type="MAXPERIOD" name="Tdcmpc" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLKIN" logResource="DLL/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y7.CLKIN" clockNet="DLL/CLKIN_IBUFG"/><twPinLimit anchorID="42" type="MAXPERIOD" name="Tdcmpco" slack="6.251" period="25.000" constraintValue="25.000" deviceLimit="31.251" freqLimit="31.999" physResource="DLL/DCM_ADV_INST/CLK0" logResource="DLL/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y7.CLK0" clockNet="DLL/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_DCO0 = PERIOD &quot;ADC_DCO_LVDS0&quot; 3125 ps HIGH 50 %;" ScopeName="">TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">2</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>3.109</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DataP_0 (SLICE_X85Y188.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">DataP_0</twDest><twTotPathDel>3.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>DataP_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y125.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y188.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y188.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DataP&lt;1&gt;</twComp><twBEL>DataP_0</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>2.223</twRouteDel><twTotDel>3.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DataN_0 (SLICE_X85Y189.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">IDDR_inst/FF3</twSrc><twDest BELType="FF">DataN_0</twDest><twTotPathDel>3.103</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF3</twSrc><twDest BELType='FF'>DataN_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y125.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y189.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.236</twDelInfo><twComp>Test_8_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y189.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DataN&lt;1&gt;</twComp><twBEL>DataN_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.236</twRouteDel><twTotDel>3.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_del_0 (SLICE_X85Y192.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.687</twSlack><twSrc BELType="FF">DataN_0</twSrc><twDest BELType="FF">DataN_del_0</twDest><twTotPathDel>1.388</twTotPathDel><twClkSkew dest = "0.480" src = "0.530">0.050</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_0</twSrc><twDest BELType='FF'>DataN_del_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DCO</twSrcClk><twPathDel><twSite>SLICE_X85Y189.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>DataN&lt;1&gt;</twComp><twBEL>DataN_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y192.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>DataN&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y192.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>DataN_del&lt;1&gt;</twComp><twBEL>DataN_del_0</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.756</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DataN_0 (SLICE_X85Y189.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-2.078</twSlack><twSrc BELType="FF">IDDR_inst/FF3</twSrc><twDest BELType="FF">DataN_0</twDest><twTotPathDel>2.518</twTotPathDel><twClkSkew dest = "5.112" src = "0.516">-4.596</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF3</twSrc><twDest BELType='FF'>DataN_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y125.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y189.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.057</twDelInfo><twComp>Test_8_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y189.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>DataN&lt;1&gt;</twComp><twBEL>DataN_0</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DataP_0 (SLICE_X85Y188.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-2.072</twSlack><twSrc BELType="FF">IDDR_inst/FF2</twSrc><twDest BELType="FF">DataP_0</twDest><twTotPathDel>2.524</twTotPathDel><twClkSkew dest = "5.112" src = "0.516">-4.596</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>IDDR_inst/FF2</twSrc><twDest BELType='FF'>DataP_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>ILOGIC_X0Y125.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.547</twDelInfo><twComp>Data_p</twComp><twBEL>IDDR_inst/FF2</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y188.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.045</twDelInfo><twComp>Data_p</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.068</twDelInfo><twComp>DataP&lt;1&gt;</twComp><twBEL>DataP_0</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DataN_del_3 (SLICE_X84Y190.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">DataN_3</twSrc><twDest BELType="FF">DataN_del_3</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew dest = "0.122" src = "0.112">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DataN_3</twSrc><twDest BELType='FF'>DataN_del_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">DCO</twSrcClk><twPathDel><twSite>SLICE_X85Y190.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>DataN&lt;3&gt;</twComp><twBEL>DataN_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y190.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>DataN&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y190.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>DataN_del&lt;3&gt;</twComp><twBEL>DataN_del_3</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">DCO</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP &quot;ADC_DCO_LVDS0&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINLOWPULSE" name="Tcl" slack="2.067" period="3.125" constraintValue="1.562" deviceLimit="0.529" physResource="DataN&lt;1&gt;/CLK" logResource="DataN_1/CK" locationPin="SLICE_X85Y189.CLK" clockNet="DCO"/><twPinLimit anchorID="58" type="MINLOWPULSE" name="Tcl" slack="2.067" period="3.125" constraintValue="1.562" deviceLimit="0.529" physResource="DataN&lt;1&gt;/CLK" logResource="DataN_0/CK" locationPin="SLICE_X85Y189.CLK" clockNet="DCO"/><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tcl" slack="2.067" period="3.125" constraintValue="1.562" deviceLimit="0.529" physResource="DataN&lt;3&gt;/CLK" logResource="DataN_3/CK" locationPin="SLICE_X85Y190.CLK" clockNet="DCO"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.344</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_15 (SLICE_X102Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.328</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_15</twDest><twTotPathDel>3.235</twTotPathDel><twClkSkew dest = "5.956" src = "7.505">1.549</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TriggerData_15</twComp><twBEL>TriggerData_15</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>1.784</twRouteDel><twTotDel>3.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_9 (SLICE_X95Y172.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.335</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_9</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "5.924" src = "7.505">1.581</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y172.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>TriggerData_9</twComp><twBEL>TriggerData_9</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TriggerData_8 (SLICE_X95Y172.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.335</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">TriggerData_8</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "5.924" src = "7.505">1.581</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>TriggerData_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y172.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y172.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>TriggerData_9</twComp><twBEL>TriggerData_8</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PowerUp2/Trig (SLICE_X72Y144.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.610</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">PowerUp2/Trig</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "0.740" src = "0.753">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>PowerUp2/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X74Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y144.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y144.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig_mux00001</twBEL><twBEL>PowerUp2/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PowerUp2/Trig (SLICE_X72Y144.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">PowerUp2/Trig</twDest><twTotPathDel>0.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>PowerUp2/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X72Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y144.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.538</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y144.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.143</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig_mux00001</twBEL><twBEL>PowerUp2/Trig</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PowerUp1/Trig (SLICE_X74Y144.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.009</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">PowerUp1/Trig</twDest><twTotPathDel>1.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>PowerUp1/Trig</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X74Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y144.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.555</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y144.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig_mux0000_f5</twBEL><twBEL>PowerUp1/Trig</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>1.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp1/Trig/CLK" logResource="PowerUp1/Trig/CK" locationPin="SLICE_X74Y144.CLK" clockNet="Clk40"/><twPinLimit anchorID="75" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp2/Trig/CLK" logResource="PowerUp2/Trig/CK" locationPin="SLICE_X72Y144.CLK" clockNet="Clk40"/><twPinLimit anchorID="76" type="MINLOWPULSE" name="Tcl" slack="23.942" period="25.000" constraintValue="12.500" deviceLimit="0.529" physResource="PowerUp0/CLK" logResource="PowerUp0/CK" locationPin="SLICE_X74Y149.CLK" clockNet="Clk40"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>649</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>225</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.818</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Led_B/ES1/Trig0 (SLICE_X60Y175.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.682</twSlack><twSrc BELType="FF">FastTrigDes_o</twSrc><twDest BELType="FF">Led_B/ES1/Trig0</twDest><twTotPathDel>3.431</twTotPathDel><twClkSkew dest = "1.620" src = "1.759">0.139</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>FastTrigDes_o</twSrc><twDest BELType='FF'>Led_B/ES1/Trig0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X90Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>FastTrigDes_o</twComp><twBEL>FastTrigDes_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y175.BY</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.791</twDelInfo><twComp>FastTrigDes_o</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y175.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Led_B/ES1/Trig1</twComp><twBEL>Led_B/ES1/Trig0</twBEL></twPathDel><twLogDel>0.640</twLogDel><twRouteDel>2.791</twRouteDel><twTotDel>3.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TrigDes_o (SLICE_X96Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.901</twSlack><twSrc BELType="FF">Amp_Trig/Trig</twSrc><twDest BELType="FF">TrigDes_o</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Amp_Trig/Trig</twSrc><twDest BELType='FF'>TrigDes_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X87Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Amp_Trig/Trig</twComp><twBEL>Amp_Trig/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>Amp_Trig/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>TrigDes_o</twComp><twBEL>TrigDes_o</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Sub_Ped_6 (SLICE_X78Y144.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.189</twSlack><twSrc BELType="RAM">Mrom__varindex0000</twSrc><twDest BELType="FF">Sub_Ped_6</twDest><twTotPathDel>3.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.248</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>Mrom__varindex0000</twSrc><twDest BELType='FF'>Sub_Ped_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X2Y18.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>RAMB16_X2Y18.DOA6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y144.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>rdata&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y144.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Sub_Ped&lt;7&gt;</twComp><twBEL>Sub_Ped_6</twBEL></twPathDel><twLogDel>2.380</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>3.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mrom__varindex0000 (RAMB16_X2Y18.ENA), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">EnImRam</twSrc><twDest BELType="RAM">Mrom__varindex0000</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew dest = "0.782" src = "0.794">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EnImRam</twSrc><twDest BELType='RAM'>Mrom__varindex0000</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>EnImRam</twComp><twBEL>EnImRam</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.ENA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>EnImRam</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trckc_ENA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>Mrom__varindex0000</twComp><twBEL>Mrom__varindex0000</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>1.9</twPctLog><twPctRoute>98.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EnImRam (SLICE_X74Y148.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">CntTest/count_8</twSrc><twDest BELType="FF">EnImRam</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CntTest/count_8</twSrc><twDest BELType='FF'>EnImRam</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X75Y148.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp><twBEL>CntTest/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y148.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>CntTest/count&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y148.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>EnImRam</twComp><twBEL>EnImRam_rstpot1</twBEL><twBEL>EnImRam</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GroupValue_Up_LT (SLICE_X82Y145.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">AverData_7</twSrc><twDest BELType="FF">GroupValue_Up_LT</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "0.833" src = "0.822">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AverData_7</twSrc><twDest BELType='FF'>GroupValue_Up_LT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X80Y145.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>AverData&lt;7&gt;</twComp><twBEL>AverData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y145.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>AverData&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y145.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.141</twDelInfo><twComp>GroupValue_Up_LT</twComp><twBEL>GroupValue_Up_LT_rstpot1</twBEL><twBEL>GroupValue_Up_LT</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ADC_CLK_OBUF</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="10.000" period="12.500" constraintValue="12.500" deviceLimit="2.500" freqLimit="400.000" physResource="Mrom__varindex0000/CLKA" logResource="Mrom__varindex0000/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="92" type="MINLOWPULSE" name="Twpl" slack="11.100" period="12.500" constraintValue="6.250" deviceLimit="0.700" physResource="AllReset/CLK" logResource="Mshreg_AllReset/SRL16E/WS" locationPin="SLICE_X86Y147.CLK" clockNet="ADC_CLK_OBUF"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Twph" slack="11.128" period="12.500" constraintValue="6.250" deviceLimit="0.686" physResource="AllReset/CLK" logResource="Mshreg_AllReset/SRL16E/WS" locationPin="SLICE_X86Y147.CLK" clockNet="ADC_CLK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_MuxClock_in = PERIOD &quot;MuxClock_in&quot; 25 ns HIGH 50 % INPUT_JITTER 375 ps;" ScopeName="">TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;</twConstName><twItemCnt>118</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.562</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_4 (SLICE_X54Y161.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.719</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_4</twDest><twTotPathDel>3.853</twTotPathDel><twClkSkew dest = "5.695" src = "5.735">0.040</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X74Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y161.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;4&gt;</twComp><twBEL>ADCTest/count_4</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>3.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.934</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_4</twDest><twTotPathDel>3.651</twTotPathDel><twClkSkew dest = "5.695" src = "5.722">0.027</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X72Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y161.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>ADCTest/count&lt;4&gt;</twComp><twBEL>ADCTest/count_4</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>3.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_0 (SLICE_X55Y159.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.767</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_0</twDest><twTotPathDel>3.749</twTotPathDel><twClkSkew dest = "5.639" src = "5.735">0.096</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X74Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;0&gt;</twComp><twBEL>ADCTest/count_0</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.982</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_0</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "5.639" src = "5.722">0.083</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X72Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;0&gt;</twComp><twBEL>ADCTest/count_0</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>1.955</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ADCTest/count_1 (SLICE_X55Y159.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.767</twSlack><twSrc BELType="FF">PowerUp1/Trig</twSrc><twDest BELType="FF">ADCTest/count_1</twDest><twTotPathDel>3.749</twTotPathDel><twClkSkew dest = "5.639" src = "5.735">0.096</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp1/Trig</twSrc><twDest BELType='FF'>ADCTest/count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X74Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp1/Trig</twComp><twBEL>PowerUp1/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>PowerUp1/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;0&gt;</twComp><twBEL>ADCTest/count_1</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.982</twSlack><twSrc BELType="FF">PowerUp2/Trig</twSrc><twDest BELType="FF">ADCTest/count_1</twDest><twTotPathDel>3.547</twTotPathDel><twClkSkew dest = "5.639" src = "5.722">0.083</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.375" fDCMJit="0.120" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.388</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>PowerUp2/Trig</twSrc><twDest BELType='FF'>ADCTest/count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk40</twSrcClk><twPathDel><twSite>SLICE_X72Y144.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PowerUp2/Trig</twComp><twBEL>PowerUp2/Trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y144.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>PowerUp2/Trig</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y144.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>PwrUpReset</twComp><twBEL>PwrUpReset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y159.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>PwrUpReset</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y159.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>ADCTest/count&lt;0&gt;</twComp><twBEL>ADCTest/count_1</twBEL></twPathDel><twLogDel>1.592</twLogDel><twRouteDel>1.955</twRouteDel><twTotDel>3.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_13 (SLICE_X43Y137.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_12</twSrc><twDest BELType="FF">ShiftReg_test/tmp_13</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_12</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X43Y137.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;13&gt;</twComp><twBEL>ShiftReg_test/tmp_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y137.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ShiftReg_test/tmp&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y137.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>ShiftReg_test/tmp&lt;13&gt;</twComp><twBEL>ShiftReg_test/tmp_13</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_31 (SLICE_X45Y145.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_30</twSrc><twDest BELType="FF">ShiftReg_test/tmp_31</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_30</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X45Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;31&gt;</twComp><twBEL>ShiftReg_test/tmp_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y145.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ShiftReg_test/tmp&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y145.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>ShiftReg_test/tmp&lt;31&gt;</twComp><twBEL>ShiftReg_test/tmp_31</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ShiftReg_test/tmp_17 (SLICE_X43Y139.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">ShiftReg_test/tmp_16</twSrc><twDest BELType="FF">ShiftReg_test/tmp_17</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ShiftReg_test/tmp_16</twSrc><twDest BELType='FF'>ShiftReg_test/tmp_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X43Y139.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>ShiftReg_test/tmp&lt;17&gt;</twComp><twBEL>ShiftReg_test/tmp_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y139.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ShiftReg_test/tmp&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y139.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>ShiftReg_test/tmp&lt;17&gt;</twComp><twBEL>ShiftReg_test/tmp_17</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">ADC_SCLK_OBUF</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;</twPinLimitBanner><twPinLimit anchorID="114" type="MINLOWPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;13&gt;/SR" logResource="ShiftReg_test/tmp_13/SR" locationPin="SLICE_X43Y137.SR" clockNet="ADCtest_reg_sset"/><twPinLimit anchorID="115" type="MINHIGHPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;13&gt;/SR" logResource="ShiftReg_test/tmp_13/SR" locationPin="SLICE_X43Y137.SR" clockNet="ADCtest_reg_sset"/><twPinLimit anchorID="116" type="MINLOWPULSE" name="Trpw" slack="48.638" period="50.000" constraintValue="25.000" deviceLimit="0.681" physResource="ShiftReg_test/tmp&lt;13&gt;/SR" logResource="ShiftReg_test/tmp_12/SR" locationPin="SLICE_X43Y137.SR" clockNet="ADCtest_reg_sset"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="117"><twConstRollup name="TS_MuxClock_in" fullName="TS_MuxClock_in = PERIOD TIMEGRP &quot;MuxClock_in&quot; 25 ns HIGH 50% INPUT_JITTER         0.375 ns;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="10.344" errors="0" errorRollup="0" items="0" itemsRollup="802"/><twConstRollup name="TS_DLL_CLK0_BUF" fullName="TS_DLL_CLK0_BUF = PERIOD TIMEGRP &quot;DLL_CLK0_BUF&quot; TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="25.000" prefType="period" actual="10.344" actualRollup="N/A" errors="0" errorRollup="0" items="35" itemsRollup="0"/><twConstRollup name="TS_DLL_CLK2X_BUF" fullName="TS_DLL_CLK2X_BUF = PERIOD TIMEGRP &quot;DLL_CLK2X_BUF&quot; TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="12.500" prefType="period" actual="3.818" actualRollup="N/A" errors="0" errorRollup="0" items="649" itemsRollup="0"/><twConstRollup name="TS_DLL_CLKDV_BUF" fullName="TS_DLL_CLKDV_BUF = PERIOD TIMEGRP &quot;DLL_CLKDV_BUF&quot; TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;" type="child" depth="1" requirement="50.000" prefType="period" actual="8.562" actualRollup="N/A" errors="0" errorRollup="0" items="118" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="118">1</twUnmetConstCnt><twDataSheet anchorID="119" twNameLen="17"><twClk2SUList anchorID="120" twDestWidth="17"><twDest>ADC_DCO_LVDS&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>3.109</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>3.109</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="121" twDestWidth="17"><twDest>ADC_DCO_LVDS_n&lt;0&gt;</twDest><twClk2SU><twSrc>ADC_DCO_LVDS&lt;0&gt;</twSrc><twRiseRise>3.109</twRiseRise></twClk2SU><twClk2SU><twSrc>ADC_DCO_LVDS_n&lt;0&gt;</twSrc><twRiseRise>3.109</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="122" twDestWidth="11"><twDest>MuxClock_in</twDest><twClk2SU><twSrc>MuxClock_in</twSrc><twRiseRise>5.172</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="123" twDestWidth="6"><twDest>Qclock</twDest><twClk2SU><twSrc>Qclock</twSrc><twRiseRise>2.831</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="124"><twErrCnt>2</twErrCnt><twScore>4150</twScore><twSetupScore>0</twSetupScore><twHoldScore>4150</twHoldScore><twConstCov><twPathCnt>986</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>547</twConnCnt></twConstCov><twStats anchorID="125"><twMinPer>10.344</twMinPer><twFootnote number="1" /><twMaxFreq>96.674</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jan 25 18:06:19 2019 </twTimestamp></twFoot><twClientInfo anchorID="126"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 375 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
