Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Jan 21 18:41:00 2019
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8222 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.293        0.000                      0                18212        0.048        0.000                      0                18212        3.000        0.000                       0                  8228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.293        0.000                      0                18212        0.132        0.000                      0                18212        8.750        0.000                       0                  8224  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.295        0.000                      0                18212        0.132        0.000                      0                18212        8.750        0.000                       0                  8224  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.293        0.000                      0                18212        0.048        0.000                      0                18212  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.293        0.000                      0                18212        0.048        0.000                      0                18212  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.641ns (24.389%)  route 14.388ns (75.611%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.771    18.284    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.912ns  (logic 4.641ns (24.540%)  route 14.271ns (75.460%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.654    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 4.641ns (24.664%)  route 14.176ns (75.336%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.845    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 4.641ns (24.845%)  route 14.038ns (75.155%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.708    17.935    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.048    -0.252 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[1]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.252    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131    -0.384    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.405    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.405    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.575    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y54          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/Q
                         net (fo=17, routed)          0.179    -0.263    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[5]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.254    -0.531    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.401    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.298    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[18]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[18]_i_1__33/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[18]
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.912    -0.761    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.393    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X47Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[7]
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[15]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[15]
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X47Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.304    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[1]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.259    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[17]
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.248    -0.519    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120    -0.399    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.668    -0.496    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.268    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.223    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.945    -0.728    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.363    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.323    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_1[3]
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[19]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.278    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[19]
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.914    -0.759    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.092    -0.421    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.738%)  route 0.220ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/Q
                         net (fo=17, routed)          0.220    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.956    -0.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.641ns (24.389%)  route 14.388ns (75.611%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.771    18.284    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.912ns  (logic 4.641ns (24.540%)  route 14.271ns (75.460%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.654    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 4.641ns (24.664%)  route 14.176ns (75.336%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.845    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 4.641ns (24.845%)  route 14.038ns (75.155%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.708    17.935    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.048    -0.252 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[1]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.252    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131    -0.384    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.405    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.405    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.575    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y54          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/Q
                         net (fo=17, routed)          0.179    -0.263    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[5]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.254    -0.531    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.401    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.298    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[18]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[18]_i_1__33/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[18]
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.912    -0.761    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.393    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X47Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[7]
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[15]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[15]
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/C
                         clock pessimism              0.248    -0.521    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.120    -0.401    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X47Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.304    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[1]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.259    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[17]
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.248    -0.519    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120    -0.399    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.668    -0.496    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.268    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.223    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.945    -0.728    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.363    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.323    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_1[3]
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[19]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.278    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[19]
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.914    -0.759    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.092    -0.421    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.738%)  route 0.220ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/Q
                         net (fo=17, routed)          0.220    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.956    -0.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.466    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.283    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.641ns (24.389%)  route 14.388ns (75.611%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.771    18.284    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.912ns  (logic 4.641ns (24.540%)  route 14.271ns (75.460%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.654    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 4.641ns (24.664%)  route 14.176ns (75.336%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.845    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 4.641ns (24.845%)  route 14.038ns (75.155%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.708    17.935    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.048    -0.252 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[1]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.252    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.321    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.321    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.575    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y54          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/Q
                         net (fo=17, routed)          0.179    -0.263    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[5]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.084    -0.447    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.317    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.298    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[18]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[18]_i_1__33/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[18]
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.912    -0.761    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.309    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X47Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[7]
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[15]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[15]
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X47Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.304    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[1]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.259    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[17]
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120    -0.315    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.668    -0.496    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.268    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.223    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.945    -0.728    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.323    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_1[3]
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[19]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.278    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[19]
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.914    -0.759    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.092    -0.337    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.738%)  route 0.220ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/Q
                         net (fo=17, routed)          0.220    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.956    -0.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.084    -0.383    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.200    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.641ns (24.389%)  route 14.388ns (75.611%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.771    18.284    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.930ns  (logic 4.641ns (24.517%)  route 14.289ns (75.483%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.733    17.199    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.323 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.862    18.185    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 4.641ns (24.465%)  route 14.329ns (75.535%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.700    17.166    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.290 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.935    18.225    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.912ns  (logic 4.641ns (24.540%)  route 14.271ns (75.460%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.923    17.390    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.514 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.654    18.168    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 4.641ns (24.664%)  route 14.176ns (75.336%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.845    18.072    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.072    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.846ns  (logic 4.641ns (24.626%)  route 14.205ns (75.374%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.716    17.182    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.306 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.795    18.101    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 4.641ns (24.845%)  route 14.038ns (75.155%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X46Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[10]/Q
                         net (fo=21, routed)          0.978     0.751    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[10]_0
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     0.875 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.550     1.425    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.549 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.549    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.953     3.148    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.272 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.985     4.257    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2/O
                         net (fo=1, routed)           0.886     5.267    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I3_O)        0.124     5.391 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_2__13/O
                         net (fo=12, routed)          0.848     6.239    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.363 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.363    mfp_sys/top/cpu/core/mmu/mmuc/S[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.764 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.764    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.921 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.333     7.254    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329     7.583 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.466     8.049    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.263     8.436    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.791     9.352    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.476 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.806    10.282    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          1.015    11.421    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.446    11.991    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.124    12.115 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.757    12.871    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.995 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.455    13.450    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.574 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.382    13.956    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X55Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.080 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.191    14.270    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X55Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.394 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.718    15.112    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X55Y14         LUT5 (Prop_lut5_I1_O)        0.150    15.262 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.872    16.134    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X60Y13         LUT6 (Prop_lut6_I1_O)        0.332    16.466 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.636    17.103    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.227 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.708    17.935    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[1]
    SLICE_X14Y33         LUT3 (Prop_lut3_I0_O)        0.048    -0.252 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[1]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.252    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[1]
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.321    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X65Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[6]/Q
                         net (fo=10, routed)          0.124    -0.269    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A6
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X66Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X66Y13         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.321    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.575    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y54          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep__0/Q
                         net (fo=17, routed)          0.179    -0.263    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[5]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.084    -0.447    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.317    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.298    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[18]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[18]_i_1__33/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[18]
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.912    -0.761    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y37         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.309    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.630    -0.534    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X47Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.306    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[7]
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[15]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.261    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[15]
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.905    -0.768    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X46Y10         FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X47Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.304    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[1]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.259    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[17]
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y6          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.248    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120    -0.315    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.668    -0.496    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.268    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.223    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.945    -0.728    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y38          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.638    -0.526    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=2, routed)           0.062    -0.323    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_1[3]
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.278 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[19]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.278    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[19]
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.914    -0.759    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X27Y40         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.084    -0.429    
    SLICE_X27Y40         FDRE (Hold_fdre_C_D)         0.092    -0.337    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.738%)  route 0.220ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[9]/Q
                         net (fo=17, routed)          0.220    -0.140    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8222, routed)        0.956    -0.717    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y15         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.466    
                         clock uncertainty            0.084    -0.383    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.200    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.060    





