Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 310027b0164c41759c598c3dc6ffe980 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SY_RSFF_TEST_behav xil_defaultlib.SY_RSFF_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral_rs_ff of entity xil_defaultlib.RS_FF [rs_ff_default]
Compiling architecture sy_rsff_test of entity xil_defaultlib.sy_rsff_test
Built simulation snapshot SY_RSFF_TEST_behav
