$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  4 # x [3:0] $end
  $var wire  2 % y [1:0] $end
  $scope module encode_4to2_case $end
   $var wire  1 $ en $end
   $var wire  4 # x [3:0] $end
   $var wire  2 % y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
0$
b00 %
#2
b0001 #
#3
b0010 #
#4
b0100 #
#5
b1000 #
#6
b0000 #
1$
#7
b0001 #
#8
b0010 #
b01 %
#9
b0100 #
b10 %
#10
b1000 #
b11 %
#11
