# Additional clean files
cmake_minimum_required(VERSION 3.16)

if("${CONFIG}" STREQUAL "" OR "${CONFIG}" STREQUAL "")
  file(REMOVE_RECURSE
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\diskio.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\ff.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\ffconf.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\sleep.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\xilffs.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\xilffs_config.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\xilrsa.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\xiltimer.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\include\\xtimer_config.h"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\lib\\libxilffs.a"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\lib\\libxilrsa.a"
  "C:\\Verilog-lab\\AXI_UART_SW\\AXI_UART_PLAT\\zynq_fsbl\\zynq_fsbl_bsp\\lib\\libxiltimer.a"
  )
endif()
