/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* VO */
.set VO__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set VO__0__MASK, 0x20
.set VO__0__PC, CYREG_IO_PC_PRT15_PC5
.set VO__0__PORT, 15
.set VO__0__SHIFT, 5
.set VO__AG, CYREG_PRT15_AG
.set VO__AMUX, CYREG_PRT15_AMUX
.set VO__BIE, CYREG_PRT15_BIE
.set VO__BIT_MASK, CYREG_PRT15_BIT_MASK
.set VO__BYP, CYREG_PRT15_BYP
.set VO__CTL, CYREG_PRT15_CTL
.set VO__DM0, CYREG_PRT15_DM0
.set VO__DM1, CYREG_PRT15_DM1
.set VO__DM2, CYREG_PRT15_DM2
.set VO__DR, CYREG_PRT15_DR
.set VO__INP_DIS, CYREG_PRT15_INP_DIS
.set VO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set VO__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set VO__LCD_EN, CYREG_PRT15_LCD_EN
.set VO__MASK, 0x20
.set VO__PORT, 15
.set VO__PRT, CYREG_PRT15_PRT
.set VO__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set VO__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set VO__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set VO__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set VO__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set VO__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set VO__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set VO__PS, CYREG_PRT15_PS
.set VO__SHIFT, 5
.set VO__SLW, CYREG_PRT15_SLW

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED */
.set LED__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LED__0__MASK, 0x80
.set LED__0__PC, CYREG_PRT1_PC7
.set LED__0__PORT, 1
.set LED__0__SHIFT, 7
.set LED__AG, CYREG_PRT1_AG
.set LED__AMUX, CYREG_PRT1_AMUX
.set LED__BIE, CYREG_PRT1_BIE
.set LED__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED__BYP, CYREG_PRT1_BYP
.set LED__CTL, CYREG_PRT1_CTL
.set LED__DM0, CYREG_PRT1_DM0
.set LED__DM1, CYREG_PRT1_DM1
.set LED__DM2, CYREG_PRT1_DM2
.set LED__DR, CYREG_PRT1_DR
.set LED__INP_DIS, CYREG_PRT1_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT1_LCD_EN
.set LED__MASK, 0x80
.set LED__PORT, 1
.set LED__PRT, CYREG_PRT1_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 7
.set LED__SLW, CYREG_PRT1_SLW

/* RTC */
.set RTC_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_isr__INTC_MASK, 0x01
.set RTC_isr__INTC_NUMBER, 0
.set RTC_isr__INTC_PRIOR_NUM, 7
.set RTC_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set RTC_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL__0__MASK, 0x10
.set SCL__0__PC, CYREG_PRT12_PC4
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 4
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x10
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 4
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA__0__MASK, 0x20
.set SDA__0__PC, CYREG_PRT12_PC5
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 5
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x20
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 5
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* M1_n */
.set M1_n__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set M1_n__0__MASK, 0x04
.set M1_n__0__PC, CYREG_PRT3_PC2
.set M1_n__0__PORT, 3
.set M1_n__0__SHIFT, 2
.set M1_n__AG, CYREG_PRT3_AG
.set M1_n__AMUX, CYREG_PRT3_AMUX
.set M1_n__BIE, CYREG_PRT3_BIE
.set M1_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M1_n__BYP, CYREG_PRT3_BYP
.set M1_n__CTL, CYREG_PRT3_CTL
.set M1_n__DM0, CYREG_PRT3_DM0
.set M1_n__DM1, CYREG_PRT3_DM1
.set M1_n__DM2, CYREG_PRT3_DM2
.set M1_n__DR, CYREG_PRT3_DR
.set M1_n__INP_DIS, CYREG_PRT3_INP_DIS
.set M1_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M1_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M1_n__LCD_EN, CYREG_PRT3_LCD_EN
.set M1_n__MASK, 0x04
.set M1_n__PORT, 3
.set M1_n__PRT, CYREG_PRT3_PRT
.set M1_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M1_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M1_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M1_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M1_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M1_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M1_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M1_n__PS, CYREG_PRT3_PS
.set M1_n__SHIFT, 2
.set M1_n__SLW, CYREG_PRT3_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT0_PC4
.set MISO__0__PORT, 0
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT0_AG
.set MISO__AMUX, CYREG_PRT0_AMUX
.set MISO__BIE, CYREG_PRT0_BIE
.set MISO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO__BYP, CYREG_PRT0_BYP
.set MISO__CTL, CYREG_PRT0_CTL
.set MISO__DM0, CYREG_PRT0_DM0
.set MISO__DM1, CYREG_PRT0_DM1
.set MISO__DM2, CYREG_PRT0_DM2
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 0
.set MISO__PRT, CYREG_PRT0_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT0_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set MOSI__0__MASK, 0x20
.set MOSI__0__PC, CYREG_PRT0_PC5
.set MOSI__0__PORT, 0
.set MOSI__0__SHIFT, 5
.set MOSI__AG, CYREG_PRT0_AG
.set MOSI__AMUX, CYREG_PRT0_AMUX
.set MOSI__BIE, CYREG_PRT0_BIE
.set MOSI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI__BYP, CYREG_PRT0_BYP
.set MOSI__CTL, CYREG_PRT0_CTL
.set MOSI__DM0, CYREG_PRT0_DM0
.set MOSI__DM1, CYREG_PRT0_DM1
.set MOSI__DM2, CYREG_PRT0_DM2
.set MOSI__DR, CYREG_PRT0_DR
.set MOSI__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI__MASK, 0x20
.set MOSI__PORT, 0
.set MOSI__PRT, CYREG_PRT0_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI__PS, CYREG_PRT0_PS
.set MOSI__SHIFT, 5
.set MOSI__SLW, CYREG_PRT0_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SCLK__0__MASK, 0x40
.set SCLK__0__PC, CYREG_PRT0_PC6
.set SCLK__0__PORT, 0
.set SCLK__0__SHIFT, 6
.set SCLK__AG, CYREG_PRT0_AG
.set SCLK__AMUX, CYREG_PRT0_AMUX
.set SCLK__BIE, CYREG_PRT0_BIE
.set SCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCLK__BYP, CYREG_PRT0_BYP
.set SCLK__CTL, CYREG_PRT0_CTL
.set SCLK__DM0, CYREG_PRT0_DM0
.set SCLK__DM1, CYREG_PRT0_DM1
.set SCLK__DM2, CYREG_PRT0_DM2
.set SCLK__DR, CYREG_PRT0_DR
.set SCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SCLK__MASK, 0x40
.set SCLK__PORT, 0
.set SCLK__PRT, CYREG_PRT0_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCLK__PS, CYREG_PRT0_PS
.set SCLK__SHIFT, 6
.set SCLK__SLW, CYREG_PRT0_SLW

/* CPUA0 */
.set CPUA0__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set CPUA0__0__MASK, 0x01
.set CPUA0__0__PC, CYREG_PRT4_PC0
.set CPUA0__0__PORT, 4
.set CPUA0__0__SHIFT, 0
.set CPUA0__AG, CYREG_PRT4_AG
.set CPUA0__AMUX, CYREG_PRT4_AMUX
.set CPUA0__BIE, CYREG_PRT4_BIE
.set CPUA0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA0__BYP, CYREG_PRT4_BYP
.set CPUA0__CTL, CYREG_PRT4_CTL
.set CPUA0__DM0, CYREG_PRT4_DM0
.set CPUA0__DM1, CYREG_PRT4_DM1
.set CPUA0__DM2, CYREG_PRT4_DM2
.set CPUA0__DR, CYREG_PRT4_DR
.set CPUA0__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA0__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA0__MASK, 0x01
.set CPUA0__PORT, 4
.set CPUA0__PRT, CYREG_PRT4_PRT
.set CPUA0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA0__PS, CYREG_PRT4_PS
.set CPUA0__SHIFT, 0
.set CPUA0__SLW, CYREG_PRT4_SLW

/* CPUA1 */
.set CPUA1__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set CPUA1__0__MASK, 0x02
.set CPUA1__0__PC, CYREG_PRT4_PC1
.set CPUA1__0__PORT, 4
.set CPUA1__0__SHIFT, 1
.set CPUA1__AG, CYREG_PRT4_AG
.set CPUA1__AMUX, CYREG_PRT4_AMUX
.set CPUA1__BIE, CYREG_PRT4_BIE
.set CPUA1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA1__BYP, CYREG_PRT4_BYP
.set CPUA1__CTL, CYREG_PRT4_CTL
.set CPUA1__DM0, CYREG_PRT4_DM0
.set CPUA1__DM1, CYREG_PRT4_DM1
.set CPUA1__DM2, CYREG_PRT4_DM2
.set CPUA1__DR, CYREG_PRT4_DR
.set CPUA1__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA1__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA1__MASK, 0x02
.set CPUA1__PORT, 4
.set CPUA1__PRT, CYREG_PRT4_PRT
.set CPUA1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA1__PS, CYREG_PRT4_PS
.set CPUA1__SHIFT, 1
.set CPUA1__SLW, CYREG_PRT4_SLW

/* CPUA2 */
.set CPUA2__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set CPUA2__0__MASK, 0x04
.set CPUA2__0__PC, CYREG_PRT4_PC2
.set CPUA2__0__PORT, 4
.set CPUA2__0__SHIFT, 2
.set CPUA2__AG, CYREG_PRT4_AG
.set CPUA2__AMUX, CYREG_PRT4_AMUX
.set CPUA2__BIE, CYREG_PRT4_BIE
.set CPUA2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA2__BYP, CYREG_PRT4_BYP
.set CPUA2__CTL, CYREG_PRT4_CTL
.set CPUA2__DM0, CYREG_PRT4_DM0
.set CPUA2__DM1, CYREG_PRT4_DM1
.set CPUA2__DM2, CYREG_PRT4_DM2
.set CPUA2__DR, CYREG_PRT4_DR
.set CPUA2__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA2__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA2__MASK, 0x04
.set CPUA2__PORT, 4
.set CPUA2__PRT, CYREG_PRT4_PRT
.set CPUA2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA2__PS, CYREG_PRT4_PS
.set CPUA2__SHIFT, 2
.set CPUA2__SLW, CYREG_PRT4_SLW

/* CPUA3 */
.set CPUA3__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set CPUA3__0__MASK, 0x08
.set CPUA3__0__PC, CYREG_PRT4_PC3
.set CPUA3__0__PORT, 4
.set CPUA3__0__SHIFT, 3
.set CPUA3__AG, CYREG_PRT4_AG
.set CPUA3__AMUX, CYREG_PRT4_AMUX
.set CPUA3__BIE, CYREG_PRT4_BIE
.set CPUA3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA3__BYP, CYREG_PRT4_BYP
.set CPUA3__CTL, CYREG_PRT4_CTL
.set CPUA3__DM0, CYREG_PRT4_DM0
.set CPUA3__DM1, CYREG_PRT4_DM1
.set CPUA3__DM2, CYREG_PRT4_DM2
.set CPUA3__DR, CYREG_PRT4_DR
.set CPUA3__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA3__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA3__MASK, 0x08
.set CPUA3__PORT, 4
.set CPUA3__PRT, CYREG_PRT4_PRT
.set CPUA3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA3__PS, CYREG_PRT4_PS
.set CPUA3__SHIFT, 3
.set CPUA3__SLW, CYREG_PRT4_SLW

/* CPUA4 */
.set CPUA4__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set CPUA4__0__MASK, 0x10
.set CPUA4__0__PC, CYREG_PRT4_PC4
.set CPUA4__0__PORT, 4
.set CPUA4__0__SHIFT, 4
.set CPUA4__AG, CYREG_PRT4_AG
.set CPUA4__AMUX, CYREG_PRT4_AMUX
.set CPUA4__BIE, CYREG_PRT4_BIE
.set CPUA4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA4__BYP, CYREG_PRT4_BYP
.set CPUA4__CTL, CYREG_PRT4_CTL
.set CPUA4__DM0, CYREG_PRT4_DM0
.set CPUA4__DM1, CYREG_PRT4_DM1
.set CPUA4__DM2, CYREG_PRT4_DM2
.set CPUA4__DR, CYREG_PRT4_DR
.set CPUA4__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA4__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA4__MASK, 0x10
.set CPUA4__PORT, 4
.set CPUA4__PRT, CYREG_PRT4_PRT
.set CPUA4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA4__PS, CYREG_PRT4_PS
.set CPUA4__SHIFT, 4
.set CPUA4__SLW, CYREG_PRT4_SLW

/* CPUA5 */
.set CPUA5__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set CPUA5__0__MASK, 0x20
.set CPUA5__0__PC, CYREG_PRT4_PC5
.set CPUA5__0__PORT, 4
.set CPUA5__0__SHIFT, 5
.set CPUA5__AG, CYREG_PRT4_AG
.set CPUA5__AMUX, CYREG_PRT4_AMUX
.set CPUA5__BIE, CYREG_PRT4_BIE
.set CPUA5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA5__BYP, CYREG_PRT4_BYP
.set CPUA5__CTL, CYREG_PRT4_CTL
.set CPUA5__DM0, CYREG_PRT4_DM0
.set CPUA5__DM1, CYREG_PRT4_DM1
.set CPUA5__DM2, CYREG_PRT4_DM2
.set CPUA5__DR, CYREG_PRT4_DR
.set CPUA5__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA5__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA5__MASK, 0x20
.set CPUA5__PORT, 4
.set CPUA5__PRT, CYREG_PRT4_PRT
.set CPUA5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA5__PS, CYREG_PRT4_PS
.set CPUA5__SHIFT, 5
.set CPUA5__SLW, CYREG_PRT4_SLW

/* CPUA6 */
.set CPUA6__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set CPUA6__0__MASK, 0x40
.set CPUA6__0__PC, CYREG_PRT4_PC6
.set CPUA6__0__PORT, 4
.set CPUA6__0__SHIFT, 6
.set CPUA6__AG, CYREG_PRT4_AG
.set CPUA6__AMUX, CYREG_PRT4_AMUX
.set CPUA6__BIE, CYREG_PRT4_BIE
.set CPUA6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA6__BYP, CYREG_PRT4_BYP
.set CPUA6__CTL, CYREG_PRT4_CTL
.set CPUA6__DM0, CYREG_PRT4_DM0
.set CPUA6__DM1, CYREG_PRT4_DM1
.set CPUA6__DM2, CYREG_PRT4_DM2
.set CPUA6__DR, CYREG_PRT4_DR
.set CPUA6__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA6__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA6__MASK, 0x40
.set CPUA6__PORT, 4
.set CPUA6__PRT, CYREG_PRT4_PRT
.set CPUA6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA6__PS, CYREG_PRT4_PS
.set CPUA6__SHIFT, 6
.set CPUA6__SLW, CYREG_PRT4_SLW

/* CPUA7 */
.set CPUA7__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set CPUA7__0__MASK, 0x80
.set CPUA7__0__PC, CYREG_PRT4_PC7
.set CPUA7__0__PORT, 4
.set CPUA7__0__SHIFT, 7
.set CPUA7__AG, CYREG_PRT4_AG
.set CPUA7__AMUX, CYREG_PRT4_AMUX
.set CPUA7__BIE, CYREG_PRT4_BIE
.set CPUA7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CPUA7__BYP, CYREG_PRT4_BYP
.set CPUA7__CTL, CYREG_PRT4_CTL
.set CPUA7__DM0, CYREG_PRT4_DM0
.set CPUA7__DM1, CYREG_PRT4_DM1
.set CPUA7__DM2, CYREG_PRT4_DM2
.set CPUA7__DR, CYREG_PRT4_DR
.set CPUA7__INP_DIS, CYREG_PRT4_INP_DIS
.set CPUA7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CPUA7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CPUA7__LCD_EN, CYREG_PRT4_LCD_EN
.set CPUA7__MASK, 0x80
.set CPUA7__PORT, 4
.set CPUA7__PRT, CYREG_PRT4_PRT
.set CPUA7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CPUA7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CPUA7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CPUA7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CPUA7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CPUA7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CPUA7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CPUA7__PS, CYREG_PRT4_PS
.set CPUA7__SHIFT, 7
.set CPUA7__SLW, CYREG_PRT4_SLW

/* CPUA8 */
.set CPUA8__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set CPUA8__0__MASK, 0x01
.set CPUA8__0__PC, CYREG_PRT6_PC0
.set CPUA8__0__PORT, 6
.set CPUA8__0__SHIFT, 0
.set CPUA8__AG, CYREG_PRT6_AG
.set CPUA8__AMUX, CYREG_PRT6_AMUX
.set CPUA8__BIE, CYREG_PRT6_BIE
.set CPUA8__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA8__BYP, CYREG_PRT6_BYP
.set CPUA8__CTL, CYREG_PRT6_CTL
.set CPUA8__DM0, CYREG_PRT6_DM0
.set CPUA8__DM1, CYREG_PRT6_DM1
.set CPUA8__DM2, CYREG_PRT6_DM2
.set CPUA8__DR, CYREG_PRT6_DR
.set CPUA8__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA8__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA8__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA8__MASK, 0x01
.set CPUA8__PORT, 6
.set CPUA8__PRT, CYREG_PRT6_PRT
.set CPUA8__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA8__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA8__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA8__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA8__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA8__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA8__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA8__PS, CYREG_PRT6_PS
.set CPUA8__SHIFT, 0
.set CPUA8__SLW, CYREG_PRT6_SLW

/* CPUA9 */
.set CPUA9__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set CPUA9__0__MASK, 0x02
.set CPUA9__0__PC, CYREG_PRT6_PC1
.set CPUA9__0__PORT, 6
.set CPUA9__0__SHIFT, 1
.set CPUA9__AG, CYREG_PRT6_AG
.set CPUA9__AMUX, CYREG_PRT6_AMUX
.set CPUA9__BIE, CYREG_PRT6_BIE
.set CPUA9__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA9__BYP, CYREG_PRT6_BYP
.set CPUA9__CTL, CYREG_PRT6_CTL
.set CPUA9__DM0, CYREG_PRT6_DM0
.set CPUA9__DM1, CYREG_PRT6_DM1
.set CPUA9__DM2, CYREG_PRT6_DM2
.set CPUA9__DR, CYREG_PRT6_DR
.set CPUA9__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA9__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA9__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA9__MASK, 0x02
.set CPUA9__PORT, 6
.set CPUA9__PRT, CYREG_PRT6_PRT
.set CPUA9__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA9__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA9__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA9__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA9__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA9__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA9__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA9__PS, CYREG_PRT6_PS
.set CPUA9__SHIFT, 1
.set CPUA9__SLW, CYREG_PRT6_SLW

/* CPUD0 */
.set CPUD0__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set CPUD0__0__MASK, 0x01
.set CPUD0__0__PC, CYREG_PRT5_PC0
.set CPUD0__0__PORT, 5
.set CPUD0__0__SHIFT, 0
.set CPUD0__AG, CYREG_PRT5_AG
.set CPUD0__AMUX, CYREG_PRT5_AMUX
.set CPUD0__BIE, CYREG_PRT5_BIE
.set CPUD0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD0__BYP, CYREG_PRT5_BYP
.set CPUD0__CTL, CYREG_PRT5_CTL
.set CPUD0__DM0, CYREG_PRT5_DM0
.set CPUD0__DM1, CYREG_PRT5_DM1
.set CPUD0__DM2, CYREG_PRT5_DM2
.set CPUD0__DR, CYREG_PRT5_DR
.set CPUD0__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD0__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD0__MASK, 0x01
.set CPUD0__PORT, 5
.set CPUD0__PRT, CYREG_PRT5_PRT
.set CPUD0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD0__PS, CYREG_PRT5_PS
.set CPUD0__SHIFT, 0
.set CPUD0__SLW, CYREG_PRT5_SLW

/* CPUD1 */
.set CPUD1__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set CPUD1__0__MASK, 0x02
.set CPUD1__0__PC, CYREG_PRT5_PC1
.set CPUD1__0__PORT, 5
.set CPUD1__0__SHIFT, 1
.set CPUD1__AG, CYREG_PRT5_AG
.set CPUD1__AMUX, CYREG_PRT5_AMUX
.set CPUD1__BIE, CYREG_PRT5_BIE
.set CPUD1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD1__BYP, CYREG_PRT5_BYP
.set CPUD1__CTL, CYREG_PRT5_CTL
.set CPUD1__DM0, CYREG_PRT5_DM0
.set CPUD1__DM1, CYREG_PRT5_DM1
.set CPUD1__DM2, CYREG_PRT5_DM2
.set CPUD1__DR, CYREG_PRT5_DR
.set CPUD1__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD1__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD1__MASK, 0x02
.set CPUD1__PORT, 5
.set CPUD1__PRT, CYREG_PRT5_PRT
.set CPUD1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD1__PS, CYREG_PRT5_PS
.set CPUD1__SHIFT, 1
.set CPUD1__SLW, CYREG_PRT5_SLW

/* CPUD2 */
.set CPUD2__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set CPUD2__0__MASK, 0x04
.set CPUD2__0__PC, CYREG_PRT5_PC2
.set CPUD2__0__PORT, 5
.set CPUD2__0__SHIFT, 2
.set CPUD2__AG, CYREG_PRT5_AG
.set CPUD2__AMUX, CYREG_PRT5_AMUX
.set CPUD2__BIE, CYREG_PRT5_BIE
.set CPUD2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD2__BYP, CYREG_PRT5_BYP
.set CPUD2__CTL, CYREG_PRT5_CTL
.set CPUD2__DM0, CYREG_PRT5_DM0
.set CPUD2__DM1, CYREG_PRT5_DM1
.set CPUD2__DM2, CYREG_PRT5_DM2
.set CPUD2__DR, CYREG_PRT5_DR
.set CPUD2__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD2__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD2__MASK, 0x04
.set CPUD2__PORT, 5
.set CPUD2__PRT, CYREG_PRT5_PRT
.set CPUD2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD2__PS, CYREG_PRT5_PS
.set CPUD2__SHIFT, 2
.set CPUD2__SLW, CYREG_PRT5_SLW

/* CPUD3 */
.set CPUD3__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set CPUD3__0__MASK, 0x08
.set CPUD3__0__PC, CYREG_PRT5_PC3
.set CPUD3__0__PORT, 5
.set CPUD3__0__SHIFT, 3
.set CPUD3__AG, CYREG_PRT5_AG
.set CPUD3__AMUX, CYREG_PRT5_AMUX
.set CPUD3__BIE, CYREG_PRT5_BIE
.set CPUD3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD3__BYP, CYREG_PRT5_BYP
.set CPUD3__CTL, CYREG_PRT5_CTL
.set CPUD3__DM0, CYREG_PRT5_DM0
.set CPUD3__DM1, CYREG_PRT5_DM1
.set CPUD3__DM2, CYREG_PRT5_DM2
.set CPUD3__DR, CYREG_PRT5_DR
.set CPUD3__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD3__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD3__MASK, 0x08
.set CPUD3__PORT, 5
.set CPUD3__PRT, CYREG_PRT5_PRT
.set CPUD3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD3__PS, CYREG_PRT5_PS
.set CPUD3__SHIFT, 3
.set CPUD3__SLW, CYREG_PRT5_SLW

/* CPUD4 */
.set CPUD4__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set CPUD4__0__MASK, 0x10
.set CPUD4__0__PC, CYREG_PRT5_PC4
.set CPUD4__0__PORT, 5
.set CPUD4__0__SHIFT, 4
.set CPUD4__AG, CYREG_PRT5_AG
.set CPUD4__AMUX, CYREG_PRT5_AMUX
.set CPUD4__BIE, CYREG_PRT5_BIE
.set CPUD4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD4__BYP, CYREG_PRT5_BYP
.set CPUD4__CTL, CYREG_PRT5_CTL
.set CPUD4__DM0, CYREG_PRT5_DM0
.set CPUD4__DM1, CYREG_PRT5_DM1
.set CPUD4__DM2, CYREG_PRT5_DM2
.set CPUD4__DR, CYREG_PRT5_DR
.set CPUD4__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD4__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD4__MASK, 0x10
.set CPUD4__PORT, 5
.set CPUD4__PRT, CYREG_PRT5_PRT
.set CPUD4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD4__PS, CYREG_PRT5_PS
.set CPUD4__SHIFT, 4
.set CPUD4__SLW, CYREG_PRT5_SLW

/* CPUD5 */
.set CPUD5__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set CPUD5__0__MASK, 0x20
.set CPUD5__0__PC, CYREG_PRT5_PC5
.set CPUD5__0__PORT, 5
.set CPUD5__0__SHIFT, 5
.set CPUD5__AG, CYREG_PRT5_AG
.set CPUD5__AMUX, CYREG_PRT5_AMUX
.set CPUD5__BIE, CYREG_PRT5_BIE
.set CPUD5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD5__BYP, CYREG_PRT5_BYP
.set CPUD5__CTL, CYREG_PRT5_CTL
.set CPUD5__DM0, CYREG_PRT5_DM0
.set CPUD5__DM1, CYREG_PRT5_DM1
.set CPUD5__DM2, CYREG_PRT5_DM2
.set CPUD5__DR, CYREG_PRT5_DR
.set CPUD5__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD5__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD5__MASK, 0x20
.set CPUD5__PORT, 5
.set CPUD5__PRT, CYREG_PRT5_PRT
.set CPUD5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD5__PS, CYREG_PRT5_PS
.set CPUD5__SHIFT, 5
.set CPUD5__SLW, CYREG_PRT5_SLW

/* CPUD6 */
.set CPUD6__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set CPUD6__0__MASK, 0x40
.set CPUD6__0__PC, CYREG_PRT5_PC6
.set CPUD6__0__PORT, 5
.set CPUD6__0__SHIFT, 6
.set CPUD6__AG, CYREG_PRT5_AG
.set CPUD6__AMUX, CYREG_PRT5_AMUX
.set CPUD6__BIE, CYREG_PRT5_BIE
.set CPUD6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD6__BYP, CYREG_PRT5_BYP
.set CPUD6__CTL, CYREG_PRT5_CTL
.set CPUD6__DM0, CYREG_PRT5_DM0
.set CPUD6__DM1, CYREG_PRT5_DM1
.set CPUD6__DM2, CYREG_PRT5_DM2
.set CPUD6__DR, CYREG_PRT5_DR
.set CPUD6__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD6__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD6__MASK, 0x40
.set CPUD6__PORT, 5
.set CPUD6__PRT, CYREG_PRT5_PRT
.set CPUD6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD6__PS, CYREG_PRT5_PS
.set CPUD6__SHIFT, 6
.set CPUD6__SLW, CYREG_PRT5_SLW

/* CPUD7 */
.set CPUD7__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set CPUD7__0__MASK, 0x80
.set CPUD7__0__PC, CYREG_PRT5_PC7
.set CPUD7__0__PORT, 5
.set CPUD7__0__SHIFT, 7
.set CPUD7__AG, CYREG_PRT5_AG
.set CPUD7__AMUX, CYREG_PRT5_AMUX
.set CPUD7__BIE, CYREG_PRT5_BIE
.set CPUD7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPUD7__BYP, CYREG_PRT5_BYP
.set CPUD7__CTL, CYREG_PRT5_CTL
.set CPUD7__DM0, CYREG_PRT5_DM0
.set CPUD7__DM1, CYREG_PRT5_DM1
.set CPUD7__DM2, CYREG_PRT5_DM2
.set CPUD7__DR, CYREG_PRT5_DR
.set CPUD7__INP_DIS, CYREG_PRT5_INP_DIS
.set CPUD7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPUD7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPUD7__LCD_EN, CYREG_PRT5_LCD_EN
.set CPUD7__MASK, 0x80
.set CPUD7__PORT, 5
.set CPUD7__PRT, CYREG_PRT5_PRT
.set CPUD7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPUD7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPUD7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPUD7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPUD7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPUD7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPUD7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPUD7__PS, CYREG_PRT5_PS
.set CPUD7__SHIFT, 7
.set CPUD7__SLW, CYREG_PRT5_SLW

/* INT_n */
.set INT_n__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set INT_n__0__MASK, 0x08
.set INT_n__0__PC, CYREG_PRT3_PC3
.set INT_n__0__PORT, 3
.set INT_n__0__SHIFT, 3
.set INT_n__AG, CYREG_PRT3_AG
.set INT_n__AMUX, CYREG_PRT3_AMUX
.set INT_n__BIE, CYREG_PRT3_BIE
.set INT_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set INT_n__BYP, CYREG_PRT3_BYP
.set INT_n__CTL, CYREG_PRT3_CTL
.set INT_n__DM0, CYREG_PRT3_DM0
.set INT_n__DM1, CYREG_PRT3_DM1
.set INT_n__DM2, CYREG_PRT3_DM2
.set INT_n__DR, CYREG_PRT3_DR
.set INT_n__INP_DIS, CYREG_PRT3_INP_DIS
.set INT_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set INT_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set INT_n__LCD_EN, CYREG_PRT3_LCD_EN
.set INT_n__MASK, 0x08
.set INT_n__PORT, 3
.set INT_n__PRT, CYREG_PRT3_PRT
.set INT_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set INT_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set INT_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set INT_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set INT_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set INT_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set INT_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set INT_n__PS, CYREG_PRT3_PS
.set INT_n__SHIFT, 3
.set INT_n__SLW, CYREG_PRT3_SLW

/* NMI_n */
.set NMI_n__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set NMI_n__0__MASK, 0x10
.set NMI_n__0__PC, CYREG_PRT3_PC4
.set NMI_n__0__PORT, 3
.set NMI_n__0__SHIFT, 4
.set NMI_n__AG, CYREG_PRT3_AG
.set NMI_n__AMUX, CYREG_PRT3_AMUX
.set NMI_n__BIE, CYREG_PRT3_BIE
.set NMI_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set NMI_n__BYP, CYREG_PRT3_BYP
.set NMI_n__CTL, CYREG_PRT3_CTL
.set NMI_n__DM0, CYREG_PRT3_DM0
.set NMI_n__DM1, CYREG_PRT3_DM1
.set NMI_n__DM2, CYREG_PRT3_DM2
.set NMI_n__DR, CYREG_PRT3_DR
.set NMI_n__INP_DIS, CYREG_PRT3_INP_DIS
.set NMI_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set NMI_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set NMI_n__LCD_EN, CYREG_PRT3_LCD_EN
.set NMI_n__MASK, 0x10
.set NMI_n__PORT, 3
.set NMI_n__PRT, CYREG_PRT3_PRT
.set NMI_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set NMI_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set NMI_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set NMI_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set NMI_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set NMI_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set NMI_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set NMI_n__PS, CYREG_PRT3_PS
.set NMI_n__SHIFT, 4
.set NMI_n__SLW, CYREG_PRT3_SLW

/* CPUA10 */
.set CPUA10__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set CPUA10__0__MASK, 0x04
.set CPUA10__0__PC, CYREG_PRT6_PC2
.set CPUA10__0__PORT, 6
.set CPUA10__0__SHIFT, 2
.set CPUA10__AG, CYREG_PRT6_AG
.set CPUA10__AMUX, CYREG_PRT6_AMUX
.set CPUA10__BIE, CYREG_PRT6_BIE
.set CPUA10__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA10__BYP, CYREG_PRT6_BYP
.set CPUA10__CTL, CYREG_PRT6_CTL
.set CPUA10__DM0, CYREG_PRT6_DM0
.set CPUA10__DM1, CYREG_PRT6_DM1
.set CPUA10__DM2, CYREG_PRT6_DM2
.set CPUA10__DR, CYREG_PRT6_DR
.set CPUA10__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA10__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA10__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA10__MASK, 0x04
.set CPUA10__PORT, 6
.set CPUA10__PRT, CYREG_PRT6_PRT
.set CPUA10__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA10__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA10__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA10__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA10__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA10__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA10__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA10__PS, CYREG_PRT6_PS
.set CPUA10__SHIFT, 2
.set CPUA10__SLW, CYREG_PRT6_SLW

/* CPUA11 */
.set CPUA11__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set CPUA11__0__MASK, 0x08
.set CPUA11__0__PC, CYREG_PRT6_PC3
.set CPUA11__0__PORT, 6
.set CPUA11__0__SHIFT, 3
.set CPUA11__AG, CYREG_PRT6_AG
.set CPUA11__AMUX, CYREG_PRT6_AMUX
.set CPUA11__BIE, CYREG_PRT6_BIE
.set CPUA11__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA11__BYP, CYREG_PRT6_BYP
.set CPUA11__CTL, CYREG_PRT6_CTL
.set CPUA11__DM0, CYREG_PRT6_DM0
.set CPUA11__DM1, CYREG_PRT6_DM1
.set CPUA11__DM2, CYREG_PRT6_DM2
.set CPUA11__DR, CYREG_PRT6_DR
.set CPUA11__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA11__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA11__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA11__MASK, 0x08
.set CPUA11__PORT, 6
.set CPUA11__PRT, CYREG_PRT6_PRT
.set CPUA11__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA11__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA11__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA11__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA11__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA11__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA11__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA11__PS, CYREG_PRT6_PS
.set CPUA11__SHIFT, 3
.set CPUA11__SLW, CYREG_PRT6_SLW

/* CPUA12 */
.set CPUA12__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CPUA12__0__MASK, 0x10
.set CPUA12__0__PC, CYREG_PRT6_PC4
.set CPUA12__0__PORT, 6
.set CPUA12__0__SHIFT, 4
.set CPUA12__AG, CYREG_PRT6_AG
.set CPUA12__AMUX, CYREG_PRT6_AMUX
.set CPUA12__BIE, CYREG_PRT6_BIE
.set CPUA12__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA12__BYP, CYREG_PRT6_BYP
.set CPUA12__CTL, CYREG_PRT6_CTL
.set CPUA12__DM0, CYREG_PRT6_DM0
.set CPUA12__DM1, CYREG_PRT6_DM1
.set CPUA12__DM2, CYREG_PRT6_DM2
.set CPUA12__DR, CYREG_PRT6_DR
.set CPUA12__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA12__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA12__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA12__MASK, 0x10
.set CPUA12__PORT, 6
.set CPUA12__PRT, CYREG_PRT6_PRT
.set CPUA12__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA12__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA12__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA12__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA12__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA12__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA12__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA12__PS, CYREG_PRT6_PS
.set CPUA12__SHIFT, 4
.set CPUA12__SLW, CYREG_PRT6_SLW

/* CPUA13 */
.set CPUA13__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set CPUA13__0__MASK, 0x20
.set CPUA13__0__PC, CYREG_PRT6_PC5
.set CPUA13__0__PORT, 6
.set CPUA13__0__SHIFT, 5
.set CPUA13__AG, CYREG_PRT6_AG
.set CPUA13__AMUX, CYREG_PRT6_AMUX
.set CPUA13__BIE, CYREG_PRT6_BIE
.set CPUA13__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA13__BYP, CYREG_PRT6_BYP
.set CPUA13__CTL, CYREG_PRT6_CTL
.set CPUA13__DM0, CYREG_PRT6_DM0
.set CPUA13__DM1, CYREG_PRT6_DM1
.set CPUA13__DM2, CYREG_PRT6_DM2
.set CPUA13__DR, CYREG_PRT6_DR
.set CPUA13__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA13__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA13__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA13__MASK, 0x20
.set CPUA13__PORT, 6
.set CPUA13__PRT, CYREG_PRT6_PRT
.set CPUA13__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA13__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA13__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA13__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA13__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA13__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA13__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA13__PS, CYREG_PRT6_PS
.set CPUA13__SHIFT, 5
.set CPUA13__SLW, CYREG_PRT6_SLW

/* CPUA14 */
.set CPUA14__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set CPUA14__0__MASK, 0x40
.set CPUA14__0__PC, CYREG_PRT6_PC6
.set CPUA14__0__PORT, 6
.set CPUA14__0__SHIFT, 6
.set CPUA14__AG, CYREG_PRT6_AG
.set CPUA14__AMUX, CYREG_PRT6_AMUX
.set CPUA14__BIE, CYREG_PRT6_BIE
.set CPUA14__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA14__BYP, CYREG_PRT6_BYP
.set CPUA14__CTL, CYREG_PRT6_CTL
.set CPUA14__DM0, CYREG_PRT6_DM0
.set CPUA14__DM1, CYREG_PRT6_DM1
.set CPUA14__DM2, CYREG_PRT6_DM2
.set CPUA14__DR, CYREG_PRT6_DR
.set CPUA14__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA14__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA14__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA14__MASK, 0x40
.set CPUA14__PORT, 6
.set CPUA14__PRT, CYREG_PRT6_PRT
.set CPUA14__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA14__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA14__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA14__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA14__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA14__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA14__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA14__PS, CYREG_PRT6_PS
.set CPUA14__SHIFT, 6
.set CPUA14__SLW, CYREG_PRT6_SLW

/* CPUA15 */
.set CPUA15__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set CPUA15__0__MASK, 0x80
.set CPUA15__0__PC, CYREG_PRT6_PC7
.set CPUA15__0__PORT, 6
.set CPUA15__0__SHIFT, 7
.set CPUA15__AG, CYREG_PRT6_AG
.set CPUA15__AMUX, CYREG_PRT6_AMUX
.set CPUA15__BIE, CYREG_PRT6_BIE
.set CPUA15__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CPUA15__BYP, CYREG_PRT6_BYP
.set CPUA15__CTL, CYREG_PRT6_CTL
.set CPUA15__DM0, CYREG_PRT6_DM0
.set CPUA15__DM1, CYREG_PRT6_DM1
.set CPUA15__DM2, CYREG_PRT6_DM2
.set CPUA15__DR, CYREG_PRT6_DR
.set CPUA15__INP_DIS, CYREG_PRT6_INP_DIS
.set CPUA15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CPUA15__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CPUA15__LCD_EN, CYREG_PRT6_LCD_EN
.set CPUA15__MASK, 0x80
.set CPUA15__PORT, 6
.set CPUA15__PRT, CYREG_PRT6_PRT
.set CPUA15__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CPUA15__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CPUA15__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CPUA15__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CPUA15__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CPUA15__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CPUA15__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CPUA15__PS, CYREG_PRT6_PS
.set CPUA15__SHIFT, 7
.set CPUA15__SLW, CYREG_PRT6_SLW

/* CPUCLK */
.set CPUCLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set CPUCLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set CPUCLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set CPUCLK__CFG2_SRC_SEL_MASK, 0x07
.set CPUCLK__INDEX, 0x02
.set CPUCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CPUCLK__PM_ACT_MSK, 0x04
.set CPUCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CPUCLK__PM_STBY_MSK, 0x04

/* HALT_n */
.set HALT_n__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set HALT_n__0__MASK, 0x01
.set HALT_n__0__PC, CYREG_PRT3_PC0
.set HALT_n__0__PORT, 3
.set HALT_n__0__SHIFT, 0
.set HALT_n__AG, CYREG_PRT3_AG
.set HALT_n__AMUX, CYREG_PRT3_AMUX
.set HALT_n__BIE, CYREG_PRT3_BIE
.set HALT_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HALT_n__BYP, CYREG_PRT3_BYP
.set HALT_n__CTL, CYREG_PRT3_CTL
.set HALT_n__DM0, CYREG_PRT3_DM0
.set HALT_n__DM1, CYREG_PRT3_DM1
.set HALT_n__DM2, CYREG_PRT3_DM2
.set HALT_n__DR, CYREG_PRT3_DR
.set HALT_n__INP_DIS, CYREG_PRT3_INP_DIS
.set HALT_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set HALT_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HALT_n__LCD_EN, CYREG_PRT3_LCD_EN
.set HALT_n__MASK, 0x01
.set HALT_n__PORT, 3
.set HALT_n__PRT, CYREG_PRT3_PRT
.set HALT_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HALT_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HALT_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HALT_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HALT_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HALT_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HALT_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HALT_n__PS, CYREG_PRT3_PS
.set HALT_n__SHIFT, 0
.set HALT_n__SLW, CYREG_PRT3_SLW

/* IORQ_n */
.set IORQ_n__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set IORQ_n__0__MASK, 0x20
.set IORQ_n__0__PC, CYREG_PRT3_PC5
.set IORQ_n__0__PORT, 3
.set IORQ_n__0__SHIFT, 5
.set IORQ_n__AG, CYREG_PRT3_AG
.set IORQ_n__AMUX, CYREG_PRT3_AMUX
.set IORQ_n__BIE, CYREG_PRT3_BIE
.set IORQ_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set IORQ_n__BYP, CYREG_PRT3_BYP
.set IORQ_n__CTL, CYREG_PRT3_CTL
.set IORQ_n__DM0, CYREG_PRT3_DM0
.set IORQ_n__DM1, CYREG_PRT3_DM1
.set IORQ_n__DM2, CYREG_PRT3_DM2
.set IORQ_n__DR, CYREG_PRT3_DR
.set IORQ_n__INP_DIS, CYREG_PRT3_INP_DIS
.set IORQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set IORQ_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set IORQ_n__LCD_EN, CYREG_PRT3_LCD_EN
.set IORQ_n__MASK, 0x20
.set IORQ_n__PORT, 3
.set IORQ_n__PRT, CYREG_PRT3_PRT
.set IORQ_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set IORQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set IORQ_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set IORQ_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set IORQ_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set IORQ_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set IORQ_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set IORQ_n__PS, CYREG_PRT3_PS
.set IORQ_n__SHIFT, 5
.set IORQ_n__SLW, CYREG_PRT3_SLW

/* MREQ_n */
.set MREQ_n__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set MREQ_n__0__MASK, 0x01
.set MREQ_n__0__PC, CYREG_PRT12_PC0
.set MREQ_n__0__PORT, 12
.set MREQ_n__0__SHIFT, 0
.set MREQ_n__AG, CYREG_PRT12_AG
.set MREQ_n__BIE, CYREG_PRT12_BIE
.set MREQ_n__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MREQ_n__BYP, CYREG_PRT12_BYP
.set MREQ_n__DM0, CYREG_PRT12_DM0
.set MREQ_n__DM1, CYREG_PRT12_DM1
.set MREQ_n__DM2, CYREG_PRT12_DM2
.set MREQ_n__DR, CYREG_PRT12_DR
.set MREQ_n__INP_DIS, CYREG_PRT12_INP_DIS
.set MREQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MREQ_n__MASK, 0x01
.set MREQ_n__PORT, 12
.set MREQ_n__PRT, CYREG_PRT12_PRT
.set MREQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MREQ_n__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MREQ_n__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MREQ_n__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MREQ_n__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MREQ_n__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MREQ_n__PS, CYREG_PRT12_PS
.set MREQ_n__SHIFT, 0
.set MREQ_n__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MREQ_n__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MREQ_n__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MREQ_n__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MREQ_n__SLW, CYREG_PRT12_SLW

/* OSC_IN */
.set OSC_IN__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set OSC_IN__0__MASK, 0x10
.set OSC_IN__0__PC, CYREG_IO_PC_PRT15_PC4
.set OSC_IN__0__PORT, 15
.set OSC_IN__0__SHIFT, 4
.set OSC_IN__AG, CYREG_PRT15_AG
.set OSC_IN__AMUX, CYREG_PRT15_AMUX
.set OSC_IN__BIE, CYREG_PRT15_BIE
.set OSC_IN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set OSC_IN__BYP, CYREG_PRT15_BYP
.set OSC_IN__CTL, CYREG_PRT15_CTL
.set OSC_IN__DM0, CYREG_PRT15_DM0
.set OSC_IN__DM1, CYREG_PRT15_DM1
.set OSC_IN__DM2, CYREG_PRT15_DM2
.set OSC_IN__DR, CYREG_PRT15_DR
.set OSC_IN__INP_DIS, CYREG_PRT15_INP_DIS
.set OSC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set OSC_IN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set OSC_IN__LCD_EN, CYREG_PRT15_LCD_EN
.set OSC_IN__MASK, 0x10
.set OSC_IN__PORT, 15
.set OSC_IN__PRT, CYREG_PRT15_PRT
.set OSC_IN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set OSC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set OSC_IN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set OSC_IN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set OSC_IN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set OSC_IN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set OSC_IN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set OSC_IN__PS, CYREG_PRT15_PS
.set OSC_IN__SHIFT, 4
.set OSC_IN__SLW, CYREG_PRT15_SLW

/* SPI_SS */
.set SPI_SS__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set SPI_SS__0__MASK, 0x80
.set SPI_SS__0__PC, CYREG_PRT0_PC7
.set SPI_SS__0__PORT, 0
.set SPI_SS__0__SHIFT, 7
.set SPI_SS__AG, CYREG_PRT0_AG
.set SPI_SS__AMUX, CYREG_PRT0_AMUX
.set SPI_SS__BIE, CYREG_PRT0_BIE
.set SPI_SS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SPI_SS__BYP, CYREG_PRT0_BYP
.set SPI_SS__CTL, CYREG_PRT0_CTL
.set SPI_SS__DM0, CYREG_PRT0_DM0
.set SPI_SS__DM1, CYREG_PRT0_DM1
.set SPI_SS__DM2, CYREG_PRT0_DM2
.set SPI_SS__DR, CYREG_PRT0_DR
.set SPI_SS__INP_DIS, CYREG_PRT0_INP_DIS
.set SPI_SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SPI_SS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SPI_SS__LCD_EN, CYREG_PRT0_LCD_EN
.set SPI_SS__MASK, 0x80
.set SPI_SS__PORT, 0
.set SPI_SS__PRT, CYREG_PRT0_PRT
.set SPI_SS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SPI_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SPI_SS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SPI_SS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SPI_SS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SPI_SS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SPI_SS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SPI_SS__PS, CYREG_PRT0_PS
.set SPI_SS__SHIFT, 7
.set SPI_SS__SLW, CYREG_PRT0_SLW
.set SPI_SS_Out_Sync_ctrl_reg__0__MASK, 0x01
.set SPI_SS_Out_Sync_ctrl_reg__0__POS, 0
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_SS_Out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_SS_Out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_SS_Out_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SPI_SS_Out_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_SS_Out_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set SPI_SS_Out_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_SS_Out_Sync_ctrl_reg__MASK, 0x01
.set SPI_SS_Out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_SS_Out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_SS_Out_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* BUSRQ_n */
.set BUSRQ_n__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set BUSRQ_n__0__MASK, 0x02
.set BUSRQ_n__0__PC, CYREG_IO_PC_PRT15_PC1
.set BUSRQ_n__0__PORT, 15
.set BUSRQ_n__0__SHIFT, 1
.set BUSRQ_n__AG, CYREG_PRT15_AG
.set BUSRQ_n__AMUX, CYREG_PRT15_AMUX
.set BUSRQ_n__BIE, CYREG_PRT15_BIE
.set BUSRQ_n__BIT_MASK, CYREG_PRT15_BIT_MASK
.set BUSRQ_n__BYP, CYREG_PRT15_BYP
.set BUSRQ_n__CTL, CYREG_PRT15_CTL
.set BUSRQ_n__DM0, CYREG_PRT15_DM0
.set BUSRQ_n__DM1, CYREG_PRT15_DM1
.set BUSRQ_n__DM2, CYREG_PRT15_DM2
.set BUSRQ_n__DR, CYREG_PRT15_DR
.set BUSRQ_n__INP_DIS, CYREG_PRT15_INP_DIS
.set BUSRQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set BUSRQ_n__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set BUSRQ_n__LCD_EN, CYREG_PRT15_LCD_EN
.set BUSRQ_n__MASK, 0x02
.set BUSRQ_n__PORT, 15
.set BUSRQ_n__PRT, CYREG_PRT15_PRT
.set BUSRQ_n__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set BUSRQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set BUSRQ_n__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set BUSRQ_n__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set BUSRQ_n__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set BUSRQ_n__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set BUSRQ_n__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set BUSRQ_n__PS, CYREG_PRT15_PS
.set BUSRQ_n__SHIFT, 1
.set BUSRQ_n__SLW, CYREG_PRT15_SLW

/* CPURD_n */
.set CPURD_n__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set CPURD_n__0__MASK, 0x80
.set CPURD_n__0__PC, CYREG_PRT3_PC7
.set CPURD_n__0__PORT, 3
.set CPURD_n__0__SHIFT, 7
.set CPURD_n__AG, CYREG_PRT3_AG
.set CPURD_n__AMUX, CYREG_PRT3_AMUX
.set CPURD_n__BIE, CYREG_PRT3_BIE
.set CPURD_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CPURD_n__BYP, CYREG_PRT3_BYP
.set CPURD_n__CTL, CYREG_PRT3_CTL
.set CPURD_n__DM0, CYREG_PRT3_DM0
.set CPURD_n__DM1, CYREG_PRT3_DM1
.set CPURD_n__DM2, CYREG_PRT3_DM2
.set CPURD_n__DR, CYREG_PRT3_DR
.set CPURD_n__INP_DIS, CYREG_PRT3_INP_DIS
.set CPURD_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CPURD_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CPURD_n__LCD_EN, CYREG_PRT3_LCD_EN
.set CPURD_n__MASK, 0x80
.set CPURD_n__PORT, 3
.set CPURD_n__PRT, CYREG_PRT3_PRT
.set CPURD_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CPURD_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CPURD_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CPURD_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CPURD_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CPURD_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CPURD_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CPURD_n__PS, CYREG_PRT3_PS
.set CPURD_n__SHIFT, 7
.set CPURD_n__SLW, CYREG_PRT3_SLW

/* CPURSTn */
.set CPURSTn__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set CPURSTn__0__MASK, 0x20
.set CPURSTn__0__PC, CYREG_PRT1_PC5
.set CPURSTn__0__PORT, 1
.set CPURSTn__0__SHIFT, 5
.set CPURSTn__AG, CYREG_PRT1_AG
.set CPURSTn__AMUX, CYREG_PRT1_AMUX
.set CPURSTn__BIE, CYREG_PRT1_BIE
.set CPURSTn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CPURSTn__BYP, CYREG_PRT1_BYP
.set CPURSTn__CTL, CYREG_PRT1_CTL
.set CPURSTn__DM0, CYREG_PRT1_DM0
.set CPURSTn__DM1, CYREG_PRT1_DM1
.set CPURSTn__DM2, CYREG_PRT1_DM2
.set CPURSTn__DR, CYREG_PRT1_DR
.set CPURSTn__INP_DIS, CYREG_PRT1_INP_DIS
.set CPURSTn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CPURSTn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CPURSTn__LCD_EN, CYREG_PRT1_LCD_EN
.set CPURSTn__MASK, 0x20
.set CPURSTn__PORT, 1
.set CPURSTn__PRT, CYREG_PRT1_PRT
.set CPURSTn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CPURSTn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CPURSTn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CPURSTn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CPURSTn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CPURSTn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CPURSTn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CPURSTn__PS, CYREG_PRT1_PS
.set CPURSTn__SHIFT, 5
.set CPURSTn__SLW, CYREG_PRT1_SLW

/* CPUWR_n */
.set CPUWR_n__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set CPUWR_n__0__MASK, 0x40
.set CPUWR_n__0__PC, CYREG_PRT3_PC6
.set CPUWR_n__0__PORT, 3
.set CPUWR_n__0__SHIFT, 6
.set CPUWR_n__AG, CYREG_PRT3_AG
.set CPUWR_n__AMUX, CYREG_PRT3_AMUX
.set CPUWR_n__BIE, CYREG_PRT3_BIE
.set CPUWR_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CPUWR_n__BYP, CYREG_PRT3_BYP
.set CPUWR_n__CTL, CYREG_PRT3_CTL
.set CPUWR_n__DM0, CYREG_PRT3_DM0
.set CPUWR_n__DM1, CYREG_PRT3_DM1
.set CPUWR_n__DM2, CYREG_PRT3_DM2
.set CPUWR_n__DR, CYREG_PRT3_DR
.set CPUWR_n__INP_DIS, CYREG_PRT3_INP_DIS
.set CPUWR_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CPUWR_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CPUWR_n__LCD_EN, CYREG_PRT3_LCD_EN
.set CPUWR_n__MASK, 0x40
.set CPUWR_n__PORT, 3
.set CPUWR_n__PRT, CYREG_PRT3_PRT
.set CPUWR_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CPUWR_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CPUWR_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CPUWR_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CPUWR_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CPUWR_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CPUWR_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CPUWR_n__PS, CYREG_PRT3_PS
.set CPUWR_n__SHIFT, 6
.set CPUWR_n__SLW, CYREG_PRT3_SLW

/* CPU_CLK */
.set CPU_CLK__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set CPU_CLK__0__MASK, 0x01
.set CPU_CLK__0__PC, CYREG_PRT0_PC0
.set CPU_CLK__0__PORT, 0
.set CPU_CLK__0__SHIFT, 0
.set CPU_CLK__AG, CYREG_PRT0_AG
.set CPU_CLK__AMUX, CYREG_PRT0_AMUX
.set CPU_CLK__BIE, CYREG_PRT0_BIE
.set CPU_CLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CPU_CLK__BYP, CYREG_PRT0_BYP
.set CPU_CLK__CTL, CYREG_PRT0_CTL
.set CPU_CLK__DM0, CYREG_PRT0_DM0
.set CPU_CLK__DM1, CYREG_PRT0_DM1
.set CPU_CLK__DM2, CYREG_PRT0_DM2
.set CPU_CLK__DR, CYREG_PRT0_DR
.set CPU_CLK__INP_DIS, CYREG_PRT0_INP_DIS
.set CPU_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CPU_CLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CPU_CLK__LCD_EN, CYREG_PRT0_LCD_EN
.set CPU_CLK__MASK, 0x01
.set CPU_CLK__PORT, 0
.set CPU_CLK__PRT, CYREG_PRT0_PRT
.set CPU_CLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CPU_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CPU_CLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CPU_CLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CPU_CLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CPU_CLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CPU_CLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CPU_CLK__PS, CYREG_PRT0_PS
.set CPU_CLK__SHIFT, 0
.set CPU_CLK__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* MEMRD_n */
.set MEMRD_n__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set MEMRD_n__0__MASK, 0x02
.set MEMRD_n__0__PC, CYREG_PRT0_PC1
.set MEMRD_n__0__PORT, 0
.set MEMRD_n__0__SHIFT, 1
.set MEMRD_n__AG, CYREG_PRT0_AG
.set MEMRD_n__AMUX, CYREG_PRT0_AMUX
.set MEMRD_n__BIE, CYREG_PRT0_BIE
.set MEMRD_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MEMRD_n__BYP, CYREG_PRT0_BYP
.set MEMRD_n__CTL, CYREG_PRT0_CTL
.set MEMRD_n__DM0, CYREG_PRT0_DM0
.set MEMRD_n__DM1, CYREG_PRT0_DM1
.set MEMRD_n__DM2, CYREG_PRT0_DM2
.set MEMRD_n__DR, CYREG_PRT0_DR
.set MEMRD_n__INP_DIS, CYREG_PRT0_INP_DIS
.set MEMRD_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MEMRD_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MEMRD_n__LCD_EN, CYREG_PRT0_LCD_EN
.set MEMRD_n__MASK, 0x02
.set MEMRD_n__PORT, 0
.set MEMRD_n__PRT, CYREG_PRT0_PRT
.set MEMRD_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MEMRD_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MEMRD_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MEMRD_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MEMRD_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MEMRD_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MEMRD_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MEMRD_n__PS, CYREG_PRT0_PS
.set MEMRD_n__SHIFT, 1
.set MEMRD_n__SLW, CYREG_PRT0_SLW

/* MEMWR_n */
.set MEMWR_n__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set MEMWR_n__0__MASK, 0x04
.set MEMWR_n__0__PC, CYREG_PRT0_PC2
.set MEMWR_n__0__PORT, 0
.set MEMWR_n__0__SHIFT, 2
.set MEMWR_n__AG, CYREG_PRT0_AG
.set MEMWR_n__AMUX, CYREG_PRT0_AMUX
.set MEMWR_n__BIE, CYREG_PRT0_BIE
.set MEMWR_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MEMWR_n__BYP, CYREG_PRT0_BYP
.set MEMWR_n__CTL, CYREG_PRT0_CTL
.set MEMWR_n__DM0, CYREG_PRT0_DM0
.set MEMWR_n__DM1, CYREG_PRT0_DM1
.set MEMWR_n__DM2, CYREG_PRT0_DM2
.set MEMWR_n__DR, CYREG_PRT0_DR
.set MEMWR_n__INP_DIS, CYREG_PRT0_INP_DIS
.set MEMWR_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MEMWR_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MEMWR_n__LCD_EN, CYREG_PRT0_LCD_EN
.set MEMWR_n__MASK, 0x04
.set MEMWR_n__PORT, 0
.set MEMWR_n__PRT, CYREG_PRT0_PRT
.set MEMWR_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MEMWR_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MEMWR_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MEMWR_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MEMWR_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MEMWR_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MEMWR_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MEMWR_n__PS, CYREG_PRT0_PS
.set MEMWR_n__SHIFT, 2
.set MEMWR_n__SLW, CYREG_PRT0_SLW

/* SRAMA11 */
.set SRAMA11__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SRAMA11__0__MASK, 0x01
.set SRAMA11__0__PC, CYREG_PRT2_PC0
.set SRAMA11__0__PORT, 2
.set SRAMA11__0__SHIFT, 0
.set SRAMA11__AG, CYREG_PRT2_AG
.set SRAMA11__AMUX, CYREG_PRT2_AMUX
.set SRAMA11__BIE, CYREG_PRT2_BIE
.set SRAMA11__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA11__BYP, CYREG_PRT2_BYP
.set SRAMA11__CTL, CYREG_PRT2_CTL
.set SRAMA11__DM0, CYREG_PRT2_DM0
.set SRAMA11__DM1, CYREG_PRT2_DM1
.set SRAMA11__DM2, CYREG_PRT2_DM2
.set SRAMA11__DR, CYREG_PRT2_DR
.set SRAMA11__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA11__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA11__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA11__MASK, 0x01
.set SRAMA11__PORT, 2
.set SRAMA11__PRT, CYREG_PRT2_PRT
.set SRAMA11__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA11__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA11__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA11__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA11__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA11__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA11__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA11__PS, CYREG_PRT2_PS
.set SRAMA11__SHIFT, 0
.set SRAMA11__SLW, CYREG_PRT2_SLW

/* SRAMA12 */
.set SRAMA12__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SRAMA12__0__MASK, 0x02
.set SRAMA12__0__PC, CYREG_PRT2_PC1
.set SRAMA12__0__PORT, 2
.set SRAMA12__0__SHIFT, 1
.set SRAMA12__AG, CYREG_PRT2_AG
.set SRAMA12__AMUX, CYREG_PRT2_AMUX
.set SRAMA12__BIE, CYREG_PRT2_BIE
.set SRAMA12__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA12__BYP, CYREG_PRT2_BYP
.set SRAMA12__CTL, CYREG_PRT2_CTL
.set SRAMA12__DM0, CYREG_PRT2_DM0
.set SRAMA12__DM1, CYREG_PRT2_DM1
.set SRAMA12__DM2, CYREG_PRT2_DM2
.set SRAMA12__DR, CYREG_PRT2_DR
.set SRAMA12__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA12__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA12__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA12__MASK, 0x02
.set SRAMA12__PORT, 2
.set SRAMA12__PRT, CYREG_PRT2_PRT
.set SRAMA12__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA12__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA12__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA12__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA12__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA12__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA12__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA12__PS, CYREG_PRT2_PS
.set SRAMA12__SHIFT, 1
.set SRAMA12__SLW, CYREG_PRT2_SLW

/* SRAMA13 */
.set SRAMA13__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SRAMA13__0__MASK, 0x04
.set SRAMA13__0__PC, CYREG_PRT2_PC2
.set SRAMA13__0__PORT, 2
.set SRAMA13__0__SHIFT, 2
.set SRAMA13__AG, CYREG_PRT2_AG
.set SRAMA13__AMUX, CYREG_PRT2_AMUX
.set SRAMA13__BIE, CYREG_PRT2_BIE
.set SRAMA13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA13__BYP, CYREG_PRT2_BYP
.set SRAMA13__CTL, CYREG_PRT2_CTL
.set SRAMA13__DM0, CYREG_PRT2_DM0
.set SRAMA13__DM1, CYREG_PRT2_DM1
.set SRAMA13__DM2, CYREG_PRT2_DM2
.set SRAMA13__DR, CYREG_PRT2_DR
.set SRAMA13__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA13__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA13__MASK, 0x04
.set SRAMA13__PORT, 2
.set SRAMA13__PRT, CYREG_PRT2_PRT
.set SRAMA13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA13__PS, CYREG_PRT2_PS
.set SRAMA13__SHIFT, 2
.set SRAMA13__SLW, CYREG_PRT2_SLW

/* SRAMA14 */
.set SRAMA14__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SRAMA14__0__MASK, 0x08
.set SRAMA14__0__PC, CYREG_PRT2_PC3
.set SRAMA14__0__PORT, 2
.set SRAMA14__0__SHIFT, 3
.set SRAMA14__AG, CYREG_PRT2_AG
.set SRAMA14__AMUX, CYREG_PRT2_AMUX
.set SRAMA14__BIE, CYREG_PRT2_BIE
.set SRAMA14__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA14__BYP, CYREG_PRT2_BYP
.set SRAMA14__CTL, CYREG_PRT2_CTL
.set SRAMA14__DM0, CYREG_PRT2_DM0
.set SRAMA14__DM1, CYREG_PRT2_DM1
.set SRAMA14__DM2, CYREG_PRT2_DM2
.set SRAMA14__DR, CYREG_PRT2_DR
.set SRAMA14__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA14__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA14__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA14__MASK, 0x08
.set SRAMA14__PORT, 2
.set SRAMA14__PRT, CYREG_PRT2_PRT
.set SRAMA14__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA14__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA14__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA14__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA14__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA14__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA14__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA14__PS, CYREG_PRT2_PS
.set SRAMA14__SHIFT, 3
.set SRAMA14__SLW, CYREG_PRT2_SLW

/* SRAMA15 */
.set SRAMA15__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SRAMA15__0__MASK, 0x10
.set SRAMA15__0__PC, CYREG_PRT2_PC4
.set SRAMA15__0__PORT, 2
.set SRAMA15__0__SHIFT, 4
.set SRAMA15__AG, CYREG_PRT2_AG
.set SRAMA15__AMUX, CYREG_PRT2_AMUX
.set SRAMA15__BIE, CYREG_PRT2_BIE
.set SRAMA15__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA15__BYP, CYREG_PRT2_BYP
.set SRAMA15__CTL, CYREG_PRT2_CTL
.set SRAMA15__DM0, CYREG_PRT2_DM0
.set SRAMA15__DM1, CYREG_PRT2_DM1
.set SRAMA15__DM2, CYREG_PRT2_DM2
.set SRAMA15__DR, CYREG_PRT2_DR
.set SRAMA15__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA15__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA15__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA15__MASK, 0x10
.set SRAMA15__PORT, 2
.set SRAMA15__PRT, CYREG_PRT2_PRT
.set SRAMA15__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA15__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA15__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA15__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA15__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA15__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA15__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA15__PS, CYREG_PRT2_PS
.set SRAMA15__SHIFT, 4
.set SRAMA15__SLW, CYREG_PRT2_SLW

/* SRAMA16 */
.set SRAMA16__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set SRAMA16__0__MASK, 0x20
.set SRAMA16__0__PC, CYREG_PRT2_PC5
.set SRAMA16__0__PORT, 2
.set SRAMA16__0__SHIFT, 5
.set SRAMA16__AG, CYREG_PRT2_AG
.set SRAMA16__AMUX, CYREG_PRT2_AMUX
.set SRAMA16__BIE, CYREG_PRT2_BIE
.set SRAMA16__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA16__BYP, CYREG_PRT2_BYP
.set SRAMA16__CTL, CYREG_PRT2_CTL
.set SRAMA16__DM0, CYREG_PRT2_DM0
.set SRAMA16__DM1, CYREG_PRT2_DM1
.set SRAMA16__DM2, CYREG_PRT2_DM2
.set SRAMA16__DR, CYREG_PRT2_DR
.set SRAMA16__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA16__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA16__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA16__MASK, 0x20
.set SRAMA16__PORT, 2
.set SRAMA16__PRT, CYREG_PRT2_PRT
.set SRAMA16__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA16__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA16__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA16__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA16__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA16__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA16__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA16__PS, CYREG_PRT2_PS
.set SRAMA16__SHIFT, 5
.set SRAMA16__SLW, CYREG_PRT2_SLW

/* SRAMA17 */
.set SRAMA17__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SRAMA17__0__MASK, 0x80
.set SRAMA17__0__PC, CYREG_PRT2_PC7
.set SRAMA17__0__PORT, 2
.set SRAMA17__0__SHIFT, 7
.set SRAMA17__AG, CYREG_PRT2_AG
.set SRAMA17__AMUX, CYREG_PRT2_AMUX
.set SRAMA17__BIE, CYREG_PRT2_BIE
.set SRAMA17__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA17__BYP, CYREG_PRT2_BYP
.set SRAMA17__CTL, CYREG_PRT2_CTL
.set SRAMA17__DM0, CYREG_PRT2_DM0
.set SRAMA17__DM1, CYREG_PRT2_DM1
.set SRAMA17__DM2, CYREG_PRT2_DM2
.set SRAMA17__DR, CYREG_PRT2_DR
.set SRAMA17__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA17__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA17__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA17__MASK, 0x80
.set SRAMA17__PORT, 2
.set SRAMA17__PRT, CYREG_PRT2_PRT
.set SRAMA17__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA17__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA17__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA17__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA17__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA17__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA17__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA17__PS, CYREG_PRT2_PS
.set SRAMA17__SHIFT, 7
.set SRAMA17__SLW, CYREG_PRT2_SLW

/* SRAMA18 */
.set SRAMA18__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set SRAMA18__0__MASK, 0x40
.set SRAMA18__0__PC, CYREG_PRT2_PC6
.set SRAMA18__0__PORT, 2
.set SRAMA18__0__SHIFT, 6
.set SRAMA18__AG, CYREG_PRT2_AG
.set SRAMA18__AMUX, CYREG_PRT2_AMUX
.set SRAMA18__BIE, CYREG_PRT2_BIE
.set SRAMA18__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA18__BYP, CYREG_PRT2_BYP
.set SRAMA18__CTL, CYREG_PRT2_CTL
.set SRAMA18__DM0, CYREG_PRT2_DM0
.set SRAMA18__DM1, CYREG_PRT2_DM1
.set SRAMA18__DM2, CYREG_PRT2_DM2
.set SRAMA18__DR, CYREG_PRT2_DR
.set SRAMA18__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA18__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA18__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA18__MASK, 0x40
.set SRAMA18__PORT, 2
.set SRAMA18__PRT, CYREG_PRT2_PRT
.set SRAMA18__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA18__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA18__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA18__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA18__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA18__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA18__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA18__PS, CYREG_PRT2_PS
.set SRAMA18__SHIFT, 6
.set SRAMA18__SLW, CYREG_PRT2_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x02
.set USBUART_ep_1__INTC_NUMBER, 1
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x04
.set USBUART_ep_2__INTC_NUMBER, 2
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x08
.set USBUART_ep_3__INTC_NUMBER, 3
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* AdrLowIn */
.set AdrLowIn_sts_sts_reg__0__MASK, 0x01
.set AdrLowIn_sts_sts_reg__0__POS, 0
.set AdrLowIn_sts_sts_reg__1__MASK, 0x02
.set AdrLowIn_sts_sts_reg__1__POS, 1
.set AdrLowIn_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set AdrLowIn_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set AdrLowIn_sts_sts_reg__2__MASK, 0x04
.set AdrLowIn_sts_sts_reg__2__POS, 2
.set AdrLowIn_sts_sts_reg__3__MASK, 0x08
.set AdrLowIn_sts_sts_reg__3__POS, 3
.set AdrLowIn_sts_sts_reg__4__MASK, 0x10
.set AdrLowIn_sts_sts_reg__4__POS, 4
.set AdrLowIn_sts_sts_reg__5__MASK, 0x20
.set AdrLowIn_sts_sts_reg__5__POS, 5
.set AdrLowIn_sts_sts_reg__6__MASK, 0x40
.set AdrLowIn_sts_sts_reg__6__POS, 6
.set AdrLowIn_sts_sts_reg__7__MASK, 0x80
.set AdrLowIn_sts_sts_reg__7__POS, 7
.set AdrLowIn_sts_sts_reg__MASK, 0xFF
.set AdrLowIn_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set AdrLowIn_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set AdrLowIn_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set AdrLowIn_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set AdrLowIn_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set AdrLowIn_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set AdrLowIn_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* BUSACK_n */
.set BUSACK_n__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set BUSACK_n__0__MASK, 0x01
.set BUSACK_n__0__PC, CYREG_IO_PC_PRT15_PC0
.set BUSACK_n__0__PORT, 15
.set BUSACK_n__0__SHIFT, 0
.set BUSACK_n__AG, CYREG_PRT15_AG
.set BUSACK_n__AMUX, CYREG_PRT15_AMUX
.set BUSACK_n__BIE, CYREG_PRT15_BIE
.set BUSACK_n__BIT_MASK, CYREG_PRT15_BIT_MASK
.set BUSACK_n__BYP, CYREG_PRT15_BYP
.set BUSACK_n__CTL, CYREG_PRT15_CTL
.set BUSACK_n__DM0, CYREG_PRT15_DM0
.set BUSACK_n__DM1, CYREG_PRT15_DM1
.set BUSACK_n__DM2, CYREG_PRT15_DM2
.set BUSACK_n__DR, CYREG_PRT15_DR
.set BUSACK_n__INP_DIS, CYREG_PRT15_INP_DIS
.set BUSACK_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set BUSACK_n__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set BUSACK_n__LCD_EN, CYREG_PRT15_LCD_EN
.set BUSACK_n__MASK, 0x01
.set BUSACK_n__PORT, 15
.set BUSACK_n__PRT, CYREG_PRT15_PRT
.set BUSACK_n__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set BUSACK_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set BUSACK_n__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set BUSACK_n__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set BUSACK_n__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set BUSACK_n__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set BUSACK_n__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set BUSACK_n__PS, CYREG_PRT15_PS
.set BUSACK_n__SHIFT, 0
.set BUSACK_n__SLW, CYREG_PRT15_SLW

/* BankMask */
.set BankMask_Sync_ctrl_reg__0__MASK, 0x01
.set BankMask_Sync_ctrl_reg__0__POS, 0
.set BankMask_Sync_ctrl_reg__1__MASK, 0x02
.set BankMask_Sync_ctrl_reg__1__POS, 1
.set BankMask_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set BankMask_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set BankMask_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set BankMask_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set BankMask_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set BankMask_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set BankMask_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set BankMask_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set BankMask_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set BankMask_Sync_ctrl_reg__2__MASK, 0x04
.set BankMask_Sync_ctrl_reg__2__POS, 2
.set BankMask_Sync_ctrl_reg__3__MASK, 0x08
.set BankMask_Sync_ctrl_reg__3__POS, 3
.set BankMask_Sync_ctrl_reg__4__MASK, 0x10
.set BankMask_Sync_ctrl_reg__4__POS, 4
.set BankMask_Sync_ctrl_reg__5__MASK, 0x20
.set BankMask_Sync_ctrl_reg__5__POS, 5
.set BankMask_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set BankMask_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set BankMask_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set BankMask_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set BankMask_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set BankMask_Sync_ctrl_reg__MASK, 0x3F
.set BankMask_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set BankMask_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set BankMask_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* I2CINT_n */
.set I2CINT_n__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set I2CINT_n__0__MASK, 0x08
.set I2CINT_n__0__PC, CYREG_PRT12_PC3
.set I2CINT_n__0__PORT, 12
.set I2CINT_n__0__SHIFT, 3
.set I2CINT_n__AG, CYREG_PRT12_AG
.set I2CINT_n__BIE, CYREG_PRT12_BIE
.set I2CINT_n__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2CINT_n__BYP, CYREG_PRT12_BYP
.set I2CINT_n__DM0, CYREG_PRT12_DM0
.set I2CINT_n__DM1, CYREG_PRT12_DM1
.set I2CINT_n__DM2, CYREG_PRT12_DM2
.set I2CINT_n__DR, CYREG_PRT12_DR
.set I2CINT_n__INP_DIS, CYREG_PRT12_INP_DIS
.set I2CINT_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2CINT_n__MASK, 0x08
.set I2CINT_n__PORT, 12
.set I2CINT_n__PRT, CYREG_PRT12_PRT
.set I2CINT_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2CINT_n__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2CINT_n__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2CINT_n__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2CINT_n__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2CINT_n__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2CINT_n__PS, CYREG_PRT12_PS
.set I2CINT_n__SHIFT, 3
.set I2CINT_n__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2CINT_n__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2CINT_n__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2CINT_n__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2CINT_n__SLW, CYREG_PRT12_SLW

/* SRAMCS_n */
.set SRAMCS_n__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set SRAMCS_n__0__MASK, 0x08
.set SRAMCS_n__0__PC, CYREG_PRT0_PC3
.set SRAMCS_n__0__PORT, 0
.set SRAMCS_n__0__SHIFT, 3
.set SRAMCS_n__AG, CYREG_PRT0_AG
.set SRAMCS_n__AMUX, CYREG_PRT0_AMUX
.set SRAMCS_n__BIE, CYREG_PRT0_BIE
.set SRAMCS_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SRAMCS_n__BYP, CYREG_PRT0_BYP
.set SRAMCS_n__CTL, CYREG_PRT0_CTL
.set SRAMCS_n__DM0, CYREG_PRT0_DM0
.set SRAMCS_n__DM1, CYREG_PRT0_DM1
.set SRAMCS_n__DM2, CYREG_PRT0_DM2
.set SRAMCS_n__DR, CYREG_PRT0_DR
.set SRAMCS_n__INP_DIS, CYREG_PRT0_INP_DIS
.set SRAMCS_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SRAMCS_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SRAMCS_n__LCD_EN, CYREG_PRT0_LCD_EN
.set SRAMCS_n__MASK, 0x08
.set SRAMCS_n__PORT, 0
.set SRAMCS_n__PRT, CYREG_PRT0_PRT
.set SRAMCS_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SRAMCS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SRAMCS_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SRAMCS_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SRAMCS_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SRAMCS_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SRAMCS_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SRAMCS_n__PS, CYREG_PRT0_PS
.set SRAMCS_n__SHIFT, 3
.set SRAMCS_n__SLW, CYREG_PRT0_SLW

/* WAIT_n_1 */
.set WAIT_n_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set WAIT_n_1__0__MASK, 0x02
.set WAIT_n_1__0__PC, CYREG_PRT3_PC1
.set WAIT_n_1__0__PORT, 3
.set WAIT_n_1__0__SHIFT, 1
.set WAIT_n_1__AG, CYREG_PRT3_AG
.set WAIT_n_1__AMUX, CYREG_PRT3_AMUX
.set WAIT_n_1__BIE, CYREG_PRT3_BIE
.set WAIT_n_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WAIT_n_1__BYP, CYREG_PRT3_BYP
.set WAIT_n_1__CTL, CYREG_PRT3_CTL
.set WAIT_n_1__DM0, CYREG_PRT3_DM0
.set WAIT_n_1__DM1, CYREG_PRT3_DM1
.set WAIT_n_1__DM2, CYREG_PRT3_DM2
.set WAIT_n_1__DR, CYREG_PRT3_DR
.set WAIT_n_1__INP_DIS, CYREG_PRT3_INP_DIS
.set WAIT_n_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WAIT_n_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WAIT_n_1__LCD_EN, CYREG_PRT3_LCD_EN
.set WAIT_n_1__MASK, 0x02
.set WAIT_n_1__PORT, 3
.set WAIT_n_1__PRT, CYREG_PRT3_PRT
.set WAIT_n_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WAIT_n_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WAIT_n_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WAIT_n_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WAIT_n_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WAIT_n_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WAIT_n_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WAIT_n_1__PS, CYREG_PRT3_PS
.set WAIT_n_1__SHIFT, 1
.set WAIT_n_1__SLW, CYREG_PRT3_SLW

/* WaveDAC8 */
.set WaveDAC8_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set WaveDAC8_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set WaveDAC8_VDAC8_viDAC8__D, CYREG_DAC0_D
.set WaveDAC8_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set WaveDAC8_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set WaveDAC8_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set WaveDAC8_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set WaveDAC8_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set WaveDAC8_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set WaveDAC8_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set WaveDAC8_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set WaveDAC8_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set WaveDAC8_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set WaveDAC8_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set WaveDAC8_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set WaveDAC8_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set WaveDAC8_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set WaveDAC8_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set WaveDAC8_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set WaveDAC8_VDAC8_viDAC8__TST, CYREG_DAC0_TST
.set WaveDAC8_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave2_DMA__TERMOUT1_SEL, 0

/* AdrLowOut */
.set AdrLowOut_Sync_ctrl_reg__0__MASK, 0x01
.set AdrLowOut_Sync_ctrl_reg__0__POS, 0
.set AdrLowOut_Sync_ctrl_reg__1__MASK, 0x02
.set AdrLowOut_Sync_ctrl_reg__1__POS, 1
.set AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set AdrLowOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set AdrLowOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set AdrLowOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set AdrLowOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set AdrLowOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set AdrLowOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set AdrLowOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set AdrLowOut_Sync_ctrl_reg__2__MASK, 0x04
.set AdrLowOut_Sync_ctrl_reg__2__POS, 2
.set AdrLowOut_Sync_ctrl_reg__3__MASK, 0x08
.set AdrLowOut_Sync_ctrl_reg__3__POS, 3
.set AdrLowOut_Sync_ctrl_reg__4__MASK, 0x10
.set AdrLowOut_Sync_ctrl_reg__4__POS, 4
.set AdrLowOut_Sync_ctrl_reg__5__MASK, 0x20
.set AdrLowOut_Sync_ctrl_reg__5__POS, 5
.set AdrLowOut_Sync_ctrl_reg__6__MASK, 0x40
.set AdrLowOut_Sync_ctrl_reg__6__POS, 6
.set AdrLowOut_Sync_ctrl_reg__7__MASK, 0x80
.set AdrLowOut_Sync_ctrl_reg__7__POS, 7
.set AdrLowOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set AdrLowOut_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set AdrLowOut_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set AdrLowOut_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set AdrLowOut_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set AdrLowOut_Sync_ctrl_reg__MASK, 0xFF
.set AdrLowOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set AdrLowOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set AdrLowOut_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* AdrMidOut */
.set AdrMidOut_Sync_ctrl_reg__0__MASK, 0x01
.set AdrMidOut_Sync_ctrl_reg__0__POS, 0
.set AdrMidOut_Sync_ctrl_reg__1__MASK, 0x02
.set AdrMidOut_Sync_ctrl_reg__1__POS, 1
.set AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set AdrMidOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set AdrMidOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set AdrMidOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set AdrMidOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set AdrMidOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set AdrMidOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set AdrMidOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set AdrMidOut_Sync_ctrl_reg__2__MASK, 0x04
.set AdrMidOut_Sync_ctrl_reg__2__POS, 2
.set AdrMidOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set AdrMidOut_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set AdrMidOut_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set AdrMidOut_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set AdrMidOut_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set AdrMidOut_Sync_ctrl_reg__MASK, 0x07
.set AdrMidOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set AdrMidOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set AdrMidOut_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* DAC_Clock */
.set DAC_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set DAC_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set DAC_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set DAC_Clock__CFG2_SRC_SEL_MASK, 0x07
.set DAC_Clock__INDEX, 0x00
.set DAC_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DAC_Clock__PM_ACT_MSK, 0x01
.set DAC_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DAC_Clock__PM_STBY_MSK, 0x01

/* AdrHighOut */
.set AdrHighOut_Sync_ctrl_reg__0__MASK, 0x01
.set AdrHighOut_Sync_ctrl_reg__0__POS, 0
.set AdrHighOut_Sync_ctrl_reg__1__MASK, 0x02
.set AdrHighOut_Sync_ctrl_reg__1__POS, 1
.set AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set AdrHighOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set AdrHighOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set AdrHighOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set AdrHighOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set AdrHighOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set AdrHighOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set AdrHighOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set AdrHighOut_Sync_ctrl_reg__2__MASK, 0x04
.set AdrHighOut_Sync_ctrl_reg__2__POS, 2
.set AdrHighOut_Sync_ctrl_reg__3__MASK, 0x08
.set AdrHighOut_Sync_ctrl_reg__3__POS, 3
.set AdrHighOut_Sync_ctrl_reg__4__MASK, 0x10
.set AdrHighOut_Sync_ctrl_reg__4__POS, 4
.set AdrHighOut_Sync_ctrl_reg__5__MASK, 0x20
.set AdrHighOut_Sync_ctrl_reg__5__POS, 5
.set AdrHighOut_Sync_ctrl_reg__6__MASK, 0x40
.set AdrHighOut_Sync_ctrl_reg__6__POS, 6
.set AdrHighOut_Sync_ctrl_reg__7__MASK, 0x80
.set AdrHighOut_Sync_ctrl_reg__7__POS, 7
.set AdrHighOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set AdrHighOut_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set AdrHighOut_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set AdrHighOut_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set AdrHighOut_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set AdrHighOut_Sync_ctrl_reg__MASK, 0xFF
.set AdrHighOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AdrHighOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set AdrHighOut_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* ExtSRAMCtl */
.set ExtSRAMCtl_Sync_ctrl_reg__0__MASK, 0x01
.set ExtSRAMCtl_Sync_ctrl_reg__0__POS, 0
.set ExtSRAMCtl_Sync_ctrl_reg__1__MASK, 0x02
.set ExtSRAMCtl_Sync_ctrl_reg__1__POS, 1
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set ExtSRAMCtl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set ExtSRAMCtl_Sync_ctrl_reg__2__MASK, 0x04
.set ExtSRAMCtl_Sync_ctrl_reg__2__POS, 2
.set ExtSRAMCtl_Sync_ctrl_reg__3__MASK, 0x08
.set ExtSRAMCtl_Sync_ctrl_reg__3__POS, 3
.set ExtSRAMCtl_Sync_ctrl_reg__4__MASK, 0x10
.set ExtSRAMCtl_Sync_ctrl_reg__4__POS, 4
.set ExtSRAMCtl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ExtSRAMCtl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set ExtSRAMCtl_Sync_ctrl_reg__MASK, 0x1F
.set ExtSRAMCtl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ExtSRAMCtl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ExtSRAMCtl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* SPI_Master */
.set SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPI_Master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPI_Master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPI_Master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPI_Master_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPI_Master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPI_Master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPI_Master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPI_Master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPI_Master_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPI_Master_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPI_Master_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPI_Master_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPI_Master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPI_Master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPI_Master_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPI_Master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPI_Master_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPI_Master_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set SPI_Master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPI_Master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPI_Master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPI_Master_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SPI_Master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SPI_Master_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set SPI_Master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPI_Master_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPI_Master_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_Master_BSPIM_RxStsReg__4__POS, 4
.set SPI_Master_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_Master_BSPIM_RxStsReg__5__POS, 5
.set SPI_Master_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_Master_BSPIM_RxStsReg__6__POS, 6
.set SPI_Master_BSPIM_RxStsReg__MASK, 0x70
.set SPI_Master_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPI_Master_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPI_Master_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPI_Master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPI_Master_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SPI_Master_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SPI_Master_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPI_Master_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPI_Master_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPI_Master_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPI_Master_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPI_Master_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPI_Master_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPI_Master_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPI_Master_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPI_Master_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPI_Master_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPI_Master_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPI_Master_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPI_Master_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPI_Master_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_Master_BSPIM_TxStsReg__0__POS, 0
.set SPI_Master_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_Master_BSPIM_TxStsReg__1__POS, 1
.set SPI_Master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_Master_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPI_Master_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_Master_BSPIM_TxStsReg__2__POS, 2
.set SPI_Master_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_Master_BSPIM_TxStsReg__3__POS, 3
.set SPI_Master_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_Master_BSPIM_TxStsReg__4__POS, 4
.set SPI_Master_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_Master_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPI_Master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_Master_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set SPI_Master_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPI_Master_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPI_Master_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPI_Master_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_Master_IntClock__INDEX, 0x03
.set SPI_Master_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_Master_IntClock__PM_ACT_MSK, 0x08
.set SPI_Master_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_Master_IntClock__PM_STBY_MSK, 0x08

/* BankBaseAdr */
.set BankBaseAdr_Sync_ctrl_reg__0__MASK, 0x01
.set BankBaseAdr_Sync_ctrl_reg__0__POS, 0
.set BankBaseAdr_Sync_ctrl_reg__1__MASK, 0x02
.set BankBaseAdr_Sync_ctrl_reg__1__POS, 1
.set BankBaseAdr_Sync_ctrl_reg__2__MASK, 0x04
.set BankBaseAdr_Sync_ctrl_reg__2__POS, 2
.set BankBaseAdr_Sync_ctrl_reg__3__MASK, 0x08
.set BankBaseAdr_Sync_ctrl_reg__3__POS, 3
.set BankBaseAdr_Sync_ctrl_reg__4__MASK, 0x10
.set BankBaseAdr_Sync_ctrl_reg__4__POS, 4
.set BankBaseAdr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BankBaseAdr_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set BankBaseAdr_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BankBaseAdr_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB15_CTL
.set BankBaseAdr_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set BankBaseAdr_Sync_ctrl_reg__MASK, 0x1F
.set BankBaseAdr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BankBaseAdr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set BankBaseAdr_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB15_MSK

/* DAC_Control */
.set DAC_Control_Sync_ctrl_reg__0__MASK, 0x01
.set DAC_Control_Sync_ctrl_reg__0__POS, 0
.set DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set DAC_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set DAC_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set DAC_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set DAC_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set DAC_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set DAC_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set DAC_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set DAC_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set DAC_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set DAC_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set DAC_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set DAC_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set DAC_Control_Sync_ctrl_reg__MASK, 0x01
.set DAC_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set DAC_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set DAC_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* IO_Ctrl_Reg */
.set IO_Ctrl_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set IO_Ctrl_Reg_Sync_ctrl_reg__0__POS, 0
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__MASK, 0x01
.set IO_Ctrl_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IO_Ctrl_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* IO_Stat_Reg */
.set IO_Stat_Reg_sts_sts_reg__0__MASK, 0x01
.set IO_Stat_Reg_sts_sts_reg__0__POS, 0
.set IO_Stat_Reg_sts_sts_reg__1__MASK, 0x02
.set IO_Stat_Reg_sts_sts_reg__1__POS, 1
.set IO_Stat_Reg_sts_sts_reg__2__MASK, 0x04
.set IO_Stat_Reg_sts_sts_reg__2__POS, 2
.set IO_Stat_Reg_sts_sts_reg__3__MASK, 0x08
.set IO_Stat_Reg_sts_sts_reg__3__POS, 3
.set IO_Stat_Reg_sts_sts_reg__4__MASK, 0x10
.set IO_Stat_Reg_sts_sts_reg__4__POS, 4
.set IO_Stat_Reg_sts_sts_reg__MASK, 0x1F
.set IO_Stat_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB15_MSK
.set IO_Stat_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set IO_Stat_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set IO_Stat_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set IO_Stat_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set IO_Stat_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set IO_Stat_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB15_ST

/* Z80_Data_In */
.set Z80_Data_In_Sync_ctrl_reg__0__MASK, 0x01
.set Z80_Data_In_Sync_ctrl_reg__0__POS, 0
.set Z80_Data_In_Sync_ctrl_reg__1__MASK, 0x02
.set Z80_Data_In_Sync_ctrl_reg__1__POS, 1
.set Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Z80_Data_In_Sync_ctrl_reg__2__MASK, 0x04
.set Z80_Data_In_Sync_ctrl_reg__2__POS, 2
.set Z80_Data_In_Sync_ctrl_reg__3__MASK, 0x08
.set Z80_Data_In_Sync_ctrl_reg__3__POS, 3
.set Z80_Data_In_Sync_ctrl_reg__4__MASK, 0x10
.set Z80_Data_In_Sync_ctrl_reg__4__POS, 4
.set Z80_Data_In_Sync_ctrl_reg__5__MASK, 0x20
.set Z80_Data_In_Sync_ctrl_reg__5__POS, 5
.set Z80_Data_In_Sync_ctrl_reg__6__MASK, 0x40
.set Z80_Data_In_Sync_ctrl_reg__6__POS, 6
.set Z80_Data_In_Sync_ctrl_reg__7__MASK, 0x80
.set Z80_Data_In_Sync_ctrl_reg__7__POS, 7
.set Z80_Data_In_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Z80_Data_In_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Z80_Data_In_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Z80_Data_In_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Z80_Data_In_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Z80_Data_In_Sync_ctrl_reg__MASK, 0xFF
.set Z80_Data_In_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Z80_Data_In_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Z80_Data_In_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Z80_Data_Out */
.set Z80_Data_Out_sts_sts_reg__0__MASK, 0x01
.set Z80_Data_Out_sts_sts_reg__0__POS, 0
.set Z80_Data_Out_sts_sts_reg__1__MASK, 0x02
.set Z80_Data_Out_sts_sts_reg__1__POS, 1
.set Z80_Data_Out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Z80_Data_Out_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Z80_Data_Out_sts_sts_reg__2__MASK, 0x04
.set Z80_Data_Out_sts_sts_reg__2__POS, 2
.set Z80_Data_Out_sts_sts_reg__3__MASK, 0x08
.set Z80_Data_Out_sts_sts_reg__3__POS, 3
.set Z80_Data_Out_sts_sts_reg__4__MASK, 0x10
.set Z80_Data_Out_sts_sts_reg__4__POS, 4
.set Z80_Data_Out_sts_sts_reg__5__MASK, 0x20
.set Z80_Data_Out_sts_sts_reg__5__POS, 5
.set Z80_Data_Out_sts_sts_reg__6__MASK, 0x40
.set Z80_Data_Out_sts_sts_reg__6__POS, 6
.set Z80_Data_Out_sts_sts_reg__7__MASK, 0x80
.set Z80_Data_Out_sts_sts_reg__7__POS, 7
.set Z80_Data_Out_sts_sts_reg__MASK, 0xFF
.set Z80_Data_Out_sts_sts_reg__MASK_REG, CYREG_B1_UDB07_MSK
.set Z80_Data_Out_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Z80_Data_Out_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Z80_Data_Out_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Z80_Data_Out_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Z80_Data_Out_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Z80_Data_Out_sts_sts_reg__STATUS_REG, CYREG_B1_UDB07_ST

/* Sound_Counter */
.set Sound_Counter_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Sound_Counter_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Sound_Counter_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Sound_Counter_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Sound_Counter_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Sound_Counter_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Sound_Counter_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Sound_Counter_CounterHW__PER0, CYREG_TMR0_PER0
.set Sound_Counter_CounterHW__PER1, CYREG_TMR0_PER1
.set Sound_Counter_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Sound_Counter_CounterHW__PM_ACT_MSK, 0x01
.set Sound_Counter_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Sound_Counter_CounterHW__PM_STBY_MSK, 0x01
.set Sound_Counter_CounterHW__RT0, CYREG_TMR0_RT0
.set Sound_Counter_CounterHW__RT1, CYREG_TMR0_RT1
.set Sound_Counter_CounterHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 60000000
.set BCLK__BUS_CLK__KHZ, 60000
.set BCLK__BUS_CLK__MHZ, 60
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
