struct pmucal_seq abox_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CONFIGURATION", 0x16480000, 0x4000, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ABOX_STATUS", 0x16480000, 0x4004, (0xf << 0), (0xF << 0), 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq abox_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x13e00000, 0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x13e00000, 0x0124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x13e00000, 0x0128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x13e00000, 0x012c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x13e00000, 0x0130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_UAIF4", 0x13E00000, 0x1838, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_UAIF3", 0x13E00000, 0x1834, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_UAIF2", 0x13E00000, 0x1830, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_UAIF1", 0x13E00000, 0x182c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_UAIF0", 0x13E00000, 0x1828, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_PLL", 0x13E00000, 0x1820, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_DSIF", 0x13E00000, 0x181c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_DMIC", 0x13E00000, 0x1818, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_CPU_PCLKDBG", 0x13E00000, 0x1814, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_CPU_ATCLK", 0x13E00000, 0x1810, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_CPU_ACLK", 0x13E00000, 0x180c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_BUSP", 0x13E00000, 0x1808, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_BUS", 0x13E00000, 0x1804, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ABOX_AUDIF", 0x13E00000, 0x1800, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_UAIF4", 0x13E00000, 0x1014, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_UAIF3", 0x13E00000, 0x1010, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_UAIF2", 0x13E00000, 0x100c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_UAIF1", 0x13E00000, 0x1008, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_UAIF0", 0x13E00000, 0x1004, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_ABOX_CPU", 0x13E00000, 0x1000, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_UAIF4", 0x13E00000, 0x2034, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_UAIF3", 0x13E00000, 0x2030, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_UAIF2", 0x13E00000, 0x202c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_UAIF1", 0x13E00000, 0x2028, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_UAIF0", 0x13E00000, 0x2024, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_GOUT_BLK_ABOX_UID_ABOX_TOP_IPCLKPORT_BCLK_DSIF", 0x13E00000, 0x2020, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ABOX_CPUABOX_USER", 0x13e00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x13e00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON0_PLL_AUD", 0x13e00000, 0x0120, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x13e00000, 0x0120, (0x1 << 29), (0x1 << 29), 0x13e00000, 0x0120, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_ABOXCPU_QCH", 0x13E00000, 0x3038, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_ABOX_QCH", 0x13E00000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ABOX_QCH", 0x13E00000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x13E00000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_ABOX_QCH", 0x13E00000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_ABOX_QCH", 0x13E00000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x13E00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_ABOX_QCH", 0x13E00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ABOX_QCH", 0x13E00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_ABOX_QCH", 0x13E00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_ABOX_QCH", 0x13E00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_CMU_ABOX_QCH", 0x13E00000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_QCH", 0x13E00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_TOP_QCH", 0x13E00000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ABOX_CMU_CONTROLLER_OPTION", 0x13e00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13E20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SNPS_EMA", 0x13E20000, 0x0300, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq abox_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7_OPTION", 0x16480000, 0x2528, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CONFIGURATION", 0x16480000, 0x4000, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ABOX_STATUS", 0x16480000, 0x4004, (0xf << 0), (0x0 << 0), 0x16480000, 0x4004, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq abox_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ABOX_STATUS", 0x16480000, 0x4004, (0xf << 0), (0xF << 0), 0x16480000, 0x4004, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq cam_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CAM_CONFIGURATION", 0x16480000, 0x4020, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CAM_STATUS", 0x16480000, 0x4024, (0xf << 0), (0xF << 0), 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq cam_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CAM_BUSP", 0x12C00000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CAM_BUS_USER", 0x12C00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CAM_TPU0_USER", 0x12C00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CAM_TPU1_USER", 0x12C00000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CAM_VRA_USER", 0x12C00000, 0x0160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CAM_QCH", 0x12C00000, 0x3070, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_CAM_QCH", 0x12C00000, 0x306c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D1_CAM_QCH", 0x12C00000, 0x3068, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D0_CAM_QCH", 0x12C00000, 0x3064, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CAM_QCH", 0x12C00000, 0x3060, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_SRDZCAM_QCH", 0x12C00000, 0x305c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_VRA", 0x12C00000, 0x3058, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_TPU1", 0x12C00000, 0x3054, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_TPU0", 0x12C00000, 0x3050, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_SYSMMU_CAM1", 0x12C00000, 0x304c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_SYSMMU_CAM0", 0x12C00000, 0x3048, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_QE_VRA", 0x12C00000, 0x3044, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_QE_TPU1", 0x12C00000, 0x3040, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_QE_TPU0", 0x12C00000, 0x303c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_QE_CSISX4", 0x12C00000, 0x3038, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_BCM_CAM1", 0x12C00000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_BCM_CAM0", 0x12C00000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_MC_SCALER", 0x12C00000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_CSISX4_DMA", 0x12C00000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_CSIS3", 0x12C00000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_CSIS2", 0x12C00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_CSIS1", 0x12C00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_CSIS0", 0x12C00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_CAM_QCH_BNS", 0x12C00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISP_EWGEN_CAM_QCH", 0x12C00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CAM_CMU_CAM_QCH", 0x12C00000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_CAMD1_QCH", 0x12C00000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_CAMD0_QCH", 0x12C00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CAM_CMU_CONTROLLER_OPTION", 0x12C00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12C20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cam_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CAM_CONFIGURATION", 0x16480000, 0x4020, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CAM_STATUS", 0x16480000, 0x4024, (0xf << 0), (0x0 << 0), 0x16480000, 0x4024, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq cam_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CAM_STATUS", 0x16480000, 0x4024, (0xf << 0), (0xF << 0), 0x16480000, 0x4024, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dbg_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DBG_CONFIGURATION", 0x16480000, 0x4040, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DBG_STATUS", 0x16480000, 0x4044, (0xf << 0), (0xF << 0), 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dbg_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DBG_PCLKDBG", 0x17C00000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DBG_BUS_USER", 0x17C00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DBG_QCH", 0x17C00000, 0x3080, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_STM_TXACTOR_QCH", 0x17C00000, 0x307c, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SECJTAG_QCH", 0x17C00000, 0x3078, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DBG_QCH", 0x17C00000, 0x3074, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_G_ETR_QCH", 0x17C00000, 0x3070, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_G_CSSYS_QCH", 0x17C00000, 0x306c, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DBG_QCH", 0x17C00000, 0x3068, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T_BDU_QCH", 0x17C00000, 0x3064, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T_AUD_QCH", 0x17C00000, 0x3060, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T3_CLUSTER1_QCH", 0x17C00000, 0x305c, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T3_CLUSTER0_QCH", 0x17C00000, 0x3058, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T2_CLUSTER1_QCH", 0x17C00000, 0x3054, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T2_CLUSTER0_QCH", 0x17C00000, 0x3050, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T1_CLUSTER1_QCH", 0x17C00000, 0x304c, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T1_CLUSTER0_QCH", 0x17C00000, 0x3048, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T0_CLUSTER1_QCH", 0x17C00000, 0x3044, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_T0_CLUSTER0_QCH", 0x17C00000, 0x3040, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMPPC_CPUCL1_QCH", 0x17C00000, 0x303c, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMPPC_CPUCL0_QCH", 0x17C00000, 0x3038, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DBG_CMU_DBG_QCH", 0x17C00000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSSYS_QCH", 0x17C00000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LPI_CON_CSSYS_LPI_CSSYS", 0x17C00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LPI_CON_CSSYS_LPI_ADS_AHB_G_SSS", 0x17C00000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DBG_CMU_CONTROLLER_OPTION", 0x17C00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17C20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dbg_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DBG_CONFIGURATION", 0x16480000, 0x4040, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DBG_STATUS", 0x16480000, 0x4044, (0xf << 0), (0x0 << 0), 0x16480000, 0x4044, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dbg_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_STATUS", 0x16480000, 0x4044, (0xf << 0), (0xF << 0), 0x16480000, 0x4044, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dcam_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DCAM_CONFIGURATION", 0x16480000, 0x5220, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DCAM_STATUS", 0x16480000, 0x5224, (0xf << 0), (0xF << 0), 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dcam_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DCAM_BUSP", 0x12E00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DCAM_BUS_USER", 0x12E00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DCAM_IMGD_USER", 0x12E00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DCAM_QCH", 0x12E00000, 0x3024, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_DCAM_QCH", 0x12E00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DCAM_QCH", 0x12E00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_DCAMSRDZ_QCH", 0x12E00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_DCAMSRDZ_QCH", 0x12E00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_SRDZDCAM_QCH", 0x12E00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DCP_QCH", 0x12E00000, 0x300c, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DCAM_CMU_DCAM_QCH", 0x12E00000, 0x3008, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_DCAM_QCH", 0x12E00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DCAM_CMU_CONTROLLER_OPTION", 0x12E00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12E20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dcam_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DCAM_CONFIGURATION", 0x16480000, 0x5220, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DCAM_STATUS", 0x16480000, 0x5224, (0xf << 0), (0x0 << 0), 0x16480000, 0x5224, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dcam_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DCAM_STATUS", 0x16480000, 0x5224, (0xf << 0), (0xF << 0), 0x16480000, 0x5224, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU0_CONFIGURATION", 0x16480000, 0x4060, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU0_STATUS", 0x16480000, 0x4064, (0xf << 0), (0xF << 0), 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPU0_BUSP", 0x12800000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPU0_BUS_USER", 0x12800000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPU0_QCH", 0x12800000, 0x3068, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUD2_QCH", 0x12800000, 0x3064, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUD1_QCH", 0x12800000, 0x3060, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUD0_QCH", 0x12800000, 0x305c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_DPUD2_QCH", 0x12800000, 0x3058, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_DPUD1_QCH", 0x12800000, 0x3054, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_DPUD0_QCH", 0x12800000, 0x3050, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DPU0_QCH", 0x12800000, 0x304c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_USBTV_QCH", 0x12800000, 0x3040, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D2_DPU_QCH", 0x12800000, 0x303c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D1_DPU_QCH", 0x12800000, 0x3038, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D0_DPU_QCH", 0x12800000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P0_DPU_QCH", 0x12800000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU_WB_MUX_QCH", 0x12800000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU_DMA_QCH", 0x12800000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU0_CMU_DPU0_QCH", 0x12800000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPP_QCH_DPP_VGR", 0x12800000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPP_QCH_DPP_G1", 0x12800000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPP_QCH_DPP_G0", 0x12800000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DECON0_QCH", 0x12800000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_DPUD2_QCH", 0x12800000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_DPUD1_QCH", 0x12800000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_DPUD0_QCH", 0x12800000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPU0_CMU_CONTROLLER_OPTION", 0x12800000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12820000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU0_CONFIGURATION", 0x16480000, 0x4060, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU0_STATUS", 0x16480000, 0x4064, (0xf << 0), (0x0 << 0), 0x16480000, 0x4064, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPU0_STATUS", 0x16480000, 0x4064, (0xf << 0), (0xF << 0), 0x16480000, 0x4064, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU1_CONFIGURATION", 0x16480000, 0x4080, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU1_STATUS", 0x16480000, 0x4084, (0xf << 0), (0xF << 0), 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_DPU", 0x12a00000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_DPU", 0x12a00000, 0x0144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_DPU", 0x12a00000, 0x0148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_DPU", 0x12a00000, 0x0150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLKCMU_DPU1_DECON2", 0x12A00000, 0x1800, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPU1_BUSD_USER", 0x12a00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPU1_BUSP_USER", 0x12a00000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_DPU", 0x12a00000, 0x0140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON0_PLL_DPU", 0x12a00000, 0x0140, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_DPU", 0x12a00000, 0x0140, (0x1 << 29), (0x1 << 29), 0x12a00000, 0x0140, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPU1_QCH", 0x12A00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DPU1_QCH", 0x12A00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_DPTX_QCH", 0x12A00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DPU1_QCH", 0x12A00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPU1_CMU_DPU1_QCH", 0x12A00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DECON2_QCH_VCLK", 0x12A00000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DECON2_QCH_ACLK", 0x12A00000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DECON1_QCH", 0x12A00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPU1_CMU_CONTROLLER_OPTION", 0x12a00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x12A20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPU1_CONFIGURATION", 0x16480000, 0x4080, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPU1_STATUS", 0x16480000, 0x4084, (0xf << 0), (0x0 << 0), 0x16480000, 0x4084, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPU1_STATUS", 0x16480000, 0x4084, (0xf << 0), (0xF << 0), 0x16480000, 0x4084, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dsp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x16480000, 0x40A0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x16480000, 0x40A4, (0xf << 0), (0xF << 0), 0x16480000, 0x40A4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq dsp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DSP_BUSP", 0x13400000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DSP_BUS_USER", 0x13400000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DSP_QCH", 0x13400000, 0x3034, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_SCORE_QCH", 0x13400000, 0x3030, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SCORE_QCH", 0x13400000, 0x302c, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_SCORE_QCH", 0x13400000, 0x3028, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_DSP_QCH", 0x13400000, 0x3024, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_DSPVPU_QCH", 0x13400000, 0x3020, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_DSPIVA_QCH", 0x13400000, 0x301c, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_DSP_QCH", 0x13400000, 0x3018, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_IVADSP_QCH", 0x13400000, 0x3014, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DSP_QCH", 0x13400000, 0x3010, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_VPUDSP_QCH", 0x13400000, 0x300c, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_IVADSP_QCH", 0x13400000, 0x3008, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DSP_CMU_DSP_QCH", 0x13400000, 0x3004, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_SCORE_QCH", 0x13400000, 0x3000, 0xffffffff, 0, 0x16480000, 0x40a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CMU_CONTROLLER_OPTION", 0x13400000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13420000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x16480000, 0x40A0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x16480000, 0x40A4, (0xf << 0), (0x0 << 0), 0x16480000, 0x40A4, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq dsp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DSP_STATUS", 0x16480000, 0x40A4, (0xf << 0), (0xF << 0), 0x16480000, 0x40A4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g2d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G2D_CONFIGURATION", 0x16480000, 0x40C0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G2D_STATUS", 0x16480000, 0x40C4, (0xf << 0), (0xF << 0), 0x16480000, 0x40C4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g2d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G2D_BUSP", 0x13a00000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G2D_G2D_USER", 0x13a00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER", 0x13a00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_G2D_QCH", 0x13A00000, 0x3050, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_G2DD2_QCH", 0x13A00000, 0x304c, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_G2DD1_QCH", 0x13A00000, 0x3048, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_G2DD0_QCH", 0x13A00000, 0x3044, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_M2MSCALER_QCH", 0x13A00000, 0x3040, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG_QCH", 0x13A00000, 0x303c, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_G2DD2_QCH", 0x13A00000, 0x3038, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_G2DD1_QCH", 0x13A00000, 0x3034, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_G2DD0_QCH", 0x13A00000, 0x3030, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_G2D_QCH", 0x13A00000, 0x302c, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2MSCALER_QCH", 0x13A00000, 0x3028, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D2_G2D_QCH", 0x13A00000, 0x3024, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D1_G2D_QCH", 0x13A00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D0_G2D_QCH", 0x13A00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G2D_QCH", 0x13A00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x13A00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G2D_QCH", 0x13A00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_G2D_CMU_G2D_QCH", 0x13A00000, 0x300c, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_G2DD2_QCH", 0x13A00000, 0x3008, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_G2DD1_QCH", 0x13A00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_G2DD0_QCH", 0x13A00000, 0x3000, 0xffffffff, 0, 0x16480000, 0x40c4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G2D_CMU_CONTROLLER_OPTION", 0x13a00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13A20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g2d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G2D_CONFIGURATION", 0x16480000, 0x40C0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G2D_STATUS", 0x16480000, 0x40C4, (0xf << 0), (0x0 << 0), 0x16480000, 0x40C4, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq g2d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G2D_STATUS", 0x16480000, 0x40C4, (0xf << 0), (0xF << 0), 0x16480000, 0x40C4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g3d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON2_PLL_G3D", 0x13800000, 0x0148, (0xffffffff << 0), (0x30000003 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x13800000, 0x0140, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER", 0x13800000, 0x0100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EMBEDDED_G3D_CONFIGURATION", 0x16480000, 0x40E0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "EMBEDDED_G3D_STATUS", 0x16480000, 0x40E4, (0xf << 0), (0xF << 0), 0x16480000, 0x40E4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq g3d_save[] = {
};

struct pmucal_seq g3d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EMBEDDED_G3D_CONFIGURATION", 0x16480000, 0x40E0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "EMBEDDED_G3D_STATUS", 0x16480000, 0x40E4, (0xf << 0), (0x0 << 0), 0x16480000, 0x40E4, (0xf << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER", 0x13800000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x13800000, 0x0140, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON2_PLL_G3D", 0x13800000, 0x0148, (0xffffffff << 0), (0x10000001 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "EMBEDDED_G3D_STATUS", 0x16480000, 0x40E4, (0xf << 0), (0xF << 0), 0x16480000, 0x40E4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq isphq_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISPHQ_CONFIGURATION", 0x16480000, 0x4100, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISPHQ_STATUS", 0x16480000, 0x4104, (0xf << 0), (0xF << 0), 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq isphq_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ISPHQ_BUSP", 0x13100000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ISPHQ_BUS_USER", 0x13100000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ISPHQ_QCH", 0x13100000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_ISPHQ_QCH", 0x13100000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_LD_ISPHQ_QCH", 0x13100000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ISPHQ_QCH", 0x13100000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPHQ_QCH_QE_ISPHQ", 0x13100000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPHQ_QCH_QE_3AA", 0x13100000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPHQ_QCH_ISPHQ", 0x13100000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPHQ_QCH_3AA", 0x13100000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISP_EWGEN_ISPHQ_QCH", 0x13100000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISPHQ_CMU_ISPHQ_QCH", 0x13100000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ISPHQ_CMU_CONTROLLER_OPTION", 0x13100000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13120000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isphq_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISPHQ_CONFIGURATION", 0x16480000, 0x4100, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISPHQ_STATUS", 0x16480000, 0x4104, (0xf << 0), (0x0 << 0), 0x16480000, 0x4104, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq isphq_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ISPHQ_STATUS", 0x16480000, 0x4104, (0xf << 0), (0xF << 0), 0x16480000, 0x4104, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq isplp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISPLP_CONFIGURATION", 0x16480000, 0x4120, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISPLP_STATUS", 0x16480000, 0x4124, (0xf << 0), (0xF << 0), 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq isplp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ISPLP_BUSP", 0x13000000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ISPLP_BUS_USER", 0x13000000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ISPLP_QCH", 0x13000000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_ISPLP_QCH", 0x13000000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ISPLP_QCH", 0x13000000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ISPLP_QCH", 0x13000000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_LD_ISPHQ_QCH", 0x13000000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_SMMU_ISPLP", 0x13000000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_QE_ISPLP", 0x13000000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_QE_3AAW", 0x13000000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_BCM_ISPLP", 0x13000000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_ISPLP", 0x13000000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IS_ISPLP_QCH_3AAW", 0x13000000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISP_EWGEN_ISPLP_QCH", 0x13000000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ISPLP_CMU_ISPLP_QCH", 0x13000000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_ISPLP_QCH", 0x13000000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ISPLP_CMU_CONTROLLER_OPTION", 0x13000000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13020000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq isplp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISPLP_CONFIGURATION", 0x16480000, 0x4120, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ISPLP_STATUS", 0x16480000, 0x4124, (0xf << 0), (0x0 << 0), 0x16480000, 0x4124, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq isplp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ISPLP_STATUS", 0x16480000, 0x4124, (0xf << 0), (0xF << 0), 0x16480000, 0x4124, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq iva_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IVA_CONFIGURATION", 0x16480000, 0x4140, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IVA_STATUS", 0x16480000, 0x4144, (0xf << 0), (0xF << 0), 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq iva_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IVA_BUSP", 0x13500000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IVA_BUS_USER", 0x13500000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_IVA_QCH", 0x13500000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_IVA_QCH", 0x13500000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_IVA_QCH", 0x13500000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_IVA_QCH", 0x13500000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_IVADSP_QCH", 0x13500000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_IVADSP_QCH", 0x13500000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_IVA_QCH", 0x13500000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_IVA_QCH", 0x13500000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DSPIVA_QCH", 0x13500000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_IVASC_QCH", 0x13500000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IVA_QCH", 0x13500000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IVA_INTMEM_QCH", 0x13500000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IVA_CMU_IVA_QCH", 0x13500000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_IVA_QCH", 0x13500000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "IVA_CMU_CONTROLLER_OPTION", 0x13500000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13520000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq iva_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VMCU_CTRL", 0x136D0000, 0x0028, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMU", 0x136D0000, 0x0000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "IVA_CONFIGURATION", 0x16480000, 0x4140, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IVA_STATUS", 0x16480000, 0x4144, (0xf << 0), (0x0 << 0), 0x16480000, 0x4144, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq iva_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "IVA_STATUS", 0x16480000, 0x4144, (0xf << 0), (0xF << 0), 0x16480000, 0x4144, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x16480000, 0x4160, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x16480000, 0x4164, (0xf << 0), (0xF << 0), 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFC_BUSP", 0x13C00000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_BUS_USER", 0x13C00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFC_QCH", 0x13C00000, 0x3038, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_MFCD1_QCH", 0x13C00000, 0x3034, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_MFCD0_QCH", 0x13C00000, 0x3030, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_MFCD1_QCH", 0x13C00000, 0x302c, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_MFCD0_QCH", 0x13C00000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_MFC_QCH", 0x13C00000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x13C00000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_CMU_MFC_QCH", 0x13C00000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D1_MFC_QCH", 0x13C00000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D0_MFC_QCH", 0x13C00000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFC_QCH", 0x13C00000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_MFCD1_QCH", 0x13C00000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_MFCD0_QCH", 0x13C00000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CMU_CONTROLLER_OPTION", 0x13C00000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13C20000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x16480000, 0x4160, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x16480000, 0x4164, (0xf << 0), (0x0 << 0), 0x16480000, 0x4164, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x16480000, 0x4164, (0xf << 0), (0xF << 0), 0x16480000, 0x4164, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq srdz_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SRDZ_CONFIGURATION", 0x16480000, 0x5420, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SRDZ_STATUS", 0x16480000, 0x5424, (0xf << 0), (0xF << 0), 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq srdz_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_SRDZ_BUSP", 0x14200000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SRDZ_BUS_USER", 0x14200000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SRDZ_IMGD_USER", 0x14200000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SRDZ_QCH", 0x14200000, 0x3038, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SRDZ_QCH", 0x14200000, 0x3034, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SRDZ_CMU_SRDZ_QCH", 0x14200000, 0x3030, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_SRDZ_QCH", 0x14200000, 0x302c, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_SRDZ_QCH", 0x14200000, 0x3028, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_SRDZ_QCH", 0x14200000, 0x3024, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_SRDZDCAM_QCH", 0x14200000, 0x3020, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_SRDZ_QCH", 0x14200000, 0x301c, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ATB_SRDZCAM_QCH", 0x14200000, 0x3018, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_SRDZ_QCH", 0x14200000, 0x3014, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_DCAMSRDZ_QCH", 0x14200000, 0x3010, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ATB_DCAMSRDZ_QCH", 0x14200000, 0x300c, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_SRDZ_QCH", 0x14200000, 0x3008, 0xffffffff, 0, 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SRDZ_CMU_CONTROLLER_OPTION", 0x14200000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14220000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq srdz_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SRDZ_CONFIGURATION", 0x16480000, 0x5420, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SRDZ_STATUS", 0x16480000, 0x5424, (0xf << 0), (0x0 << 0), 0x16480000, 0x5424, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq srdz_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SRDZ_STATUS", 0x16480000, 0x5424, (0xf << 0), (0xF << 0), 0x16480000, 0x5424, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VPU_CONFIGURATION", 0x16480000, 0x4180, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VPU_STATUS", 0x16480000, 0x4184, (0xf << 0), (0xF << 0), 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VPU_BUSP", 0x13200000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VPU_BUS_USER", 0x13200000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VPU_QCH", 0x13200000, 0x3028, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VPU_CMU_VPU_QCH", 0x13200000, 0x3024, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VPU_QCH", 0x13200000, 0x3020, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_VPU_QCH", 0x13200000, 0x301c, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BCM_VPU_QCH", 0x13200000, 0x3018, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PMU_VPU_QCH", 0x13200000, 0x3014, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_VPUDSP_QCH", 0x13200000, 0x3010, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACEL_D_VPU_QCH", 0x13200000, 0x300c, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VPU_QCH", 0x13200000, 0x3008, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DSPVPU_QCH", 0x13200000, 0x3004, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BTM_VPU_QCH", 0x13200000, 0x3000, 0xffffffff, 0, 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VPU_CMU_CONTROLLER_OPTION", 0x13200000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13220000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VPU_CONFIGURATION", 0x16480000, 0x4180, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VPU_STATUS", 0x16480000, 0x4184, (0xf << 0), (0x0 << 0), 0x16480000, 0x4184, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq vpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VPU_STATUS", 0x16480000, 0x4184, (0xf << 0), (0xF << 0), 0x16480000, 0x4184, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x16480000, 0x41A0, (0xf << 0), (0xF << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x16480000, 0x41A4, (0xf << 0), (0xF << 0), 0x16480000, 0x41A4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "OSC_LOCKTIME_OSC_VTS", 0x14000000, 0x0000, (0xff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "OSC_CON1_OSC_VTS", 0x14000000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "OSC_CON2_OSC_VTS", 0x14000000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "OSC_CON4_OSC_VTS", 0x14000000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIV2", 0x14000000, 0x1810, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMICIF", 0x14000000, 0x180c, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC", 0x14000000, 0x1808, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_CMUREF", 0x14000000, 0x1804, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_BUS", 0x14000000, 0x1800, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_VTS_CMUREF", 0x14000000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "OSC_CON0_OSC_VTS", 0x14000000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "OSC_CON0_OSC_VTS", 0x14000000, 0x0100, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "OSC_CON0_OSC_VTS", 0x14000000, 0x0100, (0x1 << 29), (0x1 << 29), 0x14000000, 0x0100, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x14000000, 0x3038, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VTS_QCH_SYS_DMIC", 0x14000000, 0x3034, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VTS_QCH_SYS", 0x14000000, 0x3030, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VTS_QCH_CPU", 0x14000000, 0x302c, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VTS_CMU_VTS_QCH", 0x14000000, 0x3028, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x14000000, 0x3024, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_VTS2AP_QCH", 0x14000000, 0x3020, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_VTS_QCH", 0x14000000, 0x301c, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_VTS_QCH", 0x14000000, 0x3018, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x14000000, 0x3014, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF_QCH_PCLK", 0x14000000, 0x3010, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AHB_QCH_PCLK", 0x14000000, 0x300c, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK", 0x14000000, 0x3008, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AHB_QCH_HCLK", 0x14000000, 0x3004, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_VTS_CMUREF_QCH", 0x14000000, 0x3000, 0xffffffff, 0, 0x16480000, 0x41a4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VTS_CMU_CONTROLLER_OPTION", 0x14000000, 0x0800, (0x3 << 28), (0x3 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14020000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_VTS_CMUREF", 0x14000000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CLK_CON_MUX_MUX_CLK_VTS_CMUREF", 0x14000000, 0x1000, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x16480000, 0x41A0, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x16480000, 0x41A4, (0xf << 0), (0x0 << 0), 0x16480000, 0x41A4, (0xf << 0), (0x0 << 0)),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x16480000, 0x41A4, (0xf << 0), (0xF << 0), 0x16480000, 0x41A4, (0xf << 0), (0xF << 0)),
};

enum pmucal_local_pdnum {
	PD_ABOX,
	PD_CAM,
	PD_DBG,
	PD_DCAM,
	PD_DPU0,
	PD_DPU1,
	PD_DSP,
	PD_G2D,
	PD_G3D,
	PD_ISPHQ,
	PD_ISPLP,
	PD_IVA,
	PD_MFC,
	PD_SRDZ,
	PD_VPU,
	PD_VTS,
};

struct pmucal_pd pmucal_pd_list[PMUCAL_NUM_PDS] = {
	[PD_ABOX] = {
		.id = PD_ABOX,
		.name = "blkpwr_abox",
		.on = abox_on,
		.save = abox_save,
		.off = abox_off,
		.status = abox_status,
		.num_on = ARRAY_SIZE(abox_on),
		.num_save = ARRAY_SIZE(abox_save),
		.num_off = ARRAY_SIZE(abox_off),
		.num_status = ARRAY_SIZE(abox_status),
	},
	[PD_CAM] = {
		.id = PD_CAM,
		.name = "blkpwr_cam",
		.on = cam_on,
		.save = cam_save,
		.off = cam_off,
		.status = cam_status,
		.num_on = ARRAY_SIZE(cam_on),
		.num_save = ARRAY_SIZE(cam_save),
		.num_off = ARRAY_SIZE(cam_off),
		.num_status = ARRAY_SIZE(cam_status),
	},
	[PD_DBG] = {
		.id = PD_DBG,
		.name = "blkpwr_dbg",
		.on = dbg_on,
		.save = dbg_save,
		.off = dbg_off,
		.status = dbg_status,
		.num_on = ARRAY_SIZE(dbg_on),
		.num_save = ARRAY_SIZE(dbg_save),
		.num_off = ARRAY_SIZE(dbg_off),
		.num_status = ARRAY_SIZE(dbg_status),
	},
	[PD_DCAM] = {
		.id = PD_DCAM,
		.name = "blkpwr_dcam",
		.on = dcam_on,
		.save = dcam_save,
		.off = dcam_off,
		.status = dcam_status,
		.num_on = ARRAY_SIZE(dcam_on),
		.num_save = ARRAY_SIZE(dcam_save),
		.num_off = ARRAY_SIZE(dcam_off),
		.num_status = ARRAY_SIZE(dcam_status),
	},
	[PD_DPU0] = {
		.id = PD_DPU0,
		.name = "blkpwr_dpu0",
		.on = dpu0_on,
		.save = dpu0_save,
		.off = dpu0_off,
		.status = dpu0_status,
		.num_on = ARRAY_SIZE(dpu0_on),
		.num_save = ARRAY_SIZE(dpu0_save),
		.num_off = ARRAY_SIZE(dpu0_off),
		.num_status = ARRAY_SIZE(dpu0_status),
	},
	[PD_DPU1] = {
		.id = PD_DPU1,
		.name = "blkpwr_dpu1",
		.on = dpu1_on,
		.save = dpu1_save,
		.off = dpu1_off,
		.status = dpu1_status,
		.num_on = ARRAY_SIZE(dpu1_on),
		.num_save = ARRAY_SIZE(dpu1_save),
		.num_off = ARRAY_SIZE(dpu1_off),
		.num_status = ARRAY_SIZE(dpu1_status),
	},
	[PD_DSP] = {
		.id = PD_DSP,
		.name = "blkpwr_dsp",
		.on = dsp_on,
		.save = dsp_save,
		.off = dsp_off,
		.status = dsp_status,
		.num_on = ARRAY_SIZE(dsp_on),
		.num_save = ARRAY_SIZE(dsp_save),
		.num_off = ARRAY_SIZE(dsp_off),
		.num_status = ARRAY_SIZE(dsp_status),
	},
	[PD_G2D] = {
		.id = PD_G2D,
		.name = "blkpwr_g2d",
		.on = g2d_on,
		.save = g2d_save,
		.off = g2d_off,
		.status = g2d_status,
		.num_on = ARRAY_SIZE(g2d_on),
		.num_save = ARRAY_SIZE(g2d_save),
		.num_off = ARRAY_SIZE(g2d_off),
		.num_status = ARRAY_SIZE(g2d_status),
	},
	[PD_G3D] = {
		.id = PD_G3D,
		.name = "blkpwr_g3d",
		.on = g3d_on,
		.save = g3d_save,
		.off = g3d_off,
		.status = g3d_status,
		.num_on = ARRAY_SIZE(g3d_on),
		.num_save = ARRAY_SIZE(g3d_save),
		.num_off = ARRAY_SIZE(g3d_off),
		.num_status = ARRAY_SIZE(g3d_status),
	},
	[PD_ISPHQ] = {
		.id = PD_ISPHQ,
		.name = "blkpwr_isphq",
		.on = isphq_on,
		.save = isphq_save,
		.off = isphq_off,
		.status = isphq_status,
		.num_on = ARRAY_SIZE(isphq_on),
		.num_save = ARRAY_SIZE(isphq_save),
		.num_off = ARRAY_SIZE(isphq_off),
		.num_status = ARRAY_SIZE(isphq_status),
	},
	[PD_ISPLP] = {
		.id = PD_ISPLP,
		.name = "blkpwr_isplp",
		.on = isplp_on,
		.save = isplp_save,
		.off = isplp_off,
		.status = isplp_status,
		.num_on = ARRAY_SIZE(isplp_on),
		.num_save = ARRAY_SIZE(isplp_save),
		.num_off = ARRAY_SIZE(isplp_off),
		.num_status = ARRAY_SIZE(isplp_status),
	},
	[PD_IVA] = {
		.id = PD_IVA,
		.name = "blkpwr_iva",
		.on = iva_on,
		.save = iva_save,
		.off = iva_off,
		.status = iva_status,
		.num_on = ARRAY_SIZE(iva_on),
		.num_save = ARRAY_SIZE(iva_save),
		.num_off = ARRAY_SIZE(iva_off),
		.num_status = ARRAY_SIZE(iva_status),
	},
	[PD_MFC] = {
		.id = PD_MFC,
		.name = "blkpwr_mfc",
		.on = mfc_on,
		.save = mfc_save,
		.off = mfc_off,
		.status = mfc_status,
		.num_on = ARRAY_SIZE(mfc_on),
		.num_save = ARRAY_SIZE(mfc_save),
		.num_off = ARRAY_SIZE(mfc_off),
		.num_status = ARRAY_SIZE(mfc_status),
	},
	[PD_SRDZ] = {
		.id = PD_SRDZ,
		.name = "blkpwr_srdz",
		.on = srdz_on,
		.save = srdz_save,
		.off = srdz_off,
		.status = srdz_status,
		.num_on = ARRAY_SIZE(srdz_on),
		.num_save = ARRAY_SIZE(srdz_save),
		.num_off = ARRAY_SIZE(srdz_off),
		.num_status = ARRAY_SIZE(srdz_status),
	},
	[PD_VPU] = {
		.id = PD_VPU,
		.name = "blkpwr_vpu",
		.on = vpu_on,
		.save = vpu_save,
		.off = vpu_off,
		.status = vpu_status,
		.num_on = ARRAY_SIZE(vpu_on),
		.num_save = ARRAY_SIZE(vpu_save),
		.num_off = ARRAY_SIZE(vpu_off),
		.num_status = ARRAY_SIZE(vpu_status),
	},
	[PD_VTS] = {
		.id = PD_VTS,
		.name = "blkpwr_vts",
		.on = vts_on,
		.save = vts_save,
		.off = vts_off,
		.status = vts_status,
		.num_on = ARRAY_SIZE(vts_on),
		.num_save = ARRAY_SIZE(vts_save),
		.num_off = ARRAY_SIZE(vts_off),
		.num_status = ARRAY_SIZE(vts_status),
	},
};
unsigned int pmucal_pd_list_size = 16;
