Fitter Status : Successful - Mon Jun 22 00:30:37 2020
Quartus II 64-Bit Version : 13.1.4 Build 182 03/12/2014 SJ Web Edition
Revision Name : lane
Top-level Entity Name : lane
Family : Cyclone V
Device : 5CEBA2F17C6
Timing Models : Final
Logic utilization (in ALMs) : 292 / 9,430 ( 3 % )
Total registers : 561
Total pins : 63 / 128 ( 49 % )
Total virtual pins : 0
Total block memory bits : 126,976 / 1,802,240 ( 7 % )
Total DSP Blocks : 2 / 25 ( 8 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
