{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604207933647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604207933648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 13:18:53 2020 " "Processing started: Sun Nov 01 13:18:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604207933648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604207933648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex_3 -c Ex_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex_3 -c Ex_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604207933648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604207933928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translator-Behavioral " "Found design unit 1: translator-Behavioral" {  } { { "codes/translator.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/translator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934321 ""} { "Info" "ISGN_ENTITY_NAME" "1 translator " "Found entity 1: translator" {  } { { "codes/translator.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/translator.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604207934321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/led_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/led_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_TOP-Behavioral " "Found design unit 1: LED_TOP-Behavioral" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934325 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_TOP " "Found entity 1: LED_TOP" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604207934325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/led_str.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/led_str.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STR-Behavioral " "Found design unit 1: LED_STR-Behavioral" {  } { { "codes/LED_STR.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_STR.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934330 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STR " "Found entity 1: LED_STR" {  } { { "codes/LED_STR.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_STR.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604207934330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/led_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file codes/led_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_pack " "Found design unit 1: LED_pack" {  } { { "codes/LED_pack.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604207934335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/led_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/led_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Display-arcDisplay " "Found design unit 1: LED_Display-arcDisplay" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934339 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Display " "Found entity 1: LED_Display" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604207934339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604207934339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_TOP " "Elaborating entity \"LED_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604207934373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator translator:t0 " "Elaborating entity \"translator\" for hierarchy \"translator:t0\"" {  } { { "codes/LED_TOP.vhd" "t0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604207934378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_STR LED_STR:s0 " "Elaborating entity \"LED_STR\" for hierarchy \"LED_STR:s0\"" {  } { { "codes/LED_TOP.vhd" "s0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604207934381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Display LED_Display:d0 " "Elaborating entity \"LED_Display\" for hierarchy \"LED_Display:d0\"" {  } { { "codes/LED_TOP.vhd" "d0" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604207934405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(70) " "VHDL Process Statement warning at LED_Display.vhd(70): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934406 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(72) " "VHDL Process Statement warning at LED_Display.vhd(72): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(74) " "VHDL Process Statement warning at LED_Display.vhd(74): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(76) " "VHDL Process Statement warning at LED_Display.vhd(76): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(78) " "VHDL Process Statement warning at LED_Display.vhd(78): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(80) " "VHDL Process Statement warning at LED_Display.vhd(80): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(82) " "VHDL Process Statement warning at LED_Display.vhd(82): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_data_in LED_Display.vhd(84) " "VHDL Process Statement warning at LED_Display.vhd(84): signal \"LED_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/LED_Display.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_Display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604207934408 "|LED_TOP|LED_Display:d0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[0\] VCC " "Pin \"data_display\[0\]\" is stuck at VCC" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[1\] VCC " "Pin \"data_display\[1\]\" is stuck at VCC" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[2\] GND " "Pin \"data_display\[2\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[3\] GND " "Pin \"data_display\[3\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[4\] GND " "Pin \"data_display\[4\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[5\] GND " "Pin \"data_display\[5\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[6\] GND " "Pin \"data_display\[6\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_display\[7\] GND " "Pin \"data_display\[7\]\" is stuck at GND" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604207934828 "|LED_TOP|data_display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604207934828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604207934909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604207935163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935163 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_sel\[0\] " "No output dependent on input pin \"LED_sel\[0\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_sel\[1\] " "No output dependent on input pin \"LED_sel\[1\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_sel\[2\] " "No output dependent on input pin \"LED_sel\[2\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_data\[0\] " "No output dependent on input pin \"LED_data\[0\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_data\[1\] " "No output dependent on input pin \"LED_data\[1\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_data\[2\] " "No output dependent on input pin \"LED_data\[2\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED_data\[3\] " "No output dependent on input pin \"LED_data\[3\]\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|LED_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DP " "No output dependent on input pin \"DP\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|DP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "latch_en " "No output dependent on input pin \"latch_en\"" {  } { { "codes/LED_TOP.vhd" "" { Text "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_quartus/codes/LED_TOP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604207935197 "|LED_TOP|latch_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604207935197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604207935198 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604207935198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604207935198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604207935198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604207935218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 13:18:55 2020 " "Processing ended: Sun Nov 01 13:18:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604207935218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604207935218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604207935218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604207935218 ""}
