--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\xilinx1\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_syncIndex.twx vga_syncIndex.ncd -o vga_syncIndex.twr
vga_syncIndex.pcf -ucf vvga.ucf

Design file:              vga_syncIndex.ncd
Physical constraint file: vga_syncIndex.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blank       |   11.509(R)|clk_BUFGP         |   0.000|
hc<0>       |    8.358(R)|clk_BUFGP         |   0.000|
hc<1>       |    7.843(R)|clk_BUFGP         |   0.000|
hc<2>       |    8.212(R)|clk_BUFGP         |   0.000|
hc<3>       |    8.641(R)|clk_BUFGP         |   0.000|
hc<4>       |    9.246(R)|clk_BUFGP         |   0.000|
hc<5>       |    8.304(R)|clk_BUFGP         |   0.000|
hc<6>       |    8.411(R)|clk_BUFGP         |   0.000|
hc<7>       |    9.268(R)|clk_BUFGP         |   0.000|
hc<8>       |    8.339(R)|clk_BUFGP         |   0.000|
hc<9>       |    9.460(R)|clk_BUFGP         |   0.000|
hsync       |    8.761(R)|clk_BUFGP         |   0.000|
vc<0>       |    8.450(R)|clk_BUFGP         |   0.000|
vc<1>       |    9.031(R)|clk_BUFGP         |   0.000|
vc<2>       |    8.018(R)|clk_BUFGP         |   0.000|
vc<3>       |    9.410(R)|clk_BUFGP         |   0.000|
vc<4>       |    8.317(R)|clk_BUFGP         |   0.000|
vc<5>       |    9.111(R)|clk_BUFGP         |   0.000|
vc<6>       |    9.059(R)|clk_BUFGP         |   0.000|
vc<7>       |    9.570(R)|clk_BUFGP         |   0.000|
vc<8>       |    9.082(R)|clk_BUFGP         |   0.000|
vc<9>       |    9.012(R)|clk_BUFGP         |   0.000|
vsync       |    8.554(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.744|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 18 01:13:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



