
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_1JJQ | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8u_1JJQ.v)] [[Verilog<sub>PDK45</sub>](mul8u_1JJQ_pdk45.v)] [[C](mul8u_1JJQ.c)] |
| mul8u_2V0 | 0.0015 | 0.0046 | 64.06 | 0.052 | 1.9 |  [[Verilog](mul8u_2V0.v)]  [[C](mul8u_2V0.c)] |
| mul8u_LK8 | 0.0046 | 0.017 | 75.00 | 0.18 | 17 |  [[Verilog](mul8u_LK8.v)]  [[C](mul8u_LK8.c)] |
| mul8u_R92 | 0.017 | 0.061 | 87.54 | 0.59 | 212 |  [[Verilog](mul8u_R92.v)]  [[C](mul8u_R92.c)] |
| mul8u_0AB | 0.057 | 0.18 | 97.72 | 2.56 | 2008 |  [[Verilog](mul8u_0AB.v)]  [[C](mul8u_0AB.c)] |
| mul8u_197B | 0.18 | 0.66 | 98.37 | 4.42 | 21037 |  [[Verilog](mul8u_197B.v)]  [[C](mul8u_197B.c)] |
| mul8u_17C8 | 0.56 | 2.41 | 98.99 | 10.85 | 209723 |  [[Verilog](mul8u_17C8.v)]  [[C](mul8u_17C8.c)] |
| mul8u_T83 | 2.15 | 8.21 | 99.16 | 39.78 | 30865.11e2 |  [[Verilog](mul8u_T83.v)]  [[C](mul8u_T83.c)] |
| mul8u_17MN | 8.01 | 27.24 | 99.22 | 59.69 | 42811.074e3 |  [[Verilog](mul8u_17MN.v)]  [[C](mul8u_17MN.c)] |
| mul8u_TD3 | 24.81 | 99.22 | 99.22 | 100.00 | 47164.981e4 |  [[Verilog](mul8u_TD3.v)]  [[C](mul8u_TD3.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             