#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 23 13:57:58 2021
# Process ID: 6057
# Current directory: /home/lsriw/klara/vp/vp.runs/synth_1
# Command line: vivado -log vpm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vpm.tcl
# Log file: /home/lsriw/klara/vp/vp.runs/synth_1/vpm.vds
# Journal file: /home/lsriw/klara/vp/vp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vpm.tcl -notrace
Command: synth_design -top vpm -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6075 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1462.977 ; gain = 82.789 ; free physical = 8501 ; free virtual = 14638
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vpm' [/home/lsriw/klara/vp/vp.srcs/sources_1/new/vpm.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT' [/home/lsriw/klara/vp/vp.runs/synth_1/.Xil/Vivado-6057-lsriw/realtime/LUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (1#1) [/home/lsriw/klara/vp/vp.runs/synth_1/.Xil/Vivado-6057-lsriw/realtime/LUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vpm' (2#1) [/home/lsriw/klara/vp/vp.srcs/sources_1/new/vpm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.727 ; gain = 128.539 ; free physical = 8513 ; free virtual = 14651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.727 ; gain = 128.539 ; free physical = 8513 ; free virtual = 14652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.727 ; gain = 128.539 ; free physical = 8513 ; free virtual = 14652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTred'
Finished Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTred'
Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTgreen'
Finished Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTgreen'
Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTblue'
Finished Parsing XDC File [/home/lsriw/klara/vp/vp.srcs/sources_1/ip/LUT/LUT/LUT_in_context.xdc] for cell 'LUTblue'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.570 ; gain = 0.000 ; free physical = 8220 ; free virtual = 14407
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.570 ; gain = 0.000 ; free physical = 8220 ; free virtual = 14407
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1803.570 ; gain = 0.000 ; free physical = 8220 ; free virtual = 14407
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8287 ; free virtual = 14474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8287 ; free virtual = 14474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for LUTblue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LUTgreen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LUTred. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8289 ; free virtual = 14477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8302 ; free virtual = 14476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vpm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8290 ; free virtual = 14467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8154 ; free virtual = 14338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.570 ; gain = 423.383 ; free physical = 8154 ; free virtual = 14338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |LUT           |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT    |     1|
|2     |LUT__3 |     1|
|3     |LUT__4 |     1|
|4     |BUFG   |     1|
|5     |FDRE   |     3|
|6     |IBUF   |    28|
|7     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    83|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.570 ; gain = 430.383 ; free physical = 8153 ; free virtual = 14337
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.570 ; gain = 135.539 ; free physical = 8211 ; free virtual = 14395
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.578 ; gain = 430.383 ; free physical = 8211 ; free virtual = 14395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.570 ; gain = 0.000 ; free physical = 8152 ; free virtual = 14336
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1814.570 ; gain = 440.320 ; free physical = 8200 ; free virtual = 14384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.570 ; gain = 0.000 ; free physical = 8200 ; free virtual = 14384
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/klara/vp/vp.runs/synth_1/vpm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vpm_utilization_synth.rpt -pb vpm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 13:58:25 2021...
