mips_sys/constraint_zz_pc_o
mips_core
mips_sys
rf_stage
pc_gen
ctl_FSM
pc
r32_reg_clr_cls
mips_dvc
decode_pipe
r1_reg_clr_cls
ext
pipelinedregs
pc_gen_ctl_reg_clr_cls
ext_ctl_reg_clr_cls
decoder
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
rf_stage/input_irq_i
decoder/always_1/block_1/case_1/block_16
decode_pipe/inst_idecoder
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
decoder/reg_pc_gen_ctl
decoder/always_1/block_1/case_1/block_14
ext/always_1
ext/always_1/case_1
ext/reg_res
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_sys/input_rst
mips_core/input_rst
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/input_irq
mips_dvc/always_5
mips_dvc/always_6
mips_dvc/always_5/if_1/block_1
mips_dvc/always_5/if_1/block_1/stmt_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_6/stmt_1
mips_dvc/always_5/if_1
mips_dvc/reg_irq_req_o
mips_dvc/reg_cmd
mips_dvc/input_rst
mips_dvc/assign_10_wr_cmd
mips_dvc/wire_wr_cmd
mips_sys/inst_i_mips_core
mips_sys/inst_imips_dvc
mips_sys/wire_w_irq
r32_reg_clr_cls/input_cls
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
r1_reg_clr_cls/always_1/if_1/if_1
r1_reg_clr_cls/reg_r1_o
pc/assign_1_pc_cls
pc/input_clr
mips_sys/input_pause
mips_core/input_pause
r1_reg_clr_cls/input_cls
ctl_FSM/always_4/if_1/stmt_1
rf_stage/input_rst_i
ctl_FSM/input_rst
ctl_FSM/always_5/block_1/case_1/stmt_4
mips_core/input_irq_i
decoder/always_1/block_1/case_1/block_10
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_28
r32_reg_clr_cls/reg_r32_o
decode_pipe/inst_pipereg
decode_pipe/wire_ext_ctl_o
decode_pipe/wire_BUS2072
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decoder/input_ins_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
ctl_FSM/always_6/block_1/case_1/block_3
decoder/always_1/block_1/case_1/block_6/stmt_1
decoder/always_1/block_1/case_1/block_6
ext/always_1/case_1/stmt_4
decoder/wire_inst_op
decoder/assign_1_inst_op
decode_pipe/input_ins_i
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_6
r1_reg_clr_cls/always_1/if_1
r1_reg_clr_cls/always_1
r1_reg_clr_cls/input_r1_i
pc/input_pause
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_3
pc/inst_pause_latch
pc/wire_lpause
pc/wire_pc_cls
r32_reg_clr_cls/input_clr
pc_gen/input_pause
pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_6/stmt_3
ctl_FSM/always_6/block_1/case_1/block_6/stmt_6
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pipelinedregs/input_pc_gen_ctl_i
decode_pipe/wire_BUS2102
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/always_4/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/reg_NextState
ctl_FSM/always_4/if_1/if_1
mips_core/inst_decoder_pipe
mips_core/wire_BUS271
decode_pipe/wire_pc_gen_ctl_o
pipelinedregs/wire_pc_gen_ctl_o
pipelinedregs/inst_U8
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
pc_gen/input_ctl
rf_stage/input_pc_gen_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_pc_prectl
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
decoder/always_1/block_1/case_1/block_1/case_1/block_27
mips_sys/wire_zz_pc_o
ext_ctl_reg_clr_cls/input_cls
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
rf_stage/wire_ext_o
rf_stage/inst_i_ext
pc_gen/input_imm
rf_stage/input_ext_ctl_i
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
pc_gen/wire_br_addr
pc_gen/assign_1_br_addr
ext/input_ctl
mips_core/wire_BUS117
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
decoder/reg_ext_ctl
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
rf_stage/wire_BUS1013
pipelinedregs/input_id2ra_ctl_clr
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
decode_pipe/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
mips_core/wire_NET1606
pc_gen_ctl_reg_clr_cls/input_clr
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1
pc_gen/input_pc_prectl
ctl_FSM/reg_id2ra_ctl_clr
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1
pc/inst_pc_latch
pc/wire_pc_o
rf_stage/input_pc_i
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1
mips_core/wire_zz_pc_o
mips_core/inst_iRF_stage
mips_core/inst_new_pc
mips_core/wire_BUS27031
pc/input_pc_i
pc_gen/always_1
pc_gen/always_1/if_1
pc_gen/reg_pc_next
pc_gen/input_pc
rf_stage/wire_pc_next
rf_stage/inst_i_pc_gen
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen/always_1/if_1/block_1/if_1
pc_gen/always_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
pc_gen/always_1/if_1/cond
r1_reg_clr_cls/always_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
mips_dvc/always_5/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
mips_dvc/always_5/if_1/block_2/if_1/cond
decoder/always_1/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext/always_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
