/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [16:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[119] ? celloutsig_1_5z[12] : in_data[180];
  assign celloutsig_0_24z = celloutsig_0_9z ? celloutsig_0_11z[0] : celloutsig_0_2z;
  assign celloutsig_0_66z = ~(celloutsig_0_19z & celloutsig_0_62z);
  assign celloutsig_1_3z = ~(in_data[158] & _00_);
  assign celloutsig_0_10z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_17z = !(celloutsig_0_11z[0] ? celloutsig_0_14z[10] : celloutsig_0_8z);
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_62z = ~celloutsig_0_32z[6];
  assign celloutsig_1_13z = ~celloutsig_1_6z;
  assign celloutsig_0_12z = ~celloutsig_0_4z;
  assign celloutsig_0_27z = ~celloutsig_0_24z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_18z = celloutsig_0_3z[0] | ~(celloutsig_0_17z);
  assign celloutsig_0_33z = celloutsig_0_28z[12] | celloutsig_0_18z;
  assign celloutsig_1_18z = ~(celloutsig_1_0z ^ celloutsig_1_4z[3]);
  assign celloutsig_0_73z = { celloutsig_0_28z[1:0], celloutsig_0_5z } + celloutsig_0_23z[5:3];
  assign celloutsig_1_4z = { in_data[166], _02_[5:3], _01_, _00_, _02_[0] } + { in_data[122:118], celloutsig_1_3z, celloutsig_1_0z };
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 6'h00;
    else _21_ <= { in_data[128:124], celloutsig_1_0z };
  assign { _02_[5:3], _01_, _00_, _02_[0] } = _21_;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[60:59], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_4z[3], celloutsig_1_0z, celloutsig_1_13z } / { 1'h1, celloutsig_1_7z[9], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } == { in_data[44:40], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_72z = celloutsig_0_14z == { celloutsig_0_60z[1], celloutsig_0_71z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_71z, celloutsig_0_66z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_18z } == in_data[21:19];
  assign celloutsig_0_2z = in_data[16:7] == { in_data[31:24], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[9:6] > in_data[93:90];
  assign celloutsig_0_16z = { in_data[40:35], celloutsig_0_6z, celloutsig_0_8z } > { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[80:61], celloutsig_0_3z } <= { in_data[39:23], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_3z } <= { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[167:163] <= in_data[152:148];
  assign celloutsig_0_36z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z } < { celloutsig_0_15z[3:1], celloutsig_0_19z };
  assign celloutsig_0_71z = celloutsig_0_20z[0] & ~(celloutsig_0_32z[6]);
  assign celloutsig_0_13z = celloutsig_0_3z[0] & ~(celloutsig_0_1z);
  assign celloutsig_0_22z = celloutsig_0_16z & ~(celloutsig_0_19z);
  assign celloutsig_0_29z = celloutsig_0_28z[11] & ~(celloutsig_0_11z[0]);
  assign celloutsig_0_32z[11:1] = celloutsig_0_18z ? { celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_4z } : { celloutsig_0_30z[9:4], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_0_47z = celloutsig_0_4z ? { celloutsig_0_32z[11:8], celloutsig_0_36z } : { in_data[74], celloutsig_0_34z };
  assign celloutsig_0_20z = celloutsig_0_9z ? { celloutsig_0_15z[6:1], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z } : { in_data[22:20], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_8z[2:0], celloutsig_1_18z, celloutsig_1_15z } !== celloutsig_1_4z;
  assign celloutsig_0_15z = ~ { celloutsig_0_14z[2:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_9z = | { celloutsig_0_3z[1:0], celloutsig_0_5z };
  assign celloutsig_1_2z = | { _01_, celloutsig_1_0z };
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[6:5], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z } >> { _02_[5:3], _01_, _00_, _02_[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z } >> { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_8z = { _02_[0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } << { _02_[3], _01_, _00_, _02_[0] };
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_9z } << { celloutsig_0_15z[6:0], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_3z } >> celloutsig_0_26z[9:6];
  assign celloutsig_0_30z = { in_data[78:72], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_24z } >> { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_14z[5], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_20z } >>> { celloutsig_0_26z[9:3], _03_, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_10z };
  assign celloutsig_0_60z = { celloutsig_0_47z[3:1], celloutsig_0_17z, celloutsig_0_5z } ^ { celloutsig_0_32z[8:7], celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_36z };
  assign celloutsig_1_5z = in_data[125:108] ^ { in_data[126:110], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_14z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[21:10], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_25z = ~((celloutsig_0_11z[1] & celloutsig_0_18z) | (celloutsig_0_12z & celloutsig_0_22z));
  assign { _02_[6], _02_[2:1] } = { in_data[166], _01_, _00_ };
  assign celloutsig_0_32z[0] = celloutsig_0_9z;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
