INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Master/DCD/Lab3/Lab3Controlador_aitor/Lab3Controlador_aitor.sim/sim_1/impl/timing/xsim/tb_control_delta_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_delta_adc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/Lab3/Lab3Controlador_aitor/Lab3Controlador_aitor.srcs/sources_1/imports/Downloads/Bloq_Register 1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bloq_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/Lab3/Lab3Controlador_aitor/Lab3Controlador_aitor.srcs/sources_1/imports/Downloads/controller_delta_adc 1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller_delta_adc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/Lab3/Lab3Controlador_aitor/Lab3Controlador_aitor.srcs/sim_1/imports/Downloads/tb_control_delta 1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_control_delta'
