Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,446
design__inferred_latch__count,0
design__instance__count,88275
design__instance__area,111247
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,13
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.00012250218424014747
power__switching__total,0.00007075240137055516
power__leakage__total,3.4368298429399147E-7
power__total,0.0001935982727445662
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25745226124125825
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2578916875268327
timing__hold__ws__corner:nom_tt_025C_1v80,0.13082402198508106
timing__setup__ws__corner:nom_tt_025C_1v80,4.41353366346186
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.390713
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.208956
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,16
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2611848311556123
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26160849227379124
timing__hold__ws__corner:nom_ss_100C_1v60,-1.0125305325218195
timing__setup__ws__corner:nom_ss_100C_1v60,1.875918140589544
timing__hold__tns__corner:nom_ss_100C_1v60,-5.481154352202055
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,-1.0125305325218195
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,8
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.616200
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25547917282609167
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2559232620485014
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1277069597329869
timing__setup__ws__corner:nom_ff_n40C_1v95,5.473314401069634
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.127707
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,16
design__max_fanout_violation__count,6
design__max_cap_violation__count,4
clock__skew__worst_hold,-0.25510591583465625
clock__skew__worst_setup,0.2554274364316809
timing__hold__ws,-1.0944938598558775
timing__setup__ws,1.737052773009678
timing__hold__tns,-6.072459151840656
timing__setup__tns,0.0
timing__hold__wns,-1.0944938598558775
timing__setup__wns,0.0
timing__hold_vio__count,23
timing__hold_r2r__ws,0.122038
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.616200
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2500.0 2500.0
design__core__bbox,5.52 10.88 2494.12 2488.8
design__io,178
design__die__area,6.25E+6
design__core__area,6.16655E+6
design__instance__count__stdcell,88275
design__instance__area__stdcell,111247
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0180403
design__instance__utilization__stdcell,0.0180403
design__instance__count__class:inverter,5
design__instance__count__class:sequential_cell,8
design__instance__count__class:multi_input_combinational_cell,62
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,529701
design__instance__count__class:tap_cell,88104
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,176
design__io__hpwl,57937977
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16419.5
design__violations,0
design__instance__count__class:timing_repair_buffer,29
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,5
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,63
design__instance__count__class:antenna_cell,63
route__net,250
route__net__special,2
route__drc_errors__iter:1,15
route__wirelength__iter:1,16358
route__drc_errors__iter:2,1
route__wirelength__iter:2,16362
route__drc_errors__iter:3,0
route__wirelength__iter:3,16364
route__drc_errors,0
route__wirelength,16364
route__vias,584
route__vias__singlecut,584
route__vias__multicut,0
design__disconnected_pin__count,128
design__critical_disconnected_pin__count,0
route__wirelength__max,2412.45
timing__unannotated_net__count__corner:nom_tt_025C_1v80,157
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,157
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,157
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,13
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25696431820813553
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2572818420021585
timing__hold__ws__corner:min_tt_025C_1v80,0.31837400283928446
timing__setup__ws__corner:min_tt_025C_1v80,4.703761957518647
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.385761
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.245493
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,157
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,16
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2604625200353628
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2607687195542144
timing__hold__ws__corner:min_ss_100C_1v60,-0.7239549165062302
timing__setup__ws__corner:min_ss_100C_1v60,2.3233011727619206
timing__hold__tns__corner:min_ss_100C_1v60,-3.2952539407644927
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,-0.7239549165062302
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,7
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.693485
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,157
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25510591583465625
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2554274364316809
timing__hold__ws__corner:min_ff_n40C_1v95,0.12203838285353749
timing__setup__ws__corner:min_ff_n40C_1v95,5.67914087387211
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.122038
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,157
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,13
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,4
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25760658224604566
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25842881344133734
timing__hold__ws__corner:max_tt_025C_1v80,0.06730061143314364
timing__setup__ws__corner:max_tt_025C_1v80,4.308430179015696
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.213567
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,157
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,16
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26138067450269503
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26217670443386454
timing__hold__ws__corner:max_ss_100C_1v60,-1.0944938598558775
timing__setup__ws__corner:max_ss_100C_1v60,1.737052773009678
timing__hold__tns__corner:max_ss_100C_1v60,-6.072459151840656
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,-1.0944938598558775
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,8
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.618401
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,157
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,4
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25564259765993846
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2564709350820383
timing__hold__ws__corner:max_ff_n40C_1v95,0.132642012239321
timing__setup__ws__corner:max_ff_n40C_1v95,5.38725523883729
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.132642
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,157
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,157
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000270822
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00017458
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,6.20887E-8
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00017458
design_powergrid__voltage__worst,0.00017458
design_powergrid__voltage__worst__net:VPWR,1.79973
design_powergrid__drop__worst,0.000270822
design_powergrid__drop__worst__net:VPWR,0.000270822
design_powergrid__voltage__worst__net:VGND,0.00017458
design_powergrid__drop__worst__net:VGND,0.00017458
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,5.379999999999999867717915950394991231320318547659553587436676025390625E-8
ir__drop__worst,0.0002709999999999999735489364383056454244069755077362060546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
