# Chapter 2.1: NMOS and PMOS Transistors

## ğŸ“‹ Chapter Overview

This chapter introduces the two fundamental types of MOS transistors: **NMOS (n-channel)** and **PMOS (p-channel)**. Understanding their structure, operation, and differences is essential for designing CMOS circuits.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Describe the physical structure of NMOS and PMOS transistors
- Explain the formation of the conducting channel
- Identify terminal names and their functions
- Draw and interpret transistor symbols
- Compare NMOS and PMOS characteristics

---

## 2.1.1 MOS Transistor Structure

### Physical Cross-Section

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMOS TRANSISTOR CROSS-SECTION                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                            Gate (G)                                  â”‚
â”‚                               â”‚                                      â”‚
â”‚                               â”‚                                      â”‚
â”‚                         â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                â”‚
â”‚                         â”‚  Metal/   â”‚                                â”‚
â”‚                         â”‚   Poly    â”‚  â† Gate electrode             â”‚
â”‚                         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                               â”‚                                      â”‚
â”‚                         â•â•â•â•â•â•â•ªâ•â•â•â•â•â•  â† Gate oxide (SiOâ‚‚)          â”‚
â”‚                               â”‚         (very thin: ~1-2nm)         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚                           â”‚                           â”‚         â”‚
â”‚   â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â”‚         â”‚
â”‚   â”‚   â–ˆ N+ (Source) â–ˆ        â”‚          â–ˆ N+ (Drain) â–ˆ   â”‚         â”‚
â”‚   â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â”‚         â”‚
â”‚   â”‚            â”‚              â”‚               â”‚           â”‚         â”‚
â”‚   â”‚            â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚          â”‚         â”‚
â”‚   â”‚            â”‚    Channel   â”‚   Region      â”‚           â”‚         â”‚
â”‚   â”‚            â”‚    (forms when V_GS > V_th)  â”‚           â”‚         â”‚
â”‚   â”‚                           â”‚                           â”‚         â”‚
â”‚   â”‚              P-type Substrate (Body)                  â”‚         â”‚
â”‚   â”‚                           â”‚                           â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                               â”‚                                      â”‚
â”‚                            Body (B)                                  â”‚
â”‚                                                                      â”‚
â”‚   Structure Elements:                                               â”‚
â”‚   â€¢ Source (S): N+ doped, provides electrons                        â”‚
â”‚   â€¢ Drain (D): N+ doped, collects electrons                         â”‚
â”‚   â€¢ Gate (G): Controls channel formation                            â”‚
â”‚   â€¢ Body (B): P-type substrate, usually tied to GND                 â”‚
â”‚   â€¢ Channel: Forms between S and D when V_GS > V_th                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### PMOS Transistor Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PMOS TRANSISTOR CROSS-SECTION                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                            Gate (G)                                  â”‚
â”‚                               â”‚                                      â”‚
â”‚                         â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                â”‚
â”‚                         â”‚  Metal/   â”‚                                â”‚
â”‚                         â”‚   Poly    â”‚                                â”‚
â”‚                         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                               â”‚                                      â”‚
â”‚                         â•â•â•â•â•â•â•ªâ•â•â•â•â•â•  â† Gate oxide                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚      N-WELL (isolated from substrate)                 â”‚         â”‚
â”‚   â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â”‚         â”‚
â”‚   â”‚   â–ˆ P+ (Source) â–ˆ        â”‚          â–ˆ P+ (Drain) â–ˆ   â”‚         â”‚
â”‚   â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â”‚         â”‚
â”‚   â”‚            â”‚              â”‚               â”‚           â”‚         â”‚
â”‚   â”‚            â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚          â”‚         â”‚
â”‚   â”‚            â”‚    Channel   â”‚   (holes)     â”‚           â”‚         â”‚
â”‚   â”‚            â”‚                              â”‚           â”‚         â”‚
â”‚   â”‚              N-type Well (Body)                       â”‚         â”‚
â”‚   â”‚                           â”‚                           â”‚         â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                               â”‚                                      â”‚
â”‚   â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“          â”‚
â”‚                    P-type Substrate                                  â”‚
â”‚                                                                      â”‚
â”‚   Key Differences from NMOS:                                        â”‚
â”‚   â€¢ Source/Drain are P+ doped (instead of N+)                       â”‚
â”‚   â€¢ Channel conducts holes (not electrons)                          â”‚
â”‚   â€¢ Built in N-well (isolated region)                               â”‚
â”‚   â€¢ Body (N-well) usually tied to VDD                               â”‚
â”‚   â€¢ Requires negative V_GS to turn ON                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.1.2 Transistor Terminals

### Four-Terminal Device

Both NMOS and PMOS are **four-terminal devices**:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MOS TRANSISTOR TERMINALS                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   GATE (G)         Controls the channel conductivity        â”‚   â”‚
â”‚   â”‚   â•â•â•â•â•â•â•â•         â€¢ Voltage applied here creates channel   â”‚   â”‚
â”‚   â”‚                    â€¢ Insulated from channel by oxide        â”‚   â”‚
â”‚   â”‚                    â€¢ No DC current flows into gate          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   SOURCE (S)       Provides charge carriers                 â”‚   â”‚
â”‚   â”‚   â•â•â•â•â•â•â•â•â•â•â•      â€¢ Electrons for NMOS                     â”‚   â”‚
â”‚   â”‚                    â€¢ Holes for PMOS                         â”‚   â”‚
â”‚   â”‚                    â€¢ Reference for V_GS and V_DS            â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   DRAIN (D)        Collects charge carriers                 â”‚   â”‚
â”‚   â”‚   â•â•â•â•â•â•â•â•â•â•       â€¢ Electrons exit here (NMOS)             â”‚   â”‚
â”‚   â”‚                    â€¢ Holes exit here (PMOS)                 â”‚   â”‚
â”‚   â”‚                    â€¢ Usually at higher potential (NMOS)     â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   BODY/BULK (B)    Substrate connection                     â”‚   â”‚
â”‚   â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•    â€¢ P-substrate for NMOS (usually GND)     â”‚   â”‚
â”‚   â”‚                    â€¢ N-well for PMOS (usually VDD)          â”‚   â”‚
â”‚   â”‚                    â€¢ Affects threshold voltage              â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.1.3 Circuit Symbols

### Standard Symbols

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MOS TRANSISTOR SYMBOLS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   4-TERMINAL SYMBOLS (showing body connection):                     â”‚
â”‚                                                                      â”‚
â”‚        NMOS                              PMOS                        â”‚
â”‚                                                                      â”‚
â”‚          G                                G                          â”‚
â”‚          â”‚                                â”‚                          â”‚
â”‚          â”‚                                â”‚                          â”‚
â”‚     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                     â”‚
â”‚     â”‚    â”‚    â”‚                      â”‚    â—‹    â”‚  â† Bubble           â”‚
â”‚   â”€â”€â”¤    â”‚    â”œâ”€â”€                  â”€â”€â”¤    â”‚    â”œâ”€â”€                   â”‚
â”‚   D â”‚    â”‚    â”‚ S                  D â”‚    â”‚    â”‚ S                   â”‚
â”‚     â”‚    â”‚    â”‚                      â”‚    â”‚    â”‚                     â”‚
â”‚     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                     â”‚
â”‚          â”‚                                â”‚                          â”‚
â”‚          â”‚ B                              â”‚ B                        â”‚
â”‚          â–¼                                â–²                          â”‚
â”‚         GND                              VDD                         â”‚
â”‚                                                                      â”‚
â”‚   3-TERMINAL SYMBOLS (body implicitly connected):                   â”‚
â”‚                                                                      â”‚
â”‚        NMOS                              PMOS                        â”‚
â”‚                                                                      â”‚
â”‚          G                                G                          â”‚
â”‚          â”‚                                â”‚                          â”‚
â”‚     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                     â”‚
â”‚   â”€â”€â”¤         â”œâ”€â”€                  â”€â”€â”¤    â—‹    â”œâ”€â”€                   â”‚
â”‚   D â”‚    â”ƒ    â”‚ S                  D â”‚    â”ƒ    â”‚ S                   â”‚
â”‚     â”‚    â–¼    â”‚                      â”‚    â–²    â”‚                     â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚                                                                      â”‚
â”‚   Arrow direction indicates:                                        â”‚
â”‚   â€¢ NMOS: Arrow into body (current into P-substrate)               â”‚
â”‚   â€¢ PMOS: Arrow out of body (current out of N-well)                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Simplified Digital Symbols

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIMPLIFIED SWITCH SYMBOLS                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For digital design, often use simplified representations:        â”‚
â”‚                                                                      â”‚
â”‚        NMOS                              PMOS                        â”‚
â”‚    (Active High)                    (Active Low)                    â”‚
â”‚                                                                      â”‚
â”‚          G                                G                          â”‚
â”‚          â”‚                                â”‚                          â”‚
â”‚          â–¼                                â—‹  â† Inversion bubble     â”‚
â”‚     â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€                      â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€                     â”‚
â”‚     S    â”ƒ    D                      S    â”ƒ    D                     â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Switch Model:                                                     â”‚
â”‚                                                                      â”‚
â”‚   NMOS:                              PMOS:                          â”‚
â”‚   G=1: â”€â”€â”€â—â”€â”€â”€  (ON)                G=0: â”€â”€â”€â—â”€â”€â”€  (ON)              â”‚
â”‚           â”‚                                 â”‚                        â”‚
â”‚   G=0: â”€â”€â”€â—‹â”€â”€â”€  (OFF)               G=1: â”€â”€â”€â—‹â”€â”€â”€  (OFF)             â”‚
â”‚           â”‚                                 â”‚                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.1.4 Channel Formation

### NMOS Channel Formation Process

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMOS CHANNEL FORMATION                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   STEP 1: V_GS = 0 (No channel)                                     â”‚
â”‚                                                                      â”‚
â”‚          â”‚ G (0V)                                                    â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•                                                      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ                                                   â”‚
â”‚   â–ˆ S â–ˆ  â”‚  â–ˆ D â–ˆ   No conducting path                              â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   between S and D                                 â”‚
â”‚          â”‚                                                           â”‚
â”‚      P-substrate                                                    â”‚
â”‚          â”‚                                                           â”‚
â”‚                                                                      â”‚
â”‚   STEP 2: 0 < V_GS < V_th (Depletion)                              â”‚
â”‚                                                                      â”‚
â”‚          â”‚ G (+)                                                     â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•   Positive charge on gate                           â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   repels holes in substrate                       â”‚
â”‚   â–ˆ S â–ˆâ•ºâ•ºâ•ºâ•ºâ•ºâ–ˆ D â–ˆ   Depletion region forms                          â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   (no mobile carriers)                            â”‚
â”‚          â”‚                                                           â”‚
â”‚     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”  Depletion region                                   â”‚
â”‚     â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â”‚  (fixed negative ions)                              â”‚
â”‚                                                                      â”‚
â”‚   STEP 3: V_GS â‰¥ V_th (Inversion - Channel formed)                 â”‚
â”‚                                                                      â”‚
â”‚          â”‚ G (++)                                                    â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•   Strong positive gate voltage                      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ   attracts electrons                              â”‚
â”‚   â–ˆ S â–ˆâ•â•â•â•â•â•â–ˆ D â–ˆ   INVERSION LAYER forms                          â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ   (conducting channel!)                           â”‚
â”‚          â”‚                                                           â”‚
â”‚     â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚  Channel (electrons)                                â”‚
â”‚     â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â”‚  Depletion region                                   â”‚
â”‚                                                                      â”‚
â”‚   Now current can flow from Drain to Source!                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### PMOS Channel Formation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PMOS CHANNEL FORMATION                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   STEP 1: V_GS = 0 (No channel)                                     â”‚
â”‚                                                                      â”‚
â”‚          â”‚ G (VDD)                                                   â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•                                                      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ                                                   â”‚
â”‚   â–ˆ S â–ˆ  â”‚  â–ˆ D â–ˆ   P+ regions in N-well                            â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   â”‚   â–ˆâ–ˆâ–ˆâ–ˆ   No conducting path                              â”‚
â”‚          â”‚                                                           â”‚
â”‚       N-well                                                        â”‚
â”‚                                                                      â”‚
â”‚   STEP 2: V_GS < V_th (Inversion - Channel formed)                 â”‚
â”‚                                                                      â”‚
â”‚          â”‚ G (0V)   V_GS = 0 - VDD = -VDD                           â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•   Negative gate voltage                             â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â•â•â–ˆâ–ˆâ–ˆâ–ˆ   attracts holes                                  â”‚
â”‚   â–ˆ S â–ˆâ•â•â•â•â•â•â–ˆ D â–ˆ   P-type channel forms                           â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â•â•â–ˆâ–ˆâ–ˆâ–ˆ                                                   â”‚
â”‚          â”‚                                                           â”‚
â”‚     â”‚â–“â–“â–“â–“â–“â–“â–“â–“â–“â”‚  Channel (holes)                                    â”‚
â”‚     â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â”‚  Depletion region                                   â”‚
â”‚       N-well                                                        â”‚
â”‚                                                                      â”‚
â”‚   Current (holes) flows from Source to Drain!                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.1.5 NMOS vs PMOS Comparison

### Key Differences

| Property | NMOS | PMOS |
|----------|------|------|
| Channel Type | N-type (electrons) | P-type (holes) |
| Source/Drain Doping | N+ | P+ |
| Body/Substrate | P-type | N-well |
| Body Connection | Usually GND | Usually VDD |
| Turn-ON Condition | V_GS > V_th (positive) | V_GS < V_th (negative) |
| Typical V_th | +0.3 to +0.5 V | -0.3 to -0.5 V |
| Carrier Mobility | Î¼_n â‰ˆ 300 cmÂ²/VÂ·s | Î¼_p â‰ˆ 100 cmÂ²/VÂ·s |
| Current Drive | Higher (faster) | Lower (slower) |
| Relative Size for Same Drive | W | ~2-3W |

### Why NMOS is Faster

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MOBILITY COMPARISON                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Electron Mobility (Î¼n) vs Hole Mobility (Î¼p):                     â”‚
â”‚                                                                      â”‚
â”‚   Î¼n â‰ˆ 2-3 Ã— Î¼p                                                     â”‚
â”‚                                                                      â”‚
â”‚   This is because:                                                  â”‚
â”‚   â€¢ Electrons have lower effective mass in silicon                  â”‚
â”‚   â€¢ Electrons scatter less frequently                               â”‚
â”‚   â€¢ Holes move by "hopping" between valence band states             â”‚
â”‚                                                                      â”‚
â”‚   Consequence for CMOS Design:                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For EQUAL drive strength:                                 â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NMOS:  W/L = 1       (reference)                          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   PMOS:  W/L = 2-3     (2-3x wider)                         â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   This is why PMOS transistors are larger in layouts!       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Current Equation:                                                 â”‚
â”‚   I_D âˆ Î¼ Ã— (W/L) Ã— (V_GS - V_th)Â²                                 â”‚
â”‚                                                                      â”‚
â”‚   Same I_D requires:  W_p/W_n = Î¼n/Î¼p â‰ˆ 2-3                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.1.6 Complementary Operation in CMOS

### Why Use Both NMOS and PMOS?

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS COMPLEMENTARY OPERATION                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   CMOS INVERTER: The fundamental building block                     â”‚
â”‚                                                                      â”‚
â”‚                     VDD                                              â”‚
â”‚                      â”‚                                               â”‚
â”‚                 â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                          â”‚
â”‚                 â”‚  PMOS   â”‚                                          â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”¤    P1   â”‚                                          â”‚
â”‚         â”‚      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                          â”‚
â”‚         â”‚           â”‚                                                â”‚
â”‚   In â”€â”€â”€â”¤           â”œâ”€â”€â”€â”€â”€â”€ Out                                      â”‚
â”‚         â”‚           â”‚                                                â”‚
â”‚         â”‚      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                          â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”¤  NMOS   â”‚                                          â”‚
â”‚                â”‚    N1   â”‚                                          â”‚
â”‚                â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                          â”‚
â”‚                     â”‚                                                â”‚
â”‚                    GND                                               â”‚
â”‚                                                                      â”‚
â”‚   OPERATION TABLE:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   In   â”‚  PMOS  â”‚  NMOS  â”‚  Out   â”‚   Current Path          â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚   0    â”‚   ON   â”‚  OFF   â”‚   1    â”‚   VDD â†’ Out (via PMOS)  â”‚   â”‚
â”‚   â”‚   1    â”‚  OFF   â”‚   ON   â”‚   0    â”‚   Out â†’ GND (via NMOS)  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   KEY BENEFITS OF CMOS:                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ 1. NO STATIC CURRENT: One path always OFF                   â”‚   â”‚
â”‚   â”‚ 2. FULL VOLTAGE SWING: Output = VDD or GND                  â”‚   â”‚
â”‚   â”‚ 3. LOW POWER: Only dynamic power during switching           â”‚   â”‚
â”‚   â”‚ 4. HIGH NOISE IMMUNITY: Full rail-to-rail output            â”‚   â”‚
â”‚   â”‚ 5. GOOD SCALING: Works well at smaller nodes                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| MOS Structure | Gate, Source, Drain, Body (4 terminals) |
| NMOS | N+ S/D in P-substrate, electron channel, V_GS > 0 to turn ON |
| PMOS | P+ S/D in N-well, hole channel, V_GS < 0 to turn ON |
| Channel Formation | Inversion layer forms when V_GS exceeds V_th |
| Mobility Ratio | Î¼_n/Î¼_p â‰ˆ 2-3 (NMOS faster than PMOS) |
| CMOS Advantage | No static current, full voltage swing |
| Symbol Difference | PMOS has bubble on gate (active low) |
| Sizing Rule | PMOS typically 2-3x wider than NMOS |

---

## â“ Quick Revision Questions

1. **Draw the cross-section of an NMOS transistor and label all four terminals.**

2. **Explain why PMOS transistors are typically 2-3 times wider than NMOS in CMOS circuits.**

3. **What is the condition for channel formation in an NMOS transistor?**

4. **Why is there no static current in a CMOS inverter?**

5. **Compare the switch behavior of NMOS and PMOS transistors.**

6. **What is the role of the N-well in PMOS transistor fabrication?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 2 Home](README.md) | [Unit 2 Home](README.md) | [I-V Characteristics â†’](02-iv-characteristics.md) |
