<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classSrpV3Core_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ad1237400316e69773a712f02b022d0f0"><td class="memItemLeft" align="right" valign="top"><a id="ad1237400316e69773a712f02b022d0f0"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#ad1237400316e69773a712f02b022d0f0">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rxCtrl</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rxMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpRdMasterInt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpWrSlaveInt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">txSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a403f450ba9fb145821e82620ddc6512c"><td class="memItemLeft" align="right" valign="top"><a id="a403f450ba9fb145821e82620ddc6512c"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a403f450ba9fb145821e82620ddc6512c">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">srpClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ad1237400316e69773a712f02b022d0f0"><td class="memItemLeft" align="right" valign="top"><a id="ad1237400316e69773a712f02b022d0f0"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#ad1237400316e69773a712f02b022d0f0">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rxCtrl</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rxMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpRdMasterInt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">srpWrSlaveInt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">txSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a403f450ba9fb145821e82620ddc6512c"><td class="memItemLeft" align="right" valign="top"><a id="a403f450ba9fb145821e82620ddc6512c"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a403f450ba9fb145821e82620ddc6512c">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">srpClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:abf3f0f214377ad5023f29aabc90186bd"><td class="memItemLeft" align="right" valign="top"><a id="abf3f0f214377ad5023f29aabc90186bd"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#abf3f0f214377ad5023f29aabc90186bd">TIMEOUT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">getTimeRatio</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SRP_CLK_FREQ_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4fc83d73c25ecd25d6dd57241bcade8f"><td class="memItemLeft" align="right" valign="top"><a id="a4fc83d73c25ecd25d6dd57241bcade8f"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a4fc83d73c25ecd25d6dd57241bcade8f">SRP_AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TSTRB_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_COMP_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a943a22bfe6a94241e99f468963af59b2"><td class="memItemLeft" align="right" valign="top"><a id="a943a22bfe6a94241e99f468963af59b2"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a943a22bfe6a94241e99f468963af59b2">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">timer</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">hdrCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">remVer</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">timeoutSize</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">timeoutCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">txnCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">memResp</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">timeout</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">eofe</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">frameError</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">verMismatch</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">reqError</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rxSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">txMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SRP_AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">srpReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SRPV3_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">srpWrMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SRP_AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">srpRdSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:af1c9d10449e834e45de42f85de666daf"><td class="memItemLeft" align="right" valign="top"><a id="af1c9d10449e834e45de42f85de666daf"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#af1c9d10449e834e45de42f85de666daf">StateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BLOWOFF_RX_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BLOWOFF_READ_DATA_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">HDR_REQ_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">HDR_RESP_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">READ_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_ACK_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FOOTER_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5be9d3455f40bb46e323f550288081a"><td class="memItemLeft" align="right" valign="top"><a id="ab5be9d3455f40bb46e323f550288081a"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#ab5be9d3455f40bb46e323f550288081a">sCtrl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamCtrlType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9f9423690e671d9e0b440c5da8f28628"><td class="memItemLeft" align="right" valign="top"><a id="a9f9423690e671d9e0b440c5da8f28628"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a9f9423690e671d9e0b440c5da8f28628">rxMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8ff1caf890584fd7593502f1fc09667b"><td class="memItemLeft" align="right" valign="top"><a id="a8ff1caf890584fd7593502f1fc09667b"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a8ff1caf890584fd7593502f1fc09667b">rxSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a217b0165d05c871ce90266e956ff733f"><td class="memItemLeft" align="right" valign="top"><a id="a217b0165d05c871ce90266e956ff733f"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a217b0165d05c871ce90266e956ff733f">rxCtrl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamCtrlType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abde461c0f59db880bc998fda036678e3"><td class="memItemLeft" align="right" valign="top"><a id="abde461c0f59db880bc998fda036678e3"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#abde461c0f59db880bc998fda036678e3">txSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19258480faddad16c539cac236d2c5fd"><td class="memItemLeft" align="right" valign="top"><a id="a19258480faddad16c539cac236d2c5fd"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a19258480faddad16c539cac236d2c5fd">srpRdMasterInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a937b40670dd77dc9fc6140666dd9ac42"><td class="memItemLeft" align="right" valign="top"><a id="a937b40670dd77dc9fc6140666dd9ac42"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a937b40670dd77dc9fc6140666dd9ac42">srpRdSlaveInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0db142482f2c15556c84f0ad250041a3"><td class="memItemLeft" align="right" valign="top"><a id="a0db142482f2c15556c84f0ad250041a3"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a0db142482f2c15556c84f0ad250041a3">srpWrMasterInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7035717790d0003dccff6596bb2be07b"><td class="memItemLeft" align="right" valign="top"><a id="a7035717790d0003dccff6596bb2be07b"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a7035717790d0003dccff6596bb2be07b">srpWrSlaveInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a47121792d0ad7a15db79457a8637d333"><td class="memItemLeft" align="right" valign="top"><a id="a47121792d0ad7a15db79457a8637d333"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a47121792d0ad7a15db79457a8637d333">rx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SsiFifo</b>  <em><a class="el" href="classSsiFifo.html">&lt;Entity SsiFifo&gt;</a></em></td></tr>
<tr class="memitem:a5783569353b49889744ce515d1e3f543"><td class="memItemLeft" align="right" valign="top"><a id="a5783569353b49889744ce515d1e3f543"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a5783569353b49889744ce515d1e3f543">sync_ctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:aa32fdd57ed2ec77a821df86ccf447212"><td class="memItemLeft" align="right" valign="top"><a id="aa32fdd57ed2ec77a821df86ccf447212"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#aa32fdd57ed2ec77a821df86ccf447212">sync_overflow</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerOneShot</b>  <em><a class="el" href="classSynchronizerOneShot.html">&lt;Entity SynchronizerOneShot&gt;</a></em></td></tr>
<tr class="memitem:a2d3497d9531e969ddc1c9bc5cff5397e"><td class="memItemLeft" align="right" valign="top"><a id="a2d3497d9531e969ddc1c9bc5cff5397e"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a2d3497d9531e969ddc1c9bc5cff5397e">tx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:abd0b8310274ce5649e93dea53a1bef28"><td class="memItemLeft" align="right" valign="top"><a id="abd0b8310274ce5649e93dea53a1bef28"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#abd0b8310274ce5649e93dea53a1bef28">u_rx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamResize</b>  <em><a class="el" href="classAxiStreamResize.html">&lt;Entity AxiStreamResize&gt;</a></em></td></tr>
<tr class="memitem:a55bb269eff3d06364a23f29c12f29b16"><td class="memItemLeft" align="right" valign="top"><a id="a55bb269eff3d06364a23f29c12f29b16"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a55bb269eff3d06364a23f29c12f29b16">u_tx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamResize</b>  <em><a class="el" href="classAxiStreamResize.html">&lt;Entity AxiStreamResize&gt;</a></em></td></tr>
<tr class="memitem:a47121792d0ad7a15db79457a8637d333"><td class="memItemLeft" align="right" valign="top"><a id="a47121792d0ad7a15db79457a8637d333"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a47121792d0ad7a15db79457a8637d333">rx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SsiFifo</b>  <em><a class="el" href="classSsiFifo.html">&lt;Entity SsiFifo&gt;</a></em></td></tr>
<tr class="memitem:a5783569353b49889744ce515d1e3f543"><td class="memItemLeft" align="right" valign="top"><a id="a5783569353b49889744ce515d1e3f543"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a5783569353b49889744ce515d1e3f543">sync_ctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:aa32fdd57ed2ec77a821df86ccf447212"><td class="memItemLeft" align="right" valign="top"><a id="aa32fdd57ed2ec77a821df86ccf447212"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#aa32fdd57ed2ec77a821df86ccf447212">sync_overflow</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerOneShot</b>  <em><a class="el" href="classSynchronizerOneShot.html">&lt;Entity SynchronizerOneShot&gt;</a></em></td></tr>
<tr class="memitem:a2d3497d9531e969ddc1c9bc5cff5397e"><td class="memItemLeft" align="right" valign="top"><a id="a2d3497d9531e969ddc1c9bc5cff5397e"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a2d3497d9531e969ddc1c9bc5cff5397e">tx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
<tr class="memitem:abd0b8310274ce5649e93dea53a1bef28"><td class="memItemLeft" align="right" valign="top"><a id="abd0b8310274ce5649e93dea53a1bef28"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#abd0b8310274ce5649e93dea53a1bef28">u_rx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamResize</b>  <em><a class="el" href="classAxiStreamResize.html">&lt;Entity AxiStreamResize&gt;</a></em></td></tr>
<tr class="memitem:a55bb269eff3d06364a23f29c12f29b16"><td class="memItemLeft" align="right" valign="top"><a id="a55bb269eff3d06364a23f29c12f29b16"></a>
<a class="el" href="classSrpV3Core_1_1rtl.html#a55bb269eff3d06364a23f29c12f29b16">u_tx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamResize</b>  <em><a class="el" href="classAxiStreamResize.html">&lt;Entity AxiStreamResize&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>build/SRC_VHDL/surf/SrpV3Core.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classSrpV3Core.html">SrpV3Core</a></li><li class="navelem"><a class="el" href="classSrpV3Core_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
