
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.927744                       # Number of seconds simulated
sim_ticks                                1927744396500                       # Number of ticks simulated
final_tick                               1927744396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178419                       # Simulator instruction rate (inst/s)
host_op_rate                                   312702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              687891461                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823996                       # Number of bytes of host memory used
host_seconds                                  2802.40                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           40864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       334825568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334866432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        40864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41010048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41010048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10463299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10464576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1281564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1281564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          173687740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173708938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21273592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21273592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21273592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         173687740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            194982530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10464576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1281564                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10464576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1281564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              668905792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  827072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74559872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334866432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41010048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12923                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                116540                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9149477                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            667366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            645651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            648004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            685775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            642165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            640379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            661296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            636543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            642706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            641407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           650783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           661491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           665126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           656595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           661154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             69549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74163                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1927744113500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10464576                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1281564                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10451651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5995836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.996998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.491511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.174089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2195470     36.62%     36.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3573089     59.59%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86134      1.44%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24125      0.40%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15512      0.26%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10439      0.17%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11214      0.19%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8698      0.15%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71155      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5995836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     148.176239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.817124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.773918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58311     82.67%     82.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6807      9.65%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         4680      6.64%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          293      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          160      0.23%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           87      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           47      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           39      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           26      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           16      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           20      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           14      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70535                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51743     73.36%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1393      1.97%     75.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17156     24.32%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              239      0.34%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70535                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 162412882250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            358381376000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52258265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15539.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34289.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       346.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5133781                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  487034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     164117.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22682782080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12376518000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             40771996200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3821243040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         125910810480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1038107128320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         246025740000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1489696218120                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.766870                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 402974376250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64371580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1460397437500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22645738080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12356305500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             40750897200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3727944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         125910810480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1033587743670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         249990112500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1488969551430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.389918                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 409241914250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64371580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1454129899500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3855488793                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3855488793                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          14878862                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4093.914575                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278928892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14882958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.741496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3018296500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4093.914575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          764                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          931                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         308694808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        308694808                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    207294248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207294248                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71634644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71634644                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278928892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278928892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278928892                       # number of overall hits
system.cpu.dcache.overall_hits::total       278928892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14039042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14039042                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       843916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       843916                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14882958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14882958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14882958                       # number of overall misses
system.cpu.dcache.overall_misses::total      14882958                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 922566853500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 922566853500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  41958772500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41958772500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 964525626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 964525626000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 964525626000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 964525626000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063429                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011644                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050655                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65714.373780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65714.373780                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49719.133776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49719.133776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64807.387483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64807.387483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64807.387483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64807.387483                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3295501                       # number of writebacks
system.cpu.dcache.writebacks::total           3295501                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14039042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14039042                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       843916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       843916                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14882958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14882958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14882958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14882958                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 908527811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 908527811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41114856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41114856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 949642668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 949642668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 949642668000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 949642668000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050655                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64714.373780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64714.373780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48719.133776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48719.133776                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63807.387483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63807.387483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63807.387483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63807.387483                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            575423                       # number of replacements
system.cpu.icache.tags.tagsinuse           701.085133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676741799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1174.599189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   701.085133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.684653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677894093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677894093                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    676741799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676741799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676741799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676741799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676741799                       # number of overall hits
system.cpu.icache.overall_hits::total       676741799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       576147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576147                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       576147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       576147                       # number of overall misses
system.cpu.icache.overall_misses::total        576147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7575743000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7575743000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7575743000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7575743000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7575743000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7575743000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000851                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000851                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13148.975869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13148.975869                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13148.975869                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13148.975869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13148.975869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13148.975869                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       575423                       # number of writebacks
system.cpu.icache.writebacks::total            575423                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       576147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576147                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       576147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576147                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6999596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6999596000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6999596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6999596000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6999596000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6999596000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12148.975869                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12148.975869                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12148.975869                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12148.975869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12148.975869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12148.975869                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10642754                       # number of replacements
system.l2.tags.tagsinuse                 31875.275086                       # Cycle average of tags in use
system.l2.tags.total_refs                    18427274                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10675383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.726146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359839961000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6172.041374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.351812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25698.881899                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.188356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.784268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995758                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42432688                       # Number of tag accesses
system.l2.tags.data_accesses                 42432688                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3295501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3295501                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       575422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           575422                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             395202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                395202                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          574870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             574870                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4024457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4024457                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                574870                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4419659                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4994529                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               574870                       # number of overall hits
system.l2.overall_hits::cpu.data              4419659                       # number of overall hits
system.l2.overall_hits::total                 4994529                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           448714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448714                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1277                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10014585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10014585                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1277                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10463299                       # number of demand (read+write) misses
system.l2.demand_misses::total               10464576                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1277                       # number of overall misses
system.l2.overall_misses::cpu.data           10463299                       # number of overall misses
system.l2.overall_misses::total              10464576                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35699361500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35699361500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     99239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99239500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 845212436000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 845212436000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      99239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  880911797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     881011037000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     99239500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 880911797500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    881011037000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3295501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3295501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       575422                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         843916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            843916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         576147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14039042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14039042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            576147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14882958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15459105                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           576147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14882958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15459105                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.531705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.531705                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002216                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.713338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.713338                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.703039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.676920                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.703039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.676920                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79559.277179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79559.277179                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77712.999217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77712.999217                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84398.148900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84398.148900                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77712.999217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84190.636003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84189.845532                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77712.999217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84190.636003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84189.845532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1281564                       # number of writebacks
system.l2.writebacks::total                   1281564                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       965723                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        965723                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       448714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448714                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1277                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10014585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10014585                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10463299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10464576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10463299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10464576                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31212221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31212221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 745066586000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 745066586000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 776278807500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 776365277000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86469500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 776278807500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 776365277000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.531705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.531705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.713338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.713338                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.703039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.676920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.703039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.676920                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69559.277179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69559.277179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67712.999217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67712.999217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74398.148900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74398.148900                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67712.999217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74190.636003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74189.845532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67712.999217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74190.636003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74189.845532                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10015862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1281564                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9149477                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448714                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10015862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31360193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31360193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31360193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375876480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375876480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375876480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20895617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20895617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20895617                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23470699000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36143929000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     30913390                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15454285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1177436                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1177436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14615189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4577065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       575422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20944551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           843916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          843916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        576147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14039042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1727716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44644778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46372494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     36850208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581710688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              618560896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10642754                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26101859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207544                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24924422     95.49%     95.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1177437      4.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26101859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17392157000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         576147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14882958000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
