
Loading design for application trce from file lcd00_lcd00.ncd.
Design name: toplcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sun May 30 14:41:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd00_lcd00.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 2/Practicas/ldc00/promote.xml lcd00_lcd00.ncd lcd00_lcd00.prf 
Design file:     lcd00_lcd00.ncd
Preference file: lcd00_lcd00.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.964ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[21]  (to LC00/sclk +)

   Delay:              15.655ns  (41.2% logic, 58.8% route), 20 logic levels.

 Constraint Details:

     15.655ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.964ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO LC00/OSC01/SLICE_2
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI LC00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C20D.FCI to     R17C20D.F0 LC00/OSC01/SLICE_1
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 LC00/OSC01/sdiv_12[21] (to LC00/sclk)
                  --------
                   15.655   (41.2% logic, 58.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[20]  (to LC00/sclk +)

   Delay:              15.561ns  (40.9% logic, 59.1% route), 19 logic levels.

 Constraint Details:

     15.561ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.058ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C20C.FCI to     R17C20C.F1 LC00/OSC01/SLICE_2
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 LC00/OSC01/sdiv_12[20] (to LC00/sclk)
                  --------
                   15.561   (40.9% logic, 59.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[19]  (to LC00/sclk +)

   Delay:              15.509ns  (40.7% logic, 59.3% route), 19 logic levels.

 Constraint Details:

     15.509ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.110ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C20C.FCI to     R17C20C.F0 LC00/OSC01/SLICE_2
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 LC00/OSC01/sdiv_12[19] (to LC00/sclk)
                  --------
                   15.509   (40.7% logic, 59.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[18]  (to LC00/sclk +)

   Delay:              15.415ns  (40.3% logic, 59.7% route), 18 logic levels.

 Constraint Details:

     15.415ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.204ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R17C20B.FCI to     R17C20B.F1 LC00/OSC01/SLICE_3
ROUTE         1     0.000     R17C20B.F1 to    R17C20B.DI1 LC00/OSC01/sdiv_12[18] (to LC00/sclk)
                  --------
                   15.415   (40.3% logic, 59.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[17]  (to LC00/sclk +)

   Delay:              15.363ns  (40.1% logic, 59.9% route), 18 logic levels.

 Constraint Details:

     15.363ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.256ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R17C20B.FCI to     R17C20B.F0 LC00/OSC01/SLICE_3
ROUTE         1     0.000     R17C20B.F0 to    R17C20B.DI0 LC00/OSC01/sdiv_12[17] (to LC00/sclk)
                  --------
                   15.363   (40.1% logic, 59.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[14]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[21]  (to LC00/sclk +)

   Delay:              15.288ns  (42.2% logic, 57.8% route), 20 logic levels.

 Constraint Details:

     15.288ns physical path delay LC00/OSC01/SLICE_5 to LC00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.331ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_5 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19D.CLK to     R17C19D.Q1 LC00/OSC01/SLICE_5 (from LC00/sclk)
ROUTE         5     1.629     R17C19D.Q1 to     R16C18A.A1 LC00/OSC01/sdiv[14]
CTOF_DEL    ---     0.452     R16C18A.A1 to     R16C18A.F1 LC00/OSC01/SLICE_61
ROUTE         1     0.541     R16C18A.F1 to     R16C19B.D1 LC00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R16C19B.D1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO LC00/OSC01/SLICE_2
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI LC00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C20D.FCI to     R17C20D.F0 LC00/OSC01/SLICE_1
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 LC00/OSC01/sdiv_12[21] (to LC00/sclk)
                  --------
                   15.288   (42.2% logic, 57.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C19D.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.345ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[3]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[21]  (to LC00/sclk +)

   Delay:              15.274ns  (42.3% logic, 57.7% route), 20 logic levels.

 Constraint Details:

     15.274ns physical path delay LC00/OSC01/SLICE_10 to LC00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.345ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_10 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18C.CLK to     R17C18C.Q0 LC00/OSC01/SLICE_10 (from LC00/sclk)
ROUTE         2     0.880     R17C18C.Q0 to     R16C18A.A0 LC00/OSC01/sdiv[3]
CTOF_DEL    ---     0.452     R16C18A.A0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO LC00/OSC01/SLICE_2
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI LC00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C20D.FCI to     R17C20D.F0 LC00/OSC01/SLICE_1
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 LC00/OSC01/sdiv_12[21] (to LC00/sclk)
                  --------
                   15.274   (42.3% logic, 57.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18C.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[16]  (to LC00/sclk +)

   Delay:              15.269ns  (39.7% logic, 60.3% route), 17 logic levels.

 Constraint Details:

     15.269ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.350ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R17C20A.FCI to     R17C20A.F1 LC00/OSC01/SLICE_4
ROUTE         1     0.000     R17C20A.F1 to    R17C20A.DI1 LC00/OSC01/sdiv_12[16] (to LC00/sclk)
                  --------
                   15.269   (39.7% logic, 60.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[15]  (to LC00/sclk +)

   Delay:              15.217ns  (39.5% logic, 60.5% route), 17 logic levels.

 Constraint Details:

     15.217ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.402ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20A.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.A0 to     R15C20A.F0 LC00/OSC01/SLICE_48
ROUTE         1     0.610     R15C20A.F0 to     R15C19D.B0 LC00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 LC00/OSC01/SLICE_42
ROUTE         1     0.269     R15C19D.F0 to     R15C19C.D0 LC00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C19C.D0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R17C20A.FCI to     R17C20A.F0 LC00/OSC01/SLICE_4
ROUTE         1     0.000     R17C20A.F0 to    R17C20A.DI0 LC00/OSC01/sdiv_12[15] (to LC00/sclk)
                  --------
                   15.217   (39.5% logic, 60.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20A.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.413ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[21]  (to LC00/sclk +)

   Delay:              15.206ns  (39.5% logic, 60.5% route), 19 logic levels.

 Constraint Details:

     15.206ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.413ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     1.261     R17C18B.Q1 to     R16C18A.B0 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R16C18A.B0 to     R16C18A.F0 LC00/OSC01/SLICE_61
ROUTE         3     1.276     R16C18A.F0 to     R16C19B.B1 LC00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R16C19B.B1 to     R16C19B.F1 LC00/OSC01/SLICE_45
ROUTE         6     1.197     R16C19B.F1 to     R15C20B.A0 LC00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R15C20B.A0 to     R15C20B.F0 LC00/OSC01/SLICE_50
ROUTE         1     0.882     R15C20B.F0 to     R15C19C.B0 LC00/OSC01/oscout28
CTOF_DEL    ---     0.452     R15C19C.B0 to     R15C19C.F0 LC00/OSC01/SLICE_39
ROUTE         1     1.470     R15C19C.F0 to      R2C19B.D1 LC00/OSC01/un1_oscout56_7_4_0
CTOF_DEL    ---     0.452      R2C19B.D1 to      R2C19B.F1 LC00/OSC01/SLICE_12
ROUTE         3     1.834      R2C19B.F1 to     R14C18B.B1 LC00/OSC01/un1_oscout56_7_4
CTOF_DEL    ---     0.452     R14C18B.B1 to     R14C18B.F1 LC00/OSC01/SLICE_41
ROUTE         1     1.283     R14C18B.F1 to     R17C18A.B0 LC00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R17C18A.B0 to    R17C18A.FCO LC00/OSC01/SLICE_0
ROUTE         1     0.000    R17C18A.FCO to    R17C18B.FCI LC00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C18B.FCI to    R17C18B.FCO LC00/OSC01/SLICE_11
ROUTE         1     0.000    R17C18B.FCO to    R17C18C.FCI LC00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C18C.FCI to    R17C18C.FCO LC00/OSC01/SLICE_10
ROUTE         1     0.000    R17C18C.FCO to    R17C18D.FCI LC00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C18D.FCI to    R17C18D.FCO LC00/OSC01/SLICE_9
ROUTE         1     0.000    R17C18D.FCO to    R17C19A.FCI LC00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C19A.FCI to    R17C19A.FCO LC00/OSC01/SLICE_8
ROUTE         1     0.000    R17C19A.FCO to    R17C19B.FCI LC00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C19B.FCI to    R17C19B.FCO LC00/OSC01/SLICE_7
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI LC00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C19C.FCI to    R17C19C.FCO LC00/OSC01/SLICE_6
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI LC00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C19D.FCI to    R17C19D.FCO LC00/OSC01/SLICE_5
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI LC00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C20A.FCI to    R17C20A.FCO LC00/OSC01/SLICE_4
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI LC00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C20B.FCI to    R17C20B.FCO LC00/OSC01/SLICE_3
ROUTE         1     0.000    R17C20B.FCO to    R17C20C.FCI LC00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C20C.FCI to    R17C20C.FCO LC00/OSC01/SLICE_2
ROUTE         1     0.000    R17C20C.FCO to    R17C20D.FCI LC00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C20D.FCI to     R17C20D.F0 LC00/OSC01/SLICE_1
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 LC00/OSC01/sdiv_12[21] (to LC00/sclk)
                  --------
                   15.206   (39.5% logic, 60.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   63.271MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LC00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   63.271 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: LC00/OSC01/SLICE_12.Q0   Loads: 30
   No transfer within this clock domain is found

Clock Domain: LC00/sclk   Source: LC00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 460 connections (85.19% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun May 30 14:41:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd00_lcd00.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 2/Practicas/ldc00/promote.xml lcd00_lcd00.ncd lcd00_lcd00.prf 
Design file:     lcd00_lcd00.ncd
Preference file: lcd00_lcd00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[20]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[20]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_2 to LC00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_2 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q1 LC00/OSC01/SLICE_2 (from LC00/sclk)
ROUTE         7     0.132     R17C20C.Q1 to     R17C20C.A1 LC00/OSC01/sdiv[20]
CTOF_DEL    ---     0.101     R17C20C.A1 to     R17C20C.F1 LC00/OSC01/SLICE_2
ROUTE         1     0.000     R17C20C.F1 to    R17C20C.DI1 LC00/OSC01/sdiv_12[20] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[11]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[11]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_6 to LC00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_6 to LC00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19C.CLK to     R17C19C.Q0 LC00/OSC01/SLICE_6 (from LC00/sclk)
ROUTE         3     0.132     R17C19C.Q0 to     R17C19C.A0 LC00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R17C19C.A0 to     R17C19C.F0 LC00/OSC01/SLICE_6
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 LC00/OSC01/sdiv_12[11] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[10]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[10]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_7 to LC00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_7 to LC00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19B.CLK to     R17C19B.Q1 LC00/OSC01/SLICE_7 (from LC00/sclk)
ROUTE         3     0.132     R17C19B.Q1 to     R17C19B.A1 LC00/OSC01/sdiv[10]
CTOF_DEL    ---     0.101     R17C19B.A1 to     R17C19B.F1 LC00/OSC01/SLICE_7
ROUTE         1     0.000     R17C19B.F1 to    R17C19B.DI1 LC00/OSC01/sdiv_12[10] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[2]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[2]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_11 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q1 LC00/OSC01/SLICE_11 (from LC00/sclk)
ROUTE         2     0.132     R17C18B.Q1 to     R17C18B.A1 LC00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R17C18B.A1 to     R17C18B.F1 LC00/OSC01/SLICE_11
ROUTE         1     0.000     R17C18B.F1 to    R17C18B.DI1 LC00/OSC01/sdiv_12[2] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/oscout  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/oscout  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_12 to LC00/OSC01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_12 to LC00/OSC01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 LC00/OSC01/SLICE_12 (from LC00/sclk)
ROUTE        30     0.132      R2C19B.Q0 to      R2C19B.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 LC00/OSC01/SLICE_12
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 LC00/OSC01/oscout_RNO (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[19]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[19]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_2 to LC00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_2 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 LC00/OSC01/SLICE_2 (from LC00/sclk)
ROUTE         6     0.132     R17C20C.Q0 to     R17C20C.A0 LC00/OSC01/sdiv[19]
CTOF_DEL    ---     0.101     R17C20C.A0 to     R17C20C.F0 LC00/OSC01/SLICE_2
ROUTE         1     0.000     R17C20C.F0 to    R17C20C.DI0 LC00/OSC01/sdiv_12[19] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[14]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[14]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_5 to LC00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_5 to LC00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q1 LC00/OSC01/SLICE_5 (from LC00/sclk)
ROUTE         5     0.132     R17C19D.Q1 to     R17C19D.A1 LC00/OSC01/sdiv[14]
CTOF_DEL    ---     0.101     R17C19D.A1 to     R17C19D.F1 LC00/OSC01/SLICE_5
ROUTE         1     0.000     R17C19D.F1 to    R17C19D.DI1 LC00/OSC01/sdiv_12[14] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C19D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[4]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[4]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_10 to LC00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_10 to LC00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18C.CLK to     R17C18C.Q1 LC00/OSC01/SLICE_10 (from LC00/sclk)
ROUTE         2     0.132     R17C18C.Q1 to     R17C18C.A1 LC00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R17C18C.A1 to     R17C18C.F1 LC00/OSC01/SLICE_10
ROUTE         1     0.000     R17C18C.F1 to    R17C18C.DI1 LC00/OSC01/sdiv_12[4] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C18C.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[18]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[18]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_3 to LC00/OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_3 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20B.CLK to     R17C20B.Q1 LC00/OSC01/SLICE_3 (from LC00/sclk)
ROUTE         6     0.132     R17C20B.Q1 to     R17C20B.A1 LC00/OSC01/sdiv[18]
CTOF_DEL    ---     0.101     R17C20B.A1 to     R17C20B.F1 LC00/OSC01/SLICE_3
ROUTE         1     0.000     R17C20B.F1 to    R17C20B.DI1 LC00/OSC01/sdiv_12[18] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20B.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LC00/OSC01/sdiv[21]  (from LC00/sclk +)
   Destination:    FF         Data in        LC00/OSC01/sdiv[21]  (to LC00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay LC00/OSC01/SLICE_1 to LC00/OSC01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path LC00/OSC01/SLICE_1 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q0 LC00/OSC01/SLICE_1 (from LC00/sclk)
ROUTE         7     0.132     R17C20D.Q0 to     R17C20D.A0 LC00/OSC01/sdiv[21]
CTOF_DEL    ---     0.101     R17C20D.A0 to     R17C20D.F0 LC00/OSC01/SLICE_1
ROUTE         1     0.000     R17C20D.F0 to    R17C20D.DI0 LC00/OSC01/sdiv_12[21] (to LC00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LC00/OSC00/OSCInst0 to LC00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R17C20D.CLK LC00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LC00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: LC00/OSC01/SLICE_12.Q0   Loads: 30
   No transfer within this clock domain is found

Clock Domain: LC00/sclk   Source: LC00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "LC00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 460 connections (85.19% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

