digraph logic2FD556D019D6A790 {
graph [label="logic2FD556D019D6A790", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic2FD556D019D6A790_p_903_in [label="p_903_in", shape=invhouse, color="#e4f1b2"];
logic2FD556D019D6A790_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic2FD556D019D6A790_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic2FD556D019D6A790_p_913_out [label="p_913_out", shape=invhouse, color="#e4f1b2"];
logic2FD556D019D6A790_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic2FD556D019D6A790_p_5_in910_in [label="p_5_in910_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic2FD556D019D6A790_p_112_out113_out [label="p_112_out113_out", shape=house, color="#e4f1b2"];
}
N_175EBA40 [label="N_175EBA40\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_112_out113_out ]\n\n#0:1\n", color="#bbebff"];
N_175EBA90 [label="N_175EBA90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_911_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_911_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EB9A0 [label="N_175EB9A0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_909_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_909_in ]\n\n#0:1\n", color="#bbebff"];
N_175EA4B0 [label="N_175EA4B0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_907_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_907_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA320 [label="N_175EA320\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_904_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_904_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA500 [label="N_175EA500\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_902_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_902_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA280 [label="N_175EA280\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_901_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_901_in ]\n\n#0:1\n", color="#bbebff"];
N_175EBA90 -> N_175EBA40 [label="1", taillabel=<out[p_911_out]>, headlabel=<A>, headlabel=<#0:1>];
N_175EB9A0 -> N_175EBA90 [label="1", taillabel=<out[p_909_in]>, headlabel=<P_1D6A7D70>, headlabel=<#0:1>];
N_175EA4B0 -> N_175EBA40 [label="1", taillabel=<out[p_907_out]>, headlabel=<B>, headlabel=<#0:1>];
N_175EA500 -> N_175EA4B0 [label="1", taillabel=<out[p_908_in]>, headlabel=<B>, headlabel=<#0:1>];
N_175EA320 -> N_175EBA40 [label="1", taillabel=<out[p_904_out]>, headlabel=<P_1D6A86A0>, headlabel=<#0:1>];
N_175EA500 -> N_175EBA90 [label="1", taillabel=<out[p_908_in]>, headlabel=<B>, headlabel=<#0:1>];
N_175EA280 -> N_175EA500 [label="1", taillabel=<out[p_901_in]>, headlabel=<A>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_903_in -> N_175EA320 [label="1", taillabel=<p_903_in>, headlabel=<B>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_903_in -> N_175EA280 [label="1", taillabel=<p_903_in>, headlabel=<in>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_13_in -> N_175EA500 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_0_in -> N_175EA320 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_913_out -> N_175EB9A0 [label="1", taillabel=<p_913_out>, headlabel=<in>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_913_out -> N_175EA4B0 [label="1", taillabel=<p_913_out>, headlabel=<A>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_23_in -> N_175EBA90 [label="1", taillabel=<p_23_in>, headlabel=<P_1D6A7E30>, headlabel=<#0:1>];
logic2FD556D019D6A790_p_5_in910_in -> N_175EBA90 [label="1", taillabel=<p_5_in910_in>, headlabel=<A>, headlabel=<#0:1>];
N_175EBA40 -> logic2FD556D019D6A790_p_112_out113_out [label="1", taillabel=<out[p_112_out113_out]>, headlabel=<p_112_out113_out>, headlabel=<#0:1>];
}
