0.7
2020.2
Nov  8 2024
22:36:57
C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.srcs/sim_1/new/testbench.v,1737577401,verilog,,,,testbench,,,,,,,,
C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.srcs/sources_1/new/four_ripple_carry_adder.v,1737577056,verilog,,C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.srcs/sources_1/new/full_adder.v,,four_ripple_carry_adder,,,,,,,,
C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.srcs/sources_1/new/full_adder.v,1737572767,verilog,,C:/vivado/four_bit_ripple_carry_adder/four_bit_ripple_carry_adder.srcs/sim_1/new/testbench.v,,full_adder,,,,,,,,
