{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717684845495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717684845495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:40:45 2024 " "Processing started: Thu Jun  6 11:40:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717684845495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684845495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684845495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717684845612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717684845612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaNivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaNivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaIrrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaIrrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(3) " "Verilog HDL Declaration information at decod7seg.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/decod7seg.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(4) " "Verilog HDL Declaration information at decod7seg.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/decod7seg.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(5) " "Verilog HDL Declaration information at decod7seg.v(5): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/decod7seg.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_coluna_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_coluna_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_coluna_leds " "Found entity 1: deslocamento_coluna_leds" {  } { { "deslocamento_coluna_leds.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/deslocamento_coluna_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor7seg " "Found entity 1: divisor7seg" {  } { { "divisor7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/divisor7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorLeds.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorLeds.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorLeds " "Found entity 1: divisorLeds" {  } { { "divisorLeds.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/divisorLeds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_counter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_2bit " "Found entity 1: binary_counter_2bit" {  } { { "binary_counter_2bit.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/binary_counter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz7seg " "Found entity 1: matriz7seg" {  } { { "matriz7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/matriz7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1teste " "Found entity 1: mux2to1teste" {  } { { "mux2to1teste.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/mux2to1teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1bit " "Found entity 1: mux_4x1bit" {  } { { "mux_4x1bit.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/mux_4x1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717684850810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 down_count.v(18) " "Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for \"n0\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_count.v(19) " "Verilog HDL Implicit Net warning at down_count.v(19): created implicit net for \"n1\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_count.v(20) " "Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for \"n2\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_count.v(21) " "Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for \"n4\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 down_count.v(24) " "Verilog HDL Implicit Net warning at down_count.v(24): created implicit net for \"a0\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 down_count.v(25) " "Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for \"a1\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 down_count.v(26) " "Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for \"a2\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 down_count.v(27) " "Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for \"a3\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 down_count.v(28) " "Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for \"a4\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 down_count.v(29) " "Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for \"a5\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 down_count.v(30) " "Verilog HDL Implicit Net warning at down_count.v(30): created implicit net for \"a6\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 down_count.v(31) " "Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for \"a7\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 down_count.v(32) " "Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for \"a8\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 down_count.v(33) " "Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for \"a9\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na0 down_count.v(36) " "Verilog HDL Implicit Net warning at down_count.v(36): created implicit net for \"na0\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na1 down_count.v(37) " "Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for \"na1\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na2 down_count.v(38) " "Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for \"na2\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na3 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"na3\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na4 down_count.v(40) " "Verilog HDL Implicit Net warning at down_count.v(40): created implicit net for \"na4\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na5 down_count.v(41) " "Verilog HDL Implicit Net warning at down_count.v(41): created implicit net for \"na5\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na6 down_count.v(42) " "Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for \"na6\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na7 down_count.v(43) " "Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for \"na7\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na8 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"na8\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"o0\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 down_count.v(48) " "Verilog HDL Implicit Net warning at down_count.v(48): created implicit net for \"o1\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 down_count.v(49) " "Verilog HDL Implicit Net warning at down_count.v(49): created implicit net for \"o2\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 down_count.v(50) " "Verilog HDL Implicit Net warning at down_count.v(50): created implicit net for \"o3\"" {  } { { "down_count.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717684850810 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(101) " "Verilog HDL Instantiation warning at main.v(101): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717684850811 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(108) " "Verilog HDL Instantiation warning at main.v(108): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717684850811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717684850845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaIrrigacao sistemaIrrigacao:irrigacao_inst " "Elaborating entity \"sistemaIrrigacao\" for hierarchy \"sistemaIrrigacao:irrigacao_inst\"" {  } { { "main.v" "irrigacao_inst" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaNivel sistemaNivel:nivel_inst " "Elaborating entity \"sistemaNivel\" for hierarchy \"sistemaNivel:nivel_inst\"" {  } { { "main.v" "nivel_inst" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorLeds divisorLeds:divisor " "Elaborating entity \"divisorLeds\" for hierarchy \"divisorLeds:divisor\"" {  } { { "main.v" "divisor" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisorLeds:divisor\|d_ff:dff_0 " "Elaborating entity \"d_ff\" for hierarchy \"divisorLeds:divisor\|d_ff:dff_0\"" {  } { { "divisorLeds.v" "dff_0" { Text "/home/aluno/Downloads/SistemadeIrrigacao/divisorLeds.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor7seg divisor7seg:comb_3 " "Elaborating entity \"divisor7seg\" for hierarchy \"divisor7seg:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850854 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q\[9\] 0 divisor7seg.v(7) " "Net \"q\[9\]\" at divisor7seg.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divisor7seg.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/divisor7seg.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717684850854 "|main|matriz7seg:m7|divisor7seg:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocamento_coluna_leds deslocamento_coluna_leds:dc " "Elaborating entity \"deslocamento_coluna_leds\" for hierarchy \"deslocamento_coluna_leds:dc\"" {  } { { "main.v" "dc" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz7seg matriz7seg:m7 " "Elaborating entity \"matriz7seg\" for hierarchy \"matriz7seg:m7\"" {  } { { "main.v" "m7" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_count matriz7seg:m7\|down_count:us " "Elaborating entity \"down_count\" for hierarchy \"matriz7seg:m7\|down_count:us\"" {  } { { "matriz7seg.v" "us" { Text "/home/aluno/Downloads/SistemadeIrrigacao/matriz7seg.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff matriz7seg:m7\|down_count:us\|jk_ff:ff0 " "Elaborating entity \"jk_ff\" for hierarchy \"matriz7seg:m7\|down_count:us\|jk_ff:ff0\"" {  } { { "down_count.v" "ff0" { Text "/home/aluno/Downloads/SistemadeIrrigacao/down_count.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 matriz7seg:m7\|mux2to1:mux_u_min " "Elaborating entity \"mux2to1\" for hierarchy \"matriz7seg:m7\|mux2to1:mux_u_min\"" {  } { { "matriz7seg.v" "mux_u_min" { Text "/home/aluno/Downloads/SistemadeIrrigacao/matriz7seg.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:dec0 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:dec0\"" {  } { { "main.v" "dec0" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_2bit binary_counter_2bit:comb_118 " "Elaborating entity \"binary_counter_2bit\" for hierarchy \"binary_counter_2bit:comb_118\"" {  } { { "main.v" "comb_118" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:mux4x1 " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:mux4x1\"" {  } { { "main.v" "mux4x1" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1bit mux_4x1bit:comb_119 " "Elaborating entity \"mux_4x1bit\" for hierarchy \"mux_4x1bit:comb_119\"" {  } { { "main.v" "comb_119" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717684850864 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717684851052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e VCC " "Pin \"e\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|g"} { "Warning" "WMLS_MLS_STUCK_PIN" "d01 VCC " "Pin \"d01\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|d01"} { "Warning" "WMLS_MLS_STUCK_PIN" "d02 GND " "Pin \"d02\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|d02"} { "Warning" "WMLS_MLS_STUCK_PIN" "d03 GND " "Pin \"d03\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|d03"} { "Warning" "WMLS_MLS_STUCK_PIN" "d04 GND " "Pin \"d04\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717684851070 "|main|d04"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717684851070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717684851080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reiniciar " "No output dependent on input pin \"reiniciar\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717684851083 "|main|reiniciar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T " "No output dependent on input pin \"T\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717684851083 "|main|T"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717684851083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717684851083 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717684851083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717684851083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717684851083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684851103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717684851109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:40:51 2024 " "Processing ended: Thu Jun  6 11:40:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717684851109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717684851109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717684851109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717684851109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717684851738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717684851738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:40:51 2024 " "Processing started: Thu Jun  6 11:40:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717684851738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717684851738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717684851738 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717684851766 ""}
{ "Info" "0" "" "Project  = SistemaDeIrrigacao" {  } {  } 0 0 "Project  = SistemaDeIrrigacao" 0 0 "Fitter" 0 0 1717684851766 ""}
{ "Info" "0" "" "Revision = SistemaDeIrrigacao" {  } {  } 0 0 "Revision = SistemaDeIrrigacao" 0 0 "Fitter" 0 0 1717684851766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717684851801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717684851801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SistemaDeIrrigacao EPM240T100C5 " "Selected device EPM240T100C5 for design \"SistemaDeIrrigacao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717684851803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717684851856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717684851856 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717684851879 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717684851881 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717684851910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717684851910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717684851910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717684851910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717684851910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717684851910 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 37 " "No exact pin location assignment(s) for 2 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717684851915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SistemaDeIrrigacao.sdc " "Synopsys Design Constraints File file not found: 'SistemaDeIrrigacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717684851940 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717684851940 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1717684851943 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1717684851943 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_0\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_0\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_1\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_2\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_3\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_4\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_5\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_6\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_7\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_8\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_9\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_10\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_11\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_12\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_13\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_14\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorLeds:divisor\|d_ff:dff_15\|Q " "   1.000 divisorLeds:divisor\|d_ff:dff_15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717684851943 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1717684851943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717684851945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717684851945 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717684851946 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisorLeds:divisor\|d_ff:dff_15\|Q Global clock " "Automatically promoted some destinations of signal \"divisorLeds:divisor\|d_ff:dff_15\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisorLeds:divisor\|d_ff:dff_15\|Q " "Destination \"divisorLeds:divisor\|d_ff:dff_15\|Q\" may be non-global or may not use global clock" {  } { { "d_ff.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/d_ff.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1717684851949 ""}  } { { "d_ff.v" "" { Text "/home/aluno/Downloads/SistemadeIrrigacao/d_ff.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1717684851949 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1717684851949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1717684851950 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1717684851957 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1717684851973 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1717684851973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1717684851973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717684851973 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717684851975 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717684851975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717684851975 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 26 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717684851975 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717684851975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717684851975 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717684851975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717684851979 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717684851981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717684852055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717684852094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717684852095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717684852289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717684852289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717684852299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/SistemadeIrrigacao/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717684852358 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717684852358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717684852398 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717684852398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717684852399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717684852407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717684852412 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1717684852419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717684852436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717684852444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:40:52 2024 " "Processing ended: Thu Jun  6 11:40:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717684852444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717684852444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717684852444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717684852444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717684853080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717684853080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:40:53 2024 " "Processing started: Thu Jun  6 11:40:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717684853080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717684853080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717684853080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717684853203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717684853213 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717684853215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717684853257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:40:53 2024 " "Processing ended: Thu Jun  6 11:40:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717684853257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717684853257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717684853257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717684853257 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717684853363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717684853856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717684853857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:40:53 2024 " "Processing started: Thu Jun  6 11:40:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717684853857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717684853857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_sta SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717684853857 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717684853886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717684853934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717684853934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684853986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684853986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717684854050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717684854101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SistemaDeIrrigacao.sdc " "Synopsys Design Constraints File file not found: 'SistemaDeIrrigacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717684854115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684854115 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_15\|Q divisorLeds:divisor\|d_ff:dff_15\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_15\|Q divisorLeds:divisor\|d_ff:dff_15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_14\|Q divisorLeds:divisor\|d_ff:dff_14\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_14\|Q divisorLeds:divisor\|d_ff:dff_14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_13\|Q divisorLeds:divisor\|d_ff:dff_13\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_13\|Q divisorLeds:divisor\|d_ff:dff_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_12\|Q divisorLeds:divisor\|d_ff:dff_12\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_12\|Q divisorLeds:divisor\|d_ff:dff_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_11\|Q divisorLeds:divisor\|d_ff:dff_11\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_11\|Q divisorLeds:divisor\|d_ff:dff_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_10\|Q divisorLeds:divisor\|d_ff:dff_10\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_10\|Q divisorLeds:divisor\|d_ff:dff_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_9\|Q divisorLeds:divisor\|d_ff:dff_9\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_9\|Q divisorLeds:divisor\|d_ff:dff_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_8\|Q divisorLeds:divisor\|d_ff:dff_8\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_8\|Q divisorLeds:divisor\|d_ff:dff_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_7\|Q divisorLeds:divisor\|d_ff:dff_7\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_7\|Q divisorLeds:divisor\|d_ff:dff_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_6\|Q divisorLeds:divisor\|d_ff:dff_6\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_6\|Q divisorLeds:divisor\|d_ff:dff_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_5\|Q divisorLeds:divisor\|d_ff:dff_5\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_5\|Q divisorLeds:divisor\|d_ff:dff_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_4\|Q divisorLeds:divisor\|d_ff:dff_4\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_4\|Q divisorLeds:divisor\|d_ff:dff_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_3\|Q divisorLeds:divisor\|d_ff:dff_3\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_3\|Q divisorLeds:divisor\|d_ff:dff_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_2\|Q divisorLeds:divisor\|d_ff:dff_2\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_2\|Q divisorLeds:divisor\|d_ff:dff_2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_1\|Q divisorLeds:divisor\|d_ff:dff_1\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_1\|Q divisorLeds:divisor\|d_ff:dff_1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_0\|Q divisorLeds:divisor\|d_ff:dff_0\|Q " "create_clock -period 1.000 -name divisorLeds:divisor\|d_ff:dff_0\|Q divisorLeds:divisor\|d_ff:dff_0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717684854117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717684854117 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717684854119 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717684854124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717684854125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.204 " "Worst-case setup slack is -1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -5.359 divisorLeds:divisor\|d_ff:dff_15\|Q  " "   -1.204              -5.359 divisorLeds:divisor\|d_ff:dff_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divisorLeds:divisor\|d_ff:dff_5\|Q  " "    0.208               0.000 divisorLeds:divisor\|d_ff:dff_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisorLeds:divisor\|d_ff:dff_7\|Q  " "    0.466               0.000 divisorLeds:divisor\|d_ff:dff_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_12\|Q  " "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_14\|Q  " "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_1\|Q  " "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_3\|Q  " "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_9\|Q  " "    0.467               0.000 divisorLeds:divisor\|d_ff:dff_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisorLeds:divisor\|d_ff:dff_2\|Q  " "    0.808               0.000 divisorLeds:divisor\|d_ff:dff_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisorLeds:divisor\|d_ff:dff_13\|Q  " "    0.819               0.000 divisorLeds:divisor\|d_ff:dff_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 divisorLeds:divisor\|d_ff:dff_11\|Q  " "    0.825               0.000 divisorLeds:divisor\|d_ff:dff_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 divisorLeds:divisor\|d_ff:dff_8\|Q  " "    0.825               0.000 divisorLeds:divisor\|d_ff:dff_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 divisorLeds:divisor\|d_ff:dff_4\|Q  " "    0.827               0.000 divisorLeds:divisor\|d_ff:dff_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 divisorLeds:divisor\|d_ff:dff_10\|Q  " "    0.836               0.000 divisorLeds:divisor\|d_ff:dff_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisorLeds:divisor\|d_ff:dff_0\|Q  " "    0.853               0.000 divisorLeds:divisor\|d_ff:dff_0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 divisorLeds:divisor\|d_ff:dff_6\|Q  " "    1.233               0.000 divisorLeds:divisor\|d_ff:dff_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 clk  " "    3.146               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684854126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.200 " "Worst-case hold slack is -3.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200              -3.200 clk  " "   -3.200              -3.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287              -1.287 divisorLeds:divisor\|d_ff:dff_6\|Q  " "   -1.287              -1.287 divisorLeds:divisor\|d_ff:dff_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisorLeds:divisor\|d_ff:dff_0\|Q  " "   -0.907              -0.907 divisorLeds:divisor\|d_ff:dff_0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -0.890 divisorLeds:divisor\|d_ff:dff_10\|Q  " "   -0.890              -0.890 divisorLeds:divisor\|d_ff:dff_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 divisorLeds:divisor\|d_ff:dff_4\|Q  " "   -0.881              -0.881 divisorLeds:divisor\|d_ff:dff_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 divisorLeds:divisor\|d_ff:dff_11\|Q  " "   -0.879              -0.879 divisorLeds:divisor\|d_ff:dff_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 divisorLeds:divisor\|d_ff:dff_8\|Q  " "   -0.879              -0.879 divisorLeds:divisor\|d_ff:dff_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisorLeds:divisor\|d_ff:dff_13\|Q  " "   -0.873              -0.873 divisorLeds:divisor\|d_ff:dff_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisorLeds:divisor\|d_ff:dff_2\|Q  " "   -0.862              -0.862 divisorLeds:divisor\|d_ff:dff_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_12\|Q  " "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_14\|Q  " "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_1\|Q  " "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_3\|Q  " "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_9\|Q  " "   -0.521              -0.521 divisorLeds:divisor\|d_ff:dff_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisorLeds:divisor\|d_ff:dff_7\|Q  " "   -0.520              -0.520 divisorLeds:divisor\|d_ff:dff_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.262 divisorLeds:divisor\|d_ff:dff_5\|Q  " "   -0.262              -0.262 divisorLeds:divisor\|d_ff:dff_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.414               0.000 divisorLeds:divisor\|d_ff:dff_15\|Q  " "    1.414               0.000 divisorLeds:divisor\|d_ff:dff_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684854128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717684854129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717684854129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_0\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_10\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_11\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_12\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_13\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_14\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_15\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_1\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_2\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_3\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_4\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_5\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_6\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_7\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_8\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_9\|Q  " "    0.234               0.000 divisorLeds:divisor\|d_ff:dff_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717684854129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717684854129 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1717684854154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717684854159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717684854159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717684854170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:40:54 2024 " "Processing ended: Thu Jun  6 11:40:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717684854170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717684854170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717684854170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717684854170 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717684854244 ""}
