<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)</text>
<text>Date: Thu Jun  2 21:33:27 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>root</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\jl\source\repos\hermess\hermess-Firmware\fpga\synthesis\root.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3106</cell>
 <cell>12084</cell>
 <cell>25.70</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2096</cell>
 <cell>12084</cell>
 <cell>17.35</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>72</cell>
 <cell>84</cell>
 <cell>85.71</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>72</cell>
 <cell>84</cell>
 <cell>85.71</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>4</cell>
 <cell>8</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>3106</cell>
 <cell>2096</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3106</cell>
 <cell>2096</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>6</cell>
</row>
<row>
 <cell>7</cell>
 <cell>6</cell>
</row>
<row>
 <cell>8</cell>
 <cell>6</cell>
</row>
<row>
 <cell>9</cell>
 <cell>6</cell>
</row>
<row>
 <cell>19</cell>
 <cell>6</cell>
</row>
<row>
 <cell>28</cell>
 <cell>6</cell>
</row>
<row>
 <cell>32</cell>
 <cell>6</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>42</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>31</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>41</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 31</cell>
 <cell> 41</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2090</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1020</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LED_HB_MEMSYNC_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND3_0_RNILQT1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS/CORERESETP_0/sm0_areset_n_clk_base_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/CORERESETP_0/sm0_areset_n_clk_base_RNIDQJD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>273</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND3_0</cell>
</row>
<row>
 <cell>79</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS/PSELSBUS[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_cZ[1]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP3/component_state_1[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP3/component_state[5]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP4/component_state_2[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP4/component_state[5]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP5/component_state_3[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP5/component_state[5]</cell>
</row>
<row>
 <cell>66</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP2/component_state_0[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP2/component_state[5]</cell>
</row>
<row>
 <cell>65</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP1/component_state_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP1/component_state[5]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>273</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND3_0</cell>
</row>
<row>
 <cell>79</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_STAMP_PADDR[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS/PSELSBUS[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_cZ[1]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP3/component_state_1[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP3/component_state[5]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP4/component_state_2[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP4/component_state[5]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP5/component_state_3[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP5/component_state[5]</cell>
</row>
<row>
 <cell>66</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP2/component_state_0[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP2/component_state[5]</cell>
</row>
<row>
 <cell>65</cell>
 <cell>INT_NET</cell>
 <cell>Net   : STAMP1/component_state_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: STAMP1/component_state[5]</cell>
</row>
</table>
</doc>
