{
  "module_name": "ich8lan.h",
  "hash_id": "35b7ec1a363aa4a26a3899ce2ff427645bc9774ca0b9531859631ce58739526b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/e1000e/ich8lan.h",
  "human_readable_source": " \n \n\n#ifndef _E1000E_ICH8LAN_H_\n#define _E1000E_ICH8LAN_H_\n\n#define ICH_FLASH_GFPREG\t\t0x0000\n#define ICH_FLASH_HSFSTS\t\t0x0004\n#define ICH_FLASH_HSFCTL\t\t0x0006\n#define ICH_FLASH_FADDR\t\t\t0x0008\n#define ICH_FLASH_FDATA0\t\t0x0010\n#define ICH_FLASH_PR0\t\t\t0x0074\n\n \n#define ICH_FLASH_READ_COMMAND_TIMEOUT\t10000000\n#define ICH_FLASH_WRITE_COMMAND_TIMEOUT\t10000000\n#define ICH_FLASH_ERASE_COMMAND_TIMEOUT\t10000000\n#define ICH_FLASH_LINEAR_ADDR_MASK\t0x00FFFFFF\n#define ICH_FLASH_CYCLE_REPEAT_COUNT\t10\n\n#define ICH_CYCLE_READ\t\t\t0\n#define ICH_CYCLE_WRITE\t\t\t2\n#define ICH_CYCLE_ERASE\t\t\t3\n\n#define FLASH_GFPREG_BASE_MASK\t\t0x1FFF\n#define FLASH_SECTOR_ADDR_SHIFT\t\t12\n\n#define ICH_FLASH_SEG_SIZE_256\t\t256\n#define ICH_FLASH_SEG_SIZE_4K\t\t4096\n#define ICH_FLASH_SEG_SIZE_8K\t\t8192\n#define ICH_FLASH_SEG_SIZE_64K\t\t65536\n\n#define E1000_ICH_FWSM_RSPCIPHY\t0x00000040\t \n \n#define E1000_ICH_FWSM_FW_VALID\t0x00008000\n#define E1000_ICH_FWSM_PCIM2PCI\t0x01000000\t \n#define E1000_ICH_FWSM_PCIM2PCI_COUNT\t2000\n\n#define E1000_ICH_MNG_IAMT_MODE\t\t0x2\n\n#define E1000_FWSM_WLOCK_MAC_MASK\t0x0380\n#define E1000_FWSM_WLOCK_MAC_SHIFT\t7\n#define E1000_FWSM_ULP_CFG_DONE\t\t0x00000400\t \n#define E1000_EXFWSM_DPG_EXIT_DONE\t0x00000001\n\n \n#define E1000_SHRAL_PCH_LPT(_i)\t\t(0x05408 + ((_i) * 8))\n#define E1000_SHRAH_PCH_LPT(_i)\t\t(0x0540C + ((_i) * 8))\n\n#define E1000_H2ME\t\t0x05B50\t \n#define E1000_H2ME_START_DPG\t0x00000001\t \n#define E1000_H2ME_EXIT_DPG\t0x00000002\t \n#define E1000_H2ME_ULP\t\t0x00000800\t \n#define E1000_H2ME_ENFORCE_SETTINGS\t0x00001000\t \n\n#define ID_LED_DEFAULT_ICH8LAN\t((ID_LED_DEF1_DEF2 << 12) | \\\n\t\t\t\t (ID_LED_OFF1_OFF2 <<  8) | \\\n\t\t\t\t (ID_LED_OFF1_ON2  <<  4) | \\\n\t\t\t\t (ID_LED_DEF1_DEF2))\n\n#define E1000_ICH_NVM_SIG_WORD\t\t0x13u\n#define E1000_ICH_NVM_SIG_MASK\t\t0xC000u\n#define E1000_ICH_NVM_VALID_SIG_MASK\t0xC0u\n#define E1000_ICH_NVM_SIG_VALUE\t\t0x80u\n\n#define E1000_ICH8_LAN_INIT_TIMEOUT\t1500\n\n \n#define E1000_FEXT_PHY_CABLE_DISCONNECTED\t0x00000004\n\n#define E1000_FEXTNVM_SW_CONFIG\t\t1\n#define E1000_FEXTNVM_SW_CONFIG_ICH8M\t(1 << 27)\t \n\n#define E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK\t0x0C000000\n#define E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC\t0x08000000\n\n#define E1000_FEXTNVM4_BEACON_DURATION_MASK\t0x7\n#define E1000_FEXTNVM4_BEACON_DURATION_8USEC\t0x7\n#define E1000_FEXTNVM4_BEACON_DURATION_16USEC\t0x3\n\n#define E1000_FEXTNVM6_REQ_PLL_CLK\t0x00000100\n#define E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION\t0x00000200\n#define E1000_FEXTNVM6_K1_OFF_ENABLE\t0x80000000\n \n#define E1000_FEXTNVM7_DISABLE_PB_READ\t0x00040000\n#define E1000_FEXTNVM7_SIDE_CLK_UNGATE\t0x00000004\n#define E1000_FEXTNVM7_DISABLE_SMB_PERST\t0x00000020\n#define E1000_FEXTNVM9_IOSFSB_CLKGATE_DIS\t0x00000800\n#define E1000_FEXTNVM9_IOSFSB_CLKREQ_DIS\t0x00001000\n#define E1000_FEXTNVM11_DISABLE_PB_READ\t\t0x00000200\n#define E1000_FEXTNVM11_DISABLE_MULR_FIX\t0x00002000\n\n \n#define E1000_RXDCTL_THRESH_UNIT_DESC\t0x01000000\n\n#define K1_ENTRY_LATENCY\t0\n#define K1_MIN_TIME\t\t1\n#define NVM_SIZE_MULTIPLIER 4096\t \n#define E1000_FLASH_BASE_ADDR 0xE000\t \n#define E1000_CTRL_EXT_NVMVS 0x3\t \n#define E1000_TARC0_CB_MULTIQ_3_REQ\t0x30000000\n#define E1000_TARC0_CB_MULTIQ_2_REQ\t0x20000000\n#define PCIE_ICH8_SNOOP_ALL\tPCIE_NO_SNOOP_ALL\n\n#define E1000_ICH_RAR_ENTRIES\t7\n#define E1000_PCH2_RAR_ENTRIES\t5\t \n#define E1000_PCH_LPT_RAR_ENTRIES\t12\t \n\n#define PHY_PAGE_SHIFT\t\t5\n#define PHY_REG(page, reg)\t(((page) << PHY_PAGE_SHIFT) | \\\n\t\t\t\t ((reg) & MAX_PHY_REG_ADDRESS))\n#define IGP3_KMRN_DIAG\tPHY_REG(770, 19)\t \n#define IGP3_VR_CTRL\tPHY_REG(776, 18)\t \n\n#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS\t\t0x0002\n#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK\t0x0300\n#define IGP3_VR_CTRL_MODE_SHUTDOWN\t\t0x0200\n\n \n#define BM_PORT_GEN_CFG\t\tPHY_REG(BM_PORT_CTRL_PAGE, 17)\n#define BM_RCTL\t\t\tPHY_REG(BM_WUC_PAGE, 0)\n#define BM_WUC\t\t\tPHY_REG(BM_WUC_PAGE, 1)\n#define BM_WUFC\t\t\tPHY_REG(BM_WUC_PAGE, 2)\n#define BM_WUS\t\t\tPHY_REG(BM_WUC_PAGE, 3)\n#define BM_RAR_L(_i)\t\t(BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) << 2)))\n#define BM_RAR_M(_i)\t\t(BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) << 2)))\n#define BM_RAR_H(_i)\t\t(BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) << 2)))\n#define BM_RAR_CTRL(_i)\t\t(BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) << 2)))\n#define BM_MTA(_i)\t\t(BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) << 1)))\n\n#define BM_RCTL_UPE\t\t0x0001\t \n#define BM_RCTL_MPE\t\t0x0002\t \n#define BM_RCTL_MO_SHIFT\t3\t \n#define BM_RCTL_MO_MASK\t\t(3 << 3)\t \n#define BM_RCTL_BAM\t\t0x0020\t \n#define BM_RCTL_PMCF\t\t0x0040\t \n#define BM_RCTL_RFCE\t\t0x0080\t \n\n#define HV_LED_CONFIG\t\tPHY_REG(768, 30)\t \n#define HV_MUX_DATA_CTRL\tPHY_REG(776, 16)\n#define HV_MUX_DATA_CTRL_GEN_TO_MAC\t0x0400\n#define HV_MUX_DATA_CTRL_FORCE_SPEED\t0x0004\n#define HV_STATS_PAGE\t778\n \n#define HV_SCC_UPPER\tPHY_REG(HV_STATS_PAGE, 16)\t \n#define HV_SCC_LOWER\tPHY_REG(HV_STATS_PAGE, 17)\n#define HV_ECOL_UPPER\tPHY_REG(HV_STATS_PAGE, 18)\t \n#define HV_ECOL_LOWER\tPHY_REG(HV_STATS_PAGE, 19)\n#define HV_MCC_UPPER\tPHY_REG(HV_STATS_PAGE, 20)\t \n#define HV_MCC_LOWER\tPHY_REG(HV_STATS_PAGE, 21)\n#define HV_LATECOL_UPPER PHY_REG(HV_STATS_PAGE, 23)\t \n#define HV_LATECOL_LOWER PHY_REG(HV_STATS_PAGE, 24)\n#define HV_COLC_UPPER\tPHY_REG(HV_STATS_PAGE, 25)\t \n#define HV_COLC_LOWER\tPHY_REG(HV_STATS_PAGE, 26)\n#define HV_DC_UPPER\tPHY_REG(HV_STATS_PAGE, 27)\t \n#define HV_DC_LOWER\tPHY_REG(HV_STATS_PAGE, 28)\n#define HV_TNCRS_UPPER\tPHY_REG(HV_STATS_PAGE, 29)\t \n#define HV_TNCRS_LOWER\tPHY_REG(HV_STATS_PAGE, 30)\n\n#define E1000_FCRTV_PCH\t0x05F40\t \n\n#define E1000_NVM_K1_CONFIG\t0x1B\t \n#define E1000_NVM_K1_ENABLE\t0x1\t \n\n \n#define CV_SMB_CTRL\t\tPHY_REG(769, 23)\n#define CV_SMB_CTRL_FORCE_SMBUS\t0x0001\n\n \n#define I218_ULP_CONFIG1\t\tPHY_REG(779, 16)\n#define I218_ULP_CONFIG1_START\t\t0x0001\t \n#define I218_ULP_CONFIG1_IND\t\t0x0004\t \n#define I218_ULP_CONFIG1_STICKY_ULP\t0x0010\t \n#define I218_ULP_CONFIG1_INBAND_EXIT\t0x0020\t \n#define I218_ULP_CONFIG1_WOL_HOST\t0x0040\t \n#define I218_ULP_CONFIG1_RESET_TO_SMBUS\t0x0100\t \n \n#define I218_ULP_CONFIG1_EN_ULP_LANPHYPC\t0x0400\n \n#define I218_ULP_CONFIG1_DIS_CLR_STICKY_ON_PERST\t0x0800\n#define I218_ULP_CONFIG1_DISABLE_SMB_PERST\t0x1000\t \n\n \n#define HV_SMB_ADDR\t\tPHY_REG(768, 26)\n#define HV_SMB_ADDR_MASK\t0x007F\n#define HV_SMB_ADDR_PEC_EN\t0x0200\n#define HV_SMB_ADDR_VALID\t0x0080\n#define HV_SMB_ADDR_FREQ_MASK\t\t0x1100\n#define HV_SMB_ADDR_FREQ_LOW_SHIFT\t8\n#define HV_SMB_ADDR_FREQ_HIGH_SHIFT\t12\n\n \n#define E1000_STRAP\t\t\t0x0000C\n#define E1000_STRAP_SMBUS_ADDRESS_MASK\t0x00FE0000\n#define E1000_STRAP_SMBUS_ADDRESS_SHIFT\t17\n#define E1000_STRAP_SMT_FREQ_MASK\t0x00003000\n#define E1000_STRAP_SMT_FREQ_SHIFT\t12\n\n \n#define HV_OEM_BITS\t\tPHY_REG(768, 25)\n#define HV_OEM_BITS_LPLU\t0x0004\t \n#define HV_OEM_BITS_GBE_DIS\t0x0040\t \n#define HV_OEM_BITS_RESTART_AN\t0x0400\t \n\n \n#define HV_KMRN_MODE_CTRL\tPHY_REG(769, 16)\n#define HV_KMRN_MDIO_SLOW\t0x0400\n\n \n#define HV_KMRN_FIFO_CTRLSTA\t\t\tPHY_REG(770, 16)\n#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK\t0x7000\n#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT\t12\n\n \n#define HV_PM_CTRL\t\tPHY_REG(770, 17)\n#define HV_PM_CTRL_K1_CLK_REQ\t\t0x200\n#define HV_PM_CTRL_K1_ENABLE\t\t0x4000\n\n#define I217_PLL_CLOCK_GATE_REG\tPHY_REG(772, 28)\n#define I217_PLL_CLOCK_GATE_MASK\t0x07FF\n\n#define SW_FLAG_TIMEOUT\t\t1000\t \n\n \n#define I217_INBAND_CTRL\t\t\t\tPHY_REG(770, 18)\n#define I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK\t0x3F00\n#define I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT\t8\n\n \n#define I217_LPI_GPIO_CTRL\t\t\tPHY_REG(772, 18)\n#define I217_LPI_GPIO_CTRL_AUTO_EN_LPI\t\t0x0800\n\n \n#define I82579_LPI_CTRL\t\t\t\tPHY_REG(772, 20)\n#define I82579_LPI_CTRL_100_ENABLE\t\t0x2000\n#define I82579_LPI_CTRL_1000_ENABLE\t\t0x4000\n#define I82579_LPI_CTRL_ENABLE_MASK\t\t0x6000\n#define I82579_LPI_CTRL_FORCE_PLL_LOCK_COUNT\t0x80\n\n \n#define I82579_EMI_ADDR\t\t0x10\n#define I82579_EMI_DATA\t\t0x11\n#define I82579_LPI_UPDATE_TIMER\t0x4805\t \n#define I82579_MSE_THRESHOLD\t0x084F\t \n#define I82577_MSE_THRESHOLD\t0x0887\t \n#define I82579_MSE_LINK_DOWN\t0x2411\t \n#define I82579_RX_CONFIG\t\t0x3412\t \n#define I82579_LPI_PLL_SHUT\t\t0x4412\t \n#define I82579_EEE_PCS_STATUS\t\t0x182E\t \n#define I82579_EEE_CAPABILITY\t\t0x0410\t \n#define I82579_EEE_ADVERTISEMENT\t0x040E\t \n#define I82579_EEE_LP_ABILITY\t\t0x040F\t \n#define I82579_EEE_100_SUPPORTED\t(1 << 1)\t \n#define I82579_EEE_1000_SUPPORTED\t(1 << 2)\t \n#define I82579_LPI_100_PLL_SHUT\t(1 << 2)\t \n#define I217_EEE_PCS_STATUS\t0x9401\t \n#define I217_EEE_CAPABILITY\t0x8000\t \n#define I217_EEE_ADVERTISEMENT\t0x8001\t \n#define I217_EEE_LP_ABILITY\t0x8002\t \n#define I217_RX_CONFIG\t\t0xB20C\t \n\n#define E1000_EEE_RX_LPI_RCVD\t0x0400\t \n#define E1000_EEE_TX_LPI_RCVD\t0x0800\t \n\n \n#define I217_PROXY_CTRL\t\tBM_PHY_REG(BM_WUC_PAGE, 70)\n#define I217_PROXY_CTRL_AUTO_DISABLE\t0x0080\n#define I217_SxCTRL\t\t\tPHY_REG(BM_PORT_CTRL_PAGE, 28)\n#define I217_SxCTRL_ENABLE_LPI_RESET\t0x1000\n#define I217_CGFREG\t\t\tPHY_REG(772, 29)\n#define I217_CGFREG_ENABLE_MTA_RESET\t0x0002\n#define I217_MEMPWR\t\t\tPHY_REG(772, 26)\n#define I217_MEMPWR_DISABLE_SMB_RELEASE\t0x0010\n\n \n#define E1000_PCH_RAICC(_n)\t(0x05F50 + ((_n) * 4))\n\n \n#define E1000_LTRV\t\t\t0x000F8\n#define E1000_LTRV_VALUE_MASK\t\t0x000003FF\n#define E1000_LTRV_SCALE_MAX\t\t5\n#define E1000_LTRV_SCALE_FACTOR\t\t5\n#define E1000_LTRV_SCALE_SHIFT\t\t10\n#define E1000_LTRV_SCALE_MASK\t\t0x00001C00\n#define E1000_LTRV_REQ_SHIFT\t\t15\n#define E1000_LTRV_NOSNOOP_SHIFT\t16\n#define E1000_LTRV_SEND\t\t\t(1 << 30)\n\n \n#define E1000_PCI_LTR_CAP_LPT\t\t0xA8\n\n \n#define E1000_FFLT_DBG_DONT_GATE_WAKE_DMA_CLK\t0x1000\n\nvoid e1000e_write_protect_nvm_ich8lan(struct e1000_hw *hw);\nvoid e1000e_set_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw,\n\t\t\t\t\t\t  bool state);\nvoid e1000e_igp3_phy_powerdown_workaround_ich8lan(struct e1000_hw *hw);\nvoid e1000e_gig_downshift_workaround_ich8lan(struct e1000_hw *hw);\nvoid e1000_suspend_workarounds_ich8lan(struct e1000_hw *hw);\nvoid e1000_resume_workarounds_pchlan(struct e1000_hw *hw);\ns32 e1000_configure_k1_ich8lan(struct e1000_hw *hw, bool k1_enable);\nvoid e1000_copy_rx_addrs_to_phy_ich8lan(struct e1000_hw *hw);\ns32 e1000_lv_jumbo_workaround_ich8lan(struct e1000_hw *hw, bool enable);\ns32 e1000_read_emi_reg_locked(struct e1000_hw *hw, u16 addr, u16 *data);\ns32 e1000_write_emi_reg_locked(struct e1000_hw *hw, u16 addr, u16 data);\ns32 e1000_set_eee_pchlan(struct e1000_hw *hw);\ns32 e1000_enable_ulp_lpt_lp(struct e1000_hw *hw, bool to_sx);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}