================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Apr 25 17:04:40 CEST 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         depolarize_hls
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a200t-fbg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              3118
FF:               4826
DSP:              12
BRAM:             2
URAM:             0
SRL:              162


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.195       |
| Post-Route     | 6.782       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                                                      | 3118 | 4826 | 12  | 2    |      |     |        |      |         |          |        |
|   (U0)                                                                  | 39   | 923  |     |      |      |     |        |      |         |          |        |
|   Bj_stream_fifo_U                                                      | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   Wij_stream_fifo_U                                                     | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   Xi_stream_fifo_U                                                      | 35   | 68   |     |      |      |     |        |      |         |          |        |
|   bwsup_stream_fifo_U                                                   | 47   | 68   |     |      |      |     |        |      |         |          |        |
|   bwsup_stream_out_fifo_U                                               | 39   | 68   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                       | 209  | 299  |     |      |      |     |        |      |         |          |        |
|   fadd_32ns_32ns_32_7_full_dsp_1_U30                                    | 166  | 286  | 2   |      |      |     |        |      |         |          |        |
|   fmul_32ns_32ns_32_4_max_dsp_1_U31                                     | 88   | 144  | 3   |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                                          | 1458 | 1925 |     | 2    |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_computeRow_fu_293                         | 600  | 485  |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_computeRow_fu_293)                     | 143  | 204  |     |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_6_no_dsp_1_U17                                    | 402  | 279  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 56   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Bj_fu_284                            | 63   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Bj_fu_284)                        | 3    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266     | 36   | 101  |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266) | 31   | 99   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 6    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_Xi_fu_275                            | 78   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_Xi_fu_275)                        | 6    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 73   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_read_bwsup_fu_257                         | 66   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_read_bwsup_fu_257)                     | 5    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 62   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_depolarize_hls_Pipeline_store_bwsup_fu_303                        | 64   | 68   |     |      |      |     |        |      |         |          |        |
|     (grp_depolarize_hls_Pipeline_store_bwsup_fu_303)                    | 4    | 66   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   mul_31ns_32ns_63_2_1_U32                                              | 46   | 34   | 4   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U33                                                | 15   | 17   | 3   |      |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.32%  | OK     |
| FD                                                        | 50%       | 1.79%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.35%  | OK     |
| MUXF7                                                     | 15%       | 0.05%  | OK     |
| DSP                                                       | 80%       | 1.62%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.27%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.95%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2524      | 116    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.65   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                                                                    | ENDPOINT PIN                                                                                                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                                                                   |                                                                                                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.218 | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |            3 |          2 |          6.429 |          4.292 |        2.137 |
| Path2 | 3.302 | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C                                                                                                                                  | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/R                                                                                          |            7 |         87 |          6.185 |          1.774 |        4.411 |
| Path3 | 3.302 | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C                                                                                                                                  | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/R                                                                                          |            7 |         87 |          6.185 |          1.774 |        4.411 |
| Path4 | 3.302 | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C                                                                                                                                  | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/R                                                                                          |            7 |         87 |          6.185 |          1.774 |        4.411 |
| Path5 | 3.302 | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C                                                                                                                                  | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/R                                                                                          |            7 |         87 |          6.185 |          1.774 |        4.411 |
+-------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP                  | MULT.dsp.DSP48E1     |
    | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP | MULT.dsp.DSP48E1     |
    | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2               | LUT.others.LUT6      |
    | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1                                     | LUT.others.LUT3      |
    | fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                       | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                   | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]                                                | FLOP_LATCH.flop.FDSE |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25     | LUT.others.LUT3      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41     | LUT.others.LUT5      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1      | LUT.others.LUT4      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                   | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]                                                | FLOP_LATCH.flop.FDSE |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25     | LUT.others.LUT3      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41     | LUT.others.LUT5      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1      | LUT.others.LUT4      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                   | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]                                                | FLOP_LATCH.flop.FDSE |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25     | LUT.others.LUT3      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41     | LUT.others.LUT5      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1      | LUT.others.LUT4      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                   | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]                                                | FLOP_LATCH.flop.FDSE |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25     | LUT.others.LUT3      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41     | LUT.others.LUT5      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16 | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4  | CARRY.others.CARRY4  |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1      | LUT.others.LUT4      |
    | grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/depolarize_hls_design_analysis_routed.rpt          |
| failfast                 | impl/vhdl/report/depolarize_hls_failfast_routed.rpt                 |
| status                   | impl/vhdl/report/depolarize_hls_status_routed.rpt                   |
| timing                   | impl/vhdl/report/depolarize_hls_timing_routed.rpt                   |
| timing_paths             | impl/vhdl/report/depolarize_hls_timing_paths_routed.rpt             |
| utilization              | impl/vhdl/report/depolarize_hls_utilization_routed.rpt              |
| utilization_hierarchical | impl/vhdl/report/depolarize_hls_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------+


