// Seed: 1262406045
module module_0 (
    input  wor  id_0,
    output wire id_1,
    input  wire id_2,
    output wand id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output logic id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5
    , id_13,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  always @* begin
    id_2 <= !id_11;
  end
  module_0(
      id_11, id_6, id_8, id_4
  );
  wire id_14;
endmodule
