Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Miprocesador2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Miprocesador2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Miprocesador2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Miprocesador2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/flip1.vhd" in Library work.
Architecture behavioral of Entity flip1 is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/flip2.vhd" in Library work.
Architecture behavioral of Entity flip2 is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/instructionMemory.vhd" in Library work.
Architecture behavioral of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/uc.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/registerFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/seu.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/modPsr.vhd" in Library work.
Architecture behavioral of Entity modpsr is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/psr.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Users/Martinez/Desktop/procesador2/Miprocesador2.vhd" in Library work.
Architecture arquitectura_miprocesador2 of Entity miprocesador2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Miprocesador2> in library <work> (architecture <arquitectura_miprocesador2>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flip1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flip2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registerFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modPsr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <psr> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Miprocesador2> in library <work> (Architecture <arquitectura_miprocesador2>).
Entity <Miprocesador2> analyzed. Unit <Miprocesador2> generated.

Analyzing Entity <sumador> in library <work> (Architecture <behavioral>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <flip1> in library <work> (Architecture <behavioral>).
Entity <flip1> analyzed. Unit <flip1> generated.

Analyzing Entity <flip2> in library <work> (Architecture <behavioral>).
Entity <flip2> analyzed. Unit <flip2> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Martinez/Desktop/procesador2/instructionMemory.vhd" line 70: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <uc> in library <work> (Architecture <behavioral>).
Entity <uc> analyzed. Unit <uc> generated.

Analyzing Entity <registerFile> in library <work> (Architecture <behavioral>).
Entity <registerFile> analyzed. Unit <registerFile> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <seu> in library <work> (Architecture <behavioral>).
Entity <seu> analyzed. Unit <seu> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <modPsr> in library <work> (Architecture <behavioral>).
Entity <modPsr> analyzed. Unit <modPsr> generated.

Analyzing Entity <psr> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Martinez/Desktop/procesador2/psr.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <psr> analyzed. Unit <psr> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sumador>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/sumador.vhd".
    Found 32-bit adder for signal <d>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador> synthesized.


Synthesizing Unit <flip1>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/flip1.vhd".
    Found 32-bit register for signal <dont>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flip1> synthesized.


Synthesizing Unit <flip2>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/flip2.vhd".
    Found 32-bit register for signal <dpc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flip2> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/instructionMemory.vhd".
WARNING:Xst:647 - Input <dpc<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 4x32-bit ROM for signal <$varindex0000> created at line 70.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <uc>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/uc.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <aluop>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x6-bit ROM for signal <aluop$mux0003>.
    Summary:
	inferred   1 ROM(s).
Unit <uc> synthesized.


Synthesizing Unit <registerFile>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/registerFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registers_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 60.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 61.
    Summary:
	inferred  64 Multiplexer(s).
Unit <registerFile> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/mux.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <crs>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <seu>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/seu.vhd".
Unit <seu> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/alu.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <salu>.
    Found 32-bit adder for signal <salu$addsub0000> created at line 52.
    Found 32-bit subtractor for signal <salu$addsub0001> created at line 54.
    Found 32-bit adder carry in for signal <salu$addsub0002> created at line 70.
    Found 32-bit adder for signal <salu$addsub0003> created at line 74.
    Found 32-bit xor2 for signal <salu$xor0000> created at line 64.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <modPsr>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/modPsr.vhd".
WARNING:Xst:647 - Input <crs<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <modPsr> synthesized.


Synthesizing Unit <psr>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/psr.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <c>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <psr> synthesized.


Synthesizing Unit <Miprocesador2>.
    Related source file is "C:/Users/Martinez/Desktop/procesador2/Miprocesador2.vhd".
Unit <Miprocesador2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <aluop_5> (without init value) has a constant value of 0 in block <uc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Miprocesador2> ...

Optimizing unit <flip1> ...

Optimizing unit <flip2> ...

Optimizing unit <alu> ...

Optimizing unit <modPsr> ...

Optimizing unit <uc> ...

Optimizing unit <registerFile> ...
WARNING:Xst:1710 - FF/Latch <Inst_modPsr/nzvc_0> (without init value) has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_7_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_25_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_24_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_6_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_19_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_28_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_29_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_30_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_27_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_26_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_31_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_15_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_20_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_psr/c> (without init value) has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_uc/aluop_4> (without init value) has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_uc/aluop_3> (without init value) has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_uc/aluop_1> (without init value) has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_12_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_13_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_14_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_5_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_23_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_18_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_21_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_4_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_4> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_3> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_2> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_1> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_0> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_31> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_30> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_29> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_22_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_28> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_27> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_26> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_25> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_24> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_23> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_22> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_21> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_20> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_19> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_18> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_17> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_16> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_15> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_14> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_13> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_12> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_11> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_10> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_9> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_8> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_7> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_6> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerFile/registers_17_5> has a constant value of 0 in block <Miprocesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_flip1/dont_31> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_30> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_29> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_28> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_27> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_26> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_25> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_24> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_23> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_22> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_21> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_20> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_19> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_18> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_17> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_16> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_15> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_14> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_13> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_12> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_11> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_10> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_9> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_8> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_7> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_6> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_5> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_4> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_3> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip1/dont_2> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_31> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_30> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_29> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_28> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_27> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_26> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_25> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_24> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_23> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_22> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_21> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_20> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_19> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_18> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_17> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_16> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_15> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_14> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_13> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_12> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_11> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_10> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_9> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_8> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_7> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_6> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_5> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_4> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_3> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_flip2/dpc_2> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_modPsr/nzvc_1> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_modPsr/nzvc_2> of sequential type is unconnected in block <Miprocesador2>.
WARNING:Xst:2677 - Node <Inst_modPsr/nzvc_3> of sequential type is unconnected in block <Miprocesador2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Miprocesador2, actual ratio is 52.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Miprocesador2.ngr
Top Level Output File Name         : Miprocesador2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 472
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 67
#      LUT2                        : 31
#      LUT3                        : 86
#      LUT4                        : 103
#      LUT4_L                      : 20
#      MUXCY                       : 32
#      MUXF5                       : 51
#      MUXF6                       : 39
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 166
#      FDC                         : 4
#      LDC                         : 2
#      LDCE                        : 160
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      206  out of    960    21%  
 Number of Slice Flip Flops:            166  out of   1920     8%  
 Number of 4 input LUTs:                309  out of   1920    16%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     83    40%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
reset                              | IBUF+BUFG              | 162   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 166   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.105ns (Maximum Frequency: 98.961MHz)
   Minimum input arrival time before clock: 13.828ns
   Maximum output required time after clock: 16.651ns
   Maximum combinational path delay: 17.461ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.138ns (frequency: 241.666MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               4.138ns (Levels of Logic = 3)
  Source:            Inst_flip2/dpc_0 (FF)
  Destination:       Inst_flip1/dont_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_flip2/dpc_0 to Inst_flip1/dont_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             47   0.591   1.267  Inst_flip2/dpc_0 (Inst_flip2/dpc_0)
     INV:I->O              1   0.704   0.000  Inst_sumador/Madd_d_lut<0>_INV_0 (Inst_sumador/Madd_d_lut<0>)
     MUXCY:S->O            0   0.464   0.000  Inst_sumador/Madd_d_cy<0> (Inst_sumador/Madd_d_cy<0>)
     XORCY:CI->O           1   0.804   0.000  Inst_sumador/Madd_d_xor<1> (sumadorToNPC<1>)
     FDC:D                     0.308          Inst_flip1/dont_1
    ----------------------------------------
    Total                      4.138ns (2.871ns logic, 1.267ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset'
  Clock period: 10.105ns (frequency: 98.961MHz)
  Total number of paths / destination ports: 23040 / 160
-------------------------------------------------------------------------
Delay:               10.105ns (Levels of Logic = 39)
  Source:            Inst_registerFile/registers_9_0 (LATCH)
  Destination:       Inst_registerFile/registers_10_31 (LATCH)
  Source Clock:      reset rising
  Destination Clock: reset rising

  Data Path: Inst_registerFile/registers_9_0 to Inst_registerFile/registers_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_registerFile/registers_9_0 (Inst_registerFile/registers_9_0)
     LUT3:I1->O            1   0.704   0.000  Inst_registerFile/Mmux__varindex0001_91 (Inst_registerFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_registerFile/Mmux__varindex0001_7_f5_0 (Inst_registerFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_registerFile/Mmux__varindex0001_5_f6_0 (Inst_registerFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_registerFile/Mmux__varindex0001_4_f7 (Inst_registerFile/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.704   0.526  Inst_mux/Mmux_crs21 (muxToALU<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_alu/Madd_salu_addsub0000_lut<0> (Inst_alu/Madd_salu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Madd_salu_addsub0000_cy<0> (Inst_alu/Madd_salu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<1> (Inst_alu/Madd_salu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<2> (Inst_alu/Madd_salu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<3> (Inst_alu/Madd_salu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<4> (Inst_alu/Madd_salu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<5> (Inst_alu/Madd_salu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<6> (Inst_alu/Madd_salu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<7> (Inst_alu/Madd_salu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<8> (Inst_alu/Madd_salu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<9> (Inst_alu/Madd_salu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<10> (Inst_alu/Madd_salu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<11> (Inst_alu/Madd_salu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<12> (Inst_alu/Madd_salu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<13> (Inst_alu/Madd_salu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<14> (Inst_alu/Madd_salu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<15> (Inst_alu/Madd_salu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<16> (Inst_alu/Madd_salu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<17> (Inst_alu/Madd_salu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<18> (Inst_alu/Madd_salu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<19> (Inst_alu/Madd_salu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<20> (Inst_alu/Madd_salu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<21> (Inst_alu/Madd_salu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<22> (Inst_alu/Madd_salu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<23> (Inst_alu/Madd_salu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<24> (Inst_alu/Madd_salu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<25> (Inst_alu/Madd_salu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<26> (Inst_alu/Madd_salu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<27> (Inst_alu/Madd_salu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<28> (Inst_alu/Madd_salu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<29> (Inst_alu/Madd_salu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<30> (Inst_alu/Madd_salu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.420  Inst_alu/Madd_salu_addsub0000_xor<31> (Inst_alu/salu_addsub0000<31>)
     MUXF5:S->O            6   0.739   0.000  Inst_alu/Mmux_salu2588 (ResultadoPro_31_OBUF)
     LDCE:D                    0.308          Inst_registerFile/registers_9_31
    ----------------------------------------
    Total                     10.105ns (8.236ns logic, 1.869ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 27701 / 321
-------------------------------------------------------------------------
Offset:              13.828ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       Inst_registerFile/registers_10_31 (LATCH)
  Destination Clock: reset rising

  Data Path: reset to Inst_registerFile/registers_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           321   1.218   1.528  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           64   0.704   1.447  imToURS<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_registerFile/Mmux__varindex0001_84 (Inst_registerFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_registerFile/Mmux__varindex0001_7_f5_0 (Inst_registerFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_registerFile/Mmux__varindex0001_5_f6_0 (Inst_registerFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_registerFile/Mmux__varindex0001_4_f7 (Inst_registerFile/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.704   0.526  Inst_mux/Mmux_crs21 (muxToALU<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_alu/Madd_salu_addsub0000_lut<0> (Inst_alu/Madd_salu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Madd_salu_addsub0000_cy<0> (Inst_alu/Madd_salu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<1> (Inst_alu/Madd_salu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<2> (Inst_alu/Madd_salu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<3> (Inst_alu/Madd_salu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<4> (Inst_alu/Madd_salu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<5> (Inst_alu/Madd_salu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<6> (Inst_alu/Madd_salu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<7> (Inst_alu/Madd_salu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<8> (Inst_alu/Madd_salu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<9> (Inst_alu/Madd_salu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<10> (Inst_alu/Madd_salu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<11> (Inst_alu/Madd_salu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<12> (Inst_alu/Madd_salu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<13> (Inst_alu/Madd_salu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<14> (Inst_alu/Madd_salu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<15> (Inst_alu/Madd_salu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<16> (Inst_alu/Madd_salu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<17> (Inst_alu/Madd_salu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<18> (Inst_alu/Madd_salu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<19> (Inst_alu/Madd_salu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<20> (Inst_alu/Madd_salu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<21> (Inst_alu/Madd_salu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<22> (Inst_alu/Madd_salu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<23> (Inst_alu/Madd_salu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<24> (Inst_alu/Madd_salu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<25> (Inst_alu/Madd_salu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<26> (Inst_alu/Madd_salu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<27> (Inst_alu/Madd_salu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<28> (Inst_alu/Madd_salu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<29> (Inst_alu/Madd_salu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<30> (Inst_alu/Madd_salu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.420  Inst_alu/Madd_salu_addsub0000_xor<31> (Inst_alu/salu_addsub0000<31>)
     MUXF5:S->O            6   0.739   0.000  Inst_alu/Mmux_salu2588 (ResultadoPro_31_OBUF)
     LDCE:D                    0.308          Inst_registerFile/registers_9_31
    ----------------------------------------
    Total                     13.828ns (9.482ns logic, 4.346ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 4608 / 32
-------------------------------------------------------------------------
Offset:              13.738ns (Levels of Logic = 40)
  Source:            Inst_registerFile/registers_9_0 (LATCH)
  Destination:       ResultadoPro<31> (PAD)
  Source Clock:      reset rising

  Data Path: Inst_registerFile/registers_9_0 to ResultadoPro<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_registerFile/registers_9_0 (Inst_registerFile/registers_9_0)
     LUT3:I1->O            1   0.704   0.000  Inst_registerFile/Mmux__varindex0001_91 (Inst_registerFile/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.321   0.000  Inst_registerFile/Mmux__varindex0001_7_f5_0 (Inst_registerFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_registerFile/Mmux__varindex0001_5_f6_0 (Inst_registerFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_registerFile/Mmux__varindex0001_4_f7 (Inst_registerFile/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.704   0.526  Inst_mux/Mmux_crs21 (muxToALU<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_alu/Madd_salu_addsub0000_lut<0> (Inst_alu/Madd_salu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Madd_salu_addsub0000_cy<0> (Inst_alu/Madd_salu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<1> (Inst_alu/Madd_salu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<2> (Inst_alu/Madd_salu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<3> (Inst_alu/Madd_salu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<4> (Inst_alu/Madd_salu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<5> (Inst_alu/Madd_salu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<6> (Inst_alu/Madd_salu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<7> (Inst_alu/Madd_salu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<8> (Inst_alu/Madd_salu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<9> (Inst_alu/Madd_salu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<10> (Inst_alu/Madd_salu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<11> (Inst_alu/Madd_salu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<12> (Inst_alu/Madd_salu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<13> (Inst_alu/Madd_salu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<14> (Inst_alu/Madd_salu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<15> (Inst_alu/Madd_salu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<16> (Inst_alu/Madd_salu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<17> (Inst_alu/Madd_salu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<18> (Inst_alu/Madd_salu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<19> (Inst_alu/Madd_salu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<20> (Inst_alu/Madd_salu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<21> (Inst_alu/Madd_salu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<22> (Inst_alu/Madd_salu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<23> (Inst_alu/Madd_salu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<24> (Inst_alu/Madd_salu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<25> (Inst_alu/Madd_salu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<26> (Inst_alu/Madd_salu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<27> (Inst_alu/Madd_salu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<28> (Inst_alu/Madd_salu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<29> (Inst_alu/Madd_salu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<30> (Inst_alu/Madd_salu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.420  Inst_alu/Madd_salu_addsub0000_xor<31> (Inst_alu/salu_addsub0000<31>)
     MUXF5:S->O            6   0.739   0.669  Inst_alu/Mmux_salu2588 (ResultadoPro_31_OBUF)
     OBUF:I->O                 3.272          ResultadoPro_31_OBUF (ResultadoPro<31>)
    ----------------------------------------
    Total                     13.738ns (11.200ns logic, 2.538ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8818 / 32
-------------------------------------------------------------------------
Offset:              16.651ns (Levels of Logic = 41)
  Source:            Inst_flip2/dpc_1 (FF)
  Destination:       ResultadoPro<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_flip2/dpc_1 to ResultadoPro<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             47   0.591   1.346  Inst_flip2/dpc_1 (Inst_flip2/dpc_1)
     LUT3:I1->O           64   0.704   1.447  imToURS<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_registerFile/Mmux__varindex0001_84 (Inst_registerFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_registerFile/Mmux__varindex0001_7_f5_0 (Inst_registerFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_registerFile/Mmux__varindex0001_5_f6_0 (Inst_registerFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_registerFile/Mmux__varindex0001_4_f7 (Inst_registerFile/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.704   0.526  Inst_mux/Mmux_crs21 (muxToALU<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_alu/Madd_salu_addsub0000_lut<0> (Inst_alu/Madd_salu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Madd_salu_addsub0000_cy<0> (Inst_alu/Madd_salu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<1> (Inst_alu/Madd_salu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<2> (Inst_alu/Madd_salu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<3> (Inst_alu/Madd_salu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<4> (Inst_alu/Madd_salu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<5> (Inst_alu/Madd_salu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<6> (Inst_alu/Madd_salu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<7> (Inst_alu/Madd_salu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<8> (Inst_alu/Madd_salu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<9> (Inst_alu/Madd_salu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<10> (Inst_alu/Madd_salu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<11> (Inst_alu/Madd_salu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<12> (Inst_alu/Madd_salu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<13> (Inst_alu/Madd_salu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<14> (Inst_alu/Madd_salu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<15> (Inst_alu/Madd_salu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<16> (Inst_alu/Madd_salu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<17> (Inst_alu/Madd_salu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<18> (Inst_alu/Madd_salu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<19> (Inst_alu/Madd_salu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<20> (Inst_alu/Madd_salu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<21> (Inst_alu/Madd_salu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<22> (Inst_alu/Madd_salu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<23> (Inst_alu/Madd_salu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<24> (Inst_alu/Madd_salu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<25> (Inst_alu/Madd_salu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<26> (Inst_alu/Madd_salu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<27> (Inst_alu/Madd_salu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<28> (Inst_alu/Madd_salu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<29> (Inst_alu/Madd_salu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<30> (Inst_alu/Madd_salu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.420  Inst_alu/Madd_salu_addsub0000_xor<31> (Inst_alu/salu_addsub0000<31>)
     MUXF5:S->O            6   0.739   0.669  Inst_alu/Mmux_salu2588 (ResultadoPro_31_OBUF)
     OBUF:I->O                 3.272          ResultadoPro_31_OBUF (ResultadoPro<31>)
    ----------------------------------------
    Total                     16.651ns (11.819ns logic, 4.832ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5508 / 32
-------------------------------------------------------------------------
Delay:               17.461ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       ResultadoPro<31> (PAD)

  Data Path: reset to ResultadoPro<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           321   1.218   1.528  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           64   0.704   1.447  imToURS<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_registerFile/Mmux__varindex0001_84 (Inst_registerFile/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.321   0.000  Inst_registerFile/Mmux__varindex0001_7_f5_0 (Inst_registerFile/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_registerFile/Mmux__varindex0001_5_f6_0 (Inst_registerFile/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.521   0.424  Inst_registerFile/Mmux__varindex0001_4_f7 (Inst_registerFile/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.704   0.526  Inst_mux/Mmux_crs21 (muxToALU<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_alu/Madd_salu_addsub0000_lut<0> (Inst_alu/Madd_salu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_alu/Madd_salu_addsub0000_cy<0> (Inst_alu/Madd_salu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<1> (Inst_alu/Madd_salu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<2> (Inst_alu/Madd_salu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<3> (Inst_alu/Madd_salu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<4> (Inst_alu/Madd_salu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<5> (Inst_alu/Madd_salu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<6> (Inst_alu/Madd_salu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<7> (Inst_alu/Madd_salu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<8> (Inst_alu/Madd_salu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<9> (Inst_alu/Madd_salu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<10> (Inst_alu/Madd_salu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<11> (Inst_alu/Madd_salu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<12> (Inst_alu/Madd_salu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<13> (Inst_alu/Madd_salu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<14> (Inst_alu/Madd_salu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<15> (Inst_alu/Madd_salu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<16> (Inst_alu/Madd_salu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<17> (Inst_alu/Madd_salu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<18> (Inst_alu/Madd_salu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<19> (Inst_alu/Madd_salu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<20> (Inst_alu/Madd_salu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<21> (Inst_alu/Madd_salu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<22> (Inst_alu/Madd_salu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<23> (Inst_alu/Madd_salu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<24> (Inst_alu/Madd_salu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<25> (Inst_alu/Madd_salu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<26> (Inst_alu/Madd_salu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<27> (Inst_alu/Madd_salu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<28> (Inst_alu/Madd_salu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<29> (Inst_alu/Madd_salu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_alu/Madd_salu_addsub0000_cy<30> (Inst_alu/Madd_salu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.420  Inst_alu/Madd_salu_addsub0000_xor<31> (Inst_alu/salu_addsub0000<31>)
     MUXF5:S->O            6   0.739   0.669  Inst_alu/Mmux_salu2588 (ResultadoPro_31_OBUF)
     OBUF:I->O                 3.272          ResultadoPro_31_OBUF (ResultadoPro<31>)
    ----------------------------------------
    Total                     17.461ns (12.446ns logic, 5.015ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 67.12 secs
 
--> 

Total memory usage is 434576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  848 (   0 filtered)
Number of infos    :    5 (   0 filtered)

