{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510486694166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510486694172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 19:38:14 2017 " "Processing started: Sun Nov 12 19:38:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510486694172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486694172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder_state -c full_adder_state " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder_state -c full_adder_state" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486694172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510486694692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510486694692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_state.v 1 1 " "Using design file full_adder_state.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_state " "Found entity 1: full_adder_state" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510486709738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510486709738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder_state " "Elaborating entity \"full_adder_state\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510486709740 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state full_adder_state.v(20) " "Verilog HDL Always Construct warning at full_adder_state.v(20): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510486709743 "|full_adder_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_3 full_adder_state.v(20) " "Inferred latch for \"next_state.s_3\" at full_adder_state.v(20)" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486709744 "|full_adder_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_2 full_adder_state.v(20) " "Inferred latch for \"next_state.s_2\" at full_adder_state.v(20)" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486709744 "|full_adder_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_1 full_adder_state.v(20) " "Inferred latch for \"next_state.s_1\" at full_adder_state.v(20)" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486709744 "|full_adder_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_0 full_adder_state.v(20) " "Inferred latch for \"next_state.s_0\" at full_adder_state.v(20)" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486709745 "|full_adder_state"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_0_377 " "Latch next_state.s_0_377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Ports D and ENA on the latch are fed by the same signal a" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510486710036 ""}  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510486710036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_2_305 " "Latch next_state.s_2_305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Ports D and ENA on the latch are fed by the same signal b" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510486710036 ""}  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510486710036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_1_341 " "Latch next_state.s_1_341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Ports D and ENA on the latch are fed by the same signal a" {  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510486710037 ""}  } { { "full_adder_state.v" "" { Text "C:/Users/sgmc1/Documents/GitHub/Verilog_JD/full_adder_state/full_adder_state.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510486710037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510486710067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510486710076 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510486710076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510486710076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510486710076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510486710277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 19:38:30 2017 " "Processing ended: Sun Nov 12 19:38:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510486710277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510486710277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510486710277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510486710277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510486711757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510486711763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 19:38:31 2017 " "Processing started: Sun Nov 12 19:38:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510486711763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510486711763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full_adder_state -c full_adder_state " "Command: quartus_fit --read_settings_files=off --write_settings_files=off full_adder_state -c full_adder_state" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510486711763 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1510486711925 ""}
{ "Info" "0" "" "Project  = full_adder_state" {  } {  } 0 0 "Project  = full_adder_state" 0 0 "Fitter" 0 0 1510486711925 ""}
{ "Info" "0" "" "Revision = full_adder_state" {  } {  } 0 0 "Revision = full_adder_state" 0 0 "Fitter" 0 0 1510486711925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510486712010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510486712011 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  C:\\intelFPGA\\17.1\\quartus\\bin64\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  C:\\intelFPGA\\17.1\\quartus\\bin64\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1510486712035 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "EPM240F100C4 " "Current license file does not support the EPM240F100C4 device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " {  } {  } 0 119013 "Current license file does not support the %1!s! device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " 0 0 "Fitter" 0 -1 1510486712035 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510486712411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 19:38:32 2017 " "Processing ended: Sun Nov 12 19:38:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510486712411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510486712411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510486712411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510486712411 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510486713071 ""}
