// Seed: 1151230256
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5
);
  wire id_7;
  reg  id_8;
  assign id_8 = 1;
  always @(negedge 1) begin
    id_8 <= 1;
  end
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    inout supply1 id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output wor id_13,
    output tri id_14,
    output tri1 id_15,
    output supply0 id_16,
    input wand id_17,
    input wor id_18,
    input wor id_19,
    input supply0 id_20,
    input wor id_21,
    output wor id_22,
    output wire id_23
);
  tri0 id_25 = 1;
  module_0(
      id_20, id_9, id_18, id_19, id_2, id_11
  );
endmodule
