// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package dma_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 7;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {logic [31:0] q;} dma_reg2hw_src_ptr_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_dst_ptr_reg_t;

  typedef struct packed {logic [31:0] q;} dma_reg2hw_addr_ptr_reg_t;

  typedef struct packed {
    logic [15:0] q;
    logic        qe;
  } dma_reg2hw_size_d1_reg_t;

  typedef struct packed {
    logic [15:0] q;
    logic        qe;
  } dma_reg2hw_size_d2_reg_t;

  typedef struct packed {
    struct packed {
      logic q;
      logic re;
    } ready;
    struct packed {
      logic q;
      logic re;
    } window_done;
  } dma_reg2hw_status_reg_t;

  typedef struct packed {logic [5:0] q;} dma_reg2hw_src_ptr_inc_d1_reg_t;

  typedef struct packed {logic [22:0] q;} dma_reg2hw_src_ptr_inc_d2_reg_t;

  typedef struct packed {logic [5:0] q;} dma_reg2hw_dst_ptr_inc_d1_reg_t;

  typedef struct packed {logic [22:0] q;} dma_reg2hw_dst_ptr_inc_d2_reg_t;

  typedef struct packed {
    struct packed {logic [15:0] q;} rx_trigger_slot;
    struct packed {logic [15:0] q;} tx_trigger_slot;
  } dma_reg2hw_slot_reg_t;

  typedef struct packed {logic [1:0] q;} dma_reg2hw_data_type_reg_t;

  typedef struct packed {logic [1:0] q;} dma_reg2hw_mode_reg_t;

  typedef struct packed {logic q;} dma_reg2hw_dim_config_reg_t;

  typedef struct packed {logic q;} dma_reg2hw_dim_inv_reg_t;

  typedef struct packed {
    logic [5:0] q;
    logic       qe;
  } dma_reg2hw_pad_top_reg_t;

  typedef struct packed {
    logic [5:0] q;
    logic       qe;
  } dma_reg2hw_pad_bottom_reg_t;

  typedef struct packed {
    logic [5:0] q;
    logic       qe;
  } dma_reg2hw_pad_right_reg_t;

  typedef struct packed {
    logic [5:0] q;
    logic       qe;
  } dma_reg2hw_pad_left_reg_t;

  typedef struct packed {logic [12:0] q;} dma_reg2hw_window_size_reg_t;

  typedef struct packed {logic [7:0] q;} dma_reg2hw_window_count_reg_t;

  typedef struct packed {
    struct packed {logic q;} transaction_done;
    struct packed {logic q;} window_done;
  } dma_reg2hw_interrupt_en_reg_t;

  typedef struct packed {
    struct packed {logic d;} ready;
    struct packed {logic d;} window_done;
  } dma_hw2reg_status_reg_t;

  typedef struct packed {
    logic [7:0] d;
    logic       de;
  } dma_hw2reg_window_count_reg_t;

  // Register -> HW type
  typedef struct packed {
    dma_reg2hw_src_ptr_reg_t src_ptr;  // [280:249]
    dma_reg2hw_dst_ptr_reg_t dst_ptr;  // [248:217]
    dma_reg2hw_addr_ptr_reg_t addr_ptr;  // [216:185]
    dma_reg2hw_size_d1_reg_t size_d1;  // [184:168]
    dma_reg2hw_size_d2_reg_t size_d2;  // [167:151]
    dma_reg2hw_status_reg_t status;  // [150:147]
    dma_reg2hw_src_ptr_inc_d1_reg_t src_ptr_inc_d1;  // [146:141]
    dma_reg2hw_src_ptr_inc_d2_reg_t src_ptr_inc_d2;  // [140:118]
    dma_reg2hw_dst_ptr_inc_d1_reg_t dst_ptr_inc_d1;  // [117:112]
    dma_reg2hw_dst_ptr_inc_d2_reg_t dst_ptr_inc_d2;  // [111:89]
    dma_reg2hw_slot_reg_t slot;  // [88:57]
    dma_reg2hw_data_type_reg_t data_type;  // [56:55]
    dma_reg2hw_mode_reg_t mode;  // [54:53]
    dma_reg2hw_dim_config_reg_t dim_config;  // [52:52]
    dma_reg2hw_dim_inv_reg_t dim_inv;  // [51:51]
    dma_reg2hw_pad_top_reg_t pad_top;  // [50:44]
    dma_reg2hw_pad_bottom_reg_t pad_bottom;  // [43:37]
    dma_reg2hw_pad_right_reg_t pad_right;  // [36:30]
    dma_reg2hw_pad_left_reg_t pad_left;  // [29:23]
    dma_reg2hw_window_size_reg_t window_size;  // [22:10]
    dma_reg2hw_window_count_reg_t window_count;  // [9:2]
    dma_reg2hw_interrupt_en_reg_t interrupt_en;  // [1:0]
  } dma_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    dma_hw2reg_status_reg_t status;  // [10:9]
    dma_hw2reg_window_count_reg_t window_count;  // [8:0]
  } dma_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] DMA_SRC_PTR_OFFSET = 7'h0;
  parameter logic [BlockAw-1:0] DMA_DST_PTR_OFFSET = 7'h4;
  parameter logic [BlockAw-1:0] DMA_ADDR_PTR_OFFSET = 7'h8;
  parameter logic [BlockAw-1:0] DMA_SIZE_D1_OFFSET = 7'hc;
  parameter logic [BlockAw-1:0] DMA_SIZE_D2_OFFSET = 7'h10;
  parameter logic [BlockAw-1:0] DMA_STATUS_OFFSET = 7'h14;
  parameter logic [BlockAw-1:0] DMA_SRC_PTR_INC_D1_OFFSET = 7'h18;
  parameter logic [BlockAw-1:0] DMA_SRC_PTR_INC_D2_OFFSET = 7'h1c;
  parameter logic [BlockAw-1:0] DMA_DST_PTR_INC_D1_OFFSET = 7'h20;
  parameter logic [BlockAw-1:0] DMA_DST_PTR_INC_D2_OFFSET = 7'h24;
  parameter logic [BlockAw-1:0] DMA_SLOT_OFFSET = 7'h28;
  parameter logic [BlockAw-1:0] DMA_DATA_TYPE_OFFSET = 7'h2c;
  parameter logic [BlockAw-1:0] DMA_MODE_OFFSET = 7'h30;
  parameter logic [BlockAw-1:0] DMA_DIM_CONFIG_OFFSET = 7'h34;
  parameter logic [BlockAw-1:0] DMA_DIM_INV_OFFSET = 7'h38;
  parameter logic [BlockAw-1:0] DMA_PAD_TOP_OFFSET = 7'h3c;
  parameter logic [BlockAw-1:0] DMA_PAD_BOTTOM_OFFSET = 7'h40;
  parameter logic [BlockAw-1:0] DMA_PAD_RIGHT_OFFSET = 7'h44;
  parameter logic [BlockAw-1:0] DMA_PAD_LEFT_OFFSET = 7'h48;
  parameter logic [BlockAw-1:0] DMA_WINDOW_SIZE_OFFSET = 7'h4c;
  parameter logic [BlockAw-1:0] DMA_WINDOW_COUNT_OFFSET = 7'h50;
  parameter logic [BlockAw-1:0] DMA_INTERRUPT_EN_OFFSET = 7'h54;

  // Reset values for hwext registers and their fields
  parameter logic [1:0] DMA_STATUS_RESVAL = 2'h1;
  parameter logic [0:0] DMA_STATUS_READY_RESVAL = 1'h1;
  parameter logic [0:0] DMA_STATUS_WINDOW_DONE_RESVAL = 1'h0;

  // Register index
  typedef enum int {
    DMA_SRC_PTR,
    DMA_DST_PTR,
    DMA_ADDR_PTR,
    DMA_SIZE_D1,
    DMA_SIZE_D2,
    DMA_STATUS,
    DMA_SRC_PTR_INC_D1,
    DMA_SRC_PTR_INC_D2,
    DMA_DST_PTR_INC_D1,
    DMA_DST_PTR_INC_D2,
    DMA_SLOT,
    DMA_DATA_TYPE,
    DMA_MODE,
    DMA_DIM_CONFIG,
    DMA_DIM_INV,
    DMA_PAD_TOP,
    DMA_PAD_BOTTOM,
    DMA_PAD_RIGHT,
    DMA_PAD_LEFT,
    DMA_WINDOW_SIZE,
    DMA_WINDOW_COUNT,
    DMA_INTERRUPT_EN
  } dma_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] DMA_PERMIT[22] = '{
      4'b1111,  // index[ 0] DMA_SRC_PTR
      4'b1111,  // index[ 1] DMA_DST_PTR
      4'b1111,  // index[ 2] DMA_ADDR_PTR
      4'b0011,  // index[ 3] DMA_SIZE_D1
      4'b0011,  // index[ 4] DMA_SIZE_D2
      4'b0001,  // index[ 5] DMA_STATUS
      4'b0001,  // index[ 6] DMA_SRC_PTR_INC_D1
      4'b0111,  // index[ 7] DMA_SRC_PTR_INC_D2
      4'b0001,  // index[ 8] DMA_DST_PTR_INC_D1
      4'b0111,  // index[ 9] DMA_DST_PTR_INC_D2
      4'b1111,  // index[10] DMA_SLOT
      4'b0001,  // index[11] DMA_DATA_TYPE
      4'b0001,  // index[12] DMA_MODE
      4'b0001,  // index[13] DMA_DIM_CONFIG
      4'b0001,  // index[14] DMA_DIM_INV
      4'b0001,  // index[15] DMA_PAD_TOP
      4'b0001,  // index[16] DMA_PAD_BOTTOM
      4'b0001,  // index[17] DMA_PAD_RIGHT
      4'b0001,  // index[18] DMA_PAD_LEFT
      4'b0011,  // index[19] DMA_WINDOW_SIZE
      4'b0001,  // index[20] DMA_WINDOW_COUNT
      4'b0001  // index[21] DMA_INTERRUPT_EN
  };

endpackage

