Source Block: hdl/library/axi_ad9162/axi_ad9162_core.v@90:100@HdlStmAssign
    wire              up_rack_s;
    wire              up_wack_s;
    
    // dac valid
    
    assign dac_valid = 1'b1;
    
    // processor read interface
    
    always @(negedge up_rstn or posedge up_clk) begin
      if (up_rstn == 0) begin

Diff Content:
- 95     assign dac_valid = 1'b1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9739a/axi_ad9739a_core.v@97:107
  wire              up_rack_s;
  wire              up_wack_s;

  // defaults

  assign dac_valid = 1'b1;

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

