# Project Spaghetti

This project aims to provide every module you need for HDL design which mainly include VHDL and verilog code.

All of this code is verified and synthesized. Waveform and short documents will be attached.

This project was formerly named as TITAN. 

# Setup

Setup Git/GitHub avaiable in : https://help.github.com/articles/set-up-git
Cloning: https://help.github.com/articles/which-remote-url-should-i-use/

# List of modules


**Verilog**

| No.   | Module        | Description					 | Note  	| 
|-------|---------------| -----------------------------------------------|--------------| 
| 1.    | helloworld   	| Hello World					 |PLI Supported | 
| 2.    | counter      	| Counter with parameters			 |done w tb     | 
| 3.    | memory      	| various memory model 		 		 |------------	| 
| 4.    | D Flip-Flop   | Set of D flip-flops				 |------------	| 
| 5.    | decoder       | parameterized decoder				 |------------	| 
| 6.    | encoder       | parameterized encoder				 |------------	|
| 7.    | mux           | parameterized multiplexer			 |------------	|
| 8.    | demux         | parameterized de-multiplexer			 |------------	|
| 9.    | fifo          | parameterized fifo				 | done		|
| 10.	| adder		| parameterized adder (signed + unsigned)	 | done w tb    |
| 11.	| multiplier   	| parameterized multiplier (signed + unsigned)	 | done w tb   	|
| 12.	| divider   	| parameterized divider (signed + unsigned)	 | updating    	|
| 13.	| register   	| parameterized register  		       	 | updating    	|
| 14.	| alu          	| simple ALU       	 			 | updating    	|
| 15.	| filters       | parameterized filter  			 | updating    	|
| 16.	| derivator    	| parameterized derivator  			 | updating    	|
 

**SystemVerilog**

**VHDL**

| No.   | Module        | Description                            	| Testbench  	| 
|-------|---------------| ----------------------------------------------|---------------| 
| 1. 	| sync\_sp\_ram	| Synchronous Single Port RAM (inferred)      	|		|
| 2. 	| divide        | Divider 					|             	|

**SystemC**            

# Copyright

HDL Noodle (c) 2014-2015


