LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB902 IS
    PORT (SW   : in  std_logic_vector(9 downto 0);
          KEY : in  std_logic_vector(3 downto 0);
          LEDR : out std_logic_vector(9 downto 0));
end LAB902;

ARCHITECTURE Behavior of LAB902 IS

	COMPONENT LAB901
		PORT(DIN                :IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			  Resetn, Clock, Run :IN STD_LOGIC;
		     Done               :BUFFER STD_LOGIC;
		     BusWires           :BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0));
	END COMPONENT;
	
	



BEGIN

SIGNAL DIN, BusWires: STD_LOGIC_VECTOR(8 DOWNTO 0);
SIGNAL Resetn, Run, Done: STD_LOGIC;
SIGNAL MClock, PClock:STD_LOGIC;
SIGNAL Count: STD_LOGIC_VECTOR(4 downto 0);




END Behavior;