Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 17:24:57 2025
| Host         : niranjan-asus running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file convolutionSystem_wrapper_drc_opted.rpt -pb convolutionSystem_wrapper_drc_opted.pb -rpx convolutionSystem_wrapper_drc_opted.rpx
| Design       : convolutionSystem_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 12         |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[2] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[5] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/multData_reg[8] input convolutionSystem_i/topConv_0/inst/conv/multData_reg[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum0120 input convolutionSystem_i/topConv_0/inst/conv/sum0120/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum012_reg input convolutionSystem_i/topConv_0/inst/conv/sum012_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum3450 input convolutionSystem_i/topConv_0/inst/conv/sum3450/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum345_reg input convolutionSystem_i/topConv_0/inst/conv/sum345_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum6780 input convolutionSystem_i/topConv_0/inst/conv/sum6780/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sum678_reg input convolutionSystem_i/topConv_0/inst/conv/sum678_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP convolutionSystem_i/topConv_0/inst/conv/sumData_reg input convolutionSystem_i/topConv_0/inst/conv/sumData_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


