

================================================================
== Vitis HLS Report for 'MAC_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Oct 30 15:12:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        18|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    120|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    211|    -|
|Register         |        -|   -|    305|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    305|    331|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_159_p2     |         +|   0|  0|  38|          31|           1|
    |and_ln28_fu_213_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_154_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_1_fu_201_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_fu_195_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln28_fu_207_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln37_fu_219_p3  |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 120|          98|          70|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  57|         14|    1|         14|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_z_load      |   9|          2|   32|         64|
    |grp_fu_103_p0                |  17|          4|   32|        128|
    |grp_fu_103_p1                |  17|          4|   32|        128|
    |grp_fu_99_opcode             |  13|          3|    2|          6|
    |grp_fu_99_p0                 |  13|          3|   32|         96|
    |grp_fu_99_p1                 |  13|          3|   32|         96|
    |i_fu_64                      |   9|          2|   31|         62|
    |pow_fu_60                    |   9|          2|   32|         64|
    |y_fu_56                      |   9|          2|   32|         64|
    |z_fu_52                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 211|         49|  294|        794|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_64                      |  31|   0|   31|          0|
    |icmp_ln26_reg_289            |   1|   0|    1|          0|
    |mul4_reg_313                 |  32|   0|   32|          0|
    |pow_fu_60                    |  32|   0|   32|          0|
    |pow_load_reg_300             |  32|   0|   32|          0|
    |reg_117                      |  32|   0|   32|          0|
    |reg_123                      |  32|   0|   32|          0|
    |select_ln37_reg_307          |   1|   0|   32|         31|
    |y_fu_56                      |  32|   0|   32|          0|
    |z_fu_52                      |  32|   0|   32|          0|
    |z_load_reg_293               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 305|   0|  336|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_161_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_161_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_161_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_161_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_165_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_165_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_165_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_165_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_169_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_169_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_169_p_opcode  |  out|    5|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_169_p_dout0   |   in|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_169_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  MAC_Pipeline_VITIS_LOOP_26_1|  return value|
|c                    |   in|   32|     ap_none|                             c|        scalar|
|b                    |   in|   32|     ap_none|                             b|        scalar|
|j                    |   in|   32|     ap_none|                             j|        scalar|
|a                    |   in|   32|     ap_none|                             a|        scalar|
|z_5_out              |  out|   32|      ap_vld|                       z_5_out|       pointer|
|z_5_out_ap_vld       |  out|    1|      ap_vld|                       z_5_out|       pointer|
+---------------------+-----+-----+------------+------------------------------+--------------+

