INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/muldiv/absolute_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module absolute_value
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2458] undeclared symbol global_int_en_o, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/csr_reg.v:83]
INFO: [VRFC 10-2458] undeclared symbol interrupt_csr_mtvec, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/csr_reg.v:85]
INFO: [VRFC 10-2458] undeclared symbol interrupt_csr_mepc, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/csr_reg.v:86]
INFO: [VRFC 10-2458] undeclared symbol interrupt_csr_mstatus, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/csr_reg.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/muldiv/long_slow_div_denom_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_slow_div_denom_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/muldiv/mul_div_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/regsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regsfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/yadan_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yadan_riscv
INFO: [VRFC 10-2458] undeclared symbol jtag_reset_i, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/yadan_riscv.v:152]
INFO: [VRFC 10-2458] undeclared symbol ex_aluop_o, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/yadan_riscv.v:175]
INFO: [VRFC 10-2458] undeclared symbol ex_reg2_o, assumed default net type wire [C:/Users/VeriMake_C1/Desktop/yadan_single_cycle/yadan_single_cycle.srcs/sources_1/imports/core/yadan_riscv.v:265]
