<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"www.blog.ethancao.cn","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","width":260,"display":"post","padding":20,"offset":15,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":true,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="Web模拟器：RISC-V Interpreter项目源代码：Invisiphantom&#x2F;RISC-V-SIngle-Cycle项目环境配置：IVerilog+VSCode环境配置 | Mind City项目代码解析：RISC-V单周期CPU设计 | Mind City     相关项目 Y86-64单周期CPU：Y86-64单周期CPU设计 | Mind City   RISC-V流水">
<meta property="og:type" content="article">
<meta property="og:title" content="RISC-V单周期CPU设计">
<meta property="og:url" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="Mind City">
<meta property="og:description" content="Web模拟器：RISC-V Interpreter项目源代码：Invisiphantom&#x2F;RISC-V-SIngle-Cycle项目环境配置：IVerilog+VSCode环境配置 | Mind City项目代码解析：RISC-V单周期CPU设计 | Mind City     相关项目 Y86-64单周期CPU：Y86-64单周期CPU设计 | Mind City   RISC-V流水">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png">
<meta property="og:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-1.png">
<meta property="og:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-2.png">
<meta property="og:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-3.png">
<meta property="og:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-4.png">
<meta property="article:published_time" content="2023-12-22T09:49:11.000Z">
<meta property="article:modified_time" content="2023-12-23T13:23:21.000Z">
<meta property="article:author" content="Ethan Cao">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png">

<link rel="canonical" href="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>RISC-V单周期CPU设计 | Mind City</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Mind City</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>
  <div class="reading-progress-bar"></div>

  <a href="https://github.com/Invisiphantom" class="github-corner" title="Follow me on GitHub" aria-label="Follow me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://www.blog.ethancao.cn/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Ethan Cao">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Mind City">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          RISC-V单周期CPU设计
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2023-12-22 17:49:11" itemprop="dateCreated datePublished" datetime="2023-12-22T17:49:11+08:00">2023-12-22</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2023-12-23 21:23:21" itemprop="dateModified" datetime="2023-12-23T21:23:21+08:00">2023-12-23</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Skill/" itemprop="url" rel="index"><span itemprop="name">Skill</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>Web模拟器：<a target="_blank" rel="noopener" href="https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/">RISC-V Interpreter</a><br>项目源代码：<a target="_blank" rel="noopener" href="https://github.com/Invisiphantom/RISC-V-SIngle-Cycle">Invisiphantom&#x2F;RISC-V-SIngle-Cycle</a><br>项目环境配置：<a target="_blank" rel="noopener" href="https://invisiphantom.github.io/Skill/IVerilog+VSCode%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/">IVerilog+VSCode环境配置 | Mind City</a><br>项目代码解析：<a target="_blank" rel="noopener" href="https://invisiphantom.github.io/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">RISC-V单周期CPU设计 | Mind City</a>   </p>
<ul>
<li>相关项目<ul>
<li>Y86-64单周期CPU：<a target="_blank" rel="noopener" href="https://invisiphantom.github.io/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">Y86-64单周期CPU设计 | Mind City</a>  </li>
<li>RISC-V流水线CPU：<a target="_blank" rel="noopener" href="https://github.com/Invisiphantom/RISC-V-Pipeline">Invisiphantom&#x2F;RISC-V-Pipeline</a></li>
</ul>
</li>
</ul>
<hr>
<span id="more"></span>


<h3 id="安装RISCV-32工具链"><a href="#安装RISCV-32工具链" class="headerlink" title="安装RISCV-32工具链"></a>安装RISCV-32工具链</h3><p>由于<code>binutils-riscv32-linux-gnu</code>和<code>gcc-riscv32-linux-gnu</code>无法直接通过apt安装<br>所以需要手动从Github下载工具链并添加到环境变量  </p>
<h4 id="从riscv-gnu-toolchain下载编译好的工具链"><a href="#从riscv-gnu-toolchain下载编译好的工具链" class="headerlink" title="从riscv-gnu-toolchain下载编译好的工具链"></a>从riscv-gnu-toolchain下载编译好的工具链</h4><p><a target="_blank" rel="noopener" href="https://github.com/riscv-collab/riscv-gnu-toolchain/releases">Releases · riscv-gnu-toolchain</a><br><img src="/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png"></p>
<h4 id="解压后将其移动至-opt-riscv文件夹"><a href="#解压后将其移动至-opt-riscv文件夹" class="headerlink" title="解压后将其移动至/opt/riscv文件夹"></a>解压后将其移动至<code>/opt/riscv</code>文件夹</h4><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">sudo <span class="built_in">mv</span> riscv /opt/riscv</span><br></pre></td></tr></table></figure>
<h4 id="将-opt-riscv-bin添加到-bashrc中的环境变量"><a href="#将-opt-riscv-bin添加到-bashrc中的环境变量" class="headerlink" title="将/opt/riscv/bin添加到~/.bashrc中的环境变量"></a>将<code>/opt/riscv/bin</code>添加到<code>~/.bashrc</code>中的环境变量</h4><p>打开<code>~/.bashrc</code>并在末尾行添加  </p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">export</span> PATH=/opt/riscv/bin:<span class="variable">$PATH</span></span><br></pre></td></tr></table></figure>
<h4 id="测试工具链是否安装成功"><a href="#测试工具链是否安装成功" class="headerlink" title="测试工具链是否安装成功"></a>测试工具链是否安装成功</h4><p>查看<code>riscv32-unknown-linux-gnu-gcc</code>的版本信息  </p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">$ riscv32-unknown-linux-gnu-gcc --version</span><br><span class="line"></span><br><span class="line">riscv32-unknown-linux-gnu-gcc () 13.2.0</span><br><span class="line">Copyright (C) 2023 Free Software Foundation, Inc.</span><br><span class="line">This is free software; see the <span class="built_in">source</span> <span class="keyword">for</span> copying conditions.  There is NO</span><br><span class="line">warranty; not even <span class="keyword">for</span> MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span><br></pre></td></tr></table></figure>
<p>新建<code>demo.c</code>文件  </p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&lt;stdio.h&gt;</span></span></span><br><span class="line"></span><br><span class="line"><span class="type">int</span> <span class="title function_">main</span><span class="params">()</span> &#123;</span><br><span class="line">    <span class="built_in">printf</span>(<span class="string">&quot;Hello World!\n&quot;</span>);</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>使用<code>riscv32-unknown-linux-gnu-gcc</code>进行编译  </p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ riscv32-unknown-linux-gnu-gcc demo.c -o demo</span><br></pre></td></tr></table></figure>
<p>使用<code>qemu-riscv32</code>运行生成的可执行文件  </p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">$ qemu-riscv32 demo</span><br><span class="line"></span><br><span class="line">Hello World!</span><br></pre></td></tr></table></figure>
<h4 id="配置VSCode的IntelliSense和Code-Runner"><a href="#配置VSCode的IntelliSense和Code-Runner" class="headerlink" title="配置VSCode的IntelliSense和Code-Runner"></a>配置VSCode的IntelliSense和Code-Runner</h4><p>打开VSCode的命令面板并选择<code>riscv32-unknown-linux-gnu-gcc</code>  </p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&gt; C/C++: Select IntelliSense Configuration</span><br></pre></td></tr></table></figure>
<p><img src="/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-1.png"><br>修改Code-Runner的指令匹配规则  </p>
<figure class="highlight json"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="attr">&quot;code-runner.executorMap&quot;</span><span class="punctuation">:</span> <span class="punctuation">&#123;</span></span><br><span class="line">        <span class="attr">&quot;c&quot;</span><span class="punctuation">:</span> <span class="string">&quot;cd $dir &amp;&amp; riscv32-unknown-linux-gnu-gcc -Og $fileName -o $fileNameWithoutExt &amp;&amp; riscv32-unknown-linux-gnu-objdump -d $dir$fileNameWithoutExt &gt; $dir$fileNameWithoutExt.S &amp;&amp; qemu-riscv32 $dir$fileNameWithoutExt&quot;</span><span class="punctuation">,</span></span><br><span class="line">        <span class="attr">&quot;cpp&quot;</span><span class="punctuation">:</span> <span class="string">&quot;cd $dir &amp;&amp; riscv32-unknown-linux-gnu-g++ -Og $fileName -o $fileNameWithoutExt &amp;&amp; riscv32-unknown-linux-gnu-objdump -d $dir$fileNameWithoutExt &gt; $dir$fileNameWithoutExt.S &amp;&amp; qemu-riscv32 $dir$fileNameWithoutExt&quot;</span><span class="punctuation">,</span></span><br><span class="line">    <span class="punctuation">&#125;</span><span class="punctuation">,</span></span><br></pre></td></tr></table></figure>
<p>这样就可以通过<code>Ctrl+Alt+N</code>实现一键编译，反汇编和运行了   </p>
<h3 id="整体架构图-《cod-RISC-V-Edition》-P260"><a href="#整体架构图-《cod-RISC-V-Edition》-P260" class="headerlink" title="整体架构图(《cod RISC-V Edition》 P260)"></a>整体架构图(《cod RISC-V Edition》 P260)</h3><p><img src="/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-2.png"></p>
<ul>
<li>PC: 选择PCaddress的更新方式(累加or跳转)</li>
<li>InstMem: 从内存中取出PCaddress地址处的指令</li>
<li>Control: 将指令进行译码</li>
<li>Regs: 选择需要读取的寄存器和要写入的寄存器</li>
<li>ImmGen: 对立即数进行符号扩展</li>
<li>ALUControl: 选择ALU需要执行的运算</li>
<li>ALU: 执行运算并更新标志位</li>
<li>Mem: 执行内存的读写操作</li>
</ul>
<h3 id="RISC-V-RV32-I指令集-RISC-V-Reference"><a href="#RISC-V-RV32-I指令集-RISC-V-Reference" class="headerlink" title="RISC-V RV32-I指令集(RISC-V Reference)"></a>RISC-V RV32-I指令集(<a target="_blank" rel="noopener" href="https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf">RISC-V Reference</a>)</h3><p><img src="/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-3.png"></p>
<h4 id="译码器Control的输出信号"><a href="#译码器Control的输出信号" class="headerlink" title="译码器Control的输出信号"></a>译码器<code>Control</code>的输出信号</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">RegWrite 是否需要写入寄存器</span><br><span class="line">ALUSrc   ALU的端口B数据是来自寄存器还是立即数</span><br><span class="line">	  0-Reg 1-Imm</span><br><span class="line">ALUOp    ALU的控制模式</span><br><span class="line">	  00-add 01-sub 10-R-type 11-I-type</span><br><span class="line">MemRead  是否需要读取内存</span><br><span class="line">MemWrite 是否需要写入内存</span><br><span class="line">Branch   是否需要条件跳转</span><br><span class="line">Jump     是否需要直接跳转</span><br><span class="line">JumpReg  是否需要寄存器跳转</span><br><span class="line">Lui      是否需要加载高位立即数</span><br><span class="line">Auipc    是否需要加载高位立即数加PC</span><br></pre></td></tr></table></figure>

<h4 id="各指令类型对应的输出信号"><a href="#各指令类型对应的输出信号" class="headerlink" title="各指令类型对应的输出信号"></a>各指令类型对应的输出信号</h4><p><code>Uni</code>是该类指令的专有输出信号名称(例如<code>jalr</code>指令对应<code>JumpReg</code>信号)</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">        RegWrite ALUSrc ALUOp   Uni</span><br><span class="line">R-type  1        0      10</span><br><span class="line">I-type  1        1      11</span><br><span class="line">Load    1        1      00      MemRead</span><br><span class="line">Store   0        1      00      MemWrite</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Branch  0        0      01      Branch</span><br><span class="line">jal     1        x      xx      Jump</span><br><span class="line">jalr    1        1      00      JumpReg</span><br><span class="line">lui     1        1      00      Lui</span><br><span class="line">auipc   1        1      00      Auipc</span><br></pre></td></tr></table></figure>

<h4 id="各指令类型需要使用ALU执行的运算"><a href="#各指令类型需要使用ALU执行的运算" class="headerlink" title="各指令类型需要使用ALU执行的运算"></a>各指令类型需要使用ALU执行的运算</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">R-type  rd      = rs1 ops rs2</span><br><span class="line">I-type  rd      = rs1 ops imm</span><br><span class="line">Load    memAddr = rs1 +   imm</span><br><span class="line">Store   memAddr = rs1 +   imm</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Branch  Flag    = rs1 -   rs2</span><br><span class="line">jal</span><br><span class="line">jalr    PCnext  = rs1 +   imm</span><br><span class="line">lui     rd      = 0   +   imm</span><br><span class="line">auipc   rd      = PC  +   imm</span><br></pre></td></tr></table></figure>

<h4 id="ALU输出的三个标志位"><a href="#ALU输出的三个标志位" class="headerlink" title="ALU输出的三个标志位"></a>ALU输出的三个标志位</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">zero    两数相等</span><br><span class="line">s_less  有符号小于</span><br><span class="line">u_less  无符号小于</span><br></pre></td></tr></table></figure>

<h3 id="Verilog代码细节"><a href="#Verilog代码细节" class="headerlink" title="Verilog代码细节"></a>Verilog代码细节</h3><h4 id="PC"><a href="#PC" class="headerlink" title="PC"></a>PC</h4><ul>
<li>加载main函数的起始地址</li>
<li>在时钟上升沿将PCaddress更新为PCnext<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC (</span><br><span class="line">    <span class="keyword">input</span>             clk,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] PCnext,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PCaddress</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 将main函数设置为指定入口函数</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PCinitial[<span class="number">0</span>:<span class="number">0</span>]; <span class="comment">// $readmemh()要求必须是memory类型</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;/home/ethan/RISC-V-Single-Cycle/ROM-PC.bin&quot;</span>, PCinitial);</span><br><span class="line">        PCaddress = PCinitial[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        PCaddress &lt;= PCnext;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="PCIncre"><a href="#PCIncre" class="headerlink" title="PCIncre"></a>PCIncre</h4><ul>
<li>将PCincre赋值为PC的下一个地址并输出<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PCIncre(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PCaddress,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PCincre</span><br><span class="line">);</span><br><span class="line">    <span class="comment">// 将PCincre赋值为PC的下一个地址</span></span><br><span class="line">    <span class="keyword">assign</span> PCincre = PCaddress + <span class="number">4</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="PCNext"><a href="#PCNext" class="headerlink" title="PCNext"></a>PCNext</h4><p>选择PCaddress的更新方式 (跳转or累加)</p>
<pre><code>- jalr  : PC = rs1 + imm
- jal   ：PC += imm
- Branch: PC += imm
- other : PC += 4
</code></pre>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PCNext (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PCaddress,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PCincre,</span><br><span class="line">    <span class="keyword">input</span> Halt,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> Cnd,     <span class="comment">// Branch</span></span><br><span class="line">    <span class="keyword">input</span> Jump,    <span class="comment">// jal</span></span><br><span class="line">    <span class="keyword">input</span> JumpReg, <span class="comment">// jalr</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] imm,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] aluResult,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PCnext</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (JumpReg == <span class="number">1&#x27;b1</span>) PCnext &lt;= aluResult; <span class="comment">// jalr</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (Jump | Cnd == <span class="number">1&#x27;b1</span>) PCnext &lt;= PCaddress + imm; <span class="comment">// jal or Branch</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (Halt == <span class="number">1&#x27;b1</span>) PCnext &lt;= PCaddress; <span class="comment">// halt</span></span><br><span class="line">        <span class="keyword">else</span> PCnext &lt;= PCincre; <span class="comment">// normal PC+=4</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h4 id="Control"><a href="#Control" class="headerlink" title="Control"></a>Control</h4><ul>
<li>译码器<code>Control</code>的输出信号<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">RegWrite 是否需要写入寄存器</span><br><span class="line">ALUSrc   ALU的端口B数据是来自寄存器还是立即数</span><br><span class="line">		 0-Reg 1-Imm</span><br><span class="line">ALUOp    ALU的控制模式</span><br><span class="line">		 00-add 01-sub 10-R-type 11-I-type</span><br><span class="line">MemRead  是否需要读取内存</span><br><span class="line">MemWrite 是否需要写入内存</span><br><span class="line">Branch   是否需要条件跳转</span><br><span class="line">Jump     是否需要直接跳转</span><br><span class="line">JumpReg  是否需要寄存器跳转</span><br><span class="line">Lui      是否需要加载高位立即数</span><br><span class="line">Auipc    是否需要加载高位立即数加PC</span><br></pre></td></tr></table></figure></li>
<li>各指令类型对应的输出信号<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">        RegWrite ALUSrc ALUOp   Uni</span><br><span class="line">R-type  1        0      10</span><br><span class="line">I-type  1        1      11</span><br><span class="line">Load    1        1      00      MemRead</span><br><span class="line">Store   0        1      00      MemWrite</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">Branch  0        0      01      Branch</span><br><span class="line">jal     1        x      xx      Jump</span><br><span class="line">jalr    1        1      00      JumpReg</span><br><span class="line">lui     1        1      00      Lui</span><br><span class="line">auipc   1        1      00      Auipc</span><br></pre></td></tr></table></figure></li>
<li>Verilog具体实现<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Control (</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">6</span>:<span class="number">0</span>] Opcode,</span><br><span class="line">    <span class="keyword">output</span>           RegWrite,</span><br><span class="line">    <span class="keyword">output</span>           ALUSrc,    <span class="comment">// 0:rs2 1:imm</span></span><br><span class="line">    <span class="keyword">output</span>     [<span class="number">1</span>:<span class="number">0</span>] ALUOp,     <span class="comment">// 00:add 01:sub 10:R-type 11:I-type</span></span><br><span class="line">    <span class="keyword">output</span>           MemRead,   <span class="comment">// Load</span></span><br><span class="line">    <span class="keyword">output</span>           MemWrite,  <span class="comment">// Store</span></span><br><span class="line">    <span class="keyword">output</span>           Branch,    <span class="comment">// Branch</span></span><br><span class="line">    <span class="keyword">output</span>           Jump,      <span class="comment">// jal</span></span><br><span class="line">    <span class="keyword">output</span>           JumpReg,   <span class="comment">// jalr</span></span><br><span class="line">    <span class="keyword">output</span>           Lui,       <span class="comment">// lui</span></span><br><span class="line">    <span class="keyword">output</span>           Auipc,     <span class="comment">// auipc</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>       Halt       <span class="comment">// halt</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> Halt = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">10</span>:<span class="number">0</span>] control;</span><br><span class="line">    <span class="keyword">assign</span> &#123;RegWrite, ALUSrc, ALUOp[<span class="number">1</span>:<span class="number">0</span>], MemRead, MemWrite, Branch, Jump, JumpReg, Lui, Auipc&#125; = control[<span class="number">10</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (Opcode)</span><br><span class="line">            <span class="number">7&#x27;b0110011</span>: control &lt;= <span class="number">11&#x27;b10_10_0000000</span>;  <span class="comment">// R-type</span></span><br><span class="line">            <span class="number">7&#x27;b0010011</span>: control &lt;= <span class="number">11&#x27;b11_11_0000000</span>;  <span class="comment">// I-type</span></span><br><span class="line">            <span class="number">7&#x27;b0000011</span>: control &lt;= <span class="number">11&#x27;b11_00_1000000</span>;  <span class="comment">// Load  </span></span><br><span class="line">            <span class="number">7&#x27;b0100011</span>: control &lt;= <span class="number">11&#x27;b01_00_0100000</span>;  <span class="comment">// Store</span></span><br><span class="line">            <span class="number">7&#x27;b1100011</span>: control &lt;= <span class="number">11&#x27;b00_01_0010000</span>;  <span class="comment">// Branch</span></span><br><span class="line">            <span class="number">7&#x27;b1101111</span>: control &lt;= <span class="number">11&#x27;b1x_xx_0001000</span>;  <span class="comment">// jal</span></span><br><span class="line">            <span class="number">7&#x27;b1100111</span>: control &lt;= <span class="number">11&#x27;b11_00_0000100</span>;  <span class="comment">// jalr</span></span><br><span class="line">            <span class="number">7&#x27;b0110111</span>: control &lt;= <span class="number">11&#x27;b11_00_0000010</span>;  <span class="comment">// lui</span></span><br><span class="line">            <span class="number">7&#x27;b0010111</span>: control &lt;= <span class="number">11&#x27;b11_00_0000001</span>;  <span class="comment">// auipc</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                Halt &lt;= <span class="number">1&#x27;b1</span>; <span class="comment">// 遇到非法指令就停机</span></span><br><span class="line">                control &lt;= <span class="number">11&#x27;bxxxxxxxxxxx</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="Regs"><a href="#Regs" class="headerlink" title="Regs"></a>Regs</h4><ul>
<li>初始化栈指针位置</li>
<li>对寄存器进行读取或写入<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Regs #(</span><br><span class="line">    <span class="keyword">parameter</span> STACK_ADDR = <span class="number">32&#x27;h700</span>  <span class="comment">// 栈指针的起始地址</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>         clk,</span><br><span class="line">    <span class="keyword">input</span>         RegWrite,</span><br><span class="line">    <span class="keyword">input</span>  [ <span class="number">4</span>:<span class="number">0</span>] readReg1,</span><br><span class="line">    <span class="keyword">input</span>  [ <span class="number">4</span>:<span class="number">0</span>] readReg2,</span><br><span class="line">    <span class="keyword">input</span>  [ <span class="number">4</span>:<span class="number">0</span>] writeReg,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>] writeData_R,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] readData1_R,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] readData2_R,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] x0,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ra,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] gp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] tp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] t0,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] t1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] t2,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] s0,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] s1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a0,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a2,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a3,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a4,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a5,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a6,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] a7</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Register[<span class="number">0</span>:<span class="number">31</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) Register[i] &lt;= &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        Register[<span class="number">2</span>] &lt;= STACK_ADDR;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// x0寄存器不可写</span></span><br><span class="line">        <span class="keyword">if</span> (RegWrite &amp;&amp; (writeReg != <span class="number">5&#x27;b00000</span>)) Register[writeReg] &lt;= writeData_R;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> readData1_R = Register[readReg1];</span><br><span class="line">    <span class="keyword">assign</span> readData2_R = Register[readReg2];</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> x0 = Register[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> ra = Register[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> sp = Register[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> gp = Register[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> tp = Register[<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">assign</span> t0 = Register[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">assign</span> t1 = Register[<span class="number">6</span>];</span><br><span class="line">    <span class="keyword">assign</span> t2 = Register[<span class="number">7</span>];</span><br><span class="line">    <span class="keyword">assign</span> s0 = Register[<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> s1 = Register[<span class="number">9</span>];</span><br><span class="line">    <span class="keyword">assign</span> a0 = Register[<span class="number">10</span>];</span><br><span class="line">    <span class="keyword">assign</span> a1 = Register[<span class="number">11</span>];</span><br><span class="line">    <span class="keyword">assign</span> a2 = Register[<span class="number">12</span>];</span><br><span class="line">    <span class="keyword">assign</span> a3 = Register[<span class="number">13</span>];</span><br><span class="line">    <span class="keyword">assign</span> a4 = Register[<span class="number">14</span>];</span><br><span class="line">    <span class="keyword">assign</span> a5 = Register[<span class="number">15</span>];</span><br><span class="line">    <span class="keyword">assign</span> a6 = Register[<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> a7 = Register[<span class="number">17</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="ImmGen"><a href="#ImmGen" class="headerlink" title="ImmGen"></a>ImmGen</h4><ul>
<li>对各指令类型进行立即数的符号扩展</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ImmGen (</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] instruction,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] imm</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">          |31         25 |24   20|19  12|11          7|6  0|</span></span><br><span class="line"><span class="comment"> I-type   |        imm[11:0]     |      |             |    |</span></span><br><span class="line"><span class="comment"> S-type   |  imm[11:5]   |       |      |  imm[4:0]   |    |</span></span><br><span class="line"><span class="comment"> B-type   | imm[12|10:5] |       |      | imm[4:1|11] |    |</span></span><br><span class="line"><span class="comment"> J-type   |    imm[20|10:1|11|19:12]    |             |    |</span></span><br><span class="line"><span class="comment"> U-type   |         imm[31:12]          |             |    |</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] Opcode;</span><br><span class="line">    <span class="keyword">assign</span> Opcode = instruction[<span class="number">6</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (Opcode)</span><br><span class="line">            <span class="number">7&#x27;b0010011</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">12</span>) &#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>:<span class="number">20</span>]&#125;;  <span class="comment">// I-type</span></span><br><span class="line">            <span class="number">7&#x27;b0000011</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">12</span>) &#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>:<span class="number">20</span>]&#125;;  <span class="comment">// Load I-type</span></span><br><span class="line">            <span class="number">7&#x27;b0100011</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">12</span>) &#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>:<span class="number">25</span>], instruction[<span class="number">11</span>:<span class="number">7</span>]&#125;;  <span class="comment">// Store S-type</span></span><br><span class="line">            <span class="number">7&#x27;b1100011</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">13</span>) &#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>], instruction[<span class="number">7</span>], instruction[<span class="number">30</span>:<span class="number">25</span>], instruction[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1&#x27;b0</span>&#125;;  <span class="comment">// Branch B-type</span></span><br><span class="line">            <span class="number">7&#x27;b1101111</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">21</span>)&#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>], instruction[<span class="number">19</span>:<span class="number">12</span>], instruction[<span class="number">20</span>], instruction[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1&#x27;b0</span>&#125;; <span class="comment">// jal J-type</span></span><br><span class="line">            <span class="number">7&#x27;b1100111</span>: imm &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">12</span>) &#123;instruction[<span class="number">31</span>]&#125;&#125;, instruction[<span class="number">31</span>:<span class="number">20</span>]&#125;;  <span class="comment">// jalr I-type</span></span><br><span class="line">            <span class="number">7&#x27;b0110111</span>: imm &lt;= &#123;&#123;instruction[<span class="number">31</span>:<span class="number">12</span>]&#125;, &#123;<span class="number">12</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;&#125;;  <span class="comment">// lui   U-type</span></span><br><span class="line">            <span class="number">7&#x27;b0010111</span>: imm &lt;= &#123;&#123;instruction[<span class="number">31</span>:<span class="number">12</span>]&#125;, &#123;<span class="number">12</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;&#125;;  <span class="comment">// auipc U-type</span></span><br><span class="line">            <span class="keyword">default</span>:    imm &lt;= &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;bx</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h4 id="ALUControl"><a href="#ALUControl" class="headerlink" title="ALUControl"></a>ALUControl</h4><ul>
<li>选择ALU需要执行的运算<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALUControl (</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">1</span>:<span class="number">0</span>] ALUOp,</span><br><span class="line">    <span class="keyword">input</span>            funct7_30,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">2</span>:<span class="number">0</span>] funct3,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] aluControl</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (ALUOp)</span><br><span class="line">            <span class="number">2&#x27;b00</span>: aluControl &lt;= <span class="number">4&#x27;b0010</span>;  <span class="comment">// add</span></span><br><span class="line">            <span class="number">2&#x27;b01</span>: aluControl &lt;= <span class="number">4&#x27;b0110</span>;  <span class="comment">// sub</span></span><br><span class="line">            <span class="number">2&#x27;b10</span>:  <span class="comment">// R-type</span></span><br><span class="line">            <span class="keyword">case</span> (&#123;</span><br><span class="line">                funct7_30, funct3</span><br><span class="line">            &#125;)</span><br><span class="line">                <span class="number">4&#x27;b0000</span>: aluControl &lt;= <span class="number">4&#x27;b0010</span>;  <span class="comment">// add</span></span><br><span class="line">                <span class="number">4&#x27;b1000</span>: aluControl &lt;= <span class="number">4&#x27;b0110</span>;  <span class="comment">// sub</span></span><br><span class="line">                <span class="number">4&#x27;b0100</span>: aluControl &lt;= <span class="number">4&#x27;b0111</span>;  <span class="comment">// xor</span></span><br><span class="line">                <span class="number">4&#x27;b0110</span>: aluControl &lt;= <span class="number">4&#x27;b0001</span>;  <span class="comment">// or</span></span><br><span class="line">                <span class="number">4&#x27;b0111</span>: aluControl &lt;= <span class="number">4&#x27;b0000</span>;  <span class="comment">// and</span></span><br><span class="line">                <span class="number">4&#x27;b0001</span>: aluControl &lt;= <span class="number">4&#x27;b0011</span>;  <span class="comment">// sll</span></span><br><span class="line">                <span class="number">4&#x27;b0101</span>: aluControl &lt;= <span class="number">4&#x27;b1000</span>;  <span class="comment">// srl</span></span><br><span class="line">                <span class="number">4&#x27;b1101</span>: aluControl &lt;= <span class="number">4&#x27;b1010</span>;  <span class="comment">// sra</span></span><br><span class="line">                <span class="number">4&#x27;b0010</span>: aluControl &lt;= <span class="number">4&#x27;b0100</span>;  <span class="comment">// slt</span></span><br><span class="line">                <span class="number">4&#x27;b0011</span>: aluControl &lt;= <span class="number">4&#x27;b0101</span>;  <span class="comment">// sltu</span></span><br><span class="line">                <span class="keyword">default</span>: aluControl &lt;= <span class="number">4&#x27;bxxxx</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">            <span class="number">2&#x27;b11</span>:  <span class="comment">// I-type</span></span><br><span class="line">            <span class="keyword">casez</span> (&#123;</span><br><span class="line">                funct7_30, funct3</span><br><span class="line">            &#125;)</span><br><span class="line">                <span class="number">4&#x27;bz000</span>: aluControl &lt;= <span class="number">4&#x27;b0010</span>;  <span class="comment">// addi</span></span><br><span class="line">                <span class="number">4&#x27;bz100</span>: aluControl &lt;= <span class="number">4&#x27;b0111</span>;  <span class="comment">// xori</span></span><br><span class="line">                <span class="number">4&#x27;bz110</span>: aluControl &lt;= <span class="number">4&#x27;b0001</span>;  <span class="comment">// ori</span></span><br><span class="line">                <span class="number">4&#x27;bz111</span>: aluControl &lt;= <span class="number">4&#x27;b0000</span>;  <span class="comment">// andi</span></span><br><span class="line"></span><br><span class="line">                <span class="number">4&#x27;b0001</span>: aluControl &lt;= <span class="number">4&#x27;b0011</span>;  <span class="comment">// slli imm[0:4]</span></span><br><span class="line">                <span class="number">4&#x27;b0101</span>: aluControl &lt;= <span class="number">4&#x27;b1000</span>;  <span class="comment">// srli imm[0:4]</span></span><br><span class="line">                <span class="number">4&#x27;b1101</span>: aluControl &lt;= <span class="number">4&#x27;b1010</span>;  <span class="comment">// srai imm[0:4]</span></span><br><span class="line"></span><br><span class="line">                <span class="number">4&#x27;bz010</span>: aluControl &lt;= <span class="number">4&#x27;b0100</span>;  <span class="comment">// slti</span></span><br><span class="line">                <span class="number">4&#x27;bz011</span>: aluControl &lt;= <span class="number">4&#x27;b0101</span>;  <span class="comment">// sltiu</span></span><br><span class="line">                <span class="keyword">default</span>: aluControl &lt;= <span class="number">4&#x27;bxxxx</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="ALU-A"><a href="#ALU-A" class="headerlink" title="ALU_A"></a>ALU_A</h4><ul>
<li>选择ALU端口A的数据来源<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">      Res   A     B</span><br><span class="line">lui    rd = 0  + imm</span><br><span class="line">auipc  rd = PC + imm</span><br></pre></td></tr></table></figure></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU_A (</span><br><span class="line">    <span class="keyword">input</span> Lui,</span><br><span class="line">    <span class="keyword">input</span> Auipc,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] readData1_R,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PCaddress,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] aluA</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (Lui == <span class="number">1&#x27;b1</span>) aluA = &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;  <span class="comment">// lui [rd=0+imm]</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (Auipc == <span class="number">1&#x27;b1</span>) aluA = PCaddress;  <span class="comment">// auipc [rd=PC+imm]</span></span><br><span class="line">        <span class="keyword">else</span> aluA = readData1_R;  <span class="comment">// rs1</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h4 id="ALU-B"><a href="#ALU-B" class="headerlink" title="ALU_B"></a>ALU_B</h4><ul>
<li>选择ALU端口B的数据来源<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU_B(</span><br><span class="line">    <span class="keyword">input</span> ALUSrc,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] readData2_R,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] imm,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] aluB</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(ALUSrc == <span class="number">1&#x27;b0</span>) aluB = readData2_R; <span class="comment">// rs2</span></span><br><span class="line">        <span class="keyword">else</span> aluB = imm; <span class="comment">// imm</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="ALU"><a href="#ALU" class="headerlink" title="ALU"></a>ALU</h4><ul>
<li>执行运算并更新标志位<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU (</span><br><span class="line">    <span class="keyword">input</span>      [ <span class="number">3</span>:<span class="number">0</span>] aluControl,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] aluA,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] aluB,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] aluResult,</span><br><span class="line">    <span class="keyword">output</span>            zero,</span><br><span class="line">    <span class="keyword">output</span>            s_less,</span><br><span class="line">    <span class="keyword">output</span>            u_less</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> zero   = (aluResult == &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;);</span><br><span class="line">    <span class="keyword">assign</span> s_less = (<span class="built_in">$signed</span>(aluA) &lt; <span class="built_in">$signed</span>(aluB));</span><br><span class="line">    <span class="keyword">assign</span> u_less = (aluA &lt; aluB);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (aluControl)</span><br><span class="line">            <span class="number">4&#x27;b0010</span>: aluResult &lt;= aluA + aluB;  <span class="comment">// add</span></span><br><span class="line">            <span class="number">4&#x27;b0110</span>: aluResult &lt;= aluA - aluB;  <span class="comment">// sub</span></span><br><span class="line">            <span class="number">4&#x27;b0111</span>: aluResult &lt;= aluA ^ aluB;  <span class="comment">// xor</span></span><br><span class="line">            <span class="number">4&#x27;b0001</span>: aluResult &lt;= aluA | aluB;  <span class="comment">// or</span></span><br><span class="line">            <span class="number">4&#x27;b0000</span>: aluResult &lt;= aluA &amp; aluB;  <span class="comment">// and</span></span><br><span class="line">            <span class="number">4&#x27;b0011</span>: aluResult &lt;= aluA &lt;&lt; aluB[<span class="number">4</span>:<span class="number">0</span>];   <span class="comment">// sll imm[0:4]</span></span><br><span class="line">            <span class="number">4&#x27;b1000</span>: aluResult &lt;= aluA &gt;&gt; aluB[<span class="number">4</span>:<span class="number">0</span>];   <span class="comment">// srl imm[0:4]</span></span><br><span class="line">            <span class="number">4&#x27;b1010</span>: aluResult &lt;= aluA &gt;&gt;&gt; aluB[<span class="number">4</span>:<span class="number">0</span>];  <span class="comment">// sra imm[0:4]</span></span><br><span class="line">            <span class="number">4&#x27;b0100</span>: aluResult &lt;= s_less;  <span class="comment">// slt</span></span><br><span class="line">            <span class="number">4&#x27;b0101</span>: aluResult &lt;= u_less;  <span class="comment">// sltu</span></span><br><span class="line">            <span class="keyword">default</span>: aluResult &lt;= &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;bx</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="Branch"><a href="#Branch" class="headerlink" title="Branch"></a>Branch</h4><ul>
<li>判断条件分支是否满足跳转条件<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Branch (</span><br><span class="line">    <span class="keyword">input</span>            Branch,</span><br><span class="line">    <span class="keyword">input</span>            zero,</span><br><span class="line">    <span class="keyword">input</span>            s_less,</span><br><span class="line">    <span class="keyword">input</span>            u_less,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">2</span>:<span class="number">0</span>] funct3,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>       Cnd</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> beq : funct3==000 &amp;&amp; zero==1      bne : funct3==001 &amp;&amp; zero==0</span></span><br><span class="line"><span class="comment"> blt : funct3==100 &amp;&amp; s_less==1    bge : funct3==101 &amp;&amp; s_less==0</span></span><br><span class="line"><span class="comment"> bltu: funct3==110 &amp;&amp; u_less==1    bgeu: funct3==111 &amp;&amp; u_less==0</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (Branch == <span class="number">1&#x27;b1</span>)</span><br><span class="line">            <span class="keyword">case</span> (funct3[<span class="number">2</span>:<span class="number">1</span>])</span><br><span class="line">                <span class="number">2&#x27;b00</span>:   Cnd &lt;= funct3[<span class="number">0</span>] ^ zero;</span><br><span class="line">                <span class="number">2&#x27;b10</span>:   Cnd &lt;= funct3[<span class="number">0</span>] ^ s_less;</span><br><span class="line">                <span class="number">2&#x27;b11</span>:   Cnd &lt;= funct3[<span class="number">0</span>] ^ u_less;</span><br><span class="line">                <span class="keyword">default</span>: Cnd &lt;= <span class="number">1&#x27;bx</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">else</span> Cnd &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="Mem"><a href="#Mem" class="headerlink" title="Mem"></a>Mem</h4><ul>
<li>执行内存的读写操作<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Mem #(</span><br><span class="line">    <span class="keyword">parameter</span> MEM_SIZE = <span class="number">2048</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>             clk,</span><br><span class="line">    <span class="keyword">input</span>             MemRead,</span><br><span class="line">    <span class="keyword">input</span>             MemWrite,</span><br><span class="line">    <span class="keyword">input</span>      [ <span class="number">2</span>:<span class="number">0</span>] funct3,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] memAddr,</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">31</span>:<span class="number">0</span>] writeData_M,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] readData_M</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem[<span class="number">0</span>:MEM_SIZE - <span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(MemRead <span class="keyword">or</span> MemWrite <span class="keyword">or</span> memAddr <span class="keyword">or</span> writeData_M) <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">1</span>;  <span class="comment">// 消除memAddr和memData的抖动</span></span><br><span class="line">        <span class="keyword">if</span> (MemRead == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (funct3)</span><br><span class="line">                <span class="number">3&#x27;h0</span>: readData_M &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">8</span>) &#123;mem[memAddr][<span class="number">7</span>]&#125;&#125;, mem[memAddr]&#125;;  <span class="comment">// lb</span></span><br><span class="line">                <span class="number">3&#x27;h1</span>: readData_M &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">16</span>) &#123;mem[memAddr][<span class="number">7</span>]&#125;&#125;, mem[memAddr], mem[memAddr+<span class="number">1</span>]&#125;;  <span class="comment">// lh</span></span><br><span class="line">                <span class="number">3&#x27;h2</span>: readData_M &lt;= &#123;mem[memAddr], mem[memAddr+<span class="number">1</span>], mem[memAddr+<span class="number">2</span>], mem[memAddr+<span class="number">3</span>]&#125;;  <span class="comment">// lw</span></span><br><span class="line">                <span class="number">3&#x27;h4</span>: readData_M &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">8</span>) &#123;<span class="number">1&#x27;b0</span>&#125;&#125;, mem[memAddr]&#125;;  <span class="comment">// lbu</span></span><br><span class="line">                <span class="number">3&#x27;h5</span>: readData_M &lt;= &#123;&#123;(<span class="number">32</span> - <span class="number">16</span>) &#123;<span class="number">1&#x27;b0</span>&#125;&#125;, mem[memAddr], mem[memAddr+<span class="number">1</span>]&#125;;  <span class="comment">// lhu</span></span><br><span class="line">                <span class="keyword">default</span>: readData_M &lt;= &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;bx</span>&#125;&#125;;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (MemWrite == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (funct3)</span><br><span class="line">                <span class="number">3&#x27;h0</span>: mem[memAddr] &lt;= writeData_M[<span class="number">7</span>:<span class="number">0</span>];  <span class="comment">// sb</span></span><br><span class="line">                <span class="number">3&#x27;h1</span>: &#123;mem[memAddr], mem[memAddr+<span class="number">1</span>]&#125; &lt;= writeData_M[<span class="number">15</span>:<span class="number">0</span>];  <span class="comment">// sh</span></span><br><span class="line">                <span class="number">3&#x27;h2</span>: &#123;mem[memAddr], mem[memAddr+<span class="number">1</span>], mem[memAddr+<span class="number">2</span>], mem[memAddr+<span class="number">3</span>]&#125; &lt;= writeData_M;  <span class="comment">// sw</span></span><br><span class="line">                <span class="keyword">default</span>: mem[memAddr] &lt;= &#123;<span class="number">32</span>&#123;<span class="number">1&#x27;bx</span>&#125;&#125;;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="RegWrite"><a href="#RegWrite" class="headerlink" title="RegWrite"></a>RegWrite</h4><ul>
<li>选择寄存器写回时的数据来源<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">jal jalr : rd = PC + 4</span><br><span class="line">Load     : rd = Mem[]</span><br><span class="line">other    : rd = aluResult</span><br></pre></td></tr></table></figure></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegWrite (</span><br><span class="line">    <span class="keyword">input</span> MemRead,  <span class="comment">// Store</span></span><br><span class="line">    <span class="keyword">input</span> Jump,     <span class="comment">// jal</span></span><br><span class="line">    <span class="keyword">input</span> JumpReg,  <span class="comment">// jalr</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] aluResult,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] readData_M,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PCincre,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] writeData_R</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (Jump | JumpReg) writeData_R &lt;= PCincre;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (MemRead) writeData_R &lt;= readData_M;</span><br><span class="line">        <span class="keyword">else</span> writeData_R &lt;= aluResult;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="RISC-V顶层模块arch"><a href="#RISC-V顶层模块arch" class="headerlink" title="RISC-V顶层模块arch"></a>RISC-V顶层模块arch</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> arch #(</span><br><span class="line">    <span class="keyword">parameter</span> MEM_SIZE   = <span class="number">2048</span>,    <span class="comment">// 内存大小默认2048字节</span></span><br><span class="line">    <span class="keyword">parameter</span> STACK_ADDR = <span class="number">32&#x27;h700</span>  <span class="comment">// 栈指针的起始地址为1792字节</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> clk</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCnext;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCaddress;</span><br><span class="line">    PC u_PC (</span><br><span class="line">        <span class="variable">.clk</span>      (clk),</span><br><span class="line">        <span class="variable">.PCnext</span>   (PCnext),</span><br><span class="line">        <span class="variable">.PCaddress</span>(PCaddress)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCincre;</span><br><span class="line">    PCIncre u_PCIncre (</span><br><span class="line">        <span class="variable">.PCaddress</span>(PCaddress),</span><br><span class="line">        <span class="variable">.PCincre</span>  (PCincre)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> Halt;</span><br><span class="line">    <span class="keyword">wire</span> Cnd;</span><br><span class="line">    <span class="keyword">wire</span> Jump;</span><br><span class="line">    <span class="keyword">wire</span> JumpReg;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] imm;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluResult;</span><br><span class="line">    PCNext u_PCNext (</span><br><span class="line">        <span class="variable">.PCaddress</span>(PCaddress),</span><br><span class="line">        <span class="variable">.PCincre</span>  (PCincre),</span><br><span class="line">        <span class="variable">.Halt</span>     (Halt),</span><br><span class="line">        <span class="variable">.Cnd</span>      (Cnd),</span><br><span class="line">        <span class="variable">.Jump</span>     (Jump),</span><br><span class="line">        <span class="variable">.JumpReg</span>  (JumpReg),</span><br><span class="line">        <span class="variable">.imm</span>      (imm),</span><br><span class="line">        <span class="variable">.aluResult</span>(aluResult),</span><br><span class="line">        <span class="variable">.PCnext</span>   (PCnext)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] instruction;</span><br><span class="line">    InstMem #(</span><br><span class="line">        <span class="variable">.MEM_SIZE</span>(MEM_SIZE)</span><br><span class="line">    ) u_InstMem (</span><br><span class="line">        <span class="variable">.PCaddress</span>  (PCaddress),</span><br><span class="line">        <span class="variable">.instruction</span>(instruction)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> RegWrite;</span><br><span class="line">    <span class="keyword">wire</span> ALUSrc;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] ALUOp;</span><br><span class="line">    <span class="keyword">wire</span> MemRead;</span><br><span class="line">    <span class="keyword">wire</span> MemWrite;</span><br><span class="line">    <span class="keyword">wire</span> Branch;</span><br><span class="line">    <span class="keyword">wire</span> Lui;</span><br><span class="line">    <span class="keyword">wire</span> Auipc;</span><br><span class="line">    Control u_Control (</span><br><span class="line">        <span class="variable">.Opcode</span>  (instruction[<span class="number">6</span>:<span class="number">0</span>]),</span><br><span class="line">        <span class="variable">.RegWrite</span>(RegWrite),</span><br><span class="line">        <span class="variable">.ALUSrc</span>  (ALUSrc),</span><br><span class="line">        <span class="variable">.ALUOp</span>   (ALUOp),</span><br><span class="line">        <span class="variable">.MemRead</span> (MemRead),</span><br><span class="line">        <span class="variable">.MemWrite</span>(MemWrite),</span><br><span class="line">        <span class="variable">.Branch</span>  (Branch),</span><br><span class="line">        <span class="variable">.Jump</span>    (Jump),</span><br><span class="line">        <span class="variable">.JumpReg</span> (JumpReg),</span><br><span class="line">        <span class="variable">.Lui</span>     (Lui),</span><br><span class="line">        <span class="variable">.Auipc</span>   (Auipc),</span><br><span class="line">        <span class="variable">.Halt</span>    (Halt)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] writeData_R;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] readData1_R;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] readData2_R;</span><br><span class="line">    Regs #(</span><br><span class="line">        <span class="variable">.STACK_ADDR</span>(STACK_ADDR)</span><br><span class="line">    ) u_Regs (</span><br><span class="line">        <span class="variable">.clk</span>        (clk),</span><br><span class="line">        <span class="variable">.RegWrite</span>   (RegWrite),</span><br><span class="line">        <span class="variable">.readReg1</span>   (instruction[<span class="number">19</span>:<span class="number">15</span>]),</span><br><span class="line">        <span class="variable">.readReg2</span>   (instruction[<span class="number">24</span>:<span class="number">20</span>]),</span><br><span class="line">        <span class="variable">.writeReg</span>   (instruction[<span class="number">11</span>:<span class="number">7</span>]),</span><br><span class="line">        <span class="variable">.writeData_R</span>(writeData_R),</span><br><span class="line">        <span class="variable">.readData1_R</span>(readData1_R),</span><br><span class="line">        <span class="variable">.readData2_R</span>(readData2_R)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    ImmGen u_ImmGen (</span><br><span class="line">        <span class="variable">.instruction</span>(instruction),</span><br><span class="line">        <span class="variable">.imm</span>        (imm)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] aluControl;</span><br><span class="line">    ALUControl u_ALUControl (</span><br><span class="line">        <span class="variable">.ALUOp</span>     (ALUOp),</span><br><span class="line">        <span class="variable">.funct7_30</span> (instruction[<span class="number">30</span>]),</span><br><span class="line">        <span class="variable">.funct3</span>    (instruction[<span class="number">14</span>:<span class="number">12</span>]),</span><br><span class="line">        <span class="variable">.aluControl</span>(aluControl)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluA;</span><br><span class="line">    ALU_A u_ALU_A (</span><br><span class="line">        <span class="variable">.Lui</span>        (Lui),</span><br><span class="line">        <span class="variable">.Auipc</span>      (Auipc),</span><br><span class="line">        <span class="variable">.readData1_R</span>(readData1_R),</span><br><span class="line">        <span class="variable">.PCaddress</span>  (PCaddress),</span><br><span class="line">        <span class="variable">.aluA</span>       (aluA)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluB;</span><br><span class="line">    ALU_B u_ALU_B (</span><br><span class="line">        <span class="variable">.ALUSrc</span>     (ALUSrc),</span><br><span class="line">        <span class="variable">.readData2_R</span>(readData2_R),</span><br><span class="line">        <span class="variable">.imm</span>        (imm),</span><br><span class="line">        <span class="variable">.aluB</span>       (aluB)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> zero, s_less, u_less;</span><br><span class="line">    ALU u_ALU (</span><br><span class="line">        <span class="variable">.aluControl</span>(aluControl),</span><br><span class="line">        <span class="variable">.aluA</span>      (aluA),</span><br><span class="line">        <span class="variable">.aluB</span>      (aluB),</span><br><span class="line">        <span class="variable">.aluResult</span> (aluResult),</span><br><span class="line">        <span class="variable">.zero</span>      (zero),</span><br><span class="line">        <span class="variable">.s_less</span>    (s_less),</span><br><span class="line">        <span class="variable">.u_less</span>    (u_less)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    Branch u_Branch (</span><br><span class="line">        <span class="variable">.Branch</span>(Branch),</span><br><span class="line">        <span class="variable">.zero</span>  (zero),</span><br><span class="line">        <span class="variable">.s_less</span>(s_less),</span><br><span class="line">        <span class="variable">.u_less</span>(u_less),</span><br><span class="line">        <span class="variable">.funct3</span>(instruction[<span class="number">14</span>:<span class="number">12</span>]),</span><br><span class="line">        <span class="variable">.Cnd</span>   (Cnd)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] readData_M;</span><br><span class="line">    Mem #(</span><br><span class="line">        <span class="variable">.MEM_SIZE</span>(MEM_SIZE)</span><br><span class="line">    ) u_Mem (</span><br><span class="line">        <span class="variable">.clk</span>        (clk),</span><br><span class="line">        <span class="variable">.MemRead</span>    (MemRead),</span><br><span class="line">        <span class="variable">.MemWrite</span>   (MemWrite),</span><br><span class="line">        <span class="variable">.funct3</span>     (instruction[<span class="number">14</span>:<span class="number">12</span>]),</span><br><span class="line">        <span class="variable">.memAddr</span>    (aluResult),</span><br><span class="line">        <span class="variable">.writeData_M</span>(readData2_R),</span><br><span class="line">        <span class="variable">.readData_M</span> (readData_M)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    RegWrite u_RegWrite (</span><br><span class="line">        <span class="variable">.MemRead</span>    (MemRead),</span><br><span class="line">        <span class="variable">.Jump</span>       (Jump),</span><br><span class="line">        <span class="variable">.JumpReg</span>    (JumpReg),</span><br><span class="line">        <span class="variable">.aluResult</span>  (aluResult),</span><br><span class="line">        <span class="variable">.readData_M</span> (readData_M),</span><br><span class="line">        <span class="variable">.PCincre</span>    (PCincre),</span><br><span class="line">        <span class="variable">.writeData_R</span>(writeData_R)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> arch_tb;</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line">    arch arch_inst (<span class="variable">.clk</span>(clk));</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">repeat</span> (<span class="number">100</span>) <span class="keyword">begin</span></span><br><span class="line">            clk = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">5</span>;</span><br><span class="line">            clk = <span class="number">1</span>;</span><br><span class="line">            #<span class="number">5</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$dumpfile</span>(<span class="string">&quot;wave.vcd&quot;</span>);</span><br><span class="line">        <span class="built_in">$dumpvars</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h3 id="使用riscv32-gcc和Python将C语言转换为机器码并实现仿真"><a href="#使用riscv32-gcc和Python将C语言转换为机器码并实现仿真" class="headerlink" title="使用riscv32-gcc和Python将C语言转换为机器码并实现仿真"></a>使用riscv32-gcc和Python将C语言转换为机器码并实现仿真</h3><h4 id="在ROM-c中输入需要执行的C语言代码"><a href="#在ROM-c中输入需要执行的C语言代码" class="headerlink" title="在ROM.c中输入需要执行的C语言代码"></a>在<code>ROM.c</code>中输入需要执行的C语言代码</h4><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">int</span> <span class="title function_">add</span><span class="params">(<span class="type">int</span> x, <span class="type">int</span> y)</span> &#123; <span class="keyword">return</span> x + y; &#125;</span><br><span class="line"></span><br><span class="line"><span class="type">int</span> <span class="title function_">main</span><span class="params">()</span> &#123;</span><br><span class="line">    <span class="type">int</span> sum = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">for</span> (<span class="type">int</span> i = <span class="number">1</span>; i &lt;= <span class="number">5</span>; i++)</span><br><span class="line">        sum += i;</span><br><span class="line">    sum = add(sum, <span class="number">5</span>);</span><br><span class="line">    <span class="keyword">return</span> sum;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h4 id="使用riscv32-gcc进行编译链接"><a href="#使用riscv32-gcc进行编译链接" class="headerlink" title="使用riscv32-gcc进行编译链接"></a>使用riscv32-gcc进行编译链接</h4><ul>
<li><code>-Og</code>选项保持汇编代码较好的可读性</li>
<li><code>-march=rv32id</code>选项指定编译为RV32ID指令集</li>
<li><code>-T ROM.ld</code>选项指定链接脚本<code>ROM.ld</code>，使得指令地址从<code>0x00000</code>开始<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">riscv32-unknown-linux-gnu-gcc -Og -march=rv32id ROM.c -o ROM.o -T ROM.ld</span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="使用riscv32-objdump进行反汇编"><a href="#使用riscv32-objdump进行反汇编" class="headerlink" title="使用riscv32-objdump进行反汇编"></a>使用riscv32-objdump进行反汇编</h4><ul>
<li><code>-d</code>选项指定反汇编</li>
<li><code>-j .text</code>选项指定只反汇编<code>.text</code>段</li>
<li><code>-M no-aliases</code>选项指定不使用别名(例如<code>call</code>会被反汇编为<code>jal</code>)<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">riscv32-unknown-linux-gnu-objdump -d -j .text -M no-aliases ROM.o &gt; ROM.S</span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="使用ROMPath-py设置ROM的绝对路径"><a href="#使用ROMPath-py设置ROM的绝对路径" class="headerlink" title="使用ROMPath.py设置ROM的绝对路径"></a>使用<code>ROMPath.py</code>设置ROM的绝对路径</h4><ul>
<li>将InstMem.v和PC.v中$readmemh()的ROM.bin路径替换为当前目录下的绝对路径<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#!/usr/bin/python3</span></span><br><span class="line"><span class="comment"># 将InstMem.v和PC.v中$readmemh()的ROM.bin路径替换为当前的绝对路径</span></span><br><span class="line"><span class="keyword">import</span> os</span><br><span class="line"><span class="keyword">import</span> re</span><br><span class="line"></span><br><span class="line"><span class="comment"># 将工作目录切换至当前文件所在目录</span></span><br><span class="line">os.chdir(os.path.dirname(os.path.abspath(__file__)))</span><br><span class="line"></span><br><span class="line"><span class="comment"># 替换InstMem.v中的$readmemh()路径</span></span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;InstMem.v&quot;</span>, <span class="string">&quot;r&quot;</span>) <span class="keyword">as</span> file:</span><br><span class="line">    content = file.read()</span><br><span class="line">content = re.sub(</span><br><span class="line">    <span class="string">r&#x27;\$readmemh\(&quot;.*?ROM\.bin&quot;, inst_mem\);&#x27;</span>,</span><br><span class="line">    <span class="string">f&#x27;$readmemh(&quot;<span class="subst">&#123;os.getcwd()&#125;</span>/ROM.bin&quot;, inst_mem);&#x27;</span>,</span><br><span class="line">    content,</span><br><span class="line">)</span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;InstMem.v&quot;</span>, <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> file:</span><br><span class="line">    file.write(content)</span><br><span class="line"></span><br><span class="line"><span class="comment"># 替换PC.v中的$readmemh()路径</span></span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;PC.v&quot;</span>, <span class="string">&quot;r&quot;</span>) <span class="keyword">as</span> file:</span><br><span class="line">    content = file.read()</span><br><span class="line">content = re.sub(</span><br><span class="line">    <span class="string">r&#x27;\$readmemh\(&quot;.*?ROM-PC\.bin&quot;, PCinitial\);&#x27;</span>,</span><br><span class="line">    <span class="string">f&#x27;$readmemh(&quot;<span class="subst">&#123;os.getcwd()&#125;</span>/ROM-PC.bin&quot;, PCinitial);&#x27;</span>,</span><br><span class="line">    content,</span><br><span class="line">)</span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;PC.v&quot;</span>, <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> file:</span><br><span class="line">    file.write(content)</span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="使用ROM-py将反汇编文件转换为机器码"><a href="#使用ROM-py将反汇编文件转换为机器码" class="headerlink" title="使用ROM.py将反汇编文件转换为机器码"></a>使用<code>ROM.py</code>将反汇编文件转换为机器码</h4><ul>
<li>将ROM.S中的汇编指令转换为机器码写入ROM.bin中</li>
<li>将main函数的入口地址写入ROM-PC.bin中<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#!/usr/bin/python3</span></span><br><span class="line"><span class="comment"># 将ROM.S中的汇编指令转换为机器码写入ROM.bin中</span></span><br><span class="line"><span class="comment"># 将main函数的入口地址写入ROM-PC.bin中</span></span><br><span class="line"><span class="keyword">import</span> os</span><br><span class="line"></span><br><span class="line"><span class="comment"># 读取ROM.S文件</span></span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;ROM.S&quot;</span>, <span class="string">&quot;r&quot;</span>) <span class="keyword">as</span> f:</span><br><span class="line">    lines = f.readlines()</span><br><span class="line"></span><br><span class="line">hex_main_addr = <span class="string">&quot;&quot;</span></span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;ROM.bin&quot;</span>, <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> f:</span><br><span class="line">    <span class="comment"># 首先写入2048字节的00</span></span><br><span class="line">    ROM_content = [<span class="string">&quot;00000000&quot;</span> <span class="keyword">for</span> _ <span class="keyword">in</span> <span class="built_in">range</span>(<span class="built_in">int</span>(<span class="number">2048</span> / <span class="number">4</span>))]</span><br><span class="line">    <span class="comment"># 从第68行开始读取ROM.S文件</span></span><br><span class="line">    <span class="keyword">for</span> line <span class="keyword">in</span> lines[<span class="number">68</span>:]:</span><br><span class="line">        add_inst = line. split(<span class="string">&quot;:&quot;</span>)</span><br><span class="line">        <span class="keyword">if</span> add_inst[<span class="number">0</span>].endswith(<span class="string">&quot;&lt;main&gt;&quot;</span>):</span><br><span class="line">            hex_main_addr = add_inst[<span class="number">0</span>].strip().split(<span class="string">&quot; &quot;</span>)[<span class="number">0</span>]</span><br><span class="line">        <span class="keyword">if</span> <span class="built_in">len</span>(add_inst) != <span class="number">2</span> <span class="keyword">or</span> add_inst[<span class="number">0</span>].endswith(<span class="string">&quot;&gt;&quot;</span>):</span><br><span class="line">            <span class="keyword">continue</span></span><br><span class="line">        hex_addr = add_inst[<span class="number">0</span>].strip()</span><br><span class="line">        hex_inst = add_inst[<span class="number">1</span>].strip().split(<span class="string">&quot; &quot;</span>)[<span class="number">0</span>]</span><br><span class="line">        dec_addr = <span class="built_in">int</span>(hex_addr, <span class="number">16</span>)</span><br><span class="line">        <span class="comment"># 在ROM_content中的对应地址位置覆盖写入指令</span></span><br><span class="line">        ROM_content[<span class="built_in">int</span>(dec_addr / <span class="number">4</span>)] = hex_inst</span><br><span class="line"></span><br><span class="line">    <span class="comment"># 将ROM_content中的指令写入ROM.bin文件中</span></span><br><span class="line">    f.write(<span class="string">&quot;\n&quot;</span>.join(ROM_content))</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;ROM-PC.bin&quot;</span>, <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> f:</span><br><span class="line">    <span class="comment"># 将main函数的地址写入ROM-PC.bin文件中</span></span><br><span class="line">    f.write(hex_main_addr)</span><br></pre></td></tr></table></figure></li>
</ul>
<h4 id="使用iverilog和GTKWave进行仿真"><a href="#使用iverilog和GTKWave进行仿真" class="headerlink" title="使用iverilog和GTKWave进行仿真"></a>使用iverilog和GTKWave进行仿真</h4><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">iverilog -y <span class="variable">$PWD</span> arch.v -o bin/arch</span><br><span class="line"><span class="built_in">cd</span> bin &amp;&amp; <span class="built_in">rm</span> -f *.vcd</span><br><span class="line">vvp <span class="built_in">arch</span> &amp;&amp; <span class="built_in">rm</span> <span class="built_in">arch</span></span><br><span class="line">gtkwave wave.vcd &amp;&amp; <span class="built_in">cd</span> ..</span><br></pre></td></tr></table></figure>

<p><img src="/Skill/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/RISC-V%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1-4.png"></p>
<h4 id="使用zcmd-sh一键执行上述所有操作"><a href="#使用zcmd-sh一键执行上述所有操作" class="headerlink" title="使用zcmd.sh一键执行上述所有操作"></a>使用<code>zcmd.sh</code>一键执行上述所有操作</h4><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#!/usr/bin/bash</span></span><br><span class="line">riscv32-unknown-linux-gnu-gcc -Og -march=rv32id ROM.c -o ROM.o -T ROM.ld</span><br><span class="line">riscv32-unknown-linux-gnu-objdump -d -j .text -M no-aliases ROM.o &gt; ROM.S</span><br><span class="line"><span class="built_in">rm</span> ROM.o</span><br><span class="line"></span><br><span class="line">python3 -u ROMPath.py</span><br><span class="line">python3 -u ROM.py</span><br><span class="line"></span><br><span class="line">iverilog -y <span class="variable">$PWD</span> arch.v -o bin/arch</span><br><span class="line"><span class="built_in">cd</span> bin &amp;&amp; <span class="built_in">rm</span> -f *.vcd</span><br><span class="line">vvp <span class="built_in">arch</span> &amp;&amp; <span class="built_in">rm</span> <span class="built_in">arch</span></span><br><span class="line">gtkwave wave.vcd &amp;&amp; <span class="built_in">cd</span> ..</span><br></pre></td></tr></table></figure>

    </div>

    
    
    

      <footer class="post-footer">

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/Skill/SDL2+2048%E5%B0%8F%E6%B8%B8%E6%88%8F%E5%BC%80%E5%8F%91-%E4%BB%A3%E7%A0%81%E8%AF%A6%E8%A7%A3/" rel="prev" title="SDL2+2048小游戏开发-代码详解">
      <i class="fa fa-chevron-left"></i> SDL2+2048小游戏开发-代码详解
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="gitalk-container"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%AE%89%E8%A3%85RISCV-32%E5%B7%A5%E5%85%B7%E9%93%BE"><span class="nav-number">1.</span> <span class="nav-text">安装RISCV-32工具链</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BB%8Eriscv-gnu-toolchain%E4%B8%8B%E8%BD%BD%E7%BC%96%E8%AF%91%E5%A5%BD%E7%9A%84%E5%B7%A5%E5%85%B7%E9%93%BE"><span class="nav-number">1.1.</span> <span class="nav-text">从riscv-gnu-toolchain下载编译好的工具链</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%A7%A3%E5%8E%8B%E5%90%8E%E5%B0%86%E5%85%B6%E7%A7%BB%E5%8A%A8%E8%87%B3-opt-riscv%E6%96%87%E4%BB%B6%E5%A4%B9"><span class="nav-number">1.2.</span> <span class="nav-text">解压后将其移动至&#x2F;opt&#x2F;riscv文件夹</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%B0%86-opt-riscv-bin%E6%B7%BB%E5%8A%A0%E5%88%B0-bashrc%E4%B8%AD%E7%9A%84%E7%8E%AF%E5%A2%83%E5%8F%98%E9%87%8F"><span class="nav-number">1.3.</span> <span class="nav-text">将&#x2F;opt&#x2F;riscv&#x2F;bin添加到~&#x2F;.bashrc中的环境变量</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E5%B7%A5%E5%85%B7%E9%93%BE%E6%98%AF%E5%90%A6%E5%AE%89%E8%A3%85%E6%88%90%E5%8A%9F"><span class="nav-number">1.4.</span> <span class="nav-text">测试工具链是否安装成功</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%85%8D%E7%BD%AEVSCode%E7%9A%84IntelliSense%E5%92%8CCode-Runner"><span class="nav-number">1.5.</span> <span class="nav-text">配置VSCode的IntelliSense和Code-Runner</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B4%E4%BD%93%E6%9E%B6%E6%9E%84%E5%9B%BE-%E3%80%8Acod-RISC-V-Edition%E3%80%8B-P260"><span class="nav-number">2.</span> <span class="nav-text">整体架构图(《cod RISC-V Edition》 P260)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#RISC-V-RV32-I%E6%8C%87%E4%BB%A4%E9%9B%86-RISC-V-Reference"><span class="nav-number">3.</span> <span class="nav-text">RISC-V RV32-I指令集(RISC-V Reference)</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%AF%91%E7%A0%81%E5%99%A8Control%E7%9A%84%E8%BE%93%E5%87%BA%E4%BF%A1%E5%8F%B7"><span class="nav-number">3.1.</span> <span class="nav-text">译码器Control的输出信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%84%E6%8C%87%E4%BB%A4%E7%B1%BB%E5%9E%8B%E5%AF%B9%E5%BA%94%E7%9A%84%E8%BE%93%E5%87%BA%E4%BF%A1%E5%8F%B7"><span class="nav-number">3.2.</span> <span class="nav-text">各指令类型对应的输出信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%84%E6%8C%87%E4%BB%A4%E7%B1%BB%E5%9E%8B%E9%9C%80%E8%A6%81%E4%BD%BF%E7%94%A8ALU%E6%89%A7%E8%A1%8C%E7%9A%84%E8%BF%90%E7%AE%97"><span class="nav-number">3.3.</span> <span class="nav-text">各指令类型需要使用ALU执行的运算</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ALU%E8%BE%93%E5%87%BA%E7%9A%84%E4%B8%89%E4%B8%AA%E6%A0%87%E5%BF%97%E4%BD%8D"><span class="nav-number">3.4.</span> <span class="nav-text">ALU输出的三个标志位</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Verilog%E4%BB%A3%E7%A0%81%E7%BB%86%E8%8A%82"><span class="nav-number">4.</span> <span class="nav-text">Verilog代码细节</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#PC"><span class="nav-number">4.1.</span> <span class="nav-text">PC</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#PCIncre"><span class="nav-number">4.2.</span> <span class="nav-text">PCIncre</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#PCNext"><span class="nav-number">4.3.</span> <span class="nav-text">PCNext</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Control"><span class="nav-number">4.4.</span> <span class="nav-text">Control</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Regs"><span class="nav-number">4.5.</span> <span class="nav-text">Regs</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ImmGen"><span class="nav-number">4.6.</span> <span class="nav-text">ImmGen</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ALUControl"><span class="nav-number">4.7.</span> <span class="nav-text">ALUControl</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ALU-A"><span class="nav-number">4.8.</span> <span class="nav-text">ALU_A</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ALU-B"><span class="nav-number">4.9.</span> <span class="nav-text">ALU_B</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#ALU"><span class="nav-number">4.10.</span> <span class="nav-text">ALU</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Branch"><span class="nav-number">4.11.</span> <span class="nav-text">Branch</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Mem"><span class="nav-number">4.12.</span> <span class="nav-text">Mem</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#RegWrite"><span class="nav-number">4.13.</span> <span class="nav-text">RegWrite</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#RISC-V%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97arch"><span class="nav-number">4.14.</span> <span class="nav-text">RISC-V顶层模块arch</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8riscv32-gcc%E5%92%8CPython%E5%B0%86C%E8%AF%AD%E8%A8%80%E8%BD%AC%E6%8D%A2%E4%B8%BA%E6%9C%BA%E5%99%A8%E7%A0%81%E5%B9%B6%E5%AE%9E%E7%8E%B0%E4%BB%BF%E7%9C%9F"><span class="nav-number">5.</span> <span class="nav-text">使用riscv32-gcc和Python将C语言转换为机器码并实现仿真</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%9C%A8ROM-c%E4%B8%AD%E8%BE%93%E5%85%A5%E9%9C%80%E8%A6%81%E6%89%A7%E8%A1%8C%E7%9A%84C%E8%AF%AD%E8%A8%80%E4%BB%A3%E7%A0%81"><span class="nav-number">5.1.</span> <span class="nav-text">在ROM.c中输入需要执行的C语言代码</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8riscv32-gcc%E8%BF%9B%E8%A1%8C%E7%BC%96%E8%AF%91%E9%93%BE%E6%8E%A5"><span class="nav-number">5.2.</span> <span class="nav-text">使用riscv32-gcc进行编译链接</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8riscv32-objdump%E8%BF%9B%E8%A1%8C%E5%8F%8D%E6%B1%87%E7%BC%96"><span class="nav-number">5.3.</span> <span class="nav-text">使用riscv32-objdump进行反汇编</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8ROMPath-py%E8%AE%BE%E7%BD%AEROM%E7%9A%84%E7%BB%9D%E5%AF%B9%E8%B7%AF%E5%BE%84"><span class="nav-number">5.4.</span> <span class="nav-text">使用ROMPath.py设置ROM的绝对路径</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8ROM-py%E5%B0%86%E5%8F%8D%E6%B1%87%E7%BC%96%E6%96%87%E4%BB%B6%E8%BD%AC%E6%8D%A2%E4%B8%BA%E6%9C%BA%E5%99%A8%E7%A0%81"><span class="nav-number">5.5.</span> <span class="nav-text">使用ROM.py将反汇编文件转换为机器码</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8iverilog%E5%92%8CGTKWave%E8%BF%9B%E8%A1%8C%E4%BB%BF%E7%9C%9F"><span class="nav-number">5.6.</span> <span class="nav-text">使用iverilog和GTKWave进行仿真</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8zcmd-sh%E4%B8%80%E9%94%AE%E6%89%A7%E8%A1%8C%E4%B8%8A%E8%BF%B0%E6%89%80%E6%9C%89%E6%93%8D%E4%BD%9C"><span class="nav-number">5.7.</span> <span class="nav-text">使用zcmd.sh一键执行上述所有操作</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Ethan Cao"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Ethan Cao</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">6</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Invisiphantom" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Invisiphantom" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/EthanCao_" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;EthanCao_" rel="noopener" target="_blank"><i class="fab fa-twitter fa-fw"></i>Twitter</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="author" itemprop="copyrightHolder">Ethan Cao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/theme-next/theme-next-pjax@0/pjax.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/jquery@3/dist/jquery.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>




  















    <div id="pjax">
  

  

<link rel="stylesheet" href="//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.css">

<script>
NexT.utils.loadComments(document.querySelector('#gitalk-container'), () => {
  NexT.utils.getScript('//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.js', () => {
    var gitalk = new Gitalk({
      clientID    : '186b2c447ccc0044ec06',
      clientSecret: '210ac8b9a106f8e6364b61a51c6a272304a682d9',
      repo        : 'Invisiphantom.github.io',
      owner       : 'Invisiphantom',
      admin       : ['Invisiphantom'],
      id          : '0117b94b5a4372aef600c3d8f404ce00',
        language: 'zh-CN',
      distractionFreeMode: false
    });
    gitalk.render('gitalk-container');
  }, window.Gitalk);
});
</script>

    </div>
</body>
</html>
