

================================================================
== Vitis HLS Report for 'log_16_9_s'
================================================================
* Date:           Tue May  3 12:52:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.51>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln499 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:499]   --->   Operation 12 'specpipeline' 'specpipeline_ln499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x"   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln1497 = icmp_slt  i16 %x_read, i16 1"   --->   Operation 14 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln703 = br i1 %icmp_ln1497, void %_ZN9ap_ufixedILi29ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:703]   --->   Operation 15 'br' 'br_ln703' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i15.i13, i1 0, i15 %trunc_ln640, i13 0"   --->   Operation 17 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 13, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 18 'partselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 19 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.46ns)   --->   "%icmp_ln731 = icmp_eq  i28 %and_ln, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 20 'icmp' 'icmp_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %icmp_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 21 'br' 'br_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.06>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i15.i14, i15 %trunc_ln640, i14 0"   --->   Operation 22 'bitconcatenate' 'r_V_23' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1298 = trunc i16 %x_read"   --->   Operation 23 'trunc' 'trunc_ln1298' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 12, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%and_ln731_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_2, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 26 'bitconcatenate' 'and_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.46ns)   --->   "%icmp_ln731_1 = icmp_eq  i28 %and_ln731_1, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 27 'icmp' 'icmp_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%xor_ln731 = xor i1 %tmp_3, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 29 'xor' 'xor_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731 = select i1 %tmp_1, i1 %xor_ln731, i1 %icmp_ln731_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 30 'select' 'select_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 31 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.06>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_26 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i14.i15, i14 %trunc_ln1298, i15 0"   --->   Operation 32 'bitconcatenate' 'r_V_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1298_1 = trunc i16 %x_read"   --->   Operation 33 'trunc' 'trunc_ln1298_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 34 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 11, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 35 'partselect' 'tmp_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%and_ln731_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_5, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 36 'bitconcatenate' 'and_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.46ns)   --->   "%icmp_ln731_2 = icmp_eq  i28 %and_ln731_2, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 37 'icmp' 'icmp_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 38 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%xor_ln731_1 = xor i1 %tmp_6, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 39 'xor' 'xor_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_1 = select i1 %tmp_4, i1 %xor_ln731_1, i1 %icmp_ln731_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 40 'select' 'select_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_1, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 41 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.06>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_27 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %trunc_ln1298_1, i16 0"   --->   Operation 42 'bitconcatenate' 'r_V_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1298_2 = trunc i16 %x_read"   --->   Operation 43 'trunc' 'trunc_ln1298_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 10, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln731_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_8, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 46 'bitconcatenate' 'and_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.46ns)   --->   "%icmp_ln731_3 = icmp_eq  i28 %and_ln731_3, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 47 'icmp' 'icmp_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 48 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%xor_ln731_2 = xor i1 %tmp_9, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 49 'xor' 'xor_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_2 = select i1 %tmp_7, i1 %xor_ln731_2, i1 %icmp_ln731_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 50 'select' 'select_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_2, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 51 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.06>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_28 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i12.i17, i12 %trunc_ln1298_2, i17 0"   --->   Operation 52 'bitconcatenate' 'r_V_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1298_3 = trunc i16 %x_read"   --->   Operation 53 'trunc' 'trunc_ln1298_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 54 'bitselect' 'tmp_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 9, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%and_ln731_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_s, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 56 'bitconcatenate' 'and_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.46ns)   --->   "%icmp_ln731_4 = icmp_eq  i28 %and_ln731_4, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 57 'icmp' 'icmp_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%xor_ln731_3 = xor i1 %tmp_11, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 59 'xor' 'xor_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_3 = select i1 %tmp_10, i1 %xor_ln731_3, i1 %icmp_ln731_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 60 'select' 'select_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_3, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 61 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.06>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_29 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln1298_3, i18 0"   --->   Operation 62 'bitconcatenate' 'r_V_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1298_4 = trunc i16 %x_read"   --->   Operation 63 'trunc' 'trunc_ln1298_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 64 'bitselect' 'tmp_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 8, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 65 'partselect' 'tmp_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln731_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_13, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 66 'bitconcatenate' 'and_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.46ns)   --->   "%icmp_ln731_5 = icmp_eq  i28 %and_ln731_5, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 67 'icmp' 'icmp_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%xor_ln731_4 = xor i1 %tmp_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 69 'xor' 'xor_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_4 = select i1 %tmp_12, i1 %xor_ln731_4, i1 %icmp_ln731_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 70 'select' 'select_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_4, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 71 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.06>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_30 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i10.i19, i10 %trunc_ln1298_4, i19 0"   --->   Operation 72 'bitconcatenate' 'r_V_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1298_5 = trunc i16 %x_read"   --->   Operation 73 'trunc' 'trunc_ln1298_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 74 'bitselect' 'tmp_15' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 7, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 75 'partselect' 'tmp_16' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%and_ln731_6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_16, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 76 'bitconcatenate' 'and_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.46ns)   --->   "%icmp_ln731_6 = icmp_eq  i28 %and_ln731_6, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 77 'icmp' 'icmp_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 78 'bitselect' 'tmp_17' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%xor_ln731_5 = xor i1 %tmp_17, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 79 'xor' 'xor_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_5 = select i1 %tmp_15, i1 %xor_ln731_5, i1 %icmp_ln731_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 80 'select' 'select_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_5, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 81 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.06>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_31 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i9.i20, i9 %trunc_ln1298_5, i20 0"   --->   Operation 82 'bitconcatenate' 'r_V_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1298_6 = trunc i16 %x_read"   --->   Operation 83 'trunc' 'trunc_ln1298_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 84 'bitselect' 'tmp_18' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 6, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 85 'partselect' 'tmp_19' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln731_7 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_19, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 86 'bitconcatenate' 'and_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.46ns)   --->   "%icmp_ln731_7 = icmp_eq  i28 %and_ln731_7, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 87 'icmp' 'icmp_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 88 'bitselect' 'tmp_20' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%xor_ln731_6 = xor i1 %tmp_20, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 89 'xor' 'xor_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_6 = select i1 %tmp_18, i1 %xor_ln731_6, i1 %icmp_ln731_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 90 'select' 'select_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_6, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 91 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.06>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_32 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i21, i8 %trunc_ln1298_6, i21 0"   --->   Operation 92 'bitconcatenate' 'r_V_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1298_7 = trunc i16 %x_read"   --->   Operation 93 'trunc' 'trunc_ln1298_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 94 'bitselect' 'tmp_21' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 5, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 95 'partselect' 'tmp_22' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln731_8 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_22, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 96 'bitconcatenate' 'and_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.46ns)   --->   "%icmp_ln731_8 = icmp_eq  i28 %and_ln731_8, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 97 'icmp' 'icmp_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 98 'bitselect' 'tmp_23' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%xor_ln731_7 = xor i1 %tmp_23, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 99 'xor' 'xor_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_7 = select i1 %tmp_21, i1 %xor_ln731_7, i1 %icmp_ln731_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 100 'select' 'select_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_7, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 101 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.06>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_33 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i7.i22, i7 %trunc_ln1298_7, i22 0"   --->   Operation 102 'bitconcatenate' 'r_V_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1298_8 = trunc i16 %x_read"   --->   Operation 103 'trunc' 'trunc_ln1298_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 104 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 4, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 105 'partselect' 'tmp_25' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%and_ln731_9 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_25, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 106 'bitconcatenate' 'and_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.46ns)   --->   "%icmp_ln731_9 = icmp_eq  i28 %and_ln731_9, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 107 'icmp' 'icmp_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 108 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%xor_ln731_8 = xor i1 %tmp_26, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 109 'xor' 'xor_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_8 = select i1 %tmp_24, i1 %xor_ln731_8, i1 %icmp_ln731_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 110 'select' 'select_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_8, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 111 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.06>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_34 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i6.i23, i6 %trunc_ln1298_8, i23 0"   --->   Operation 112 'bitconcatenate' 'r_V_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1298_9 = trunc i16 %x_read"   --->   Operation 113 'trunc' 'trunc_ln1298_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 114 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 3, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 115 'partselect' 'tmp_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%and_ln731_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_28, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 116 'bitconcatenate' 'and_ln731_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.46ns)   --->   "%icmp_ln731_10 = icmp_eq  i28 %and_ln731_s, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 117 'icmp' 'icmp_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 118 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%xor_ln731_9 = xor i1 %tmp_29, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 119 'xor' 'xor_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_9 = select i1 %tmp_27, i1 %xor_ln731_9, i1 %icmp_ln731_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 120 'select' 'select_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_9, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 121 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.06>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_35 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i5.i24, i5 %trunc_ln1298_9, i24 0"   --->   Operation 122 'bitconcatenate' 'r_V_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1298_10 = trunc i16 %x_read"   --->   Operation 123 'trunc' 'trunc_ln1298_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 124 'bitselect' 'tmp_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 2, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 125 'partselect' 'tmp_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%and_ln731_10 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_31, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 126 'bitconcatenate' 'and_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.46ns)   --->   "%icmp_ln731_11 = icmp_eq  i28 %and_ln731_10, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 127 'icmp' 'icmp_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 128 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%xor_ln731_10 = xor i1 %tmp_32, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 129 'xor' 'xor_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_10 = select i1 %tmp_30, i1 %xor_ln731_10, i1 %icmp_ln731_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 130 'select' 'select_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_10, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 131 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.06>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_36 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i4.i25, i4 %trunc_ln1298_10, i25 0"   --->   Operation 132 'bitconcatenate' 'r_V_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1298_12 = trunc i16 %x_read"   --->   Operation 133 'trunc' 'trunc_ln1298_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 134 'bitselect' 'tmp_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 1, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 135 'partselect' 'tmp_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%and_ln731_11 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %tmp_34, i26 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 136 'bitconcatenate' 'and_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.46ns)   --->   "%icmp_ln731_12 = icmp_eq  i28 %and_ln731_11, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 137 'icmp' 'icmp_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 138 'bitselect' 'tmp_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%xor_ln731_11 = xor i1 %tmp_35, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 139 'xor' 'xor_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_11 = select i1 %tmp_33, i1 %xor_ln731_11, i1 %icmp_ln731_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 140 'select' 'select_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_11, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 141 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.06>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_37 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i3.i26, i3 %trunc_ln1298_12, i26 0"   --->   Operation 142 'bitconcatenate' 'r_V_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1298_13 = trunc i16 %x_read"   --->   Operation 143 'trunc' 'trunc_ln1298_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1298_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i2.i26, i2 %trunc_ln1298_13, i26 0"   --->   Operation 144 'bitconcatenate' 'trunc_ln1298_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 145 'bitselect' 'tmp_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.46ns)   --->   "%icmp_ln731_13 = icmp_eq  i28 %trunc_ln1298_s, i28 201326592" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 146 'icmp' 'icmp_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 147 'bitselect' 'tmp_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%xor_ln731_12 = xor i1 %tmp_37, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 148 'xor' 'xor_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_12 = select i1 %tmp_36, i1 %xor_ln731_12, i1 %icmp_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 149 'select' 'select_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_12, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 150 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.06>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_38 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i2.i27, i2 %trunc_ln1298_13, i27 0"   --->   Operation 151 'bitconcatenate' 'r_V_38' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1298_14 = trunc i16 %x_read"   --->   Operation 152 'trunc' 'trunc_ln1298_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%xor_ln731_13 = xor i1 %trunc_ln1298_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 153 'xor' 'xor_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 154 'bitselect' 'tmp_38' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln731 = and i1 %tmp_38, i1 %xor_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 155 'and' 'and_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %and_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 156 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 2.06>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i28, i1 %trunc_ln1298_14, i28 0"   --->   Operation 157 'bitconcatenate' 'r_V_39' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.02ns)   --->   "%select_ln731_13 = select i1 %trunc_ln1298_14, i5 25, i5 24" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 158 'select' 'select_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.80ns)   --->   "%select_ln731_14 = select i1 %trunc_ln1298_14, i29 %r_V_39, i29 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 159 'select' 'select_ln731_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (2.06ns)   --->   "%br_ln731 = br void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 160 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 2.06>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_1 = phi i29 %select_ln731_14, void, i29 %p_Result_5, void %_ZN9ap_ufixedILi29ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i29 %r_V_23, void, i29 %r_V_26, void, i29 %r_V_27, void, i29 %r_V_28, void, i29 %r_V_29, void, i29 %r_V_30, void, i29 %r_V_31, void, i29 %r_V_32, void, i29 %r_V_33, void, i29 %r_V_34, void, i29 %r_V_35, void, i29 %r_V_36, void, i29 %r_V_37, void, i29 %r_V_38, void"   --->   Operation 161 'phi' 'r_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %r_V_1, i32 28"   --->   Operation 162 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %p_Result_s, void, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 163 'br' 'br_ln748' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %r_V_1, i32 21, i32 26"   --->   Operation 164 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN9ap_ufixedILi36ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi35ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.58>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %r_V_1, i32 22, i32 27"   --->   Operation 166 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln748 = br void %_ZN9ap_ufixedILi36ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi35ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 167 'br' 'br_ln748' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.58>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%index0_V = phi i6 %p_Result_2, void, i6 %p_Result_3, void"   --->   Operation 168 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i6 %index0_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 169 'zext' 'zext_ln756' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 170 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 171 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr = getelementptr i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 172 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 173 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 174 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 175 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 176 'zext' 'zext_ln1115' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln1115 = mul i29 %r_V_1, i29 %zext_ln1115"   --->   Operation 177 'mul' 'mul_ln1115' <Predicate = (!icmp_ln1497)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 178 [1/2] (6.91ns)   --->   "%mul_ln1115 = mul i29 %r_V_1, i29 %zext_ln1115"   --->   Operation 178 'mul' 'mul_ln1115' <Predicate = (!icmp_ln1497)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i24 @_ssdm_op_PartSelect.i24.i29.i32.i32, i29 %mul_ln1115, i32 5, i32 28"   --->   Operation 179 'partselect' 'tmp_39' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %mul_ln1115, i32 25, i32 28"   --->   Operation 180 'partselect' 'a' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.46>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i24 %tmp_39"   --->   Operation 181 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln1115, i32 28"   --->   Operation 182 'bitselect' 'tmp_40' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_41 = partselect i23 @_ssdm_op_PartSelect.i23.i29.i32.i32, i29 %mul_ln1115, i32 6, i32 28"   --->   Operation 183 'partselect' 'tmp_41' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%sf = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i5.i23, i5 16, i23 %tmp_41"   --->   Operation 184 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_42 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i5.i24, i5 16, i24 %tmp_39"   --->   Operation 185 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1333 = zext i28 %sf"   --->   Operation 186 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln1333 = select i1 %tmp_40, i29 %tmp_42, i29 %zext_ln1333"   --->   Operation 187 'select' 'select_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_43 = partselect i20 @_ssdm_op_PartSelect.i20.i29.i32.i32, i29 %mul_ln1115, i32 5, i32 24"   --->   Operation 188 'partselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%lhs = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i20.i8, i20 %tmp_43, i8 0"   --->   Operation 189 'bitconcatenate' 'lhs' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1192 = zext i28 %lhs"   --->   Operation 190 'zext' 'zext_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (2.46ns) (out node of the LUT)   --->   "%ret_V_3 = add i29 %zext_ln1192, i29 %select_ln1333"   --->   Operation 191 'add' 'ret_V_3' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %a"   --->   Operation 192 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 193 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_24 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 193 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %a" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 194 'zext' 'zext_ln186' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i32 0, i32 %zext_ln186" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 195 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 196 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 4.57>
ST_7 : Operation 197 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_24 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 197 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 198 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i18 %logn_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:251]   --->   Operation 199 'zext' 'zext_ln251' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (2.25ns)   --->   "%add_ln703 = add i22 %zext_ln251, i22 %log_sum_V"   --->   Operation 200 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_24 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 201 'mul' 'r_V_24' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln1193 = zext i28 %r_V_24"   --->   Operation 202 'zext' 'zext_ln1193' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 203 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.45>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%b_exp_012 = phi i5 %select_ln731_13, void, i5 8, void %_ZN9ap_ufixedILi29ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 7, void, i5 6, void, i5 5, void, i5 4, void, i5 3, void, i5 2, void, i5 1, void, i5 0, void, i5 31, void, i5 30, void, i5 29, void, i5 28, void, i5 27, void, i5 26, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 204 'phi' 'b_exp_012' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %b_exp_012"   --->   Operation 205 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (6.43ns)   --->   "%r_V = mul i28 %sext_ln1118, i28 2907269"   --->   Operation 206 'mul' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 207 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %ret_V, i32 14, i32 28"   --->   Operation 208 'partselect' 'tmp_44' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i9 @_ssdm_op_PartSelect.i9.i29.i32.i32, i29 %ret_V, i32 20, i32 28"   --->   Operation 209 'partselect' 'tmp_45' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1115_1 = zext i9 %tmp_45"   --->   Operation 210 'zext' 'zext_ln1115_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (4.35ns)   --->   "%r_V_25 = mul i18 %zext_ln1115_1, i18 %zext_ln1115_1"   --->   Operation 211 'mul' 'r_V_25' <Predicate = (!icmp_ln1497)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%r_V_s = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %r_V_25, i32 1, i32 17"   --->   Operation 212 'partselect' 'r_V_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i22 @_ssdm_op_PartSelect.i22.i28.i32.i32, i28 %r_V, i32 6, i32 27"   --->   Operation 213 'partselect' 'tmp_46' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %tmp_44, i10 0"   --->   Operation 214 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1193_1 = zext i25 %lhs_V"   --->   Operation 215 'zext' 'zext_ln1193_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1193_2 = zext i17 %r_V_s"   --->   Operation 216 'zext' 'zext_ln1193_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (2.34ns)   --->   "%ret_V_2 = sub i26 %zext_ln1193_1, i26 %zext_ln1193_2"   --->   Operation 217 'sub' 'ret_V_2' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_2, i32 10, i32 25"   --->   Operation 218 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i16 %trunc_ln5"   --->   Operation 219 'sext' 'sext_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i22.i6, i22 %tmp_46, i6 0"   --->   Operation 220 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln"   --->   Operation 221 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln703"   --->   Operation 222 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i29 %sext_ln703, i29 %sext_ln708"   --->   Operation 223 'add' 'add_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 224 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%log_base_V_2 = add i29 %add_ln703_1, i29 %sext_ln703_1"   --->   Operation 224 'add' 'log_base_V_2' <Predicate = (!icmp_ln1497)> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %log_base_V_2, i32 28"   --->   Operation 225 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.05>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %p_Result_6, i15 16384"   --->   Operation 226 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %shl_ln1"   --->   Operation 227 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (2.46ns)   --->   "%log_base_V = add i29 %log_base_V_2, i29 %sext_ln703_2"   --->   Operation 228 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %log_base_V, i32 15, i32 28"   --->   Operation 229 'partselect' 'r_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i14 %r_V_5"   --->   Operation 230 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln1497)> <Delay = 1.58>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_6 = phi i16 %sext_ln708_1, void %_ZN9ap_ufixedILi36ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi35ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i16 32768, void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 232 'phi' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln793 = ret i16 %r_V_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:793]   --->   Operation 233 'ret' 'ret_ln793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_log_inverse_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln499                                                                            (specpipeline  ) [ 000000000000]
x_read                                                                                        (read          ) [ 000000000000]
icmp_ln1497                                                                                   (icmp          ) [ 011111111111]
br_ln703                                                                                      (br            ) [ 011111111111]
trunc_ln640                                                                                   (trunc         ) [ 000000000000]
p_Result_5                                                                                    (bitconcatenate) [ 011000000000]
tmp                                                                                           (partselect    ) [ 000000000000]
and_ln                                                                                        (bitconcatenate) [ 000000000000]
icmp_ln731                                                                                    (icmp          ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_23                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298                                                                                  (trunc         ) [ 000000000000]
tmp_1                                                                                         (bitselect     ) [ 000000000000]
tmp_2                                                                                         (partselect    ) [ 000000000000]
and_ln731_1                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_1                                                                                  (icmp          ) [ 000000000000]
tmp_3                                                                                         (bitselect     ) [ 000000000000]
xor_ln731                                                                                     (xor           ) [ 000000000000]
select_ln731                                                                                  (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_26                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_1                                                                                (trunc         ) [ 000000000000]
tmp_4                                                                                         (bitselect     ) [ 000000000000]
tmp_5                                                                                         (partselect    ) [ 000000000000]
and_ln731_2                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_2                                                                                  (icmp          ) [ 000000000000]
tmp_6                                                                                         (bitselect     ) [ 000000000000]
xor_ln731_1                                                                                   (xor           ) [ 000000000000]
select_ln731_1                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_27                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_2                                                                                (trunc         ) [ 000000000000]
tmp_7                                                                                         (bitselect     ) [ 000000000000]
tmp_8                                                                                         (partselect    ) [ 000000000000]
and_ln731_3                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_3                                                                                  (icmp          ) [ 000000000000]
tmp_9                                                                                         (bitselect     ) [ 000000000000]
xor_ln731_2                                                                                   (xor           ) [ 000000000000]
select_ln731_2                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_28                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_3                                                                                (trunc         ) [ 000000000000]
tmp_10                                                                                        (bitselect     ) [ 000000000000]
tmp_s                                                                                         (partselect    ) [ 000000000000]
and_ln731_4                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_4                                                                                  (icmp          ) [ 000000000000]
tmp_11                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_3                                                                                   (xor           ) [ 000000000000]
select_ln731_3                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_29                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_4                                                                                (trunc         ) [ 000000000000]
tmp_12                                                                                        (bitselect     ) [ 000000000000]
tmp_13                                                                                        (partselect    ) [ 000000000000]
and_ln731_5                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_5                                                                                  (icmp          ) [ 000000000000]
tmp_14                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_4                                                                                   (xor           ) [ 000000000000]
select_ln731_4                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_30                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_5                                                                                (trunc         ) [ 000000000000]
tmp_15                                                                                        (bitselect     ) [ 000000000000]
tmp_16                                                                                        (partselect    ) [ 000000000000]
and_ln731_6                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_6                                                                                  (icmp          ) [ 000000000000]
tmp_17                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_5                                                                                   (xor           ) [ 000000000000]
select_ln731_5                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_31                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_6                                                                                (trunc         ) [ 000000000000]
tmp_18                                                                                        (bitselect     ) [ 000000000000]
tmp_19                                                                                        (partselect    ) [ 000000000000]
and_ln731_7                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_7                                                                                  (icmp          ) [ 000000000000]
tmp_20                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_6                                                                                   (xor           ) [ 000000000000]
select_ln731_6                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_32                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_7                                                                                (trunc         ) [ 000000000000]
tmp_21                                                                                        (bitselect     ) [ 000000000000]
tmp_22                                                                                        (partselect    ) [ 000000000000]
and_ln731_8                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_8                                                                                  (icmp          ) [ 000000000000]
tmp_23                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_7                                                                                   (xor           ) [ 000000000000]
select_ln731_7                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_33                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_8                                                                                (trunc         ) [ 000000000000]
tmp_24                                                                                        (bitselect     ) [ 000000000000]
tmp_25                                                                                        (partselect    ) [ 000000000000]
and_ln731_9                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_9                                                                                  (icmp          ) [ 000000000000]
tmp_26                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_8                                                                                   (xor           ) [ 000000000000]
select_ln731_8                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_34                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_9                                                                                (trunc         ) [ 000000000000]
tmp_27                                                                                        (bitselect     ) [ 000000000000]
tmp_28                                                                                        (partselect    ) [ 000000000000]
and_ln731_s                                                                                   (bitconcatenate) [ 000000000000]
icmp_ln731_10                                                                                 (icmp          ) [ 000000000000]
tmp_29                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_9                                                                                   (xor           ) [ 000000000000]
select_ln731_9                                                                                (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_35                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_10                                                                               (trunc         ) [ 000000000000]
tmp_30                                                                                        (bitselect     ) [ 000000000000]
tmp_31                                                                                        (partselect    ) [ 000000000000]
and_ln731_10                                                                                  (bitconcatenate) [ 000000000000]
icmp_ln731_11                                                                                 (icmp          ) [ 000000000000]
tmp_32                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_10                                                                                  (xor           ) [ 000000000000]
select_ln731_10                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_36                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_12                                                                               (trunc         ) [ 000000000000]
tmp_33                                                                                        (bitselect     ) [ 000000000000]
tmp_34                                                                                        (partselect    ) [ 000000000000]
and_ln731_11                                                                                  (bitconcatenate) [ 000000000000]
icmp_ln731_12                                                                                 (icmp          ) [ 000000000000]
tmp_35                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_11                                                                                  (xor           ) [ 000000000000]
select_ln731_11                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_37                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_13                                                                               (trunc         ) [ 000000000000]
trunc_ln1298_s                                                                                (bitconcatenate) [ 000000000000]
tmp_36                                                                                        (bitselect     ) [ 000000000000]
icmp_ln731_13                                                                                 (icmp          ) [ 000000000000]
tmp_37                                                                                        (bitselect     ) [ 000000000000]
xor_ln731_12                                                                                  (xor           ) [ 000000000000]
select_ln731_12                                                                               (select        ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_38                                                                                        (bitconcatenate) [ 011000000000]
trunc_ln1298_14                                                                               (trunc         ) [ 000000000000]
xor_ln731_13                                                                                  (xor           ) [ 000000000000]
tmp_38                                                                                        (bitselect     ) [ 000000000000]
and_ln731                                                                                     (and           ) [ 010000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_39                                                                                        (bitconcatenate) [ 000000000000]
select_ln731_13                                                                               (select        ) [ 011111111100]
select_ln731_14                                                                               (select        ) [ 011000000000]
br_ln731                                                                                      (br            ) [ 011111111100]
r_V_1                                                                                         (phi           ) [ 011111000000]
p_Result_s                                                                                    (bitselect     ) [ 011000000000]
br_ln748                                                                                      (br            ) [ 000000000000]
p_Result_3                                                                                    (partselect    ) [ 000000000000]
br_ln0                                                                                        (br            ) [ 000000000000]
p_Result_2                                                                                    (partselect    ) [ 000000000000]
br_ln748                                                                                      (br            ) [ 000000000000]
index0_V                                                                                      (phi           ) [ 000000000000]
zext_ln756                                                                                    (zext          ) [ 000000000000]
log_apfixed_reduce_log_inverse_lut_table_array_V_addr                                         (getelementptr ) [ 010100000000]
log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr (getelementptr ) [ 010100000000]
b_frac_tilde_inverse_V                                                                        (load          ) [ 010010000000]
log_sum_V                                                                                     (load          ) [ 010011110000]
zext_ln1115                                                                                   (zext          ) [ 010001000000]
mul_ln1115                                                                                    (mul           ) [ 010000100000]
tmp_39                                                                                        (partselect    ) [ 010000100000]
a                                                                                             (partselect    ) [ 010000100000]
zext_ln1118                                                                                   (zext          ) [ 010000011000]
tmp_40                                                                                        (bitselect     ) [ 000000000000]
tmp_41                                                                                        (partselect    ) [ 000000000000]
sf                                                                                            (bitconcatenate) [ 000000000000]
tmp_42                                                                                        (bitconcatenate) [ 000000000000]
zext_ln1333                                                                                   (zext          ) [ 000000000000]
select_ln1333                                                                                 (select        ) [ 000000000000]
tmp_43                                                                                        (partselect    ) [ 000000000000]
lhs                                                                                           (bitconcatenate) [ 000000000000]
zext_ln1192                                                                                   (zext          ) [ 000000000000]
ret_V_3                                                                                       (add           ) [ 010000011100]
zext_ln1116                                                                                   (zext          ) [ 010000011000]
zext_ln186                                                                                    (zext          ) [ 000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr  (getelementptr ) [ 010000010000]
logn_V                                                                                        (load          ) [ 000000000000]
zext_ln251                                                                                    (zext          ) [ 000000000000]
add_ln703                                                                                     (add           ) [ 010000001110]
r_V_24                                                                                        (mul           ) [ 000000000000]
zext_ln1193                                                                                   (zext          ) [ 010000000100]
b_exp_012                                                                                     (phi           ) [ 011111111100]
sext_ln1118                                                                                   (sext          ) [ 000000000000]
r_V                                                                                           (mul           ) [ 000000000000]
ret_V                                                                                         (sub           ) [ 000000000000]
tmp_44                                                                                        (partselect    ) [ 010000000010]
tmp_45                                                                                        (partselect    ) [ 000000000000]
zext_ln1115_1                                                                                 (zext          ) [ 000000000000]
r_V_25                                                                                        (mul           ) [ 000000000000]
r_V_s                                                                                         (partselect    ) [ 010000000010]
tmp_46                                                                                        (partselect    ) [ 010000000010]
lhs_V                                                                                         (bitconcatenate) [ 000000000000]
zext_ln1193_1                                                                                 (zext          ) [ 000000000000]
zext_ln1193_2                                                                                 (zext          ) [ 000000000000]
ret_V_2                                                                                       (sub           ) [ 000000000000]
trunc_ln5                                                                                     (partselect    ) [ 000000000000]
sext_ln708                                                                                    (sext          ) [ 000000000000]
shl_ln                                                                                        (bitconcatenate) [ 000000000000]
sext_ln703                                                                                    (sext          ) [ 000000000000]
sext_ln703_1                                                                                  (sext          ) [ 000000000000]
add_ln703_1                                                                                   (add           ) [ 000000000000]
log_base_V_2                                                                                  (add           ) [ 010000000001]
p_Result_6                                                                                    (bitselect     ) [ 010000000001]
shl_ln1                                                                                       (bitconcatenate) [ 000000000000]
sext_ln703_2                                                                                  (sext          ) [ 000000000000]
log_base_V                                                                                    (add           ) [ 000000000000]
r_V_5                                                                                         (partselect    ) [ 000000000000]
sext_ln708_1                                                                                  (sext          ) [ 000000000000]
br_ln0                                                                                        (br            ) [ 000000000000]
r_V_6                                                                                         (phi           ) [ 011111111111]
ret_ln793                                                                                     (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_apfixed_reduce_log_inverse_lut_table_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i1.i15.i13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i2.i26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i15.i14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i14.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i13.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i12.i17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i10.i19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i9.i20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i8.i21"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i7.i22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i6.i23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i5.i24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i4.i25"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i3.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i2.i27"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i1.i28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i5.i23"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i20.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i22.i6"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="x_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="22" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="r_V_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="29" slack="2"/>
<pin id="275" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_V_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="29" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="29" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="29" slack="1"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="29" slack="1"/>
<pin id="284" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="8" bw="29" slack="1"/>
<pin id="286" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="10" bw="29" slack="1"/>
<pin id="288" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="12" bw="29" slack="1"/>
<pin id="290" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="14" bw="29" slack="1"/>
<pin id="292" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="16" bw="29" slack="1"/>
<pin id="294" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="18" bw="29" slack="1"/>
<pin id="296" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="20" bw="29" slack="1"/>
<pin id="298" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="22" bw="29" slack="1"/>
<pin id="300" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="24" bw="29" slack="1"/>
<pin id="302" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="26" bw="29" slack="1"/>
<pin id="304" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="28" bw="29" slack="1"/>
<pin id="306" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="30" bw="29" slack="1"/>
<pin id="308" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="32" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="index0_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="313" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="index0_V (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="index0_V_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index0_V/2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="b_exp_012_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="8"/>
<pin id="322" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="b_exp_012 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="b_exp_012_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="8"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="5" slack="8"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="4" slack="8"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="4" slack="8"/>
<pin id="346" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="8" bw="4" slack="8"/>
<pin id="348" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="10" bw="4" slack="8"/>
<pin id="350" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="12" bw="3" slack="8"/>
<pin id="352" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="14" bw="3" slack="8"/>
<pin id="354" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="16" bw="1" slack="8"/>
<pin id="356" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="18" bw="1" slack="8"/>
<pin id="358" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="20" bw="1" slack="8"/>
<pin id="360" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="22" bw="2" slack="8"/>
<pin id="362" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="24" bw="3" slack="8"/>
<pin id="364" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="26" bw="3" slack="8"/>
<pin id="366" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="28" bw="4" slack="8"/>
<pin id="368" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="30" bw="4" slack="8"/>
<pin id="370" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="32" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_exp_012/9 "/>
</bind>
</comp>

<comp id="387" class="1005" name="r_V_6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="10"/>
<pin id="389" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="r_V_6 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="r_V_6_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="16" slack="10"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_6/11 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln1497_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln640_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="29" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="15" slack="0"/>
<pin id="412" dir="0" index="3" bw="1" slack="0"/>
<pin id="413" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="5" slack="0"/>
<pin id="423" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="28" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln731_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="28" slack="0"/>
<pin id="438" dir="0" index="1" bw="27" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="r_V_23_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="29" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_23/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln1298_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="5" slack="0"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln731_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="28" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln731_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="28" slack="0"/>
<pin id="482" dir="0" index="1" bw="27" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln731_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln731_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="r_V_26_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="29" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_26/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln1298_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_1/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="0" index="3" bw="5" slack="0"/>
<pin id="533" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln731_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="28" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_2/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln731_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="28" slack="0"/>
<pin id="548" dir="0" index="1" bw="27" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_2/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xor_ln731_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_1/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln731_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_1/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="r_V_27_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="29" slack="0"/>
<pin id="576" dir="0" index="1" bw="13" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_27/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln1298_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_2/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_8_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="0" index="3" bw="5" slack="0"/>
<pin id="599" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="and_ln731_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="28" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_3/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln731_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="28" slack="0"/>
<pin id="614" dir="0" index="1" bw="27" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_3/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_9_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln731_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_2/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln731_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_2/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="r_V_28_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="29" slack="0"/>
<pin id="642" dir="0" index="1" bw="12" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_28/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln1298_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_3/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_s_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln731_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="28" slack="0"/>
<pin id="672" dir="0" index="1" bw="2" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_4/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln731_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="28" slack="0"/>
<pin id="680" dir="0" index="1" bw="27" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_4/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_11_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="xor_ln731_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_3/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="select_ln731_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_3/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="r_V_29_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="29" slack="0"/>
<pin id="708" dir="0" index="1" bw="11" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_29/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln1298_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_4/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_12_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="0"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_13_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="0" index="3" bw="5" slack="0"/>
<pin id="731" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="and_ln731_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="28" slack="0"/>
<pin id="738" dir="0" index="1" bw="2" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_5/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln731_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="28" slack="0"/>
<pin id="746" dir="0" index="1" bw="27" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_5/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_14_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="xor_ln731_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_4/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln731_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_4/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="r_V_30_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="29" slack="0"/>
<pin id="774" dir="0" index="1" bw="10" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_30/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln1298_5_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_5/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_15_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="0"/>
<pin id="787" dir="0" index="2" bw="5" slack="0"/>
<pin id="788" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_16_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="0" index="1" bw="16" slack="0"/>
<pin id="795" dir="0" index="2" bw="4" slack="0"/>
<pin id="796" dir="0" index="3" bw="5" slack="0"/>
<pin id="797" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln731_6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="28" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_6/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="icmp_ln731_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="28" slack="0"/>
<pin id="812" dir="0" index="1" bw="27" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_6/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_17_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln731_5_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_5/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln731_5_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_5/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="r_V_31_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="29" slack="0"/>
<pin id="840" dir="0" index="1" bw="9" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_31/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln1298_6_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_6/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_18_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="16" slack="0"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_19_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="0"/>
<pin id="861" dir="0" index="2" bw="4" slack="0"/>
<pin id="862" dir="0" index="3" bw="4" slack="0"/>
<pin id="863" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="868" class="1004" name="and_ln731_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="28" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_7/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln731_7_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="28" slack="0"/>
<pin id="878" dir="0" index="1" bw="27" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_7/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_20_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="0" index="2" bw="4" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="xor_ln731_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_6/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln731_6_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_6/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="r_V_32_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="29" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_32/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln1298_7_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="0"/>
<pin id="914" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_7/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_21_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="16" slack="0"/>
<pin id="919" dir="0" index="2" bw="4" slack="0"/>
<pin id="920" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_22_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="0"/>
<pin id="927" dir="0" index="2" bw="4" slack="0"/>
<pin id="928" dir="0" index="3" bw="4" slack="0"/>
<pin id="929" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="934" class="1004" name="and_ln731_8_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="28" slack="0"/>
<pin id="936" dir="0" index="1" bw="2" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_8/1 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln731_8_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="28" slack="0"/>
<pin id="944" dir="0" index="1" bw="27" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_8/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_23_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="16" slack="0"/>
<pin id="951" dir="0" index="2" bw="4" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln731_7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_7/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln731_7_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="0" index="2" bw="1" slack="0"/>
<pin id="966" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_7/1 "/>
</bind>
</comp>

<comp id="970" class="1004" name="r_V_33_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="29" slack="0"/>
<pin id="972" dir="0" index="1" bw="7" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_33/1 "/>
</bind>
</comp>

<comp id="978" class="1004" name="trunc_ln1298_8_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_8/1 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_24_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="16" slack="0"/>
<pin id="985" dir="0" index="2" bw="4" slack="0"/>
<pin id="986" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_25_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="2" slack="0"/>
<pin id="992" dir="0" index="1" bw="16" slack="0"/>
<pin id="993" dir="0" index="2" bw="4" slack="0"/>
<pin id="994" dir="0" index="3" bw="4" slack="0"/>
<pin id="995" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="and_ln731_9_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="28" slack="0"/>
<pin id="1002" dir="0" index="1" bw="2" slack="0"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_9/1 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp_ln731_9_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="28" slack="0"/>
<pin id="1010" dir="0" index="1" bw="27" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_9/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_26_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="16" slack="0"/>
<pin id="1017" dir="0" index="2" bw="4" slack="0"/>
<pin id="1018" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="xor_ln731_8_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_8/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln731_8_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="0" index="2" bw="1" slack="0"/>
<pin id="1032" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_8/1 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="r_V_34_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="29" slack="0"/>
<pin id="1038" dir="0" index="1" bw="6" slack="0"/>
<pin id="1039" dir="0" index="2" bw="1" slack="0"/>
<pin id="1040" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_34/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln1298_9_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="0"/>
<pin id="1046" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_9/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_27_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="16" slack="0"/>
<pin id="1051" dir="0" index="2" bw="4" slack="0"/>
<pin id="1052" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_28_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="2" slack="0"/>
<pin id="1058" dir="0" index="1" bw="16" slack="0"/>
<pin id="1059" dir="0" index="2" bw="3" slack="0"/>
<pin id="1060" dir="0" index="3" bw="4" slack="0"/>
<pin id="1061" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="and_ln731_s_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="28" slack="0"/>
<pin id="1068" dir="0" index="1" bw="2" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_s/1 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln731_10_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="28" slack="0"/>
<pin id="1076" dir="0" index="1" bw="27" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_10/1 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_29_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="16" slack="0"/>
<pin id="1083" dir="0" index="2" bw="4" slack="0"/>
<pin id="1084" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="xor_ln731_9_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_9/1 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="select_ln731_9_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_9/1 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="r_V_35_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="29" slack="0"/>
<pin id="1104" dir="0" index="1" bw="5" slack="0"/>
<pin id="1105" dir="0" index="2" bw="1" slack="0"/>
<pin id="1106" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_35/1 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="trunc_ln1298_10_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="0"/>
<pin id="1112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_10/1 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_30_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="16" slack="0"/>
<pin id="1117" dir="0" index="2" bw="4" slack="0"/>
<pin id="1118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_31_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="2" slack="0"/>
<pin id="1124" dir="0" index="1" bw="16" slack="0"/>
<pin id="1125" dir="0" index="2" bw="3" slack="0"/>
<pin id="1126" dir="0" index="3" bw="3" slack="0"/>
<pin id="1127" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="and_ln731_10_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="28" slack="0"/>
<pin id="1134" dir="0" index="1" bw="2" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_10/1 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln731_11_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="28" slack="0"/>
<pin id="1142" dir="0" index="1" bw="27" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_11/1 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_32_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="16" slack="0"/>
<pin id="1149" dir="0" index="2" bw="3" slack="0"/>
<pin id="1150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="xor_ln731_10_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_10/1 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="select_ln731_10_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="0" index="2" bw="1" slack="0"/>
<pin id="1164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_10/1 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="r_V_36_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="29" slack="0"/>
<pin id="1170" dir="0" index="1" bw="4" slack="0"/>
<pin id="1171" dir="0" index="2" bw="1" slack="0"/>
<pin id="1172" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_36/1 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="trunc_ln1298_12_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_12/1 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_33_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="16" slack="0"/>
<pin id="1183" dir="0" index="2" bw="3" slack="0"/>
<pin id="1184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_34_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="2" slack="0"/>
<pin id="1190" dir="0" index="1" bw="16" slack="0"/>
<pin id="1191" dir="0" index="2" bw="1" slack="0"/>
<pin id="1192" dir="0" index="3" bw="3" slack="0"/>
<pin id="1193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="and_ln731_11_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="28" slack="0"/>
<pin id="1200" dir="0" index="1" bw="2" slack="0"/>
<pin id="1201" dir="0" index="2" bw="1" slack="0"/>
<pin id="1202" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_11/1 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="icmp_ln731_12_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="28" slack="0"/>
<pin id="1208" dir="0" index="1" bw="27" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_12/1 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_35_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="16" slack="0"/>
<pin id="1215" dir="0" index="2" bw="3" slack="0"/>
<pin id="1216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="xor_ln731_11_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_11/1 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="select_ln731_11_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="0" index="2" bw="1" slack="0"/>
<pin id="1230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_11/1 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="r_V_37_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="29" slack="0"/>
<pin id="1236" dir="0" index="1" bw="3" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_37/1 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="trunc_ln1298_13_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_13/1 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="trunc_ln1298_s_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="28" slack="0"/>
<pin id="1248" dir="0" index="1" bw="2" slack="0"/>
<pin id="1249" dir="0" index="2" bw="1" slack="0"/>
<pin id="1250" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1298_s/1 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_36_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="16" slack="0"/>
<pin id="1257" dir="0" index="2" bw="3" slack="0"/>
<pin id="1258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="icmp_ln731_13_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="28" slack="0"/>
<pin id="1264" dir="0" index="1" bw="27" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_13/1 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_37_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="16" slack="0"/>
<pin id="1271" dir="0" index="2" bw="1" slack="0"/>
<pin id="1272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="xor_ln731_12_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_12/1 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="select_ln731_12_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="0" index="2" bw="1" slack="0"/>
<pin id="1286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_12/1 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="r_V_38_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="29" slack="0"/>
<pin id="1292" dir="0" index="1" bw="2" slack="0"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_38/1 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="trunc_ln1298_14_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="0"/>
<pin id="1300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1298_14/1 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="xor_ln731_13_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731_13/1 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_38_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="16" slack="0"/>
<pin id="1311" dir="0" index="2" bw="1" slack="0"/>
<pin id="1312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="and_ln731_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln731/1 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="r_V_39_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="29" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="0" index="2" bw="1" slack="0"/>
<pin id="1326" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_39/1 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="select_ln731_13_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="4" slack="0"/>
<pin id="1333" dir="0" index="2" bw="4" slack="0"/>
<pin id="1334" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_13/1 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="select_ln731_14_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="29" slack="0"/>
<pin id="1341" dir="0" index="2" bw="1" slack="0"/>
<pin id="1342" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731_14/1 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="p_Result_s_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="29" slack="0"/>
<pin id="1349" dir="0" index="2" bw="6" slack="0"/>
<pin id="1350" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="p_Result_3_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="0"/>
<pin id="1356" dir="0" index="1" bw="29" slack="0"/>
<pin id="1357" dir="0" index="2" bw="6" slack="0"/>
<pin id="1358" dir="0" index="3" bw="6" slack="0"/>
<pin id="1359" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="p_Result_2_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="6" slack="0"/>
<pin id="1367" dir="0" index="1" bw="29" slack="0"/>
<pin id="1368" dir="0" index="2" bw="6" slack="0"/>
<pin id="1369" dir="0" index="3" bw="6" slack="0"/>
<pin id="1370" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln756_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="6" slack="0"/>
<pin id="1378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln756/2 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln1115_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="1"/>
<pin id="1384" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/4 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="grp_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="29" slack="2"/>
<pin id="1387" dir="0" index="1" bw="6" slack="0"/>
<pin id="1388" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/4 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_39_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="24" slack="0"/>
<pin id="1393" dir="0" index="1" bw="29" slack="0"/>
<pin id="1394" dir="0" index="2" bw="4" slack="0"/>
<pin id="1395" dir="0" index="3" bw="6" slack="0"/>
<pin id="1396" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="a_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="4" slack="0"/>
<pin id="1403" dir="0" index="1" bw="29" slack="0"/>
<pin id="1404" dir="0" index="2" bw="6" slack="0"/>
<pin id="1405" dir="0" index="3" bw="6" slack="0"/>
<pin id="1406" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="zext_ln1118_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="24" slack="1"/>
<pin id="1413" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_40_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="29" slack="1"/>
<pin id="1417" dir="0" index="2" bw="6" slack="0"/>
<pin id="1418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp_41_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="23" slack="0"/>
<pin id="1423" dir="0" index="1" bw="29" slack="1"/>
<pin id="1424" dir="0" index="2" bw="4" slack="0"/>
<pin id="1425" dir="0" index="3" bw="6" slack="0"/>
<pin id="1426" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sf_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="28" slack="0"/>
<pin id="1432" dir="0" index="1" bw="5" slack="0"/>
<pin id="1433" dir="0" index="2" bw="23" slack="0"/>
<pin id="1434" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/6 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="tmp_42_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="29" slack="0"/>
<pin id="1440" dir="0" index="1" bw="5" slack="0"/>
<pin id="1441" dir="0" index="2" bw="24" slack="1"/>
<pin id="1442" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="zext_ln1333_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="28" slack="0"/>
<pin id="1447" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1333/6 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="select_ln1333_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="0"/>
<pin id="1451" dir="0" index="1" bw="29" slack="0"/>
<pin id="1452" dir="0" index="2" bw="28" slack="0"/>
<pin id="1453" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1333/6 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_43_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="20" slack="0"/>
<pin id="1459" dir="0" index="1" bw="29" slack="1"/>
<pin id="1460" dir="0" index="2" bw="4" slack="0"/>
<pin id="1461" dir="0" index="3" bw="6" slack="0"/>
<pin id="1462" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="lhs_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="28" slack="0"/>
<pin id="1468" dir="0" index="1" bw="20" slack="0"/>
<pin id="1469" dir="0" index="2" bw="1" slack="0"/>
<pin id="1470" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/6 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="zext_ln1192_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="28" slack="0"/>
<pin id="1476" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/6 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="ret_V_3_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="28" slack="0"/>
<pin id="1480" dir="0" index="1" bw="29" slack="0"/>
<pin id="1481" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="zext_ln1116_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="4" slack="1"/>
<pin id="1486" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="zext_ln186_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="4" slack="1"/>
<pin id="1489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/6 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="zext_ln251_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="18" slack="0"/>
<pin id="1493" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/7 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="add_ln703_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="18" slack="0"/>
<pin id="1497" dir="0" index="1" bw="22" slack="4"/>
<pin id="1498" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="sext_ln1118_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="5" slack="0"/>
<pin id="1502" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="r_V_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="5" slack="0"/>
<pin id="1506" dir="0" index="1" bw="23" slack="0"/>
<pin id="1507" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_44_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="15" slack="0"/>
<pin id="1512" dir="0" index="1" bw="29" slack="0"/>
<pin id="1513" dir="0" index="2" bw="5" slack="0"/>
<pin id="1514" dir="0" index="3" bw="6" slack="0"/>
<pin id="1515" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="tmp_45_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="9" slack="0"/>
<pin id="1521" dir="0" index="1" bw="29" slack="0"/>
<pin id="1522" dir="0" index="2" bw="6" slack="0"/>
<pin id="1523" dir="0" index="3" bw="6" slack="0"/>
<pin id="1524" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="zext_ln1115_1_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="9" slack="0"/>
<pin id="1530" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115_1/9 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="r_V_25_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="9" slack="0"/>
<pin id="1534" dir="0" index="1" bw="9" slack="0"/>
<pin id="1535" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/9 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="r_V_s_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="17" slack="0"/>
<pin id="1540" dir="0" index="1" bw="18" slack="0"/>
<pin id="1541" dir="0" index="2" bw="1" slack="0"/>
<pin id="1542" dir="0" index="3" bw="6" slack="0"/>
<pin id="1543" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/9 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="tmp_46_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="22" slack="0"/>
<pin id="1550" dir="0" index="1" bw="28" slack="0"/>
<pin id="1551" dir="0" index="2" bw="4" slack="0"/>
<pin id="1552" dir="0" index="3" bw="6" slack="0"/>
<pin id="1553" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="lhs_V_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="25" slack="0"/>
<pin id="1560" dir="0" index="1" bw="15" slack="1"/>
<pin id="1561" dir="0" index="2" bw="1" slack="0"/>
<pin id="1562" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="zext_ln1193_1_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="25" slack="0"/>
<pin id="1567" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1193_1/10 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="zext_ln1193_2_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="17" slack="1"/>
<pin id="1571" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1193_2/10 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="ret_V_2_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="25" slack="0"/>
<pin id="1574" dir="0" index="1" bw="17" slack="0"/>
<pin id="1575" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="trunc_ln5_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="0"/>
<pin id="1580" dir="0" index="1" bw="26" slack="0"/>
<pin id="1581" dir="0" index="2" bw="5" slack="0"/>
<pin id="1582" dir="0" index="3" bw="6" slack="0"/>
<pin id="1583" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/10 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="sext_ln708_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="16" slack="0"/>
<pin id="1590" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/10 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="shl_ln_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="28" slack="0"/>
<pin id="1594" dir="0" index="1" bw="22" slack="1"/>
<pin id="1595" dir="0" index="2" bw="1" slack="0"/>
<pin id="1596" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="sext_ln703_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="28" slack="0"/>
<pin id="1601" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/10 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="sext_ln703_1_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="22" slack="3"/>
<pin id="1605" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="add_ln703_1_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="28" slack="0"/>
<pin id="1608" dir="0" index="1" bw="16" slack="0"/>
<pin id="1609" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/10 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="log_base_V_2_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="29" slack="0"/>
<pin id="1614" dir="0" index="1" bw="22" slack="0"/>
<pin id="1615" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V_2/10 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="p_Result_6_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="0"/>
<pin id="1620" dir="0" index="1" bw="29" slack="0"/>
<pin id="1621" dir="0" index="2" bw="6" slack="0"/>
<pin id="1622" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="shl_ln1_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="16" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="1"/>
<pin id="1629" dir="0" index="2" bw="15" slack="0"/>
<pin id="1630" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="sext_ln703_2_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="0"/>
<pin id="1635" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/11 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="log_base_V_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="29" slack="1"/>
<pin id="1639" dir="0" index="1" bw="16" slack="0"/>
<pin id="1640" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V/11 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="r_V_5_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="14" slack="0"/>
<pin id="1644" dir="0" index="1" bw="29" slack="0"/>
<pin id="1645" dir="0" index="2" bw="5" slack="0"/>
<pin id="1646" dir="0" index="3" bw="6" slack="0"/>
<pin id="1647" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_5/11 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="sext_ln708_1_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="14" slack="0"/>
<pin id="1654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/11 "/>
</bind>
</comp>

<comp id="1657" class="1007" name="grp_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="24" slack="0"/>
<pin id="1659" dir="0" index="1" bw="4" slack="0"/>
<pin id="1660" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="1661" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_24/6 zext_ln1193/8 ret_V/8 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="icmp_ln1497_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="1"/>
<pin id="1668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="p_Result_5_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="29" slack="1"/>
<pin id="1672" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="r_V_23_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="29" slack="1"/>
<pin id="1680" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="r_V_26_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="29" slack="1"/>
<pin id="1688" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="r_V_27_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="29" slack="1"/>
<pin id="1696" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="r_V_28_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="29" slack="1"/>
<pin id="1704" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="r_V_29_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="29" slack="1"/>
<pin id="1712" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="r_V_30_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="29" slack="1"/>
<pin id="1720" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="r_V_31_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="29" slack="1"/>
<pin id="1728" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="r_V_32_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="29" slack="1"/>
<pin id="1736" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="r_V_33_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="29" slack="1"/>
<pin id="1744" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="r_V_34_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="29" slack="1"/>
<pin id="1752" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="r_V_35_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="29" slack="1"/>
<pin id="1760" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="r_V_36_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="29" slack="1"/>
<pin id="1768" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="r_V_37_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="29" slack="1"/>
<pin id="1776" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="r_V_38_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="29" slack="1"/>
<pin id="1784" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_38 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="select_ln731_13_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="5" slack="8"/>
<pin id="1792" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="select_ln731_13 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="select_ln731_14_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="29" slack="1"/>
<pin id="1797" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="select_ln731_14 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="6" slack="1"/>
<pin id="1805" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="1808" class="1005" name="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="6" slack="1"/>
<pin id="1810" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="1813" class="1005" name="b_frac_tilde_inverse_V_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="6" slack="1"/>
<pin id="1815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="1818" class="1005" name="log_sum_V_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="22" slack="4"/>
<pin id="1820" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="1823" class="1005" name="zext_ln1115_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="29" slack="1"/>
<pin id="1825" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1115 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="mul_ln1115_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="29" slack="1"/>
<pin id="1830" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1115 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="tmp_39_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="24" slack="1"/>
<pin id="1837" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="a_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="4" slack="1"/>
<pin id="1843" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1847" class="1005" name="zext_ln1118_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="28" slack="1"/>
<pin id="1849" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="ret_V_3_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="29" slack="2"/>
<pin id="1854" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="zext_ln1116_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="28" slack="1"/>
<pin id="1859" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="4" slack="1"/>
<pin id="1864" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="1867" class="1005" name="add_ln703_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="22" slack="3"/>
<pin id="1869" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="tmp_44_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="15" slack="1"/>
<pin id="1874" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="r_V_s_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="17" slack="1"/>
<pin id="1879" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_s "/>
</bind>
</comp>

<comp id="1882" class="1005" name="tmp_46_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="22" slack="1"/>
<pin id="1884" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="log_base_V_2_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="29" slack="1"/>
<pin id="1889" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="log_base_V_2 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="p_Result_6_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="1" slack="1"/>
<pin id="1894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="232"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="310"><net_src comp="276" pin="32"/><net_sink comp="273" pin=0"/></net>

<net id="323"><net_src comp="164" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="166" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="168" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="170" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="172" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="174" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="176" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="178" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="180" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="182" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="333"><net_src comp="184" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="334"><net_src comp="186" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="188" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="190" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="337"><net_src comp="192" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="372"><net_src comp="320" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="373"><net_src comp="320" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="374"><net_src comp="320" pin="1"/><net_sink comp="338" pin=6"/></net>

<net id="375"><net_src comp="320" pin="1"/><net_sink comp="338" pin=8"/></net>

<net id="376"><net_src comp="320" pin="1"/><net_sink comp="338" pin=10"/></net>

<net id="377"><net_src comp="320" pin="1"/><net_sink comp="338" pin=12"/></net>

<net id="378"><net_src comp="320" pin="1"/><net_sink comp="338" pin=14"/></net>

<net id="379"><net_src comp="320" pin="1"/><net_sink comp="338" pin=16"/></net>

<net id="380"><net_src comp="320" pin="1"/><net_sink comp="338" pin=18"/></net>

<net id="381"><net_src comp="320" pin="1"/><net_sink comp="338" pin=20"/></net>

<net id="382"><net_src comp="320" pin="1"/><net_sink comp="338" pin=22"/></net>

<net id="383"><net_src comp="320" pin="1"/><net_sink comp="338" pin=24"/></net>

<net id="384"><net_src comp="320" pin="1"/><net_sink comp="338" pin=26"/></net>

<net id="385"><net_src comp="320" pin="1"/><net_sink comp="338" pin=28"/></net>

<net id="386"><net_src comp="320" pin="1"/><net_sink comp="338" pin=30"/></net>

<net id="390"><net_src comp="226" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="228" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="228" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="26" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="228" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="418" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="404" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="228" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="228" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="228" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="32" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="462" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="228" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="454" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="480" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="48" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="450" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="50" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="228" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="228" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="28" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="228" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="44" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="528" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="34" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="228" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="46" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="520" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="546" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="54" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="516" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="56" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="228" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="42" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="228" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="600"><net_src comp="26" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="228" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="52" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="32" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="594" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="34" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="36" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="42" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="228" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="52" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="46" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="586" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="612" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="60" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="582" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="62" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="228" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="42" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="228" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="52" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="666"><net_src comp="26" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="228" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="64" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="32" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="660" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="34" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="36" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="42" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="228" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="58" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="652" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="678" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="648" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="68" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="228" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="42" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="228" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="732"><net_src comp="26" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="228" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="70" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="741"><net_src comp="32" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="726" pin="4"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="34" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="42" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="228" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="64" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="46" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="718" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="744" pin="2"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="72" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="714" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="74" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="228" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="42" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="228" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="64" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="798"><net_src comp="26" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="228" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="76" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="70" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="807"><net_src comp="32" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="792" pin="4"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="34" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="802" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="36" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="42" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="228" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="70" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="46" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="784" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="810" pin="2"/><net_sink comp="830" pin=2"/></net>

<net id="843"><net_src comp="78" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="780" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="80" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="228" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="42" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="228" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="70" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="864"><net_src comp="26" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="228" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="82" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="76" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="873"><net_src comp="32" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="858" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="34" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="868" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="36" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="42" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="228" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="76" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="46" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="850" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="876" pin="2"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="84" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="846" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="86" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="228" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="42" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="228" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="76" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="228" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="88" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="82" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="32" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="924" pin="4"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="34" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="946"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="36" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="42" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="228" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="82" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="46" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="916" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="956" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="942" pin="2"/><net_sink comp="962" pin=2"/></net>

<net id="975"><net_src comp="90" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="912" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="92" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="981"><net_src comp="228" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="42" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="228" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="82" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="996"><net_src comp="26" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="228" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="94" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="88" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1005"><net_src comp="32" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="990" pin="4"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="34" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1012"><net_src comp="1000" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="36" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="42" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="228" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="88" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="1014" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="46" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="982" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="1008" pin="2"/><net_sink comp="1028" pin=2"/></net>

<net id="1041"><net_src comp="96" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="978" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="98" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="228" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="42" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="228" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="88" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1062"><net_src comp="26" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="228" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="100" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="94" pin="0"/><net_sink comp="1056" pin=3"/></net>

<net id="1071"><net_src comp="32" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1056" pin="4"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="34" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="36" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="42" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="228" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="94" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="1080" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="46" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1099"><net_src comp="1048" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="1074" pin="2"/><net_sink comp="1094" pin=2"/></net>

<net id="1107"><net_src comp="102" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1044" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="104" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1113"><net_src comp="228" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="42" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="228" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="94" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1128"><net_src comp="26" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="228" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1130"><net_src comp="106" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1131"><net_src comp="100" pin="0"/><net_sink comp="1122" pin=3"/></net>

<net id="1137"><net_src comp="32" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1122" pin="4"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="34" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1144"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="36" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1151"><net_src comp="42" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="228" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="100" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1158"><net_src comp="1146" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="46" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1165"><net_src comp="1114" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="1154" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1167"><net_src comp="1140" pin="2"/><net_sink comp="1160" pin=2"/></net>

<net id="1173"><net_src comp="108" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="1110" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="110" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1179"><net_src comp="228" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1185"><net_src comp="42" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="228" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="100" pin="0"/><net_sink comp="1180" pin=2"/></net>

<net id="1194"><net_src comp="26" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="228" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1196"><net_src comp="112" pin="0"/><net_sink comp="1188" pin=2"/></net>

<net id="1197"><net_src comp="106" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1203"><net_src comp="32" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1188" pin="4"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="34" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1210"><net_src comp="1198" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="36" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="42" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="228" pin="2"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="106" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1224"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="46" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1231"><net_src comp="1180" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="1206" pin="2"/><net_sink comp="1226" pin=2"/></net>

<net id="1239"><net_src comp="114" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1176" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="34" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1245"><net_src comp="228" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1251"><net_src comp="32" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="34" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1259"><net_src comp="42" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="228" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="106" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="1246" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="36" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="42" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="228" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="112" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1280"><net_src comp="1268" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="46" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1287"><net_src comp="1254" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="1262" pin="2"/><net_sink comp="1282" pin=2"/></net>

<net id="1295"><net_src comp="116" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1242" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="118" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1301"><net_src comp="228" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1298" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="46" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1313"><net_src comp="42" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="228" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="112" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1320"><net_src comp="1308" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1302" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1327"><net_src comp="120" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="1298" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="122" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1335"><net_src comp="1298" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="124" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="126" pin="0"/><net_sink comp="1330" pin=2"/></net>

<net id="1343"><net_src comp="1298" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="1322" pin="3"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="128" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1351"><net_src comp="130" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1352"><net_src comp="276" pin="32"/><net_sink comp="1346" pin=1"/></net>

<net id="1353"><net_src comp="132" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1360"><net_src comp="134" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="276" pin="32"/><net_sink comp="1354" pin=1"/></net>

<net id="1362"><net_src comp="136" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1363"><net_src comp="138" pin="0"/><net_sink comp="1354" pin=3"/></net>

<net id="1364"><net_src comp="1354" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="1371"><net_src comp="134" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1372"><net_src comp="276" pin="32"/><net_sink comp="1365" pin=1"/></net>

<net id="1373"><net_src comp="140" pin="0"/><net_sink comp="1365" pin=2"/></net>

<net id="1374"><net_src comp="142" pin="0"/><net_sink comp="1365" pin=3"/></net>

<net id="1375"><net_src comp="1365" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="1379"><net_src comp="314" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1389"><net_src comp="273" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1382" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1397"><net_src comp="144" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="1385" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1399"><net_src comp="88" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1400"><net_src comp="132" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1407"><net_src comp="146" pin="0"/><net_sink comp="1401" pin=0"/></net>

<net id="1408"><net_src comp="1385" pin="2"/><net_sink comp="1401" pin=1"/></net>

<net id="1409"><net_src comp="148" pin="0"/><net_sink comp="1401" pin=2"/></net>

<net id="1410"><net_src comp="132" pin="0"/><net_sink comp="1401" pin=3"/></net>

<net id="1419"><net_src comp="130" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="132" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1427"><net_src comp="150" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1428"><net_src comp="82" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1429"><net_src comp="132" pin="0"/><net_sink comp="1421" pin=3"/></net>

<net id="1435"><net_src comp="152" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="154" pin="0"/><net_sink comp="1430" pin=1"/></net>

<net id="1437"><net_src comp="1421" pin="4"/><net_sink comp="1430" pin=2"/></net>

<net id="1443"><net_src comp="102" pin="0"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="154" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1448"><net_src comp="1430" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1454"><net_src comp="1414" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1455"><net_src comp="1438" pin="3"/><net_sink comp="1449" pin=1"/></net>

<net id="1456"><net_src comp="1445" pin="1"/><net_sink comp="1449" pin=2"/></net>

<net id="1463"><net_src comp="156" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="88" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1465"><net_src comp="158" pin="0"/><net_sink comp="1457" pin=3"/></net>

<net id="1471"><net_src comp="160" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="1457" pin="4"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="162" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1477"><net_src comp="1466" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="1474" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="1449" pin="3"/><net_sink comp="1478" pin=1"/></net>

<net id="1490"><net_src comp="1487" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1494"><net_src comp="267" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1499"><net_src comp="1491" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1503"><net_src comp="338" pin="32"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="1500" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="194" pin="0"/><net_sink comp="1504" pin=1"/></net>

<net id="1516"><net_src comp="196" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="30" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1518"><net_src comp="132" pin="0"/><net_sink comp="1510" pin=3"/></net>

<net id="1525"><net_src comp="198" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="200" pin="0"/><net_sink comp="1519" pin=2"/></net>

<net id="1527"><net_src comp="132" pin="0"/><net_sink comp="1519" pin=3"/></net>

<net id="1531"><net_src comp="1519" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1536"><net_src comp="1528" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1528" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1544"><net_src comp="202" pin="0"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1546"><net_src comp="112" pin="0"/><net_sink comp="1538" pin=2"/></net>

<net id="1547"><net_src comp="204" pin="0"/><net_sink comp="1538" pin=3"/></net>

<net id="1554"><net_src comp="206" pin="0"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="1504" pin="2"/><net_sink comp="1548" pin=1"/></net>

<net id="1556"><net_src comp="82" pin="0"/><net_sink comp="1548" pin=2"/></net>

<net id="1557"><net_src comp="142" pin="0"/><net_sink comp="1548" pin=3"/></net>

<net id="1563"><net_src comp="208" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1564"><net_src comp="210" pin="0"/><net_sink comp="1558" pin=2"/></net>

<net id="1568"><net_src comp="1558" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1576"><net_src comp="1565" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="1569" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1584"><net_src comp="212" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1585"><net_src comp="1572" pin="2"/><net_sink comp="1578" pin=1"/></net>

<net id="1586"><net_src comp="58" pin="0"/><net_sink comp="1578" pin=2"/></net>

<net id="1587"><net_src comp="148" pin="0"/><net_sink comp="1578" pin=3"/></net>

<net id="1591"><net_src comp="1578" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1597"><net_src comp="214" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="216" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1602"><net_src comp="1592" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1610"><net_src comp="1599" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="1588" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="1616"><net_src comp="1606" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1617"><net_src comp="1603" pin="1"/><net_sink comp="1612" pin=1"/></net>

<net id="1623"><net_src comp="130" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="1612" pin="2"/><net_sink comp="1618" pin=1"/></net>

<net id="1625"><net_src comp="132" pin="0"/><net_sink comp="1618" pin=2"/></net>

<net id="1631"><net_src comp="218" pin="0"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="220" pin="0"/><net_sink comp="1626" pin=2"/></net>

<net id="1636"><net_src comp="1626" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1641"><net_src comp="1633" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="1648"><net_src comp="222" pin="0"/><net_sink comp="1642" pin=0"/></net>

<net id="1649"><net_src comp="1637" pin="2"/><net_sink comp="1642" pin=1"/></net>

<net id="1650"><net_src comp="224" pin="0"/><net_sink comp="1642" pin=2"/></net>

<net id="1651"><net_src comp="132" pin="0"/><net_sink comp="1642" pin=3"/></net>

<net id="1655"><net_src comp="1642" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1662"><net_src comp="1411" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1663"><net_src comp="1484" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="1664"><net_src comp="1657" pin="3"/><net_sink comp="1510" pin=1"/></net>

<net id="1665"><net_src comp="1657" pin="3"/><net_sink comp="1519" pin=1"/></net>

<net id="1669"><net_src comp="398" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="408" pin="4"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1681"><net_src comp="442" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="1689"><net_src comp="508" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="1697"><net_src comp="574" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="1705"><net_src comp="640" pin="3"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="276" pin=10"/></net>

<net id="1713"><net_src comp="706" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="276" pin=12"/></net>

<net id="1721"><net_src comp="772" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="276" pin=14"/></net>

<net id="1729"><net_src comp="838" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="276" pin=16"/></net>

<net id="1737"><net_src comp="904" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="276" pin=18"/></net>

<net id="1745"><net_src comp="970" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="276" pin=20"/></net>

<net id="1753"><net_src comp="1036" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="276" pin=22"/></net>

<net id="1761"><net_src comp="1102" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="276" pin=24"/></net>

<net id="1769"><net_src comp="1168" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="276" pin=26"/></net>

<net id="1777"><net_src comp="1234" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="276" pin=28"/></net>

<net id="1785"><net_src comp="1290" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="276" pin=30"/></net>

<net id="1793"><net_src comp="1330" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1798"><net_src comp="1338" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1806"><net_src comp="234" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1811"><net_src comp="247" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1816"><net_src comp="241" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1821"><net_src comp="254" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1826"><net_src comp="1382" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1831"><net_src comp="1385" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1833"><net_src comp="1828" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1834"><net_src comp="1828" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1838"><net_src comp="1391" pin="4"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1840"><net_src comp="1835" pin="1"/><net_sink comp="1438" pin=2"/></net>

<net id="1844"><net_src comp="1401" pin="4"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1846"><net_src comp="1841" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1850"><net_src comp="1411" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1855"><net_src comp="1478" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1860"><net_src comp="1484" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="1865"><net_src comp="260" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1870"><net_src comp="1495" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1875"><net_src comp="1510" pin="4"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1880"><net_src comp="1538" pin="4"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1885"><net_src comp="1548" pin="4"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1890"><net_src comp="1612" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1895"><net_src comp="1618" pin="3"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1626" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: log<16, 9> : x | {1 }
	Port: log<16, 9> : log_apfixed_reduce_log_inverse_lut_table_array_V | {2 3 }
	Port: log<16, 9> : log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V | {2 3 }
	Port: log<16, 9> : log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {6 7 }
  - Chain level:
	State 1
		br_ln703 : 1
		p_Result_5 : 1
		and_ln : 1
		icmp_ln731 : 2
		br_ln731 : 3
		r_V_23 : 1
		and_ln731_1 : 1
		icmp_ln731_1 : 2
		xor_ln731 : 1
		select_ln731 : 3
		br_ln731 : 4
		r_V_26 : 1
		and_ln731_2 : 1
		icmp_ln731_2 : 2
		xor_ln731_1 : 1
		select_ln731_1 : 3
		br_ln731 : 4
		r_V_27 : 1
		and_ln731_3 : 1
		icmp_ln731_3 : 2
		xor_ln731_2 : 1
		select_ln731_2 : 3
		br_ln731 : 4
		r_V_28 : 1
		and_ln731_4 : 1
		icmp_ln731_4 : 2
		xor_ln731_3 : 1
		select_ln731_3 : 3
		br_ln731 : 4
		r_V_29 : 1
		and_ln731_5 : 1
		icmp_ln731_5 : 2
		xor_ln731_4 : 1
		select_ln731_4 : 3
		br_ln731 : 4
		r_V_30 : 1
		and_ln731_6 : 1
		icmp_ln731_6 : 2
		xor_ln731_5 : 1
		select_ln731_5 : 3
		br_ln731 : 4
		r_V_31 : 1
		and_ln731_7 : 1
		icmp_ln731_7 : 2
		xor_ln731_6 : 1
		select_ln731_6 : 3
		br_ln731 : 4
		r_V_32 : 1
		and_ln731_8 : 1
		icmp_ln731_8 : 2
		xor_ln731_7 : 1
		select_ln731_7 : 3
		br_ln731 : 4
		r_V_33 : 1
		and_ln731_9 : 1
		icmp_ln731_9 : 2
		xor_ln731_8 : 1
		select_ln731_8 : 3
		br_ln731 : 4
		r_V_34 : 1
		and_ln731_s : 1
		icmp_ln731_10 : 2
		xor_ln731_9 : 1
		select_ln731_9 : 3
		br_ln731 : 4
		r_V_35 : 1
		and_ln731_10 : 1
		icmp_ln731_11 : 2
		xor_ln731_10 : 1
		select_ln731_10 : 3
		br_ln731 : 4
		r_V_36 : 1
		and_ln731_11 : 1
		icmp_ln731_12 : 2
		xor_ln731_11 : 1
		select_ln731_11 : 3
		br_ln731 : 4
		r_V_37 : 1
		trunc_ln1298_s : 1
		icmp_ln731_13 : 2
		xor_ln731_12 : 1
		select_ln731_12 : 3
		br_ln731 : 4
		r_V_38 : 1
		xor_ln731_13 : 1
		and_ln731 : 1
		br_ln731 : 1
		r_V_39 : 1
		select_ln731_13 : 1
		select_ln731_14 : 2
	State 2
		p_Result_s : 1
		br_ln748 : 2
		p_Result_3 : 1
		p_Result_2 : 1
		index0_V : 2
		zext_ln756 : 3
		log_apfixed_reduce_log_inverse_lut_table_array_V_addr : 4
		b_frac_tilde_inverse_V : 5
		log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr : 4
		log_sum_V : 5
	State 3
	State 4
		mul_ln1115 : 1
	State 5
		tmp_39 : 1
		a : 1
	State 6
		sf : 1
		zext_ln1333 : 2
		select_ln1333 : 3
		lhs : 1
		zext_ln1192 : 2
		ret_V_3 : 4
		r_V_24 : 1
		log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
	State 7
		zext_ln251 : 1
		add_ln703 : 2
	State 8
		zext_ln1193 : 1
		ret_V : 2
	State 9
		sext_ln1118 : 1
		r_V : 2
		tmp_44 : 1
		tmp_45 : 1
		zext_ln1115_1 : 2
		r_V_25 : 3
		r_V_s : 4
		tmp_46 : 3
	State 10
		zext_ln1193_1 : 1
		ret_V_2 : 2
		trunc_ln5 : 3
		sext_ln708 : 4
		sext_ln703 : 1
		add_ln703_1 : 5
		log_base_V_2 : 6
		p_Result_6 : 7
	State 11
		sext_ln703_2 : 1
		log_base_V : 2
		r_V_5 : 3
		sext_ln708_1 : 4
		r_V_6 : 5
		ret_ln793 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln1497_fu_398   |    0    |    0    |    13   |
|          |    icmp_ln731_fu_436    |    0    |    0    |    16   |
|          |   icmp_ln731_1_fu_480   |    0    |    0    |    16   |
|          |   icmp_ln731_2_fu_546   |    0    |    0    |    16   |
|          |   icmp_ln731_3_fu_612   |    0    |    0    |    16   |
|          |   icmp_ln731_4_fu_678   |    0    |    0    |    16   |
|          |   icmp_ln731_5_fu_744   |    0    |    0    |    16   |
|   icmp   |   icmp_ln731_6_fu_810   |    0    |    0    |    16   |
|          |   icmp_ln731_7_fu_876   |    0    |    0    |    16   |
|          |   icmp_ln731_8_fu_942   |    0    |    0    |    16   |
|          |   icmp_ln731_9_fu_1008  |    0    |    0    |    16   |
|          |  icmp_ln731_10_fu_1074  |    0    |    0    |    16   |
|          |  icmp_ln731_11_fu_1140  |    0    |    0    |    16   |
|          |  icmp_ln731_12_fu_1206  |    0    |    0    |    16   |
|          |  icmp_ln731_13_fu_1262  |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |       grp_fu_1385       |    0    |    95   |    46   |
|    mul   |       r_V_fu_1504       |    1    |    0    |    31   |
|          |      r_V_25_fu_1532     |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |     ret_V_3_fu_1478     |    0    |    0    |    36   |
|          |    add_ln703_fu_1495    |    0    |    0    |    29   |
|    add   |   add_ln703_1_fu_1606   |    0    |    0    |    29   |
|          |   log_base_V_2_fu_1612  |    0    |    0    |    29   |
|          |    log_base_V_fu_1637   |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln731_fu_500   |    0    |    0    |    2    |
|          |  select_ln731_1_fu_566  |    0    |    0    |    2    |
|          |  select_ln731_2_fu_632  |    0    |    0    |    2    |
|          |  select_ln731_3_fu_698  |    0    |    0    |    2    |
|          |  select_ln731_4_fu_764  |    0    |    0    |    2    |
|          |  select_ln731_5_fu_830  |    0    |    0    |    2    |
|          |  select_ln731_6_fu_896  |    0    |    0    |    2    |
|  select  |  select_ln731_7_fu_962  |    0    |    0    |    2    |
|          |  select_ln731_8_fu_1028 |    0    |    0    |    2    |
|          |  select_ln731_9_fu_1094 |    0    |    0    |    2    |
|          | select_ln731_10_fu_1160 |    0    |    0    |    2    |
|          | select_ln731_11_fu_1226 |    0    |    0    |    2    |
|          | select_ln731_12_fu_1282 |    0    |    0    |    2    |
|          | select_ln731_13_fu_1330 |    0    |    0    |    4    |
|          | select_ln731_14_fu_1338 |    0    |    0    |    29   |
|          |  select_ln1333_fu_1449  |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     ret_V_2_fu_1572     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln731_fu_494    |    0    |    0    |    2    |
|          |    xor_ln731_1_fu_560   |    0    |    0    |    2    |
|          |    xor_ln731_2_fu_626   |    0    |    0    |    2    |
|          |    xor_ln731_3_fu_692   |    0    |    0    |    2    |
|          |    xor_ln731_4_fu_758   |    0    |    0    |    2    |
|          |    xor_ln731_5_fu_824   |    0    |    0    |    2    |
|    xor   |    xor_ln731_6_fu_890   |    0    |    0    |    2    |
|          |    xor_ln731_7_fu_956   |    0    |    0    |    2    |
|          |   xor_ln731_8_fu_1022   |    0    |    0    |    2    |
|          |   xor_ln731_9_fu_1088   |    0    |    0    |    2    |
|          |   xor_ln731_10_fu_1154  |    0    |    0    |    2    |
|          |   xor_ln731_11_fu_1220  |    0    |    0    |    2    |
|          |   xor_ln731_12_fu_1276  |    0    |    0    |    2    |
|          |   xor_ln731_13_fu_1302  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |    and_ln731_fu_1316    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_1657       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_228   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln640_fu_404   |    0    |    0    |    0    |
|          |   trunc_ln1298_fu_450   |    0    |    0    |    0    |
|          |  trunc_ln1298_1_fu_516  |    0    |    0    |    0    |
|          |  trunc_ln1298_2_fu_582  |    0    |    0    |    0    |
|          |  trunc_ln1298_3_fu_648  |    0    |    0    |    0    |
|          |  trunc_ln1298_4_fu_714  |    0    |    0    |    0    |
|          |  trunc_ln1298_5_fu_780  |    0    |    0    |    0    |
|   trunc  |  trunc_ln1298_6_fu_846  |    0    |    0    |    0    |
|          |  trunc_ln1298_7_fu_912  |    0    |    0    |    0    |
|          |  trunc_ln1298_8_fu_978  |    0    |    0    |    0    |
|          |  trunc_ln1298_9_fu_1044 |    0    |    0    |    0    |
|          | trunc_ln1298_10_fu_1110 |    0    |    0    |    0    |
|          | trunc_ln1298_12_fu_1176 |    0    |    0    |    0    |
|          | trunc_ln1298_13_fu_1242 |    0    |    0    |    0    |
|          | trunc_ln1298_14_fu_1298 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_5_fu_408    |    0    |    0    |    0    |
|          |      and_ln_fu_428      |    0    |    0    |    0    |
|          |      r_V_23_fu_442      |    0    |    0    |    0    |
|          |    and_ln731_1_fu_472   |    0    |    0    |    0    |
|          |      r_V_26_fu_508      |    0    |    0    |    0    |
|          |    and_ln731_2_fu_538   |    0    |    0    |    0    |
|          |      r_V_27_fu_574      |    0    |    0    |    0    |
|          |    and_ln731_3_fu_604   |    0    |    0    |    0    |
|          |      r_V_28_fu_640      |    0    |    0    |    0    |
|          |    and_ln731_4_fu_670   |    0    |    0    |    0    |
|          |      r_V_29_fu_706      |    0    |    0    |    0    |
|          |    and_ln731_5_fu_736   |    0    |    0    |    0    |
|          |      r_V_30_fu_772      |    0    |    0    |    0    |
|          |    and_ln731_6_fu_802   |    0    |    0    |    0    |
|          |      r_V_31_fu_838      |    0    |    0    |    0    |
|          |    and_ln731_7_fu_868   |    0    |    0    |    0    |
|          |      r_V_32_fu_904      |    0    |    0    |    0    |
|bitconcatenate|    and_ln731_8_fu_934   |    0    |    0    |    0    |
|          |      r_V_33_fu_970      |    0    |    0    |    0    |
|          |   and_ln731_9_fu_1000   |    0    |    0    |    0    |
|          |      r_V_34_fu_1036     |    0    |    0    |    0    |
|          |   and_ln731_s_fu_1066   |    0    |    0    |    0    |
|          |      r_V_35_fu_1102     |    0    |    0    |    0    |
|          |   and_ln731_10_fu_1132  |    0    |    0    |    0    |
|          |      r_V_36_fu_1168     |    0    |    0    |    0    |
|          |   and_ln731_11_fu_1198  |    0    |    0    |    0    |
|          |      r_V_37_fu_1234     |    0    |    0    |    0    |
|          |  trunc_ln1298_s_fu_1246 |    0    |    0    |    0    |
|          |      r_V_38_fu_1290     |    0    |    0    |    0    |
|          |      r_V_39_fu_1322     |    0    |    0    |    0    |
|          |        sf_fu_1430       |    0    |    0    |    0    |
|          |      tmp_42_fu_1438     |    0    |    0    |    0    |
|          |       lhs_fu_1466       |    0    |    0    |    0    |
|          |      lhs_V_fu_1558      |    0    |    0    |    0    |
|          |      shl_ln_fu_1592     |    0    |    0    |    0    |
|          |     shl_ln1_fu_1626     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_418       |    0    |    0    |    0    |
|          |       tmp_2_fu_462      |    0    |    0    |    0    |
|          |       tmp_5_fu_528      |    0    |    0    |    0    |
|          |       tmp_8_fu_594      |    0    |    0    |    0    |
|          |       tmp_s_fu_660      |    0    |    0    |    0    |
|          |      tmp_13_fu_726      |    0    |    0    |    0    |
|          |      tmp_16_fu_792      |    0    |    0    |    0    |
|          |      tmp_19_fu_858      |    0    |    0    |    0    |
|          |      tmp_22_fu_924      |    0    |    0    |    0    |
|          |      tmp_25_fu_990      |    0    |    0    |    0    |
|          |      tmp_28_fu_1056     |    0    |    0    |    0    |
|          |      tmp_31_fu_1122     |    0    |    0    |    0    |
|partselect|      tmp_34_fu_1188     |    0    |    0    |    0    |
|          |    p_Result_3_fu_1354   |    0    |    0    |    0    |
|          |    p_Result_2_fu_1365   |    0    |    0    |    0    |
|          |      tmp_39_fu_1391     |    0    |    0    |    0    |
|          |        a_fu_1401        |    0    |    0    |    0    |
|          |      tmp_41_fu_1421     |    0    |    0    |    0    |
|          |      tmp_43_fu_1457     |    0    |    0    |    0    |
|          |      tmp_44_fu_1510     |    0    |    0    |    0    |
|          |      tmp_45_fu_1519     |    0    |    0    |    0    |
|          |      r_V_s_fu_1538      |    0    |    0    |    0    |
|          |      tmp_46_fu_1548     |    0    |    0    |    0    |
|          |    trunc_ln5_fu_1578    |    0    |    0    |    0    |
|          |      r_V_5_fu_1642      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_454      |    0    |    0    |    0    |
|          |       tmp_3_fu_486      |    0    |    0    |    0    |
|          |       tmp_4_fu_520      |    0    |    0    |    0    |
|          |       tmp_6_fu_552      |    0    |    0    |    0    |
|          |       tmp_7_fu_586      |    0    |    0    |    0    |
|          |       tmp_9_fu_618      |    0    |    0    |    0    |
|          |      tmp_10_fu_652      |    0    |    0    |    0    |
|          |      tmp_11_fu_684      |    0    |    0    |    0    |
|          |      tmp_12_fu_718      |    0    |    0    |    0    |
|          |      tmp_14_fu_750      |    0    |    0    |    0    |
|          |      tmp_15_fu_784      |    0    |    0    |    0    |
|          |      tmp_17_fu_816      |    0    |    0    |    0    |
|          |      tmp_18_fu_850      |    0    |    0    |    0    |
|          |      tmp_20_fu_882      |    0    |    0    |    0    |
| bitselect|      tmp_21_fu_916      |    0    |    0    |    0    |
|          |      tmp_23_fu_948      |    0    |    0    |    0    |
|          |      tmp_24_fu_982      |    0    |    0    |    0    |
|          |      tmp_26_fu_1014     |    0    |    0    |    0    |
|          |      tmp_27_fu_1048     |    0    |    0    |    0    |
|          |      tmp_29_fu_1080     |    0    |    0    |    0    |
|          |      tmp_30_fu_1114     |    0    |    0    |    0    |
|          |      tmp_32_fu_1146     |    0    |    0    |    0    |
|          |      tmp_33_fu_1180     |    0    |    0    |    0    |
|          |      tmp_35_fu_1212     |    0    |    0    |    0    |
|          |      tmp_36_fu_1254     |    0    |    0    |    0    |
|          |      tmp_37_fu_1268     |    0    |    0    |    0    |
|          |      tmp_38_fu_1308     |    0    |    0    |    0    |
|          |    p_Result_s_fu_1346   |    0    |    0    |    0    |
|          |      tmp_40_fu_1414     |    0    |    0    |    0    |
|          |    p_Result_6_fu_1618   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln756_fu_1376   |    0    |    0    |    0    |
|          |   zext_ln1115_fu_1382   |    0    |    0    |    0    |
|          |   zext_ln1118_fu_1411   |    0    |    0    |    0    |
|          |   zext_ln1333_fu_1445   |    0    |    0    |    0    |
|          |   zext_ln1192_fu_1474   |    0    |    0    |    0    |
|   zext   |   zext_ln1116_fu_1484   |    0    |    0    |    0    |
|          |    zext_ln186_fu_1487   |    0    |    0    |    0    |
|          |    zext_ln251_fu_1491   |    0    |    0    |    0    |
|          |  zext_ln1115_1_fu_1528  |    0    |    0    |    0    |
|          |  zext_ln1193_1_fu_1565  |    0    |    0    |    0    |
|          |  zext_ln1193_2_fu_1569  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1118_fu_1500   |    0    |    0    |    0    |
|          |    sext_ln708_fu_1588   |    0    |    0    |    0    |
|   sext   |    sext_ln703_fu_1599   |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_1603  |    0    |    0    |    0    |
|          |   sext_ln703_2_fu_1633  |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1652  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    95   |   674   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------------------------+--------+
|                                                                                                      |   FF   |
+------------------------------------------------------------------------------------------------------+--------+
|                                              a_reg_1841                                              |    4   |
|                                          add_ln703_reg_1867                                          |   22   |
|                                           b_exp_012_reg_320                                          |    5   |
|                                    b_frac_tilde_inverse_V_reg_1813                                   |    6   |
|                                         icmp_ln1497_reg_1666                                         |    1   |
|                                           index0_V_reg_311                                           |    6   |
|log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr_reg_1808|    6   |
|                    log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1803                    |    6   |
| log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1862|    4   |
|                                         log_base_V_2_reg_1887                                        |   29   |
|                                          log_sum_V_reg_1818                                          |   22   |
|                                          mul_ln1115_reg_1828                                         |   29   |
|                                          p_Result_5_reg_1670                                         |   29   |
|                                          p_Result_6_reg_1892                                         |    1   |
|                                             r_V_1_reg_273                                            |   29   |
|                                            r_V_23_reg_1678                                           |   29   |
|                                            r_V_26_reg_1686                                           |   29   |
|                                            r_V_27_reg_1694                                           |   29   |
|                                            r_V_28_reg_1702                                           |   29   |
|                                            r_V_29_reg_1710                                           |   29   |
|                                            r_V_30_reg_1718                                           |   29   |
|                                            r_V_31_reg_1726                                           |   29   |
|                                            r_V_32_reg_1734                                           |   29   |
|                                            r_V_33_reg_1742                                           |   29   |
|                                            r_V_34_reg_1750                                           |   29   |
|                                            r_V_35_reg_1758                                           |   29   |
|                                            r_V_36_reg_1766                                           |   29   |
|                                            r_V_37_reg_1774                                           |   29   |
|                                            r_V_38_reg_1782                                           |   29   |
|                                             r_V_6_reg_387                                            |   16   |
|                                            r_V_s_reg_1877                                            |   17   |
|                                           ret_V_3_reg_1852                                           |   29   |
|                                       select_ln731_13_reg_1790                                       |    5   |
|                                       select_ln731_14_reg_1795                                       |   29   |
|                                            tmp_39_reg_1835                                           |   24   |
|                                            tmp_44_reg_1872                                           |   15   |
|                                            tmp_46_reg_1882                                           |   22   |
|                                         zext_ln1115_reg_1823                                         |   29   |
|                                         zext_ln1116_reg_1857                                         |   28   |
|                                         zext_ln1118_reg_1847                                         |   28   |
+------------------------------------------------------------------------------------------------------+--------+
|                                                 Total                                                |   847  |
+------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_254 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   4  |    8   ||    9    |
| b_exp_012_reg_320 |  p0  |  15  |   5  |   75   ||    25   |
|    grp_fu_1385    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1657    |  p0  |   3  |  24  |   72   ||    14   |
|    grp_fu_1657    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   199  || 11.8906 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   95   |   674  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   84   |
|  Register |    -   |    -   |   847  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   942  |   758  |
+-----------+--------+--------+--------+--------+
