#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 17 15:16:51 2024
# Process ID: 14480
# Current directory: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27332 D:\BaiduSyncdisk\Project\RISC-V\single-cycle processor-upset\single-cycle processor\single-cycle processor.xpr
# Log file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/vivado.log
# Journal file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 801.859 ; gain = 154.934
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/BaiduSyncdisk/Project/RISC-V/single-cycle -notrace
couldn't read file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 17 16:32:09 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 860.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cpu_behav -key {Behavioral:sim_1:Functional:tb_top_cpu} -tclbatch {tb_top_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 892.168 ; gain = 31.387
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 893.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:74]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 893.156 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.230 ; gain = 65.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'risc_v' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (2#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'rw_type' does not match port width (3) of module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-226] default block is never used [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:51]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (3#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'rw_type' does not match port width (4) of module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:74]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (5#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-324] index 32 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 33 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 34 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 35 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 36 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 37 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 38 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 39 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 40 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 41 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 42 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 43 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 44 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 45 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 46 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 47 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 48 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 49 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 50 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 51 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 52 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 53 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 54 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 55 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 56 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 57 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 58 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 59 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 60 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 61 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 62 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 63 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 64 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 65 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 66 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 67 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 68 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 69 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 70 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 71 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 72 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 73 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 74 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 75 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 76 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 77 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 78 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 79 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 80 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 81 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 82 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 83 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 84 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 85 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 86 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 87 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 88 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 89 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 90 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 91 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 92 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 93 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 94 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 95 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 96 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 97 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 98 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 99 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 100 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 101 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 102 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 103 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 104 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 105 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 106 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 107 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 108 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 109 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 110 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 111 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 112 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 113 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 114 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 115 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 116 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 117 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 118 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 119 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 120 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 121 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 122 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 123 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 124 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 125 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 126 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 127 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 128 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 129 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 130 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-324] index 131 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5788] Register regs_reg[31] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[30] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[29] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[28] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[27] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[26] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[25] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[24] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[23] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[22] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[21] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[20] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[19] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[18] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[17] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[16] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[15] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[14] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[13] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[12] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[11] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[10] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[9] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[8] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[7] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[6] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[5] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[4] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[3] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[2] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[1] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
WARNING: [Synth 8-5788] Register regs_reg[0] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:179]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (8#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:179]
INFO: [Synth 8-6157] synthesizing module 'ADD' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:199]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (9#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:199]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-6104] Input port 'mem_wr_data' has an internal driver [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:103]
INFO: [Synth 8-6155] done synthesizing module 'risc_v' (11#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../single-cycle processor.srcs/sim_1/new/rom_inst_bin.txt'; please make sure the file is added to project and has read permission, ignoring [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:12]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (13#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (14#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design data_mem has unconnected port rd_en
WARNING: [Synth 8-3331] design datapath has unconnected port inst[31]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[30]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[29]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[28]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[27]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[26]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[25]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[24]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[23]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[22]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[21]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[20]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[19]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[18]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[17]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[16]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[15]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[14]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[13]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[12]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[11]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[10]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[9]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[8]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[7]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[6]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[5]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[4]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[3]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[2]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[1]
WARNING: [Synth 8-3331] design datapath has unconnected port inst[0]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[6]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[5]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[4]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[3]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[2]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[1]
WARNING: [Synth 8-3331] design datapath has unconnected port opcode[0]
WARNING: [Synth 8-3331] design datapath has unconnected port func3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port func3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port func3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[6]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[5]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[4]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[3]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[2]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[1]
WARNING: [Synth 8-3331] design datapath has unconnected port func7[0]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1101.098 ; gain = 166.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[31] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[30] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[29] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[28] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[27] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[26] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[25] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[24] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[23] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[22] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[21] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[20] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[19] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[18] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[17] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[16] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[15] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[14] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[13] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[12] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[11] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[10] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[9] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[8] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[7] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[6] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[5] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[4] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[3] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[2] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[1] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[31] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[30] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[29] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[28] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[27] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[26] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[25] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[24] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[23] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[22] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[21] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[20] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[19] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[18] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[17] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[16] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[15] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[14] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[13] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[12] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[11] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[10] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[9] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[8] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[7] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[6] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[5] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[4] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[3] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[2] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[1] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.098 ; gain = 166.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.098 ; gain = 166.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1609.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1786.840 ; gain = 852.359
35 Infos, 379 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1786.840 ; gain = 852.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 16:36:52 2024...
