

================================================================
== Vitis HLS Report for 'fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84'
================================================================
* Date:           Thu Jan 27 12:47:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1357|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      491|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      491|     1453|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1245_1_fu_505_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_2_fu_547_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_3_fu_553_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_4_fu_595_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_5_fu_601_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_6_fu_643_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_7_fu_649_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1245_fu_499_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln712_100_fu_559_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_101_fu_564_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_102_fu_577_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_103_fu_582_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_104_fu_607_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_105_fu_612_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_106_fu_626_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_107_fu_631_p2           |         +|   0|  0|  38|          31|          31|
    |add_ln712_93_fu_465_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_94_fu_479_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_95_fu_485_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_96_fu_511_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_97_fu_517_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_98_fu_530_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_99_fu_534_p2            |         +|   0|  0|  38|          31|          31|
    |add_ln712_fu_459_p2               |         +|   0|  0|  38|          31|          31|
    |iter_2_fu_156_p2                  |         +|   0|  0|  39|          32|           2|
    |iter_fu_381_p2                    |         +|   0|  0|  39|          32|           1|
    |r_V_87_fu_283_p2                  |         -|   0|  0|  53|           1|          46|
    |r_V_88_fu_307_p2                  |         -|   0|  0|  53|           1|          46|
    |r_V_90_fu_365_p2                  |         -|   0|  0|  53|           1|          46|
    |r_V_93_fu_245_p2                  |         -|   0|  0|  53|           1|          46|
    |r_V_fu_259_p2                     |         -|   0|  0|  53|           1|          46|
    |ret_V_fu_331_p2                   |         -|   0|  0|  53|           1|          46|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_89                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |tmp_nbreadreq_fu_96_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln215_fu_397_p2              |      icmp|   0|  0|  19|          30|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1357|         865|        1046|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_iter1_phi_fu_136_p6   |  14|          3|   32|         96|
    |ap_phi_mux_iter_1_phi_fu_149_p4  |  14|          3|   32|         96|
    |fftOutData_local2_blk_n          |   9|          2|    1|          2|
    |fftOutData_local_blk_n           |   9|          2|    1|          2|
    |iter1_reg_132                    |   9|          2|   32|         64|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  96|         21|  102|        269|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln215_reg_875       |   1|   0|    1|          0|
    |iter1_reg_132            |  32|   0|   32|          0|
    |iter_reg_870             |  32|   0|   32|          0|
    |p_val_V_62_reg_834       |  30|   0|   31|          1|
    |p_val_V_63_reg_840       |  30|   0|   31|          1|
    |p_val_V_64_reg_846       |  30|   0|   31|          1|
    |p_val_V_65_reg_852       |  30|   0|   31|          1|
    |p_val_V_66_reg_858       |  30|   0|   31|          1|
    |p_val_V_67_reg_864       |  30|   0|   31|          1|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_78_reg_804           |  30|   0|   30|          0|
    |tmp_79_reg_809           |  30|   0|   30|          0|
    |tmp_80_reg_814           |  30|   0|   30|          0|
    |tmp_81_reg_819           |  30|   0|   30|          0|
    |tmp_82_reg_824           |  30|   0|   30|          0|
    |tmp_83_reg_829           |  30|   0|   30|          0|
    |tmp_reg_790              |   1|   0|    1|          0|
    |tmp_s_reg_799            |  30|   0|   30|          0|
    |trunc_ln717_reg_794      |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 491|   0|  497|          6|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                                                                            Source Object                                                                                            |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<32, 18, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >84|  return value|
|fftOutData_local2_dout     |   in|  256|     ap_fifo|                                                                                                                                                                                    fftOutData_local2|       pointer|
|fftOutData_local2_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                    fftOutData_local2|       pointer|
|fftOutData_local2_read     |  out|    1|     ap_fifo|                                                                                                                                                                                    fftOutData_local2|       pointer|
|fftOutData_local_din       |  out|  256|     ap_fifo|                                                                                                                                                                                     fftOutData_local|       pointer|
|fftOutData_local_full_n    |   in|    1|     ap_fifo|                                                                                                                                                                                     fftOutData_local|       pointer|
|fftOutData_local_write     |  out|    1|     ap_fifo|                                                                                                                                                                                     fftOutData_local|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

