#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan  5 02:37:29 2019
# Process ID: 4698
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2
# Command line: vivado
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.3 [current_project]
set_property  ip_repo_paths  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado_ip_repo [current_project]
update_ip_catalog
update_ip_catalog -add_ip /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/hls_designs/be_vhls_prj/IPXACTExport/impl/ip/xilinx_com_hls_hls_xfft2real_1_0.zip -repo_path /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado_ip_repo
update_ip_catalog -add_ip /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/impl/ip/xilinx_com_hls_hls_real2xfft_1_0.zip -repo_path /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab2/vivado_ip_repo
create_bd_design "Zynq_RealFFT"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property -dict [list CONFIG.transform_length {512} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.aresetn {true} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {2}] [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_xfft2real:1.0 hls_xfft2real_0
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_real2xfft:1.0 hls_real2xfft_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
save_bd_design
set_property location {4 877 -47} [get_bd_cells xfft_0]
set_property location {4 840 -288} [get_bd_cells hls_real2xfft_0]
set_property location {3 1016 -274} [get_bd_cells hls_real2xfft_0]
connect_bd_intf_net [get_bd_intf_pins hls_real2xfft_0/dout] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
save_bd_design
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins hls_xfft2real_0/din]
set_property location {2 640 -73} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins hls_xfft2real_0/dout] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
group_bd_cells RealFFT [get_bd_cells hls_real2xfft_0] [get_bd_cells hls_xfft2real_0] [get_bd_cells xfft_0] [get_bd_cells axis_subset_converter_0]
save_bd_design
startgroup
create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 RealFFT/realfft_s_axis_din
connect_bd_intf_net [get_bd_intf_pins RealFFT/realfft_s_axis_din] [get_bd_intf_pins RealFFT/hls_real2xfft_0/din_V_V]
endgroup
startgroup
create_bd_pin -dir I RealFFT/aclk
connect_bd_net [get_bd_pins RealFFT/aclk] [get_bd_pins RealFFT/hls_real2xfft_0/ap_clk]
endgroup
startgroup
create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 RealFFT/realfft_m_axis_dout
connect_bd_intf_net [get_bd_intf_pins RealFFT/realfft_m_axis_dout] [get_bd_intf_pins RealFFT/axis_subset_converter_0/M_AXIS]
endgroup
startgroup
create_bd_pin -dir I RealFFT/aresetn
connect_bd_net [get_bd_pins RealFFT/aresetn] [get_bd_pins RealFFT/hls_real2xfft_0/ap_rst_n]
endgroup
startgroup
connect_bd_net [get_bd_pins RealFFT/aresetn] [get_bd_pins RealFFT/xfft_0/aresetn]
endgroup
connect_bd_net [get_bd_pins RealFFT/aclk] [get_bd_pins RealFFT/xfft_0/aclk]
connect_bd_net [get_bd_pins RealFFT/aclk] [get_bd_pins RealFFT/hls_xfft2real_0/ap_clk]
connect_bd_net [get_bd_pins RealFFT/aresetn] [get_bd_pins RealFFT/hls_xfft2real_0/ap_rst_n]
connect_bd_net [get_bd_pins RealFFT/aclk] [get_bd_pins RealFFT/axis_subset_converter_0/aclk]
connect_bd_net [get_bd_pins RealFFT/aresetn] [get_bd_pins RealFFT/axis_subset_converter_0/aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 RealFFT/xlconstant_0
endgroup
connect_bd_net [get_bd_pins RealFFT/xlconstant_0/dout] [get_bd_pins RealFFT/hls_real2xfft_0/ap_start]
connect_bd_net [get_bd_pins RealFFT/xlconstant_0/dout] [get_bd_pins RealFFT/hls_xfft2real_0/ap_start]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 703 -39} [get_bd_cells RealFFT]
set_property location {1 790 -218} [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.preset {ZC702}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {1} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {16} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {128} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {128}] [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
save_bd_design
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
