
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v' to AST representation.
Generating RTLIL representation for module `\myproject_mul_16s_8ns_24_2_0'.
Generating RTLIL representation for module `\myproject_mul_16s_8ns_24_2_0_MulnS_5'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: myproject_mul_16s_8ns_24_2_0_MulnS_5
root of   1 design levels: myproject_mul_16s_8ns_24_2_0
Automatically selected myproject_mul_16s_8ns_24_2_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \myproject_mul_16s_8ns_24_2_0
Used module:     \myproject_mul_16s_8ns_24_2_0_MulnS_5

2.3. Analyzing design hierarchy..
Top module:  \myproject_mul_16s_8ns_24_2_0
Used module:     \myproject_mul_16s_8ns_24_2_0_MulnS_5
Removed 0 unused modules.
Warning: Resizing cell port myproject_mul_16s_8ns_24_2_0.myproject_mul_16s_8ns_24_2_0_MulnS_5_U.p from 1 bits to 24 bits.
Warning: Resizing cell port myproject_mul_16s_8ns_24_2_0.myproject_mul_16s_8ns_24_2_0_MulnS_5_U.b from 1 bits to 8 bits.
Warning: Resizing cell port myproject_mul_16s_8ns_24_2_0.myproject_mul_16s_8ns_24_2_0_MulnS_5_U.a from 1 bits to 16 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\myproject_mul_16s_8ns_24_2_0_MulnS_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v:42$2'.
     1/1: $0\p[23:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\myproject_mul_16s_8ns_24_2_0_MulnS_5.\p' using process `\myproject_mul_16s_8ns_24_2_0_MulnS_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v:42$2'.
  created $dff cell `$procdff$6' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\myproject_mul_16s_8ns_24_2_0_MulnS_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v:42$2'.
Removing empty process `myproject_mul_16s_8ns_24_2_0_MulnS_5.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v:42$2'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_8ns_24_2_0_MulnS_5.
Optimizing module myproject_mul_16s_8ns_24_2_0.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_8ns_24_2_0_MulnS_5.
Optimizing module myproject_mul_16s_8ns_24_2_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0_MulnS_5'.
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject_mul_16s_8ns_24_2_0_MulnS_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \myproject_mul_16s_8ns_24_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject_mul_16s_8ns_24_2_0_MulnS_5.
  Optimizing cells in module \myproject_mul_16s_8ns_24_2_0.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0_MulnS_5'.
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6 ($dff) from module myproject_mul_16s_8ns_24_2_0_MulnS_5 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v:41$1_Y, Q = \p).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject_mul_16s_8ns_24_2_0_MulnS_5..
Finding unused cells or wires in module \myproject_mul_16s_8ns_24_2_0..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_8ns_24_2_0.
Optimizing module myproject_mul_16s_8ns_24_2_0_MulnS_5.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject_mul_16s_8ns_24_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \myproject_mul_16s_8ns_24_2_0_MulnS_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject_mul_16s_8ns_24_2_0.
  Optimizing cells in module \myproject_mul_16s_8ns_24_2_0_MulnS_5.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0'.
Finding identical cells in module `\myproject_mul_16s_8ns_24_2_0_MulnS_5'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject_mul_16s_8ns_24_2_0..
Finding unused cells or wires in module \myproject_mul_16s_8ns_24_2_0_MulnS_5..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_8ns_24_2_0.
Optimizing module myproject_mul_16s_8ns_24_2_0_MulnS_5.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== myproject_mul_16s_8ns_24_2_0 ===

   Number of wires:                  7
   Number of wire bits:             29
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== myproject_mul_16s_8ns_24_2_0_MulnS_5 ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          24
     $mul                           24

=== design hierarchy ===

   myproject_mul_16s_8ns_24_2_0      1
     myproject_mul_16s_8ns_24_2_0_MulnS_5      0

   Number of wires:                  7
   Number of wire bits:             29
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 21e5b0920b, CPU: user 0.04s system 0.00s, MEM: 11.23 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 49% 4x opt_expr (0 sec), 12% 3x opt_merge (0 sec), ...
