/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bus_compTMR.v                                                                 *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 16/08/2022 12:58:09                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/mopshub_top_board_canakari_ftrim/hdl   *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -c tmrg.cfg -vvv  *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: bus_comp.v                                                                             *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-08-12 10:00:43                                                *
 *           File Size         : 748                                                                *
 *           MD5 hash          : c027361f29e995ef0a6fc8c964138ddf                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module bus_compTMR(
  input wire [4:0] can_rec_select ,
  input wire [4:0] can_tra_select ,
  output wire  bus_match 
);
wire [4:0] can_tra_selectC;
wire [4:0] can_tra_selectB;
wire [4:0] can_tra_selectA;
wire [4:0] can_rec_selectC;
wire [4:0] can_rec_selectB;
wire [4:0] can_rec_selectA;
wor bus_match_regTmrError;
wire bus_match_reg;
reg  bus_match_regA ;
reg  bus_match_regB ;
reg  bus_match_regC ;
assign bus_match =  bus_match_reg;

always @( * )
  begin
    if (can_rec_selectA==can_tra_selectA)
      bus_match_regA <= 1'b1;
    else
      bus_match_regA <= 1'b0;
  end

always @( * )
  begin
    if (can_rec_selectB==can_tra_selectB)
      bus_match_regB <= 1'b1;
    else
      bus_match_regB <= 1'b0;
  end

always @( * )
  begin
    if (can_rec_selectC==can_tra_selectC)
      bus_match_regC <= 1'b1;
    else
      bus_match_regC <= 1'b0;
  end

majorityVoter bus_match_regVoter (
    .inA(bus_match_regA),
    .inB(bus_match_regB),
    .inC(bus_match_regC),
    .out(bus_match_reg),
    .tmrErr(bus_match_regTmrError)
    );

fanout #(.WIDTH(5)) can_rec_selectFanout (
    .in(can_rec_select),
    .outA(can_rec_selectA),
    .outB(can_rec_selectB),
    .outC(can_rec_selectC)
    );

fanout #(.WIDTH(5)) can_tra_selectFanout (
    .in(can_tra_select),
    .outA(can_tra_selectA),
    .outB(can_tra_selectB),
    .outC(can_tra_selectC)
    );
endmodule

