# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/hdl/test_db.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/addsub_v1_0/sources_1/new/addsub.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_addsub_0_0/sim/alu_bd_addsub_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/andgate_v1_0/sources_1/new/andgate.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_andgate_0_0/sim/alu_bd_andgate_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_andgate_1_0/sim/alu_bd_andgate_1_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/input0_v1_0/src/input0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_input0_1_0/sim/alu_bd_input0_1_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/input1_v1_0/src/input1.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_input1_1_0/sim/alu_bd_input1_1_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/mux2to1_v1_0/sources_1/new/mux2to1.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_mux2to1_0_0/sim/alu_bd_mux2to1_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_mux2to1_1_0/sim/alu_bd_mux2to1_1_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/my_shift_v1_0/src/my_shift.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_my_shift_0_0/sim/alu_bd_my_shift_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/norgate_v1_0/sources_1/new/norgate.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_norgate_0_0/sim/alu_bd_norgate_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/orgate_v1_0/sources_1/new/orgate.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_orgate_0_0/sim/alu_bd_orgate_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/ipshared/cse/xorgate_v1_0/sources_1/new/xorgate.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_xorgate_0_0/sim/alu_bd_xorgate_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/src/alu_bd_xorgate_1_0/sim/alu_bd_xorgate_1_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ipshared/cse/alu_bd_v1_0/src/alu_bd.v"
verilog xil_defaultlib  "../../../Oh-My-Project.ip_user_files/bd/test_db/ip/test_db_alu_bd_0_0/sim/test_db_alu_bd_0_0.v"
verilog xil_defaultlib  "../../../Oh-My-Project.srcs/sim_1/new/top_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
