INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sim_1/new/uart_byte_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx_tb
