
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034746                       # Number of seconds simulated
sim_ticks                                 34746178473                       # Number of ticks simulated
final_tick                               606249101592                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 240497                       # Simulator instruction rate (inst/s)
host_op_rate                                   307918                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1800909                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928196                       # Number of bytes of host memory used
host_seconds                                 19293.69                       # Real time elapsed on the host
sim_insts                                  4640076200                       # Number of instructions simulated
sim_ops                                    5940873747                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2588544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3748736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1407104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       978176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8730624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2118784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2118784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29287                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10993                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7642                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68208                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16553                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16553                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74498668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    107889160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     40496655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        77361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28152046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251268611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        77361                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             232083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60978907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60978907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60978907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74498668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    107889160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     40496655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        77361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28152046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              312247518                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83324170                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28426773                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856956                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800087                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14177178                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13673493                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044657                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56858                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158170685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28426773                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718150                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32560105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844417                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4567434                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527611                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77689315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.343495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.164644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45129210     58.09%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616284      2.08%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949781      3.80%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765330      3.56%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557423      5.87%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750009      6.11%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1124079      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849089      1.09%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13948110     17.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77689315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341159                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.898257                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34592462                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4428096                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514465                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125414                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028868                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092789                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176973783                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028868                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36048730                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1922611                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       465887                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30174281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2048929                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172322477                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691248                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       846763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228795356                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784333538                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784333538                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79899145                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20317                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5429589                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26520781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97821                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1854886                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163106868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137699537                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183628                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48887214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134217095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77689315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839900                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27285505     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14446403     18.60%     53.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12505491     16.10%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667794      9.87%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8034288     10.34%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4719392      6.07%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2091688      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555502      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383252      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77689315                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540754     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175409     21.47%     87.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100987     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107995145     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085425      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23710820     17.22%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898226      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137699537                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652576                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817150                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    354089161                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212014385                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133204613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138516687                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7590710                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406501                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028868                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1276836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64954                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163126738                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26520781                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759856                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019747                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135125570                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22788679                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573961                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27567035                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20421216                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778356                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621685                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353479                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133204613                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834122                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199694660                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598631                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409796                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49515932                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804850                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70660447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.313894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32852194     46.49%     46.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844771     21.01%     67.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306715     11.76%     79.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817499      3.99%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694472      3.81%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119091      1.58%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001221      4.25%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875653      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4148831      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70660447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4148831                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229639134                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333289486                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5634855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833242                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833242                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.200132                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.200132                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625072250                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174593748                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182421407                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83324170                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27436045                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22294788                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1867836                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11422135                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10703766                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2890754                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79324                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27499136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             152137094                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27436045                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13594520                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33450153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10053944                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7449233                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13465936                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       800390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76542455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.455368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43092302     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2933659      3.83%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2377224      3.11%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5769661      7.54%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1572885      2.05%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2003570      2.62%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1448092      1.89%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          815652      1.07%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16529410     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76542455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.329269                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.825846                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        28772440                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7278658                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32160701                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223791                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8106860                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4689013                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37345                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     181865596                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        71203                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8106860                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        30884372                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1466408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2668677                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30220209                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3195924                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     175467120                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        38198                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1323742                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       987562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4568                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245620153                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    819112011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    819112011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    150577385                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95042722                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36224                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20567                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8746263                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16358126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8338926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130261                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2486914                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         165932739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35037                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131840418                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259844                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57332731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    174897266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5869                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76542455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.722448                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27665187     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16191639     21.15%     57.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10479518     13.69%     70.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7808327     10.20%     81.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6737038      8.80%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3482858      4.55%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2980537      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       559710      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       637641      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76542455                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         771612     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157506     14.50%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156859     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109848924     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1878088      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14583      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13073776      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7025047      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131840418                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.582259                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1085983                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    341569116                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223301067                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128488672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132926401                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       498377                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6449228                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2519                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2142153                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8106860                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         594167                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73792                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    165967777                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       355225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16358126                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8338926                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20453                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          561                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1055053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2166826                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129747781                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12274953                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2092635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19110298                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18306645                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6835345                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.557145                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128573956                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128488672                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83749683                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236367304                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.542034                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354320                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88211371                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108330357                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     57638322                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1872607                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68435595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27673016     40.44%     40.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18482820     27.01%     67.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7516736     10.98%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4233223      6.19%     84.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3447569      5.04%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1393871      2.04%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1658085      2.42%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       835945      1.22%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3194330      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68435595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88211371                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108330357                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16105665                       # Number of memory references committed
system.switch_cpus1.commit.loads              9908895                       # Number of loads committed
system.switch_cpus1.commit.membars              14584                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15564725                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97609452                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2205168                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3194330                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           231209944                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          340049383                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6781715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88211371                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108330357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88211371                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.944597                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.944597                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.058653                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.058653                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       583691767                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177557590                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      167846002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83324170                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29643281                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24167982                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1980671                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12459617                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11570703                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3195746                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87545                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29652366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162809538                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29643281                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14766449                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36151994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10524738                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6006599                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14636923                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       960246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     80330713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44178719     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2392732      2.98%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4452497      5.54%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4460836      5.55%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2760396      3.44%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2207570      2.75%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1376305      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1292174      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17209484     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     80330713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355758                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.953929                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30921265                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5948675                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34728266                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213675                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8518831                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5014429                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          881                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195306464                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3837                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8518831                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33163741                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         965239                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1907630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32656286                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3118982                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188339554                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1300406                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       951763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    264550207                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    878565180                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    878565180                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163495317                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101054877                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33466                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16098                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8665480                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17418406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8884941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3092094                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177569502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141406901                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279236                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60099583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183836433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     80330713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28120338     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17256308     21.48%     56.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11425778     14.22%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7470019      9.30%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7877932      9.81%     89.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3785207      4.71%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3013542      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       682747      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       698842      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     80330713                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         880553     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167242     13.78%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165589     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118287624     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1899579      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16097      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13679326      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7524275      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141406901                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.697069                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1213384                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364637135                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237701585                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138167769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142620285                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       439657                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6760329                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1865                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2133191                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8518831                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         498635                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84274                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177601705                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       350699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17418406                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8884941                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16098                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1099529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2338241                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139534295                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13050575                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1872606                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20397228                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19783371                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7346653                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.674596                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138211130                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138167769                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88046540                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252692443                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.658196                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95219625                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117243080                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60359022                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2003957                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71811882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.143214                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27807977     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19864570     27.66%     66.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8256541     11.50%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4114191      5.73%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4104882      5.72%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1660342      2.31%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1666973      2.32%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       891469      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3444937      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71811882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95219625                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117243080                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17409826                       # Number of memory references committed
system.switch_cpus2.commit.loads             10658076                       # Number of loads committed
system.switch_cpus2.commit.membars              16098                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16922851                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105626916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2418178                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3444937                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245969047                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          363728718                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2993457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95219625                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117243080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95219625                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.875073                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.875073                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.142761                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.142761                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626788464                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191969033                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179424962                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                83324170                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        30609757                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24979283                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2042367                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12926930                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12088580                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3164285                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89757                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31713277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             166340834                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30609757                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15252865                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36070766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10649293                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6626355                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15438166                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       786017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83000311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.477876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.320536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46929545     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2944245      3.55%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4451377      5.36%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3071653      3.70%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2160665      2.60%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2112827      2.55%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1263576      1.52%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2717118      3.27%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17349305     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83000311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367357                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996310                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32618850                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6848136                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34438537                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       505304                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8589471                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5151790                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          567                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     199182061                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2418                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8589471                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34438593                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         480378                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3737902                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33086914                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2667042                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     193244504                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1119240                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       905282                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    270931534                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    899491105                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    899491105                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166980012                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103951495                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34816                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16634                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7924376                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17742472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9073611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114008                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2555997                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         180157098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143975692                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       286733                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60001858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183507445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83000311                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915488                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30910297     37.24%     37.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16275118     19.61%     56.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11626096     14.01%     70.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7766873      9.36%     80.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7884689      9.50%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3781809      4.56%     94.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3352495      4.04%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       638480      0.77%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       764454      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83000311                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         781850     70.87%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        155882     14.13%     85.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       165546     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120400564     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1822786      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16567      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14159852      9.83%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7575923      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143975692                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.727898                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1103287                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    372341714                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    240192609                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139991818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     145078979                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       453035                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6876435                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6043                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2169661                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8589471                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         248231                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        47428                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    180190300                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       629815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17742472                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9073611                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16634                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1242755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1112989                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2355744                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141329010                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13237424                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2646681                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20626313                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20086310                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7388889                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696135                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140052622                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139991818                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         90688233                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        257558507                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680087                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352107                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97113730                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119703225                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60487282                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2058579                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     74410839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.608680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.164547                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29631262     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20762965     27.90%     67.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7855042     10.56%     78.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4400693      5.91%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3705542      4.98%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1660263      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1584455      2.13%     93.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1087052      1.46%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3723565      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     74410839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97113730                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119703225                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17769987                       # Number of memory references committed
system.switch_cpus3.commit.loads             10866037                       # Number of loads committed
system.switch_cpus3.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17361667                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107764188                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2473415                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3723565                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           250877781                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          368976001                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 323859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97113730                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119703225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97113730                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858006                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858006                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165493                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165493                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634786770                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194638315                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      183151081                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33132                       # number of misc regfile writes
system.l20.replacements                         20246                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125716                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22294                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.639006                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.988344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.036494                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1729.867226                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.107937                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000506                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.844662                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142631                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29361                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29361                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6879                       # number of Writeback hits
system.l20.Writeback_hits::total                 6879                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29361                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29361                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29361                       # number of overall hits
system.l20.overall_hits::total                  29361                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20223                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20238                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20223                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20238                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20223                       # number of overall misses
system.l20.overall_misses::total                20238                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3368190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3233924684                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3237292874                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3368190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3233924684                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3237292874                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3368190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3233924684                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3237292874                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49584                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49599                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6879                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6879                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49584                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49599                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49584                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49599                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.407853                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408032                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.407853                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408032                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.407853                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408032                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       224546                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159913.201998                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159961.106532                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       224546                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159913.201998                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159961.106532                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       224546                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159913.201998                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159961.106532                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3061                       # number of writebacks
system.l20.writebacks::total                     3061                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20223                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20238                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20223                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20238                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20223                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20238                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3003124810                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3006320543                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3003124810                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3006320543                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3195733                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3003124810                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3006320543                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.407853                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408032                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.407853                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408032                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.407853                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408032                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148500.460367                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148548.302352                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148500.460367                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148548.302352                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 213048.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148500.460367                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148548.302352                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         29300                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          155270                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31348                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.953107                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.834840                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1642.763626                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           399.401534                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000408                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.802131                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.195020                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34700                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34700                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7490                       # number of Writeback hits
system.l21.Writeback_hits::total                 7490                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34700                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34700                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34700                       # number of overall hits
system.l21.overall_hits::total                  34700                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        29287                       # number of ReadReq misses
system.l21.ReadReq_misses::total                29300                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        29287                       # number of demand (read+write) misses
system.l21.demand_misses::total                 29300                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        29287                       # number of overall misses
system.l21.overall_misses::total                29300                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2191325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5415583639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5417774964                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2191325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5415583639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5417774964                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2191325                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5415583639                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5417774964                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        63987                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64000                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7490                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7490                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        63987                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64000                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        63987                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64000                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.457702                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.457813                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.457702                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.457813                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.457702                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.457813                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 184914.249974                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 184906.995358                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 184914.249974                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 184906.995358                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 184914.249974                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 184906.995358                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4313                       # number of writebacks
system.l21.writebacks::total                     4313                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        29287                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           29300                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        29287                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            29300                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        29287                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           29300                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5077749812                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5079792257                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5077749812                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5079792257                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042445                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5077749812                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5079792257                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.457702                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.457813                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.457702                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.457813                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.457702                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.457813                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173378.967187                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173371.749386                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 173378.967187                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173371.749386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157111.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 173378.967187                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173371.749386                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11014                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          199503                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13062                       # Sample count of references to valid blocks.
system.l22.avg_refs                         15.273542                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.747668                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.815757                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1510.006228                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           511.430347                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012084                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000887                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.737308                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.249722                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26014                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26014                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8473                       # number of Writeback hits
system.l22.Writeback_hits::total                 8473                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26014                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26014                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26014                       # number of overall hits
system.l22.overall_hits::total                  26014                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        10993                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11007                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        10993                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11007                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        10993                       # number of overall misses
system.l22.overall_misses::total                11007                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1855961                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1794325348                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1796181309                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1855961                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1794325348                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1796181309                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1855961                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1794325348                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1796181309                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37007                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37021                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8473                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8473                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37007                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37021                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37007                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37021                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.297052                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.297318                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.297052                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.297318                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.297052                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.297318                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163224.356227                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163185.364677                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163224.356227                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163185.364677                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 132568.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163224.356227                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163185.364677                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4950                       # number of writebacks
system.l22.writebacks::total                     4950                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        10993                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11007                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        10993                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11007                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        10993                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11007                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1668697610                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1670393756                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1668697610                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1670393756                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1696146                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1668697610                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1670393756                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.297052                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.297318                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.297052                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.297318                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.297052                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.297318                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151796.380424                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151757.404924                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151796.380424                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151757.404924                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 121153.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151796.380424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151757.404924                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7665                       # number of replacements
system.l23.tagsinuse                      2047.909405                       # Cycle average of tags in use
system.l23.total_refs                          211985                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9713                       # Sample count of references to valid blocks.
system.l23.avg_refs                         21.824874                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.399338                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.796650                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1355.712297                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           651.001120                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.018261                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.661969                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.317872                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999956                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        24649                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  24649                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7859                       # number of Writeback hits
system.l23.Writeback_hits::total                 7859                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        24649                       # number of demand (read+write) hits
system.l23.demand_hits::total                   24649                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        24649                       # number of overall hits
system.l23.overall_hits::total                  24649                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7623                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7644                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7642                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7663                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7642                       # number of overall misses
system.l23.overall_misses::total                 7663                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3274419                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1263066867                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1266341286                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      4206780                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      4206780                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3274419                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1267273647                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1270548066                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3274419                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1267273647                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1270548066                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        32272                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              32293                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7859                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7859                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        32291                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               32312                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        32291                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              32312                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.236211                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.236708                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.236660                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.237156                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.236660                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.237156                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 155924.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 165691.573790                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 165664.741758                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 221409.473684                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 221409.473684                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 155924.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 165830.102984                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 165802.957849                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 155924.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 165830.102984                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 165802.957849                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4229                       # number of writebacks
system.l23.writebacks::total                     4229                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7623                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7644                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7642                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7663                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7642                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7663                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3036489                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1176126182                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1179162671                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3989571                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3989571                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3036489                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1180115753                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1183152242                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3036489                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1180115753                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1183152242                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236211                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.236708                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.236660                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.237156                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.236660                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.237156                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144594.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 154286.525253                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 154259.899398                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 209977.421053                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 209977.421053                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144594.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 154424.987307                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 154398.048023                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144594.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 154424.987307                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 154398.048023                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.986214                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559705                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.411439                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.986214                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024016                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868568                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527591                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527591                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527591                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4963438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4963438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4963438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4963438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4963438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4963438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527611                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527611                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527611                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527611                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527611                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527611                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 248171.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 248171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 248171.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 248171.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3383467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3383467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3383467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3383467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225564.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225564.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49584                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454938                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49840                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.922512                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.518722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.481278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826245                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173755                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672159                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9949                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9949                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005651                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005651                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005651                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005651                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       173931                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       173931                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       173931                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        173931                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       173931                       # number of overall misses
system.cpu0.dcache.overall_misses::total       173931                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19505790250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19505790250                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19505790250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19505790250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19505790250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19505790250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20846090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20846090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25179582                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25179582                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25179582                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25179582                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008344                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008344                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006908                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006908                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006908                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112146.714789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112146.714789                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112146.714789                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112146.714789                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112146.714789                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112146.714789                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6879                       # number of writebacks
system.cpu0.dcache.writebacks::total             6879                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       124347                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       124347                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       124347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       124347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       124347                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       124347                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49584                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49584                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49584                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49584                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3464153143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3464153143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3464153143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3464153143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3464153143                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3464153143                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69864.334120                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69864.334120                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69864.334120                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69864.334120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69864.334120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69864.334120                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996267                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100439331                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218627.683468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996267                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13465917                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13465917                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13465917                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13465917                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13465917                       # number of overall hits
system.cpu1.icache.overall_hits::total       13465917                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2798058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2798058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13465936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13465936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13465936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13465936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13465936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13465936                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63987                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191718959                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64243                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2984.277805                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.095412                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.904588                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898810                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101190                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9315968                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9315968                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6167603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6167603                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20120                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20120                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14584                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15483571                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15483571                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15483571                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15483571                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140474                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140474                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140474                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140474                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14065259759                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14065259759                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14065259759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14065259759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14065259759                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14065259759                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9456442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9456442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6167603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6167603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15624045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15624045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15624045                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15624045                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014855                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014855                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008991                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008991                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008991                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100127.139250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100127.139250                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100127.139250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100127.139250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100127.139250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100127.139250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7490                       # number of writebacks
system.cpu1.dcache.writebacks::total             7490                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76487                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76487                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76487                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76487                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76487                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63987                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63987                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5687838200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5687838200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5687838200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5687838200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5687838200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5687838200                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88890.527763                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88890.527763                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88890.527763                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88890.527763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88890.527763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88890.527763                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995941                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099276591                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374247.496760                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995941                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14636907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14636907                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14636907                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14636907                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14636907                       # number of overall hits
system.cpu2.icache.overall_hits::total       14636907                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2184306                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2184306                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2184306                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2184306                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14636923                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14636923                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14636923                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14636923                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14636923                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14636923                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 136519.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 136519.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 136519.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1869961                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1869961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1869961                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 133568.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 133568.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37007                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181269095                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37263                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4864.586721                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.462550                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.537450                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908057                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091943                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9960384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9960384                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6720073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6720073                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16098                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16098                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16098                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16098                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16680457                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16680457                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16680457                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16680457                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95816                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95816                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95816                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95816                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95816                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95816                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7702409557                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7702409557                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7702409557                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7702409557                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7702409557                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7702409557                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10056200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10056200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6720073                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6720073                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16776273                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16776273                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16776273                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16776273                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80387.508944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80387.508944                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 80387.508944                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80387.508944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 80387.508944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80387.508944                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8473                       # number of writebacks
system.cpu2.dcache.writebacks::total             8473                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58809                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58809                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58809                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58809                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58809                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58809                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37007                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37007                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37007                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37007                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37007                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1969008431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1969008431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1969008431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1969008431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1969008431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1969008431                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53206.378010                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53206.378010                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 53206.378010                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53206.378010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 53206.378010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53206.378010                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.087012                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1103379429                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362696.850107                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.087012                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028986                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743729                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15438142                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15438142                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15438142                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15438142                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15438142                       # number of overall hits
system.cpu3.icache.overall_hits::total       15438142                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3945177                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3945177                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3945177                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3945177                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3945177                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3945177                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15438166                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15438166                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15438166                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15438166                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15438166                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15438166                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164382.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164382.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164382.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164382.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164382.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164382.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3299048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3299048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3299048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3299048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3299048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3299048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157097.523810                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157097.523810                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157097.523810                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157097.523810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157097.523810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157097.523810                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 32291                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176569328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32547                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5425.056933                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.972204                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.027796                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902235                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097765                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10080094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10080094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6870398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6870398                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16601                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16601                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16566                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16566                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16950492                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16950492                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16950492                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16950492                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        65090                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        65090                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          149                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        65239                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         65239                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        65239                       # number of overall misses
system.cpu3.dcache.overall_misses::total        65239                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3603317151                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3603317151                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     36137351                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     36137351                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3639454502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3639454502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3639454502                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3639454502                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10145184                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10145184                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6870547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6870547                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16566                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17015731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17015731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17015731                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17015731                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006416                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006416                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003834                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003834                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003834                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003834                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55358.997557                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55358.997557                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 242532.557047                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 242532.557047                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55786.485109                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55786.485109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55786.485109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55786.485109                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       581411                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       581411                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7859                       # number of writebacks
system.cpu3.dcache.writebacks::total             7859                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32818                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32818                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32948                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32948                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        32272                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        32272                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        32291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        32291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        32291                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        32291                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1451891276                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1451891276                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4234518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4234518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1456125794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1456125794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1456125794                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1456125794                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 44989.194224                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44989.194224                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 222869.368421                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 222869.368421                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45093.858784                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45093.858784                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 45093.858784                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45093.858784                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
