Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul  9 10:04:33 2025
| Host         : daniel-NBLB-WAX9N running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Argentina_timing_summary_routed.rpt -pb Argentina_timing_summary_routed.pb -rpx Argentina_timing_summary_routed.rpx -warn_on_violation
| Design       : Argentina
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.167        0.000                      0                   27        0.171        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.167        0.000                      0                   27        0.171        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.034ns (79.035%)  route 0.540ns (20.965%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.741    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.075 r  timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.075    timer_reg[24]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/C
                         clock pessimism              0.187    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    15.242    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.939ns (78.231%)  route 0.540ns (21.769%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.741    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.980 r  timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.980    timer_reg[24]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/C
                         clock pessimism              0.187    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    15.242    timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.741    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.964 r  timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.964    timer_reg[24]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[24]/C
                         clock pessimism              0.187    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    15.242    timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.961 r  timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.961    timer_reg[20]_i_1_n_6
    SLICE_X0Y49          FDRE                                         r  timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[21]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.940 r  timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.940    timer_reg[20]_i_1_n_4
    SLICE_X0Y49          FDRE                                         r  timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[23]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.866    timer_reg[20]_i_1_n_5
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    timer_reg[16]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.850 r  timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.850    timer_reg[20]_i_1_n_7
    SLICE_X0Y49          FDRE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[20]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.847 r  timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.847    timer_reg[16]_i_1_n_6
    SLICE_X0Y48          FDRE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  timer_reg[17]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.826 r  timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.826    timer_reg[16]_i_1_n_4
    SLICE_X0Y48          FDRE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  timer_reg[19]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.899     5.502    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  timer_reg[1]/Q
                         net (fo=1, routed)           0.539     6.497    timer_reg_n_0_[1]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.171 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    timer_reg[0]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    timer_reg[4]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    timer_reg[8]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    timer_reg[12]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.752    timer_reg[16]_i_1_n_5
    SLICE_X0Y48          FDRE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.772    15.194    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  timer_reg[18]/C
                         clock pessimism              0.283    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)        0.062    15.504    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[22]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.068    timer_reg[24]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[24]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[22]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    timer_reg[24]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[22]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.013 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    timer_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.104 r  timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.104    timer_reg[24]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_reg[10]/Q
                         net (fo=1, routed)           0.121     1.852    timer_reg_n_0_[10]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.963 r  timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    timer_reg[8]_i_1_n_5
    SLICE_X0Y46          FDRE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.947     2.112    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  timer_reg[10]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_reg[2]/Q
                         net (fo=1, routed)           0.121     1.852    timer_reg_n_0_[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.963 r  timer_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    timer_reg[0]_i_1_n_5
    SLICE_X0Y44          FDRE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.947     2.112    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  timer_reg[2]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_reg[6]/Q
                         net (fo=1, routed)           0.121     1.852    timer_reg_n_0_[6]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.963 r  timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    timer_reg[4]_i_1_n_5
    SLICE_X0Y45          FDRE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.947     2.112    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  timer_reg[6]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[14]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[14]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.964 r  timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    timer_reg[12]_i_1_n_5
    SLICE_X0Y47          FDRE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.948     2.113    clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  timer_reg[14]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105     1.696    timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[18]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[18]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.964 r  timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    timer_reg[16]_i_1_n_5
    SLICE_X0Y48          FDRE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.948     2.113    clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  timer_reg[18]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.105     1.696    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.671     1.591    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  timer_reg[22]/Q
                         net (fo=1, routed)           0.121     1.853    timer_reg_n_0_[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.964 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    timer_reg[20]_i_1_n_5
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.948     2.113    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  timer_reg[22]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.105     1.696    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  timer_reg[10]/Q
                         net (fo=1, routed)           0.121     1.852    timer_reg_n_0_[10]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.996 r  timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    timer_reg[8]_i_1_n_4
    SLICE_X0Y46          FDRE                                         r  timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.947     2.112    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  timer_reg[11]/C
                         clock pessimism             -0.522     1.590    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.105     1.695    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     timer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     timer_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     timer_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     timer_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     timer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     timer_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.004ns  (logic 5.425ns (41.718%)  route 7.579ns (58.282%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.598     3.140    sw0_IBUF
    SLICE_X0Y167         LUT2 (Prop_lut2_I0_O)        0.152     3.292 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.981     9.273    led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.732    13.004 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.004    led0
    H5                                                                r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.871ns  (logic 5.176ns (40.215%)  route 7.695ns (59.785%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           1.598     3.140    sw0_IBUF
    SLICE_X0Y167         LUT2 (Prop_lut2_I1_O)        0.124     3.264 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.097     9.360    led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    12.871 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.871    led1
    J5                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.478ns  (logic 1.534ns (34.246%)  route 2.944ns (65.754%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           0.547     0.823    sw1_IBUF
    SLICE_X0Y167         LUT2 (Prop_lut2_I0_O)        0.045     0.868 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.398     3.266    led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.478 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.478    led1
    J5                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.535ns  (logic 1.611ns (35.531%)  route 2.924ns (64.469%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           0.547     0.823    sw1_IBUF
    SLICE_X0Y167         LUT2 (Prop_lut2_I1_O)        0.042     0.865 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.377     3.243    led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.293     4.535 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.535    led0
    H5                                                                r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 4.033ns (70.224%)  route 1.710ns (29.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  timer_reg[26]/Q
                         net (fo=2, routed)           1.710     7.495    led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.072 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    11.072    led3
    T10                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 4.030ns (70.526%)  route 1.684ns (29.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  timer_reg[25]/Q
                         net (fo=2, routed)           1.684     7.469    led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.043 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    11.043    led2
    T9                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.416ns (79.935%)  route 0.355ns (20.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  timer_reg[25]/Q
                         net (fo=2, routed)           0.355     2.021    led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.296 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    led2
    T9                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.418ns (79.845%)  route 0.358ns (20.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  timer_reg[26]/Q
                         net (fo=2, routed)           0.358     2.023    led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.301 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.301    led3
    T10                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------





