Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jun  3 17:55:22 2019
| Host         : daedalus running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku15pffva1760-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  452 |     0 |    522720 |  0.09 |
|   LUT as Logic             |  362 |     0 |    522720 |  0.07 |
|   LUT as Memory            |   90 |     0 |    161280 |  0.06 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   90 |     0 |           |       |
| CLB Registers              | 1068 |     0 |   1045440 |  0.10 |
|   Register as Flip Flop    | 1068 |     0 |   1045440 |  0.10 |
|   Register as Latch        |    0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   48 |     0 |     65340 |  0.07 |
| F7 Muxes                   |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                   |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |    0 |     0 |     65340 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 1068  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  196 |     0 |     65340 |  0.30 |
|   CLBL                                     |  108 |     0 |           |       |
|   CLBM                                     |   88 |     0 |           |       |
| LUT as Logic                               |  362 |     0 |    522720 |  0.07 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     |  356 |       |           |       |
|   using O5 and O6                          |    5 |       |           |       |
| LUT as Memory                              |   90 |     0 |    161280 |  0.06 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   90 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   60 |       |           |       |
|     using O5 and O6                        |   30 |       |           |       |
| CLB Registers                              | 1068 |     0 |   1045440 |  0.10 |
|   Register driven from within the CLB      |  520 |       |           |       |
|   Register driven from outside the CLB     |  548 |       |           |       |
|     LUT in front of the register is unused |  518 |       |           |       |
|     LUT in front of the register is used   |   30 |       |           |       |
| Unique Control Sets                        |    7 |       |    130680 | <0.01 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       984 |  0.81 |
|   RAMB36/FIFO*    |    8 |     0 |       984 |  0.81 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |      1968 |  0.00 |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   24 |     0 |      1968 |  1.22 |
|   DSP48E2 only |   24 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  303 |     0 |       512 | 59.18 |
| HPIOB_M          |  120 |     0 |       192 | 62.50 |
|   INPUT          |   24 |       |           |       |
|   OUTPUT         |   96 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |  120 |     0 |       192 | 62.50 |
|   INPUT          |   24 |       |           |       |
|   OUTPUT         |   96 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   30 |     0 |        48 | 62.50 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   29 |     0 |        48 | 60.42 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   29 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    4 |     0 |        32 | 12.50 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       940 |  0.11 |
|   BUFGCE             |    1 |     0 |       280 |  0.36 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        44 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |        11 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         8 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1068 |            Register |
| LUT2     |  347 |                 CLB |
| OBUF     |  250 |                 I/O |
| SRL16E   |  120 |                 CLB |
| INBUF    |   53 |                 I/O |
| IBUFCTRL |   53 |              Others |
| CARRY8   |   48 |                 CLB |
| DSP48E2  |   24 |          Arithmetic |
| LUT6     |   10 |                 CLB |
| RAMB36E2 |    8 |           Block Ram |
| LUT4     |    5 |                 CLB |
| LUT5     |    3 |                 CLB |
| LUT3     |    1 |                 CLB |
| LUT1     |    1 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


