<!DOCTYPE html>
<html lang="de">
	
	
	<HEAD>
		<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
		
		<TITLE>68450 DMA Controller (ABAQ)</TITLE>
		<STYLE TYPE="text/css">
			<!--
			A:LINK, A:VISITED
			{
				color: #0000FF;
			}
			BODY
			{
				background-color: #FFFFFF;
				color: #000000;
				font-family: Arial;
			}
			-->
		</STYLE>
	<link href="../css/bootstrap.min.css" rel="stylesheet">
<link href="../css/style.css" rel="stylesheet">
</HEAD>


	<body>
<div class="container">

<A HREF="JAGUAR_AV_CON_2.html">Previous</A>
<A HREF="HD_SRAM.html">Next</A>
<A HREF="Main.html">TOC</A>
<BR><BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>68450 DMA Controller<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Synthesizable Core<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Function Description<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>The 68450 core complements the performance and architecture of the<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>M68000 family of microprocessors. The 68450 DMA controller core is <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>designed to move blocks of data in a quick and efficient manner. <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>The megafunction supports four independent DMA channels, and imple-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ments memory-to-memory, memory-to-device, and device-to-memory data<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>transfers. <BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Features<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>4 independent fully programmable channels <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Memory-to-memory transfers <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Array-chained and link-chained transfers <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Memory-to-peripheral and peripheral-to-memory transfers <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Programmable channel priorities <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Two vectored interrupts per channel <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Auto and external request modes <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Polling and interrupt modes <BR>
<BR>
<IMG SRC="../images/chips_Index1347.png" ALIGN="TOP">
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<IMG SRC="../images/chips_Index1346.png" ALIGN="TOP">
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Kapitel 68450 DMA Controller (ABAQ), Seite 1<BR>
	</div>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
<script src="../js/bootstrap.min.js"></script>
</body>
</HTML>
