diff --git a/rtl/i2c.sv b/rtl/i2c.sv
index bd328c8..e4027c6 100644
--- a/rtl/i2c.sv
+++ b/rtl/i2c.sv
@@ -6,11 +6,7 @@
 
 `include "prim_assert.sv"
 
-module i2c
-  import i2c_reg_pkg::*;
-#(
-  parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1'b1}}
-) (
+module i2c import i2c_reg_pkg::*; (
   input                               clk_i,
   input                               rst_ni,
   input prim_ram_1p_pkg::ram_1p_cfg_t ram_cfg_i,
@@ -19,10 +15,6 @@ module i2c
   input  tlul_pkg::tl_h2d_t tl_i,
   output tlul_pkg::tl_d2h_t tl_o,
 
-  // Alerts
-  input  prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,
-  output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,
-
   // Generic IO
   input                     cio_scl_i,
   output logic              cio_scl_o,
@@ -52,8 +44,6 @@ module i2c
   i2c_reg2hw_t reg2hw;
   i2c_hw2reg_t hw2reg;
 
-  logic [NumAlerts-1:0] alert_test, alerts;
-
   i2c_reg_top u_reg (
     .clk_i,
     .rst_ni,
@@ -62,30 +52,9 @@ module i2c
     .reg2hw,
     .hw2reg,
     // SEC_CM: BUS.INTEGRITY
-    .intg_err_o(alerts[0])
+    .intg_err_o()
   );
 
-  assign alert_test = {
-    reg2hw.alert_test.q &
-    reg2hw.alert_test.qe
-  };
-
-  for (genvar i = 0; i < NumAlerts; i++) begin : gen_alert_tx
-    prim_alert_sender #(
-      .AsyncOn(AlertAsyncOn[i]),
-      .IsFatal(1'b1)
-    ) u_prim_alert_sender (
-      .clk_i,
-      .rst_ni,
-      .alert_test_i  ( alert_test[i] ),
-      .alert_req_i   ( alerts[0]     ),
-      .alert_ack_o   (               ),
-      .alert_state_o (               ),
-      .alert_rx_i    ( alert_rx_i[i] ),
-      .alert_tx_o    ( alert_tx_o[i] )
-    );
-  end
-
   logic scl_int;
   logic sda_int;
 
@@ -131,7 +100,6 @@ module i2c
 
   `ASSERT_KNOWN(TlDValidKnownO_A, tl_o.d_valid)
   `ASSERT_KNOWN(TlAReadyKnownO_A, tl_o.a_ready)
-  `ASSERT_KNOWN(AlertKnownO_A, alert_tx_o)
   `ASSERT_KNOWN(CioSclKnownO_A, cio_scl_o)
   `ASSERT_KNOWN(CioSclEnKnownO_A, cio_scl_en_o)
   `ASSERT_KNOWN(CioSdaKnownO_A, cio_sda_o)
@@ -151,7 +119,4 @@ module i2c
   `ASSERT_KNOWN(IntrAcqFulllwKnownO_A, intr_acq_full_o)
   `ASSERT_KNOWN(IntrUnexpStopKnownO_A, intr_unexp_stop_o)
   `ASSERT_KNOWN(IntrHostTimeoutKnownO_A, intr_host_timeout_o)
-
-  // Alert assertions for reg_we onehot check
-  `ASSERT_PRIM_REG_WE_ONEHOT_ERROR_TRIGGER_ALERT(RegWeOnehotCheck_A, u_reg, alert_tx_o[0])
 endmodule
