{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669782331727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669782331738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:25:31 2022 " "Processing started: Tue Nov 29 23:25:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669782331738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669782331738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669782331738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669782331907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669782332818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782332858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782332858 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669782333417 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1669782333467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333467 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669782333467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669782333467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669782333467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669782333467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669782333467 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782333467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333467 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_DACLR AUD_DACLR " "create_clock -period 1.000 -name AUD_DACLR AUD_DACLR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782333477 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782333477 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669782333477 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669782333477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782333507 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669782333507 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669782333517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669782333587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669782333587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.485 " "Worst-case setup slack is -11.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.485            -432.573 SCOMP:inst\|IO_CYCLE  " "  -11.485            -432.573 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.458            -227.796 AUD_DACLR  " "   -9.458            -227.796 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.958            -147.452 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -8.958            -147.452 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.237            -172.025 AUD_BCLK  " "   -6.237            -172.025 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066              -4.066 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -4.066              -4.066 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468             -22.330 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.468             -22.330 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474             -54.090 clk_div:inst5\|clock_10Hz  " "   -2.474             -54.090 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.212 " "Worst-case hold slack is -7.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.212            -112.425 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -7.212            -112.425 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.679             -79.718 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.679             -79.718 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.265             -40.162 AUD_BCLK  " "   -5.265             -40.162 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.745            -117.896 AUD_DACLR  " "   -4.745            -117.896 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552             -32.172 SCOMP:inst\|IO_CYCLE  " "   -1.552             -32.172 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_div:inst5\|clock_10Hz  " "    0.387               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.511               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.658 " "Worst-case recovery slack is -9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.658            -231.736 clk_div:inst5\|clock_10Hz  " "   -9.658            -231.736 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 clk_div:inst5\|clock_10Hz  " "    1.038               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -54.280 AUD_DACLR  " "   -2.174             -54.280 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570             -56.184 SCOMP:inst\|IO_CYCLE  " "   -0.570             -56.184 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.004 AUD_BCLK  " "   -0.394             -23.004 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.602 clk_div:inst5\|clock_10Hz  " "   -0.394             -18.602 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.977 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -13.977 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50  " "    9.670               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.433               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.433               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.306               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.306               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782333608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782333608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669782333632 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782333632 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669782333637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669782333679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669782335563 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782335677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782335677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782335677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782335677 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669782335677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782335718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669782335737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669782335737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.482 " "Worst-case setup slack is -11.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.482            -431.000 SCOMP:inst\|IO_CYCLE  " "  -11.482            -431.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.161            -149.244 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.161            -149.244 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.931            -216.591 AUD_DACLR  " "   -8.931            -216.591 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.867            -160.797 AUD_BCLK  " "   -5.867            -160.797 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403              -3.403 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -3.403              -3.403 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.056             -19.001 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.056             -19.001 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.447             -55.449 clk_div:inst5\|clock_10Hz  " "   -2.447             -55.449 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782335747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.474 " "Worst-case hold slack is -7.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.474            -117.697 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -7.474            -117.697 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.729             -81.162 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.729             -81.162 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.157             -37.845 AUD_BCLK  " "   -5.157             -37.845 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.670            -116.483 AUD_DACLR  " "   -4.670            -116.483 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589             -32.246 SCOMP:inst\|IO_CYCLE  " "   -1.589             -32.246 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk_div:inst5\|clock_10Hz  " "    0.365               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.493               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782335757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.672 " "Worst-case recovery slack is -9.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.672            -232.082 clk_div:inst5\|clock_10Hz  " "   -9.672            -232.082 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782335757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.020 " "Worst-case removal slack is 1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 clk_div:inst5\|clock_10Hz  " "    1.020               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782335757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -54.145 AUD_DACLR  " "   -2.174             -54.145 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541             -53.772 SCOMP:inst\|IO_CYCLE  " "   -0.541             -53.772 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.172 AUD_BCLK  " "   -0.394             -24.172 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.386 clk_div:inst5\|clock_10Hz  " "   -0.394             -18.386 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.046 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -14.046 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50  " "    9.673               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.423               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.423               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.254               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.254               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782335767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782335767 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669782335777 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782335777 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669782335777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669782335947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669782337607 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782337717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782337717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782337717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782337717 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669782337717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782337748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669782337760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669782337760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.772 " "Worst-case setup slack is -6.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.772            -255.953 SCOMP:inst\|IO_CYCLE  " "   -6.772            -255.953 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.730            -153.344 AUD_DACLR  " "   -6.730            -153.344 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.246             -97.159 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.246             -97.159 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450            -119.630 AUD_BCLK  " "   -4.450            -119.630 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.953             -19.282 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -2.953             -19.282 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892              -2.892 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -2.892              -2.892 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065             -19.937 clk_div:inst5\|clock_10Hz  " "   -1.065             -19.937 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782337767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.671 " "Worst-case hold slack is -5.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.671             -90.543 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -5.671             -90.543 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212             -20.867 AUD_BCLK  " "   -3.212             -20.867 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.169             -44.542 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.169             -44.542 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655             -65.424 AUD_DACLR  " "   -2.655             -65.424 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035             -18.142 SCOMP:inst\|IO_CYCLE  " "   -1.035             -18.142 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk_div:inst5\|clock_10Hz  " "    0.154               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.270               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782337777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.441 " "Worst-case recovery slack is -5.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441            -130.561 clk_div:inst5\|clock_10Hz  " "   -5.441            -130.561 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782337777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk_div:inst5\|clock_10Hz  " "    0.394               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782337788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -57.058 AUD_DACLR  " "   -2.174             -57.058 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -27.246 AUD_BCLK  " "   -0.579             -27.246 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293             -11.196 SCOMP:inst\|IO_CYCLE  " "   -0.293             -11.196 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 clk_div:inst5\|clock_10Hz  " "    0.044               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.084               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50  " "    9.336               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.555               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.555               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782337788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782337788 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669782337802 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782337802 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669782337808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782338037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782338037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782338037 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669782338037 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669782338037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782338067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669782338077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669782338077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.410 " "Worst-case setup slack is -6.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.410            -242.173 SCOMP:inst\|IO_CYCLE  " "   -6.410            -242.173 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.262             -96.472 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.262             -96.472 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.555            -126.783 AUD_DACLR  " "   -5.555            -126.783 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.630             -97.500 AUD_BCLK  " "   -3.630             -97.500 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319             -14.661 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -2.319             -14.661 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980              -1.980 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -1.980              -1.980 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938             -17.546 clk_div:inst5\|clock_10Hz  " "   -0.938             -17.546 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782338083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.838 " "Worst-case hold slack is -5.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.838             -94.095 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -5.838             -94.095 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -21.602 AUD_BCLK  " "   -3.166             -21.602 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145             -44.885 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.145             -44.885 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -66.438 AUD_DACLR  " "   -2.660             -66.438 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983             -17.143 SCOMP:inst\|IO_CYCLE  " "   -0.983             -17.143 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst5\|clock_10Hz  " "    0.127               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.239               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782338088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.237 " "Worst-case recovery slack is -5.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.237            -125.660 clk_div:inst5\|clock_10Hz  " "   -5.237            -125.660 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782338097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk_div:inst5\|clock_10Hz  " "    0.339               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782338097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -60.062 AUD_DACLR  " "   -2.174             -60.062 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629             -30.521 AUD_BCLK  " "   -0.629             -30.521 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -7.149 SCOMP:inst\|IO_CYCLE  " "   -0.212              -7.149 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 clk_div:inst5\|clock_10Hz  " "    0.068               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.093               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50  " "    9.286               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.552               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.544               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.544               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669782338097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669782338097 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669782338118 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669782338118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669782339827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669782339829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669782339897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:25:39 2022 " "Processing ended: Tue Nov 29 23:25:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669782339897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669782339897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669782339897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669782339897 ""}
