<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;959 : 0&#xA;------------------------" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:24.093+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;958 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:23.792+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;957 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:23.427+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;956 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:23.196+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;955 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:22.943+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;954 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:22.704+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;953 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:22.504+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_uint&lt;64>, 0ul, 0ul, 0ul>, 0>.3' is read while empty, which may result in RTL simulation hanging.&#xA;952 : 0" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:22.320+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.encoder_flow_control_loop_pipe_s...&#xA;Compiling module xil_defaultlib.encoder_encoder_Pipeline_VITIS_L...&#xA;Compiling module xil_defaultlib.encoder_regslice_both(DataWidth=...&#xA;Compiling module xil_defaultlib.encoder&#xA;Compiling module xil_defaultlib.fifo(DEPTH=969,WIDTH=64)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=969)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=969,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_in&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1925,WIDTH=64)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1925)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1925,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_data_out&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_encoder_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot encoder&#xA;&#xA;&#xA;****** Webtalk v2021.1 (64-bit)&#xA;  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021&#xA;  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/xsim.dir/encoder/webtalk/xsim_webtalk.tcl -notrace" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:27:09.013+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:26:56.916+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="ecc_encoder_src" solutionName="solution1" date="2023-02-02T01:26:55.800+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
