{
  "Top": "top_level",
  "RtlTop": "top_level",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "en": {
      "index": "0",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "en"
      }
    },
    "pos_x": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "pos_x"
      }
    },
    "pos_z": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "pos_z"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_level",
    "Version": "1.0",
    "DisplayName": "Top_level",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/top_level.cpp",
      "..\/Wheel.cpp",
      "..\/Chassis.cpp",
      "..\/Car.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/top_level_fcmp_32bkb.vhd",
      "impl\/vhdl\/top_level.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_level_fcmp_32bkb.v",
      "impl\/verilog\/top_level.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/top_level_ap_fcmp_0_no_dsp_32_ip.tcl"],
    "DesignXml": "D:\/Dev\/Repos\/CarSimOnFPGA\/solution1\/.autopilot\/db\/top_level.design.xml",
    "DebugDir": "D:\/Dev\/Repos\/CarSimOnFPGA\/solution1\/.debug",
    "ProtoInst": [
      "D:\/Dev\/Repos\/CarSimOnFPGA\/solution1\/.debug\/top_level.protoinst",
      "D:\/Dev\/Repos\/CarSimOnFPGA\/solution1\/.debug\/Wheel_update.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "top_level_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name top_level_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "en": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "en",
      "bundle_role": "default"
    },
    "pos_x": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "pos_x",
      "bundle_role": "default"
    },
    "pos_z": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "pos_z",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "en": {
      "dir": "in",
      "width": "32"
    },
    "pos_x": {
      "dir": "out",
      "width": "32"
    },
    "pos_x_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "pos_z": {
      "dir": "out",
      "width": "32"
    },
    "pos_z_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "top_level"},
    "Info": {"top_level": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"top_level": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.409"
        },
        "Area": {
          "DSP48E": "0",
          "FF": "70",
          "LUT": "287",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "top_level",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-01-07 01:06:57 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
