
nrf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043d4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  08004574  08004574  00005574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004818  08004818  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004818  08004818  00005818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004820  08004820  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004820  08004820  00005820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004824  08004824  00005824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004828  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000068  08004890  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08004890  00006278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a04b  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a40  00000000  00000000  000100e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  00011b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000726  00000000  00000000  00012488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ae8  00000000  00000000  00012bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad19  00000000  00000000  00029696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088c3c  00000000  00000000  000343af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcfeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f38  00000000  00000000  000bd030  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000bff68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800455c 	.word	0x0800455c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800455c 	.word	0x0800455c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b092      	sub	sp, #72	@ 0x48
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fd0b 	bl	8000fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f893 	bl	80006e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f951 	bl	8000860 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005be:	f000 f8ef 	bl	80007a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005c2:	f000 f923 	bl	800080c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  nrf_t nrf ={
 80005c6:	4b38      	ldr	r3, [pc, #224]	@ (80006a8 <main+0xfc>)
 80005c8:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80005cc:	461d      	mov	r5, r3
 80005ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d2:	682b      	ldr	r3, [r5, #0]
 80005d4:	6023      	str	r3, [r4, #0]
	.csn_pin = CSN_Pin,
	.spi = &hspi1
  };


  uint8_t tx_addr[] = {0x11, 0x22, 0x33, 0x44, 0x55};
 80005d6:	4a35      	ldr	r2, [pc, #212]	@ (80006ac <main+0x100>)
 80005d8:	f107 0320 	add.w	r3, r7, #32
 80005dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e0:	6018      	str	r0, [r3, #0]
 80005e2:	3304      	adds	r3, #4
 80005e4:	7019      	strb	r1, [r3, #0]
  nrf_init_tx(&nrf, tx_addr);
 80005e6:	f107 0220 	add.w	r2, r7, #32
 80005ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005ee:	4611      	mov	r1, r2
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fa8c 	bl	8000b0e <nrf_init_tx>
  //uint8_t data_to_send[]="hello world\n";
  //uint8_t counter = 0;

  // --- NEW DIAGNOSTIC TEST ---
    printf("--- NRF24L01 DIAGNOSTIC ---\r\n");
 80005f6:	482e      	ldr	r0, [pc, #184]	@ (80006b0 <main+0x104>)
 80005f8:	f002 ff62 	bl	80034c0 <puts>
    uint8_t reg_val = nrf_read_reg(&nrf, NRF_REG_RF_CH);
 80005fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000600:	2105      	movs	r1, #5
 8000602:	4618      	mov	r0, r3
 8000604:	f000 fa22 	bl	8000a4c <nrf_read_reg>
 8000608:	4603      	mov	r3, r0
 800060a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    printf("Reading RF_CH (0x05): Should be 0x01.  Value: 0x%02X\r\n", reg_val);
 800060e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000612:	4619      	mov	r1, r3
 8000614:	4827      	ldr	r0, [pc, #156]	@ (80006b4 <main+0x108>)
 8000616:	f002 feeb 	bl	80033f0 <iprintf>

    if (reg_val == 0x01) {
 800061a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800061e:	2b01      	cmp	r3, #1
 8000620:	d109      	bne.n	8000636 <main+0x8a>
        printf("DIAGNOSTIC: SUCCESS! SPI wiring is correct.\r\n");
 8000622:	4825      	ldr	r0, [pc, #148]	@ (80006b8 <main+0x10c>)
 8000624:	f002 ff4c 	bl	80034c0 <puts>
        printf("The 'timeout' error is almost certainly a POWER problem.\r\n");
 8000628:	4824      	ldr	r0, [pc, #144]	@ (80006bc <main+0x110>)
 800062a:	f002 ff49 	bl	80034c0 <puts>
        printf("Please add a 10uF capacitor to the module.\r\n");
 800062e:	4824      	ldr	r0, [pc, #144]	@ (80006c0 <main+0x114>)
 8000630:	f002 ff46 	bl	80034c0 <puts>
 8000634:	e008      	b.n	8000648 <main+0x9c>
    } else {
        printf("DIAGNOSTIC: FAILED! SPI communication is not working.\r\n");
 8000636:	4823      	ldr	r0, [pc, #140]	@ (80006c4 <main+0x118>)
 8000638:	f002 ff42 	bl	80034c0 <puts>
        printf("Check VCC, GND, MISO, MOSI, SCK, and CSN wiring.\r\n");
 800063c:	4822      	ldr	r0, [pc, #136]	@ (80006c8 <main+0x11c>)
 800063e:	f002 ff3f 	bl	80034c0 <puts>
        printf("Default value is 0x02. 0x00 or 0xFF means bad wiring.\r\n");
 8000642:	4822      	ldr	r0, [pc, #136]	@ (80006cc <main+0x120>)
 8000644:	f002 ff3c 	bl	80034c0 <puts>
    }
    printf("--------------------------------\r\n");
 8000648:	4821      	ldr	r0, [pc, #132]	@ (80006d0 <main+0x124>)
 800064a:	f002 ff39 	bl	80034c0 <puts>
    // --- END OF DIAGNOSTIC TEST ---

    uint8_t data_to_send[32];
    int counter = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	647b      	str	r3, [r7, #68]	@ 0x44
    /* USER CODE BEGIN 3 */
	  // Prepare some data

	      // Transmit the data

	  printf("Sending packet %d...\n ", counter);
 8000652:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000654:	481f      	ldr	r0, [pc, #124]	@ (80006d4 <main+0x128>)
 8000656:	f002 fecb 	bl	80033f0 <iprintf>
	  snprintf((char*)data_to_send,32,"hello: %d\n",counter);
 800065a:	4638      	mov	r0, r7
 800065c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800065e:	4a1e      	ldr	r2, [pc, #120]	@ (80006d8 <main+0x12c>)
 8000660:	2120      	movs	r1, #32
 8000662:	f002 ff35 	bl	80034d0 <sniprintf>
	  int result = nrf_transmit(&nrf, data_to_send,32);
 8000666:	4639      	mov	r1, r7
 8000668:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800066c:	2220      	movs	r2, #32
 800066e:	4618      	mov	r0, r3
 8000670:	f000 faa0 	bl	8000bb4 <nrf_transmit>
 8000674:	63f8      	str	r0, [r7, #60]	@ 0x3c

	  if (result == 0) {
 8000676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000678:	2b00      	cmp	r3, #0
 800067a:	d102      	bne.n	8000682 <main+0xd6>
		  printf("OK!\r\n");
 800067c:	4817      	ldr	r0, [pc, #92]	@ (80006dc <main+0x130>)
 800067e:	f002 ff1f 	bl	80034c0 <puts>
	      } else {
	          // Error message is printed inside the driver
	      }
	  nrf_send_cmd(&nrf, NRF_CMD_FLUSH_TX);
 8000682:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000686:	21e1      	movs	r1, #225	@ 0xe1
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fa29 	bl	8000ae0 <nrf_send_cmd>
	  memset(data_to_send, 0, 32);
 800068e:	463b      	mov	r3, r7
 8000690:	2220      	movs	r2, #32
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f003 f829 	bl	80036ec <memset>
	  counter++;
 800069a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800069c:	3301      	adds	r3, #1
 800069e:	647b      	str	r3, [r7, #68]	@ 0x44
	  HAL_Delay(10); // Wait 1 second
 80006a0:	200a      	movs	r0, #10
 80006a2:	f000 fd05 	bl	80010b0 <HAL_Delay>
  {
 80006a6:	e7d4      	b.n	8000652 <main+0xa6>
 80006a8:	08004758 	.word	0x08004758
 80006ac:	0800476c 	.word	0x0800476c
 80006b0:	08004574 	.word	0x08004574
 80006b4:	08004594 	.word	0x08004594
 80006b8:	080045cc 	.word	0x080045cc
 80006bc:	080045fc 	.word	0x080045fc
 80006c0:	08004638 	.word	0x08004638
 80006c4:	08004664 	.word	0x08004664
 80006c8:	0800469c 	.word	0x0800469c
 80006cc:	080046d0 	.word	0x080046d0
 80006d0:	08004708 	.word	0x08004708
 80006d4:	0800472c 	.word	0x0800472c
 80006d8:	08004744 	.word	0x08004744
 80006dc:	08004750 	.word	0x08004750

080006e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b094      	sub	sp, #80	@ 0x50
 80006e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e6:	f107 0320 	add.w	r3, r7, #32
 80006ea:	2230      	movs	r2, #48	@ 0x30
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f002 fffc 	bl	80036ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000704:	2300      	movs	r3, #0
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <SystemClock_Config+0xb8>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070c:	4a22      	ldr	r2, [pc, #136]	@ (8000798 <SystemClock_Config+0xb8>)
 800070e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000712:	6413      	str	r3, [r2, #64]	@ 0x40
 8000714:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <SystemClock_Config+0xb8>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000720:	2300      	movs	r3, #0
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <SystemClock_Config+0xbc>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800072c:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <SystemClock_Config+0xbc>)
 800072e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <SystemClock_Config+0xbc>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000740:	2302      	movs	r3, #2
 8000742:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000744:	2301      	movs	r3, #1
 8000746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000748:	2310      	movs	r3, #16
 800074a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800074c:	2300      	movs	r3, #0
 800074e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000750:	f107 0320 	add.w	r3, r7, #32
 8000754:	4618      	mov	r0, r3
 8000756:	f000 ff53 	bl	8001600 <HAL_RCC_OscConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000760:	f000 f908 	bl	8000974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000764:	230f      	movs	r3, #15
 8000766:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000768:	2300      	movs	r3, #0
 800076a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000778:	f107 030c 	add.w	r3, r7, #12
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f001 f9b6 	bl	8001af0 <HAL_RCC_ClockConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800078a:	f000 f8f3 	bl	8000974 <Error_Handler>
  }
}
 800078e:	bf00      	nop
 8000790:	3750      	adds	r7, #80	@ 0x50
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800
 800079c:	40007000 	.word	0x40007000

080007a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007a4:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007a6:	4a18      	ldr	r2, [pc, #96]	@ (8000808 <MX_SPI1_Init+0x68>)
 80007a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007aa:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007b2:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80007d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007d4:	2220      	movs	r2, #32
 80007d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007ec:	220a      	movs	r2, #10
 80007ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007f0:	4804      	ldr	r0, [pc, #16]	@ (8000804 <MX_SPI1_Init+0x64>)
 80007f2:	f001 fb5d 	bl	8001eb0 <HAL_SPI_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007fc:	f000 f8ba 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000084 	.word	0x20000084
 8000808:	40013000 	.word	0x40013000

0800080c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000810:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000812:	4a12      	ldr	r2, [pc, #72]	@ (800085c <MX_USART1_UART_Init+0x50>)
 8000814:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800081c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000824:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000832:	220c      	movs	r2, #12
 8000834:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000836:	4b08      	ldr	r3, [pc, #32]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000842:	4805      	ldr	r0, [pc, #20]	@ (8000858 <MX_USART1_UART_Init+0x4c>)
 8000844:	f002 f906 	bl	8002a54 <HAL_UART_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800084e:	f000 f891 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000dc 	.word	0x200000dc
 800085c:	40011000 	.word	0x40011000

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b31      	ldr	r3, [pc, #196]	@ (8000940 <MX_GPIO_Init+0xe0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a30      	ldr	r2, [pc, #192]	@ (8000940 <MX_GPIO_Init+0xe0>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b2e      	ldr	r3, [pc, #184]	@ (8000940 <MX_GPIO_Init+0xe0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	4b2a      	ldr	r3, [pc, #168]	@ (8000940 <MX_GPIO_Init+0xe0>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a29      	ldr	r2, [pc, #164]	@ (8000940 <MX_GPIO_Init+0xe0>)
 800089c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b27      	ldr	r3, [pc, #156]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	4b23      	ldr	r3, [pc, #140]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a22      	ldr	r2, [pc, #136]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b20      	ldr	r3, [pc, #128]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_GPIO_Init+0xe0>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008ec:	4815      	ldr	r0, [pc, #84]	@ (8000944 <MX_GPIO_Init+0xe4>)
 80008ee:	f000 fe6d 	bl	80015cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2103      	movs	r1, #3
 80008f6:	4814      	ldr	r0, [pc, #80]	@ (8000948 <MX_GPIO_Init+0xe8>)
 80008f8:	f000 fe68 	bl	80015cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	480b      	ldr	r0, [pc, #44]	@ (8000944 <MX_GPIO_Init+0xe4>)
 8000916:	f000 fcd5 	bl	80012c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 800091a:	2303      	movs	r3, #3
 800091c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	2301      	movs	r3, #1
 8000920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4619      	mov	r1, r3
 8000930:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_GPIO_Init+0xe8>)
 8000932:	f000 fcc7 	bl	80012c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000936:	bf00      	nop
 8000938:	3728      	adds	r7, #40	@ 0x28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40023800 	.word	0x40023800
 8000944:	40020800 	.word	0x40020800
 8000948:	40020400 	.word	0x40020400

0800094c <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
    // Use a 100ms timeout instead of HAL_MAX_DELAY
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 100);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	b29a      	uxth	r2, r3
 800095c:	2364      	movs	r3, #100	@ 0x64
 800095e:	68b9      	ldr	r1, [r7, #8]
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <_write+0x24>)
 8000962:	f002 f8c7 	bl	8002af4 <HAL_UART_Transmit>
    return len;
 8000966:	687b      	ldr	r3, [r7, #4]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3710      	adds	r7, #16
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200000dc 	.word	0x200000dc

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
}
 800097a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <Error_Handler+0x8>

08000980 <set_csn_high>:
 */

#include "nRF24L01.h"
#include <stdio.h>

void set_csn_high(nrf_t *nrf){
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->csn_port, nrf->csn_pin, 1);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6858      	ldr	r0, [r3, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	891b      	ldrh	r3, [r3, #8]
 8000990:	2201      	movs	r2, #1
 8000992:	4619      	mov	r1, r3
 8000994:	f000 fe1a 	bl	80015cc <HAL_GPIO_WritePin>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <set_csn_low>:

void set_csn_low(nrf_t *nrf){
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->csn_port, nrf->csn_pin, 0);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6858      	ldr	r0, [r3, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	891b      	ldrh	r3, [r3, #8]
 80009b0:	2200      	movs	r2, #0
 80009b2:	4619      	mov	r1, r3
 80009b4:	f000 fe0a 	bl	80015cc <HAL_GPIO_WritePin>
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <set_ce_high>:

void set_ce_high(nrf_t *nrf){
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->ce_port, nrf->ce_pin, 1);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	68d8      	ldr	r0, [r3, #12]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	8a1b      	ldrh	r3, [r3, #16]
 80009d0:	2201      	movs	r2, #1
 80009d2:	4619      	mov	r1, r3
 80009d4:	f000 fdfa 	bl	80015cc <HAL_GPIO_WritePin>
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <set_ce_low>:

void set_ce_low(nrf_t *nrf){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->ce_port, nrf->ce_pin, 0);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	68d8      	ldr	r0, [r3, #12]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	8a1b      	ldrh	r3, [r3, #16]
 80009f0:	2200      	movs	r2, #0
 80009f2:	4619      	mov	r1, r3
 80009f4:	f000 fdea 	bl	80015cc <HAL_GPIO_WritePin>
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <nrf_write_reg>:

void nrf_write_reg(nrf_t *nrf, uint8_t reg, uint8_t data){
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	70fb      	strb	r3, [r7, #3]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	70bb      	strb	r3, [r7, #2]

	uint8_t cmd = NRF_CMD_W_REGISTER | reg;
 8000a10:	78fb      	ldrb	r3, [r7, #3]
 8000a12:	f043 0320 	orr.w	r3, r3, #32
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	73fb      	strb	r3, [r7, #15]
	set_csn_low(nrf);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffc0 	bl	80009a0 <set_csn_low>
	HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6818      	ldr	r0, [r3, #0]
 8000a24:	f107 010f 	add.w	r1, r7, #15
 8000a28:	2364      	movs	r3, #100	@ 0x64
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f001 fac9 	bl	8001fc2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf->spi, &data, 1, 100);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6818      	ldr	r0, [r3, #0]
 8000a34:	1cb9      	adds	r1, r7, #2
 8000a36:	2364      	movs	r3, #100	@ 0x64
 8000a38:	2201      	movs	r2, #1
 8000a3a:	f001 fac2 	bl	8001fc2 <HAL_SPI_Transmit>
	set_csn_high(nrf);
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f7ff ff9e 	bl	8000980 <set_csn_high>
}
 8000a44:	bf00      	nop
 8000a46:	3710      	adds	r7, #16
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <nrf_read_reg>:

uint8_t nrf_read_reg(nrf_t *nrf, uint8_t reg){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = NRF_CMD_R_REGISTER | reg;
 8000a58:	78fb      	ldrb	r3, [r7, #3]
 8000a5a:	73fb      	strb	r3, [r7, #15]
	uint8_t data;
	set_csn_low(nrf);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff9f 	bl	80009a0 <set_csn_low>
	HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6818      	ldr	r0, [r3, #0]
 8000a66:	f107 010f 	add.w	r1, r7, #15
 8000a6a:	2364      	movs	r3, #100	@ 0x64
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	f001 faa8 	bl	8001fc2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(nrf->spi, &data, 1, 100);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6818      	ldr	r0, [r3, #0]
 8000a76:	f107 010e 	add.w	r1, r7, #14
 8000a7a:	2364      	movs	r3, #100	@ 0x64
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f001 fbe4 	bl	800224a <HAL_SPI_Receive>
	set_csn_high(nrf);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff ff7c 	bl	8000980 <set_csn_high>
	return data;
 8000a88:	7bbb      	ldrb	r3, [r7, #14]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <nrf_write_reg_multi>:

void nrf_write_reg_multi(nrf_t *nrf, uint8_t reg, uint16_t size, uint8_t *data){
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b086      	sub	sp, #24
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	72fb      	strb	r3, [r7, #11]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	813b      	strh	r3, [r7, #8]
	uint8_t cmd = NRF_CMD_W_REGISTER | reg;
 8000aa4:	7afb      	ldrb	r3, [r7, #11]
 8000aa6:	f043 0320 	orr.w	r3, r3, #32
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	75fb      	strb	r3, [r7, #23]
	set_csn_low(nrf);
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff ff76 	bl	80009a0 <set_csn_low>
	HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	f107 0117 	add.w	r1, r7, #23
 8000abc:	2364      	movs	r3, #100	@ 0x64
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f001 fa7f 	bl	8001fc2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf->spi, data, size, 100);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	6818      	ldr	r0, [r3, #0]
 8000ac8:	893a      	ldrh	r2, [r7, #8]
 8000aca:	2364      	movs	r3, #100	@ 0x64
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	f001 fa78 	bl	8001fc2 <HAL_SPI_Transmit>
	set_csn_high(nrf);
 8000ad2:	68f8      	ldr	r0, [r7, #12]
 8000ad4:	f7ff ff54 	bl	8000980 <set_csn_high>
}
 8000ad8:	bf00      	nop
 8000ada:	3718      	adds	r7, #24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <nrf_send_cmd>:
	HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
	HAL_SPI_Receive(nrf->spi, data, size, 100);
	set_csn_high(nrf);
}

void nrf_send_cmd(nrf_t *nrf, uint8_t cmd) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	70fb      	strb	r3, [r7, #3]
    set_csn_low(nrf);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f7ff ff57 	bl	80009a0 <set_csn_low>
    HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6818      	ldr	r0, [r3, #0]
 8000af6:	1cf9      	adds	r1, r7, #3
 8000af8:	2364      	movs	r3, #100	@ 0x64
 8000afa:	2201      	movs	r2, #1
 8000afc:	f001 fa61 	bl	8001fc2 <HAL_SPI_Transmit>
    set_csn_high(nrf);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff ff3d 	bl	8000980 <set_csn_high>
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <nrf_init_tx>:
	nrf_write_reg(nrf, NRF_REG_RF_SETUP, 0x00);
	set_csn_high(nrf);
	return 0;
}
*/
int nrf_init_tx(nrf_t *nrf, uint8_t *tx_addr){
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b082      	sub	sp, #8
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
 8000b16:	6039      	str	r1, [r7, #0]
	set_ce_low(nrf);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff61 	bl	80009e0 <set_ce_low>
	set_csn_high(nrf);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff ff2e 	bl	8000980 <set_csn_high>
    HAL_Delay(100);
 8000b24:	2064      	movs	r0, #100	@ 0x64
 8000b26:	f000 fac3 	bl	80010b0 <HAL_Delay>

	nrf_write_reg(nrf, NRF_REG_CONFIG, 0x00);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f7ff ff66 	bl	8000a00 <nrf_write_reg>
	nrf_write_reg(nrf, NRF_REG_EN_AA, 0x01);
 8000b34:	2201      	movs	r2, #1
 8000b36:	2101      	movs	r1, #1
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f7ff ff61 	bl	8000a00 <nrf_write_reg>
	//nrf_write_reg(nrf, NRF_REG_EN_RXADDR, 0x00); // ???
	nrf_write_reg(nrf, NRF_REG_SETUP_AW, 0b11);
 8000b3e:	2203      	movs	r2, #3
 8000b40:	2103      	movs	r1, #3
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f7ff ff5c 	bl	8000a00 <nrf_write_reg>
	//nrf_write_reg(nrf, NRF_REG_SETUP_RETR, 0x00);
	nrf_write_reg(nrf, NRF_REG_SETUP_RETR, 0x2F);
 8000b48:	222f      	movs	r2, #47	@ 0x2f
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff ff57 	bl	8000a00 <nrf_write_reg>
	nrf_write_reg(nrf, NRF_REG_RF_CH, 1); // setting channel 1
 8000b52:	2201      	movs	r2, #1
 8000b54:	2105      	movs	r1, #5
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f7ff ff52 	bl	8000a00 <nrf_write_reg>
	nrf_write_reg(nrf, NRF_REG_RF_SETUP, 0x07);
 8000b5c:	2207      	movs	r2, #7
 8000b5e:	2106      	movs	r1, #6
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f7ff ff4d 	bl	8000a00 <nrf_write_reg>
	nrf_write_reg_multi(nrf, NRF_REG_TX_ADDR, 5, tx_addr);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	2205      	movs	r2, #5
 8000b6a:	2110      	movs	r1, #16
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff ff90 	bl	8000a92 <nrf_write_reg_multi>
	nrf_write_reg_multi(nrf, NRF_REG_RX_ADDR_P0, 5, tx_addr);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	2205      	movs	r2, #5
 8000b76:	210a      	movs	r1, #10
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff ff8a 	bl	8000a92 <nrf_write_reg_multi>
	nrf_write_reg(nrf, NRF_REG_RX_PW_P0, 32);
 8000b7e:	2220      	movs	r2, #32
 8000b80:	2111      	movs	r1, #17
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f7ff ff3c 	bl	8000a00 <nrf_write_reg>
	nrf_send_cmd(nrf, NRF_CMD_FLUSH_TX);
 8000b88:	21e1      	movs	r1, #225	@ 0xe1
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ffa8 	bl	8000ae0 <nrf_send_cmd>
	nrf_send_cmd(nrf, NRF_CMD_FLUSH_RX);
 8000b90:	21e2      	movs	r1, #226	@ 0xe2
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff ffa4 	bl	8000ae0 <nrf_send_cmd>
	nrf_write_reg(nrf, NRF_REG_CONFIG, 0b00001110); // POWER UP
 8000b98:	220e      	movs	r2, #14
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ff2f 	bl	8000a00 <nrf_write_reg>

	HAL_Delay(10);
 8000ba2:	200a      	movs	r0, #10
 8000ba4:	f000 fa84 	bl	80010b0 <HAL_Delay>
	return 0;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <nrf_transmit>:


int nrf_transmit(nrf_t *nrf, uint8_t *data, uint16_t size){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	80fb      	strh	r3, [r7, #6]
	uint8_t status;
	uint32_t start_time = HAL_GetTick();
 8000bc2:	f000 fa69 	bl	8001098 <HAL_GetTick>
 8000bc6:	6178      	str	r0, [r7, #20]
	set_csn_low(nrf);
 8000bc8:	68f8      	ldr	r0, [r7, #12]
 8000bca:	f7ff fee9 	bl	80009a0 <set_csn_low>
	uint8_t cmd = NRF_CMD_W_TX_PAYLOAD;
 8000bce:	23a0      	movs	r3, #160	@ 0xa0
 8000bd0:	74bb      	strb	r3, [r7, #18]
	HAL_SPI_Transmit(nrf->spi, &cmd, 1, 100);
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6818      	ldr	r0, [r3, #0]
 8000bd6:	f107 0112 	add.w	r1, r7, #18
 8000bda:	2364      	movs	r3, #100	@ 0x64
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f001 f9f0 	bl	8001fc2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf->spi, data, size, 100);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6818      	ldr	r0, [r3, #0]
 8000be6:	88fa      	ldrh	r2, [r7, #6]
 8000be8:	2364      	movs	r3, #100	@ 0x64
 8000bea:	68b9      	ldr	r1, [r7, #8]
 8000bec:	f001 f9e9 	bl	8001fc2 <HAL_SPI_Transmit>
	set_csn_high(nrf);
 8000bf0:	68f8      	ldr	r0, [r7, #12]
 8000bf2:	f7ff fec5 	bl	8000980 <set_csn_high>

	set_ce_high(nrf);
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff fee2 	bl	80009c0 <set_ce_high>
	HAL_Delay(1);
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f000 fa57 	bl	80010b0 <HAL_Delay>
	set_ce_low(nrf);
 8000c02:	68f8      	ldr	r0, [r7, #12]
 8000c04:	f7ff feec 	bl	80009e0 <set_ce_low>

	    while(1) {
	        // Read the main STATUS register (0x07)
	        status = nrf_read_reg(nrf, NRF_REG_STATUS);
 8000c08:	2107      	movs	r1, #7
 8000c0a:	68f8      	ldr	r0, [r7, #12]
 8000c0c:	f7ff ff1e 	bl	8000a4c <nrf_read_reg>
 8000c10:	4603      	mov	r3, r0
 8000c12:	74fb      	strb	r3, [r7, #19]

	        // --- SUCCESS: Data Sent (TX_DS) ---
	        if (status & (1 << 5)) {
 8000c14:	7cfb      	ldrb	r3, [r7, #19]
 8000c16:	f003 0320 	and.w	r3, r3, #32
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d006      	beq.n	8000c2c <nrf_transmit+0x78>
	            nrf_write_reg(nrf, NRF_REG_STATUS, (1 << 5)); // Clear flag
 8000c1e:	2220      	movs	r2, #32
 8000c20:	2107      	movs	r1, #7
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff feec 	bl	8000a00 <nrf_write_reg>
	            return 0; // Success
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e01d      	b.n	8000c68 <nrf_transmit+0xb4>
	        }

	        // --- FAILURE: Max Retries (MAX_RT) ---
	        if (status & (1 << 4)) {
 8000c2c:	7cfb      	ldrb	r3, [r7, #19]
 8000c2e:	f003 0310 	and.w	r3, r3, #16
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d00d      	beq.n	8000c52 <nrf_transmit+0x9e>
	            printf("message could not be transmitted (MAX_RT)\n");
 8000c36:	480e      	ldr	r0, [pc, #56]	@ (8000c70 <nrf_transmit+0xbc>)
 8000c38:	f002 fc42 	bl	80034c0 <puts>
	            nrf_write_reg(nrf, NRF_REG_STATUS, (1 << 4)); // Clear flag
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	2107      	movs	r1, #7
 8000c40:	68f8      	ldr	r0, [r7, #12]
 8000c42:	f7ff fedd 	bl	8000a00 <nrf_write_reg>
	            nrf_send_cmd(nrf, NRF_CMD_FLUSH_TX); // Flush the failed packet
 8000c46:	21e1      	movs	r1, #225	@ 0xe1
 8000c48:	68f8      	ldr	r0, [r7, #12]
 8000c4a:	f7ff ff49 	bl	8000ae0 <nrf_send_cmd>
	            return 1; // Failure
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00a      	b.n	8000c68 <nrf_transmit+0xb4>
	        }

	        // --- TIMEOUT ---
	        if (HAL_GetTick() - start_time > 100) { // 100ms timeout
 8000c52:	f000 fa21 	bl	8001098 <HAL_GetTick>
 8000c56:	4602      	mov	r2, r0
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	1ad3      	subs	r3, r2, r3
 8000c5c:	2b64      	cmp	r3, #100	@ 0x64
 8000c5e:	d9d3      	bls.n	8000c08 <nrf_transmit+0x54>
	            printf("message could not be transmitted (timeout)\n");
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <nrf_transmit+0xc0>)
 8000c62:	f002 fc2d 	bl	80034c0 <puts>
	            return 1; // Failure
 8000c66:	2301      	movs	r3, #1
	        }
	    }
	return 0;
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	08004774 	.word	0x08004774
 8000c74:	080047a0 	.word	0x080047a0

08000c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000c88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca2:	4a08      	ldr	r2, [pc, #32]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <HAL_MspInit+0x4c>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	40023800 	.word	0x40023800

08000cc8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a19      	ldr	r2, [pc, #100]	@ (8000d4c <HAL_SPI_MspInit+0x84>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d12b      	bne.n	8000d42 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf2:	4a17      	ldr	r2, [pc, #92]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000cf4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cfa:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	4a10      	ldr	r2, [pc, #64]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <HAL_SPI_MspInit+0x88>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000d22:	23e0      	movs	r3, #224	@ 0xe0
 8000d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	2302      	movs	r3, #2
 8000d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d32:	2305      	movs	r3, #5
 8000d34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4805      	ldr	r0, [pc, #20]	@ (8000d54 <HAL_SPI_MspInit+0x8c>)
 8000d3e:	f000 fac1 	bl	80012c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d42:	bf00      	nop
 8000d44:	3728      	adds	r7, #40	@ 0x28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40013000 	.word	0x40013000
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40020000 	.word	0x40020000

08000d58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	@ 0x28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a19      	ldr	r2, [pc, #100]	@ (8000ddc <HAL_UART_MspInit+0x84>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d12c      	bne.n	8000dd4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d82:	4a17      	ldr	r2, [pc, #92]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	4b11      	ldr	r3, [pc, #68]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a10      	ldr	r2, [pc, #64]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b0e      	ldr	r3, [pc, #56]	@ (8000de0 <HAL_UART_MspInit+0x88>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000db2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dc4:	2307      	movs	r3, #7
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <HAL_UART_MspInit+0x8c>)
 8000dd0:	f000 fa78 	bl	80012c4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000dd4:	bf00      	nop
 8000dd6:	3728      	adds	r7, #40	@ 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40011000 	.word	0x40011000
 8000de0:	40023800 	.word	0x40023800
 8000de4:	40020000 	.word	0x40020000

08000de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <NMI_Handler+0x4>

08000df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <HardFault_Handler+0x4>

08000df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <MemManage_Handler+0x4>

08000e00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <BusFault_Handler+0x4>

08000e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <UsageFault_Handler+0x4>

08000e10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3e:	f000 f917 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	e00a      	b.n	8000e6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e58:	f3af 8000 	nop.w
 8000e5c:	4601      	mov	r1, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1c5a      	adds	r2, r3, #1
 8000e62:	60ba      	str	r2, [r7, #8]
 8000e64:	b2ca      	uxtb	r2, r1
 8000e66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	617b      	str	r3, [r7, #20]
 8000e6e:	697a      	ldr	r2, [r7, #20]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	dbf0      	blt.n	8000e58 <_read+0x12>
  }

  return len;
 8000e76:	687b      	ldr	r3, [r7, #4]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3718      	adds	r7, #24
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ea8:	605a      	str	r2, [r3, #4]
  return 0;
 8000eaa:	2300      	movs	r3, #0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <_isatty>:

int _isatty(int file)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ec0:	2301      	movs	r3, #1
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b085      	sub	sp, #20
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	60f8      	str	r0, [r7, #12]
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef0:	4a14      	ldr	r2, [pc, #80]	@ (8000f44 <_sbrk+0x5c>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <_sbrk+0x60>)
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000efc:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d102      	bne.n	8000f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <_sbrk+0x64>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	@ (8000f50 <_sbrk+0x68>)
 8000f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d207      	bcs.n	8000f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f18:	f002 fc36 	bl	8003788 <__errno>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	220c      	movs	r2, #12
 8000f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	e009      	b.n	8000f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <_sbrk+0x64>)
 8000f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20018000 	.word	0x20018000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	20000124 	.word	0x20000124
 8000f50:	20000278 	.word	0x20000278

08000f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f7c:	f7ff ffea 	bl	8000f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f82:	490d      	ldr	r1, [pc, #52]	@ (8000fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f84:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f88:	e002      	b.n	8000f90 <LoopCopyDataInit>

08000f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8e:	3304      	adds	r3, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f94:	d3f9      	bcc.n	8000f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f96:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f98:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f9c:	e001      	b.n	8000fa2 <LoopFillZerobss>

08000f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa0:	3204      	adds	r2, #4

08000fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa4:	d3fb      	bcc.n	8000f9e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f002 fbf5 	bl	8003794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000faa:	f7ff faff 	bl	80005ac <main>
  bx  lr    
 8000fae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000fbc:	08004828 	.word	0x08004828
  ldr r2, =_sbss
 8000fc0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000fc4:	20000278 	.word	0x20000278

08000fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC_IRQHandler>
	...

08000fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <HAL_Init+0x40>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800100c <HAL_Init+0x40>)
 8000fd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <HAL_Init+0x40>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800100c <HAL_Init+0x40>)
 8000fe2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000fe6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <HAL_Init+0x40>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_Init+0x40>)
 8000fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f000 f931 	bl	800125c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffa:	200f      	movs	r0, #15
 8000ffc:	f000 f808 	bl	8001010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001000:	f7ff fe3a 	bl	8000c78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023c00 	.word	0x40023c00

08001010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HAL_InitTick+0x54>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_InitTick+0x58>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001026:	fbb3 f3f1 	udiv	r3, r3, r1
 800102a:	fbb2 f3f3 	udiv	r3, r2, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f93b 	bl	80012aa <HAL_SYSTICK_Config>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e00e      	b.n	800105c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b0f      	cmp	r3, #15
 8001042:	d80a      	bhi.n	800105a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001044:	2200      	movs	r2, #0
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f000 f911 	bl	8001272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001050:	4a06      	ldr	r2, [pc, #24]	@ (800106c <HAL_InitTick+0x5c>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e000      	b.n	800105c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000000 	.word	0x20000000
 8001068:	20000008 	.word	0x20000008
 800106c:	20000004 	.word	0x20000004

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4413      	add	r3, r2
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <HAL_IncTick+0x24>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000008 	.word	0x20000008
 8001094:	20000128 	.word	0x20000128

08001098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20000128 	.word	0x20000128

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff ffee 	bl	8001098 <HAL_GetTick>
 80010bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d005      	beq.n	80010d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_Delay+0x44>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010d6:	bf00      	nop
 80010d8:	f7ff ffde 	bl	8001098 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d8f7      	bhi.n	80010d8 <HAL_Delay+0x28>
  {
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000008 	.word	0x20000008

080010f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001108:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <__NVIC_SetPriorityGrouping+0x44>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001114:	4013      	ands	r3, r2
 8001116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001120:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112a:	4a04      	ldr	r2, [pc, #16]	@ (800113c <__NVIC_SetPriorityGrouping+0x44>)
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	60d3      	str	r3, [r2, #12]
}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001144:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <__NVIC_GetPriorityGrouping+0x18>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	f003 0307 	and.w	r3, r3, #7
}
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	db0a      	blt.n	8001186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	490c      	ldr	r1, [pc, #48]	@ (80011a8 <__NVIC_SetPriority+0x4c>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	440b      	add	r3, r1
 8001180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001184:	e00a      	b.n	800119c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4908      	ldr	r1, [pc, #32]	@ (80011ac <__NVIC_SetPriority+0x50>)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	3b04      	subs	r3, #4
 8001194:	0112      	lsls	r2, r2, #4
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	440b      	add	r3, r1
 800119a:	761a      	strb	r2, [r3, #24]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000e100 	.word	0xe000e100
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b089      	sub	sp, #36	@ 0x24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f1c3 0307 	rsb	r3, r3, #7
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	bf28      	it	cs
 80011ce:	2304      	movcs	r3, #4
 80011d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3304      	adds	r3, #4
 80011d6:	2b06      	cmp	r3, #6
 80011d8:	d902      	bls.n	80011e0 <NVIC_EncodePriority+0x30>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3b03      	subs	r3, #3
 80011de:	e000      	b.n	80011e2 <NVIC_EncodePriority+0x32>
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	f04f 32ff 	mov.w	r2, #4294967295
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43da      	mvns	r2, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	401a      	ands	r2, r3
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f8:	f04f 31ff 	mov.w	r1, #4294967295
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001202:	43d9      	mvns	r1, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	4313      	orrs	r3, r2
         );
}
 800120a:	4618      	mov	r0, r3
 800120c:	3724      	adds	r7, #36	@ 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001228:	d301      	bcc.n	800122e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122a:	2301      	movs	r3, #1
 800122c:	e00f      	b.n	800124e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800122e:	4a0a      	ldr	r2, [pc, #40]	@ (8001258 <SysTick_Config+0x40>)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3b01      	subs	r3, #1
 8001234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001236:	210f      	movs	r1, #15
 8001238:	f04f 30ff 	mov.w	r0, #4294967295
 800123c:	f7ff ff8e 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001240:	4b05      	ldr	r3, [pc, #20]	@ (8001258 <SysTick_Config+0x40>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001246:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <SysTick_Config+0x40>)
 8001248:	2207      	movs	r2, #7
 800124a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	e000e010 	.word	0xe000e010

0800125c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff ff47 	bl	80010f8 <__NVIC_SetPriorityGrouping>
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001272:	b580      	push	{r7, lr}
 8001274:	b086      	sub	sp, #24
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	60b9      	str	r1, [r7, #8]
 800127c:	607a      	str	r2, [r7, #4]
 800127e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001284:	f7ff ff5c 	bl	8001140 <__NVIC_GetPriorityGrouping>
 8001288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68b9      	ldr	r1, [r7, #8]
 800128e:	6978      	ldr	r0, [r7, #20]
 8001290:	f7ff ff8e 	bl	80011b0 <NVIC_EncodePriority>
 8001294:	4602      	mov	r2, r0
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff5d 	bl	800115c <__NVIC_SetPriority>
}
 80012a2:	bf00      	nop
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ffb0 	bl	8001218 <SysTick_Config>
 80012b8:	4603      	mov	r3, r0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b089      	sub	sp, #36	@ 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012da:	2300      	movs	r3, #0
 80012dc:	61fb      	str	r3, [r7, #28]
 80012de:	e159      	b.n	8001594 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012e0:	2201      	movs	r2, #1
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	f040 8148 	bne.w	800158e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	2b01      	cmp	r3, #1
 8001308:	d005      	beq.n	8001316 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001312:	2b02      	cmp	r3, #2
 8001314:	d130      	bne.n	8001378 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	2203      	movs	r2, #3
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	68da      	ldr	r2, [r3, #12]
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4313      	orrs	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800134c:	2201      	movs	r2, #1
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	091b      	lsrs	r3, r3, #4
 8001362:	f003 0201 	and.w	r2, r3, #1
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	4313      	orrs	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f003 0303 	and.w	r3, r3, #3
 8001380:	2b03      	cmp	r3, #3
 8001382:	d017      	beq.n	80013b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	2203      	movs	r2, #3
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	43db      	mvns	r3, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4013      	ands	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d123      	bne.n	8001408 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	08da      	lsrs	r2, r3, #3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3208      	adds	r2, #8
 80013c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	220f      	movs	r2, #15
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	43db      	mvns	r3, r3
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	4013      	ands	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	691a      	ldr	r2, [r3, #16]
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	08da      	lsrs	r2, r3, #3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3208      	adds	r2, #8
 8001402:	69b9      	ldr	r1, [r7, #24]
 8001404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	2203      	movs	r2, #3
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f003 0203 	and.w	r2, r3, #3
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001444:	2b00      	cmp	r3, #0
 8001446:	f000 80a2 	beq.w	800158e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	4b57      	ldr	r3, [pc, #348]	@ (80015ac <HAL_GPIO_Init+0x2e8>)
 8001450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001452:	4a56      	ldr	r2, [pc, #344]	@ (80015ac <HAL_GPIO_Init+0x2e8>)
 8001454:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001458:	6453      	str	r3, [r2, #68]	@ 0x44
 800145a:	4b54      	ldr	r3, [pc, #336]	@ (80015ac <HAL_GPIO_Init+0x2e8>)
 800145c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001466:	4a52      	ldr	r2, [pc, #328]	@ (80015b0 <HAL_GPIO_Init+0x2ec>)
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	089b      	lsrs	r3, r3, #2
 800146c:	3302      	adds	r3, #2
 800146e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001472:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	220f      	movs	r2, #15
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a49      	ldr	r2, [pc, #292]	@ (80015b4 <HAL_GPIO_Init+0x2f0>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d019      	beq.n	80014c6 <HAL_GPIO_Init+0x202>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a48      	ldr	r2, [pc, #288]	@ (80015b8 <HAL_GPIO_Init+0x2f4>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d013      	beq.n	80014c2 <HAL_GPIO_Init+0x1fe>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a47      	ldr	r2, [pc, #284]	@ (80015bc <HAL_GPIO_Init+0x2f8>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d00d      	beq.n	80014be <HAL_GPIO_Init+0x1fa>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a46      	ldr	r2, [pc, #280]	@ (80015c0 <HAL_GPIO_Init+0x2fc>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d007      	beq.n	80014ba <HAL_GPIO_Init+0x1f6>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a45      	ldr	r2, [pc, #276]	@ (80015c4 <HAL_GPIO_Init+0x300>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d101      	bne.n	80014b6 <HAL_GPIO_Init+0x1f2>
 80014b2:	2304      	movs	r3, #4
 80014b4:	e008      	b.n	80014c8 <HAL_GPIO_Init+0x204>
 80014b6:	2307      	movs	r3, #7
 80014b8:	e006      	b.n	80014c8 <HAL_GPIO_Init+0x204>
 80014ba:	2303      	movs	r3, #3
 80014bc:	e004      	b.n	80014c8 <HAL_GPIO_Init+0x204>
 80014be:	2302      	movs	r3, #2
 80014c0:	e002      	b.n	80014c8 <HAL_GPIO_Init+0x204>
 80014c2:	2301      	movs	r3, #1
 80014c4:	e000      	b.n	80014c8 <HAL_GPIO_Init+0x204>
 80014c6:	2300      	movs	r3, #0
 80014c8:	69fa      	ldr	r2, [r7, #28]
 80014ca:	f002 0203 	and.w	r2, r2, #3
 80014ce:	0092      	lsls	r2, r2, #2
 80014d0:	4093      	lsls	r3, r2
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014d8:	4935      	ldr	r1, [pc, #212]	@ (80015b0 <HAL_GPIO_Init+0x2ec>)
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	089b      	lsrs	r3, r3, #2
 80014de:	3302      	adds	r3, #2
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014e6:	4b38      	ldr	r3, [pc, #224]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4013      	ands	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4313      	orrs	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800150a:	4a2f      	ldr	r2, [pc, #188]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001510:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	43db      	mvns	r3, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	4313      	orrs	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001534:	4a24      	ldr	r2, [pc, #144]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800153a:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	43db      	mvns	r3, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4013      	ands	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800155e:	4a1a      	ldr	r2, [pc, #104]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001564:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001588:	4a0f      	ldr	r2, [pc, #60]	@ (80015c8 <HAL_GPIO_Init+0x304>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	3301      	adds	r3, #1
 8001592:	61fb      	str	r3, [r7, #28]
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	2b0f      	cmp	r3, #15
 8001598:	f67f aea2 	bls.w	80012e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800159c:	bf00      	nop
 800159e:	bf00      	nop
 80015a0:	3724      	adds	r7, #36	@ 0x24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800
 80015b0:	40013800 	.word	0x40013800
 80015b4:	40020000 	.word	0x40020000
 80015b8:	40020400 	.word	0x40020400
 80015bc:	40020800 	.word	0x40020800
 80015c0:	40020c00 	.word	0x40020c00
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40013c00 	.word	0x40013c00

080015cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	807b      	strh	r3, [r7, #2]
 80015d8:	4613      	mov	r3, r2
 80015da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015dc:	787b      	ldrb	r3, [r7, #1]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015e2:	887a      	ldrh	r2, [r7, #2]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015e8:	e003      	b.n	80015f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015ea:	887b      	ldrh	r3, [r7, #2]
 80015ec:	041a      	lsls	r2, r3, #16
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	619a      	str	r2, [r3, #24]
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
	...

08001600 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d101      	bne.n	8001612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e267      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d075      	beq.n	800170a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800161e:	4b88      	ldr	r3, [pc, #544]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f003 030c 	and.w	r3, r3, #12
 8001626:	2b04      	cmp	r3, #4
 8001628:	d00c      	beq.n	8001644 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800162a:	4b85      	ldr	r3, [pc, #532]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001632:	2b08      	cmp	r3, #8
 8001634:	d112      	bne.n	800165c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001636:	4b82      	ldr	r3, [pc, #520]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800163e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001642:	d10b      	bne.n	800165c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001644:	4b7e      	ldr	r3, [pc, #504]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d05b      	beq.n	8001708 <HAL_RCC_OscConfig+0x108>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d157      	bne.n	8001708 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e242      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001664:	d106      	bne.n	8001674 <HAL_RCC_OscConfig+0x74>
 8001666:	4b76      	ldr	r3, [pc, #472]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a75      	ldr	r2, [pc, #468]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800166c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	e01d      	b.n	80016b0 <HAL_RCC_OscConfig+0xb0>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800167c:	d10c      	bne.n	8001698 <HAL_RCC_OscConfig+0x98>
 800167e:	4b70      	ldr	r3, [pc, #448]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a6f      	ldr	r2, [pc, #444]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001684:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	4b6d      	ldr	r3, [pc, #436]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a6c      	ldr	r2, [pc, #432]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001694:	6013      	str	r3, [r2, #0]
 8001696:	e00b      	b.n	80016b0 <HAL_RCC_OscConfig+0xb0>
 8001698:	4b69      	ldr	r3, [pc, #420]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a68      	ldr	r2, [pc, #416]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800169e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	4b66      	ldr	r3, [pc, #408]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a65      	ldr	r2, [pc, #404]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80016aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d013      	beq.n	80016e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fcee 	bl	8001098 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016c0:	f7ff fcea 	bl	8001098 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b64      	cmp	r3, #100	@ 0x64
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e207      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0f0      	beq.n	80016c0 <HAL_RCC_OscConfig+0xc0>
 80016de:	e014      	b.n	800170a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e0:	f7ff fcda 	bl	8001098 <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e8:	f7ff fcd6 	bl	8001098 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b64      	cmp	r3, #100	@ 0x64
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e1f3      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fa:	4b51      	ldr	r3, [pc, #324]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f0      	bne.n	80016e8 <HAL_RCC_OscConfig+0xe8>
 8001706:	e000      	b.n	800170a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d063      	beq.n	80017de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001716:	4b4a      	ldr	r3, [pc, #296]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 030c 	and.w	r3, r3, #12
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00b      	beq.n	800173a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001722:	4b47      	ldr	r3, [pc, #284]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800172a:	2b08      	cmp	r3, #8
 800172c:	d11c      	bne.n	8001768 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800172e:	4b44      	ldr	r3, [pc, #272]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d116      	bne.n	8001768 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800173a:	4b41      	ldr	r3, [pc, #260]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d005      	beq.n	8001752 <HAL_RCC_OscConfig+0x152>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d001      	beq.n	8001752 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e1c7      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001752:	4b3b      	ldr	r3, [pc, #236]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	4937      	ldr	r1, [pc, #220]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001762:	4313      	orrs	r3, r2
 8001764:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001766:	e03a      	b.n	80017de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d020      	beq.n	80017b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001770:	4b34      	ldr	r3, [pc, #208]	@ (8001844 <HAL_RCC_OscConfig+0x244>)
 8001772:	2201      	movs	r2, #1
 8001774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001776:	f7ff fc8f 	bl	8001098 <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800177e:	f7ff fc8b 	bl	8001098 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e1a8      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001790:	4b2b      	ldr	r3, [pc, #172]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800179c:	4b28      	ldr	r3, [pc, #160]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	4925      	ldr	r1, [pc, #148]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80017ac:	4313      	orrs	r3, r2
 80017ae:	600b      	str	r3, [r1, #0]
 80017b0:	e015      	b.n	80017de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017b2:	4b24      	ldr	r3, [pc, #144]	@ (8001844 <HAL_RCC_OscConfig+0x244>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fc6e 	bl	8001098 <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017c0:	f7ff fc6a 	bl	8001098 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e187      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0308 	and.w	r3, r3, #8
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d036      	beq.n	8001858 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d016      	beq.n	8001820 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017f2:	4b15      	ldr	r3, [pc, #84]	@ (8001848 <HAL_RCC_OscConfig+0x248>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f8:	f7ff fc4e 	bl	8001098 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001800:	f7ff fc4a 	bl	8001098 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e167      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001812:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <HAL_RCC_OscConfig+0x240>)
 8001814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f0      	beq.n	8001800 <HAL_RCC_OscConfig+0x200>
 800181e:	e01b      	b.n	8001858 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001820:	4b09      	ldr	r3, [pc, #36]	@ (8001848 <HAL_RCC_OscConfig+0x248>)
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001826:	f7ff fc37 	bl	8001098 <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800182c:	e00e      	b.n	800184c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182e:	f7ff fc33 	bl	8001098 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d907      	bls.n	800184c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e150      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
 8001840:	40023800 	.word	0x40023800
 8001844:	42470000 	.word	0x42470000
 8001848:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800184c:	4b88      	ldr	r3, [pc, #544]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800184e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ea      	bne.n	800182e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 8097 	beq.w	8001994 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800186a:	4b81      	ldr	r3, [pc, #516]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10f      	bne.n	8001896 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	4b7d      	ldr	r3, [pc, #500]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187e:	4a7c      	ldr	r2, [pc, #496]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001880:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001884:	6413      	str	r3, [r2, #64]	@ 0x40
 8001886:	4b7a      	ldr	r3, [pc, #488]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001892:	2301      	movs	r3, #1
 8001894:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001896:	4b77      	ldr	r3, [pc, #476]	@ (8001a74 <HAL_RCC_OscConfig+0x474>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d118      	bne.n	80018d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018a2:	4b74      	ldr	r3, [pc, #464]	@ (8001a74 <HAL_RCC_OscConfig+0x474>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a73      	ldr	r2, [pc, #460]	@ (8001a74 <HAL_RCC_OscConfig+0x474>)
 80018a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ae:	f7ff fbf3 	bl	8001098 <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018b6:	f7ff fbef 	bl	8001098 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e10c      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a74 <HAL_RCC_OscConfig+0x474>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f0      	beq.n	80018b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d106      	bne.n	80018ea <HAL_RCC_OscConfig+0x2ea>
 80018dc:	4b64      	ldr	r3, [pc, #400]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80018de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e0:	4a63      	ldr	r2, [pc, #396]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80018e8:	e01c      	b.n	8001924 <HAL_RCC_OscConfig+0x324>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b05      	cmp	r3, #5
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0x30c>
 80018f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80018f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f6:	4a5e      	ldr	r2, [pc, #376]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80018f8:	f043 0304 	orr.w	r3, r3, #4
 80018fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80018fe:	4b5c      	ldr	r3, [pc, #368]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001902:	4a5b      	ldr	r2, [pc, #364]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6713      	str	r3, [r2, #112]	@ 0x70
 800190a:	e00b      	b.n	8001924 <HAL_RCC_OscConfig+0x324>
 800190c:	4b58      	ldr	r3, [pc, #352]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800190e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001910:	4a57      	ldr	r2, [pc, #348]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001912:	f023 0301 	bic.w	r3, r3, #1
 8001916:	6713      	str	r3, [r2, #112]	@ 0x70
 8001918:	4b55      	ldr	r3, [pc, #340]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800191a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800191c:	4a54      	ldr	r2, [pc, #336]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800191e:	f023 0304 	bic.w	r3, r3, #4
 8001922:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d015      	beq.n	8001958 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800192c:	f7ff fbb4 	bl	8001098 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001932:	e00a      	b.n	800194a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001934:	f7ff fbb0 	bl	8001098 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001942:	4293      	cmp	r3, r2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e0cb      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800194a:	4b49      	ldr	r3, [pc, #292]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800194c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0ee      	beq.n	8001934 <HAL_RCC_OscConfig+0x334>
 8001956:	e014      	b.n	8001982 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001958:	f7ff fb9e 	bl	8001098 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800195e:	e00a      	b.n	8001976 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001960:	f7ff fb9a 	bl	8001098 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800196e:	4293      	cmp	r3, r2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e0b5      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001976:	4b3e      	ldr	r3, [pc, #248]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1ee      	bne.n	8001960 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001982:	7dfb      	ldrb	r3, [r7, #23]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d105      	bne.n	8001994 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001988:	4b39      	ldr	r3, [pc, #228]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	4a38      	ldr	r2, [pc, #224]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 800198e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001992:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 80a1 	beq.w	8001ae0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800199e:	4b34      	ldr	r3, [pc, #208]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d05c      	beq.n	8001a64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d141      	bne.n	8001a36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b31      	ldr	r3, [pc, #196]	@ (8001a78 <HAL_RCC_OscConfig+0x478>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff fb6e 	bl	8001098 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff fb6a 	bl	8001098 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e087      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d2:	4b27      	ldr	r3, [pc, #156]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69da      	ldr	r2, [r3, #28]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ec:	019b      	lsls	r3, r3, #6
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f4:	085b      	lsrs	r3, r3, #1
 80019f6:	3b01      	subs	r3, #1
 80019f8:	041b      	lsls	r3, r3, #16
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	061b      	lsls	r3, r3, #24
 8001a02:	491b      	ldr	r1, [pc, #108]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a08:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <HAL_RCC_OscConfig+0x478>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fb43 	bl	8001098 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a16:	f7ff fb3f 	bl	8001098 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e05c      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a28:	4b11      	ldr	r3, [pc, #68]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x416>
 8001a34:	e054      	b.n	8001ae0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <HAL_RCC_OscConfig+0x478>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fb2c 	bl	8001098 <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a44:	f7ff fb28 	bl	8001098 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e045      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a56:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <HAL_RCC_OscConfig+0x470>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x444>
 8001a62:	e03d      	b.n	8001ae0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d107      	bne.n	8001a7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e038      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40007000 	.word	0x40007000
 8001a78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <HAL_RCC_OscConfig+0x4ec>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d028      	beq.n	8001adc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d121      	bne.n	8001adc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d11a      	bne.n	8001adc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001aac:	4013      	ands	r3, r2
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ab2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d111      	bne.n	8001adc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac2:	085b      	lsrs	r3, r3, #1
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d107      	bne.n	8001adc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d001      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e000      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800

08001af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d101      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e0cc      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b04:	4b68      	ldr	r3, [pc, #416]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d90c      	bls.n	8001b2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b12:	4b65      	ldr	r3, [pc, #404]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b1a:	4b63      	ldr	r3, [pc, #396]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d001      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e0b8      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d020      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b44:	4b59      	ldr	r3, [pc, #356]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4a58      	ldr	r2, [pc, #352]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0308 	and.w	r3, r3, #8
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b5c:	4b53      	ldr	r3, [pc, #332]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4a52      	ldr	r2, [pc, #328]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b68:	4b50      	ldr	r3, [pc, #320]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	494d      	ldr	r1, [pc, #308]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d044      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d107      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8e:	4b47      	ldr	r3, [pc, #284]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d119      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e07f      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d003      	beq.n	8001bae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bae:	4b3f      	ldr	r3, [pc, #252]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e06f      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e067      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bce:	4b37      	ldr	r3, [pc, #220]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f023 0203 	bic.w	r2, r3, #3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	4934      	ldr	r1, [pc, #208]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001be0:	f7ff fa5a 	bl	8001098 <HAL_GetTick>
 8001be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be6:	e00a      	b.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be8:	f7ff fa56 	bl	8001098 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e04f      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	4b2b      	ldr	r3, [pc, #172]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 020c 	and.w	r2, r3, #12
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d1eb      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c10:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d20c      	bcs.n	8001c38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c26:	4b20      	ldr	r3, [pc, #128]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d001      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e032      	b.n	8001c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d008      	beq.n	8001c56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c44:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4916      	ldr	r1, [pc, #88]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d009      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c62:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	691b      	ldr	r3, [r3, #16]
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	490e      	ldr	r1, [pc, #56]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c76:	f000 f821 	bl	8001cbc <HAL_RCC_GetSysClockFreq>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <HAL_RCC_ClockConfig+0x1bc>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	091b      	lsrs	r3, r3, #4
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	490a      	ldr	r1, [pc, #40]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c88:	5ccb      	ldrb	r3, [r1, r3]
 8001c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8e:	4a09      	ldr	r2, [pc, #36]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c92:	4b09      	ldr	r3, [pc, #36]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff f9ba 	bl	8001010 <HAL_InitTick>

  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40023c00 	.word	0x40023c00
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	080047cc 	.word	0x080047cc
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	20000004 	.word	0x20000004

08001cbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cc0:	b090      	sub	sp, #64	@ 0x40
 8001cc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cd4:	4b59      	ldr	r3, [pc, #356]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d00d      	beq.n	8001cfc <HAL_RCC_GetSysClockFreq+0x40>
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	f200 80a1 	bhi.w	8001e28 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x34>
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d003      	beq.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001cee:	e09b      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cf0:	4b53      	ldr	r3, [pc, #332]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cf4:	e09b      	b.n	8001e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cf6:	4b53      	ldr	r3, [pc, #332]	@ (8001e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cfa:	e098      	b.n	8001e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cfc:	4b4f      	ldr	r3, [pc, #316]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d06:	4b4d      	ldr	r3, [pc, #308]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d028      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d12:	4b4a      	ldr	r3, [pc, #296]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	099b      	lsrs	r3, r3, #6
 8001d18:	2200      	movs	r2, #0
 8001d1a:	623b      	str	r3, [r7, #32]
 8001d1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d24:	2100      	movs	r1, #0
 8001d26:	4b47      	ldr	r3, [pc, #284]	@ (8001e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d28:	fb03 f201 	mul.w	r2, r3, r1
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	fb00 f303 	mul.w	r3, r0, r3
 8001d32:	4413      	add	r3, r2
 8001d34:	4a43      	ldr	r2, [pc, #268]	@ (8001e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d36:	fba0 1202 	umull	r1, r2, r0, r2
 8001d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d3c:	460a      	mov	r2, r1
 8001d3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d42:	4413      	add	r3, r2
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d48:	2200      	movs	r2, #0
 8001d4a:	61bb      	str	r3, [r7, #24]
 8001d4c:	61fa      	str	r2, [r7, #28]
 8001d4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d56:	f7fe fa93 	bl	8000280 <__aeabi_uldivmod>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4613      	mov	r3, r2
 8001d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d62:	e053      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d64:	4b35      	ldr	r3, [pc, #212]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	099b      	lsrs	r3, r3, #6
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	617a      	str	r2, [r7, #20]
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d76:	f04f 0b00 	mov.w	fp, #0
 8001d7a:	4652      	mov	r2, sl
 8001d7c:	465b      	mov	r3, fp
 8001d7e:	f04f 0000 	mov.w	r0, #0
 8001d82:	f04f 0100 	mov.w	r1, #0
 8001d86:	0159      	lsls	r1, r3, #5
 8001d88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d8c:	0150      	lsls	r0, r2, #5
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	ebb2 080a 	subs.w	r8, r2, sl
 8001d96:	eb63 090b 	sbc.w	r9, r3, fp
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	f04f 0300 	mov.w	r3, #0
 8001da2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001da6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001daa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001dae:	ebb2 0408 	subs.w	r4, r2, r8
 8001db2:	eb63 0509 	sbc.w	r5, r3, r9
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	00eb      	lsls	r3, r5, #3
 8001dc0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dc4:	00e2      	lsls	r2, r4, #3
 8001dc6:	4614      	mov	r4, r2
 8001dc8:	461d      	mov	r5, r3
 8001dca:	eb14 030a 	adds.w	r3, r4, sl
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	eb45 030b 	adc.w	r3, r5, fp
 8001dd4:	607b      	str	r3, [r7, #4]
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001de2:	4629      	mov	r1, r5
 8001de4:	028b      	lsls	r3, r1, #10
 8001de6:	4621      	mov	r1, r4
 8001de8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dec:	4621      	mov	r1, r4
 8001dee:	028a      	lsls	r2, r1, #10
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df6:	2200      	movs	r2, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	60fa      	str	r2, [r7, #12]
 8001dfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e00:	f7fe fa3e 	bl	8000280 <__aeabi_uldivmod>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4613      	mov	r3, r2
 8001e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	0c1b      	lsrs	r3, r3, #16
 8001e12:	f003 0303 	and.w	r3, r3, #3
 8001e16:	3301      	adds	r3, #1
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001e1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e26:	e002      	b.n	8001e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e28:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3740      	adds	r7, #64	@ 0x40
 8001e34:	46bd      	mov	sp, r7
 8001e36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	00f42400 	.word	0x00f42400
 8001e44:	017d7840 	.word	0x017d7840

08001e48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	20000000 	.word	0x20000000

08001e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e64:	f7ff fff0 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	0a9b      	lsrs	r3, r3, #10
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	4903      	ldr	r1, [pc, #12]	@ (8001e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e76:	5ccb      	ldrb	r3, [r1, r3]
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40023800 	.word	0x40023800
 8001e84:	080047dc 	.word	0x080047dc

08001e88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e8c:	f7ff ffdc 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	0b5b      	lsrs	r3, r3, #13
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	4903      	ldr	r1, [pc, #12]	@ (8001eac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	080047dc 	.word	0x080047dc

08001eb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e07b      	b.n	8001fba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d108      	bne.n	8001edc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001ed2:	d009      	beq.n	8001ee8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
 8001eda:	e005      	b.n	8001ee8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d106      	bne.n	8001f08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7fe fee0 	bl	8000cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f58:	431a      	orrs	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6c:	ea42 0103 	orr.w	r1, r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	f003 0104 	and.w	r1, r3, #4
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8e:	f003 0210 	and.w	r2, r3, #16
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	69da      	ldr	r2, [r3, #28]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b088      	sub	sp, #32
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	603b      	str	r3, [r7, #0]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001fd2:	f7ff f861 	bl	8001098 <HAL_GetTick>
 8001fd6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d001      	beq.n	8001fec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e12a      	b.n	8002242 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d002      	beq.n	8001ff8 <HAL_SPI_Transmit+0x36>
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e122      	b.n	8002242 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_SPI_Transmit+0x48>
 8002006:	2302      	movs	r3, #2
 8002008:	e11b      	b.n	8002242 <HAL_SPI_Transmit+0x280>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2203      	movs	r2, #3
 8002016:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	88fa      	ldrh	r2, [r7, #6]
 800202a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	88fa      	ldrh	r2, [r7, #6]
 8002030:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2200      	movs	r2, #0
 8002036:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2200      	movs	r2, #0
 8002042:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002058:	d10f      	bne.n	800207a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002068:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002078:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002084:	2b40      	cmp	r3, #64	@ 0x40
 8002086:	d007      	beq.n	8002098 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002096:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020a0:	d152      	bne.n	8002148 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <HAL_SPI_Transmit+0xee>
 80020aa:	8b7b      	ldrh	r3, [r7, #26]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d145      	bne.n	800213c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b4:	881a      	ldrh	r2, [r3, #0]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c0:	1c9a      	adds	r2, r3, #2
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80020d4:	e032      	b.n	800213c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d112      	bne.n	800210a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e8:	881a      	ldrh	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f4:	1c9a      	adds	r2, r3, #2
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020fe:	b29b      	uxth	r3, r3
 8002100:	3b01      	subs	r3, #1
 8002102:	b29a      	uxth	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002108:	e018      	b.n	800213c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800210a:	f7fe ffc5 	bl	8001098 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d803      	bhi.n	8002122 <HAL_SPI_Transmit+0x160>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002120:	d102      	bne.n	8002128 <HAL_SPI_Transmit+0x166>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d109      	bne.n	800213c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e082      	b.n	8002242 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002140:	b29b      	uxth	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1c7      	bne.n	80020d6 <HAL_SPI_Transmit+0x114>
 8002146:	e053      	b.n	80021f0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <HAL_SPI_Transmit+0x194>
 8002150:	8b7b      	ldrh	r3, [r7, #26]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d147      	bne.n	80021e6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	330c      	adds	r3, #12
 8002160:	7812      	ldrb	r2, [r2, #0]
 8002162:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002172:	b29b      	uxth	r3, r3
 8002174:	3b01      	subs	r3, #1
 8002176:	b29a      	uxth	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800217c:	e033      	b.n	80021e6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b02      	cmp	r3, #2
 800218a:	d113      	bne.n	80021b4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	330c      	adds	r3, #12
 8002196:	7812      	ldrb	r2, [r2, #0]
 8002198:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219e:	1c5a      	adds	r2, r3, #1
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80021b2:	e018      	b.n	80021e6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021b4:	f7fe ff70 	bl	8001098 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d803      	bhi.n	80021cc <HAL_SPI_Transmit+0x20a>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ca:	d102      	bne.n	80021d2 <HAL_SPI_Transmit+0x210>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d109      	bne.n	80021e6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e02d      	b.n	8002242 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1c6      	bne.n	800217e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	6839      	ldr	r1, [r7, #0]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 fbd9 	bl	80029ac <SPI_EndRxTxTransaction>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d002      	beq.n	8002206 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2220      	movs	r2, #32
 8002204:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10a      	bne.n	8002224 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002240:	2300      	movs	r3, #0
  }
}
 8002242:	4618      	mov	r0, r3
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b088      	sub	sp, #32
 800224e:	af02      	add	r7, sp, #8
 8002250:	60f8      	str	r0, [r7, #12]
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	603b      	str	r3, [r7, #0]
 8002256:	4613      	mov	r3, r2
 8002258:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b01      	cmp	r3, #1
 8002264:	d001      	beq.n	800226a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002266:	2302      	movs	r3, #2
 8002268:	e104      	b.n	8002474 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d002      	beq.n	8002276 <HAL_SPI_Receive+0x2c>
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e0fc      	b.n	8002474 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002282:	d112      	bne.n	80022aa <HAL_SPI_Receive+0x60>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10e      	bne.n	80022aa <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2204      	movs	r2, #4
 8002290:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002294:	88fa      	ldrh	r2, [r7, #6]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	4613      	mov	r3, r2
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	68b9      	ldr	r1, [r7, #8]
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f000 f8eb 	bl	800247c <HAL_SPI_TransmitReceive>
 80022a6:	4603      	mov	r3, r0
 80022a8:	e0e4      	b.n	8002474 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022aa:	f7fe fef5 	bl	8001098 <HAL_GetTick>
 80022ae:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d101      	bne.n	80022be <HAL_SPI_Receive+0x74>
 80022ba:	2302      	movs	r3, #2
 80022bc:	e0da      	b.n	8002474 <HAL_SPI_Receive+0x22a>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2204      	movs	r2, #4
 80022ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	88fa      	ldrh	r2, [r7, #6]
 80022de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	88fa      	ldrh	r2, [r7, #6]
 80022e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800230c:	d10f      	bne.n	800232e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800231c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800232c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002338:	2b40      	cmp	r3, #64	@ 0x40
 800233a:	d007      	beq.n	800234c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800234a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d170      	bne.n	8002436 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002354:	e035      	b.n	80023c2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d115      	bne.n	8002390 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f103 020c 	add.w	r2, r3, #12
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002370:	7812      	ldrb	r2, [r2, #0]
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002384:	b29b      	uxth	r3, r3
 8002386:	3b01      	subs	r3, #1
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800238e:	e018      	b.n	80023c2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002390:	f7fe fe82 	bl	8001098 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d803      	bhi.n	80023a8 <HAL_SPI_Receive+0x15e>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a6:	d102      	bne.n	80023ae <HAL_SPI_Receive+0x164>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e058      	b.n	8002474 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1c4      	bne.n	8002356 <HAL_SPI_Receive+0x10c>
 80023cc:	e038      	b.n	8002440 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d113      	bne.n	8002404 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023e6:	b292      	uxth	r2, r2
 80023e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ee:	1c9a      	adds	r2, r3, #2
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	3b01      	subs	r3, #1
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002402:	e018      	b.n	8002436 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002404:	f7fe fe48 	bl	8001098 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d803      	bhi.n	800241c <HAL_SPI_Receive+0x1d2>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241a:	d102      	bne.n	8002422 <HAL_SPI_Receive+0x1d8>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e01e      	b.n	8002474 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800243a:	b29b      	uxth	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1c6      	bne.n	80023ce <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	6839      	ldr	r1, [r7, #0]
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 fa4b 	bl	80028e0 <SPI_EndRxTransaction>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d002      	beq.n	8002456 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002472:	2300      	movs	r3, #0
  }
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	@ 0x28
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
 8002488:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800248a:	2301      	movs	r3, #1
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800248e:	f7fe fe03 	bl	8001098 <HAL_GetTick>
 8002492:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800249a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80024a2:	887b      	ldrh	r3, [r7, #2]
 80024a4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80024a6:	7ffb      	ldrb	r3, [r7, #31]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d00c      	beq.n	80024c6 <HAL_SPI_TransmitReceive+0x4a>
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024b2:	d106      	bne.n	80024c2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <HAL_SPI_TransmitReceive+0x46>
 80024bc:	7ffb      	ldrb	r3, [r7, #31]
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d001      	beq.n	80024c6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80024c2:	2302      	movs	r3, #2
 80024c4:	e17f      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d005      	beq.n	80024d8 <HAL_SPI_TransmitReceive+0x5c>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <HAL_SPI_TransmitReceive+0x5c>
 80024d2:	887b      	ldrh	r3, [r7, #2]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e174      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d101      	bne.n	80024ea <HAL_SPI_TransmitReceive+0x6e>
 80024e6:	2302      	movs	r3, #2
 80024e8:	e16d      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d003      	beq.n	8002506 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2205      	movs	r2, #5
 8002502:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	887a      	ldrh	r2, [r7, #2]
 8002516:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	887a      	ldrh	r2, [r7, #2]
 800252e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2200      	movs	r2, #0
 800253a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002546:	2b40      	cmp	r3, #64	@ 0x40
 8002548:	d007      	beq.n	800255a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002558:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002562:	d17e      	bne.n	8002662 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <HAL_SPI_TransmitReceive+0xf6>
 800256c:	8afb      	ldrh	r3, [r7, #22]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d16c      	bne.n	800264c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	1c9a      	adds	r2, r3, #2
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800258c:	b29b      	uxth	r3, r3
 800258e:	3b01      	subs	r3, #1
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002596:	e059      	b.n	800264c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d11b      	bne.n	80025de <HAL_SPI_TransmitReceive+0x162>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d016      	beq.n	80025de <HAL_SPI_TransmitReceive+0x162>
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d113      	bne.n	80025de <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	881a      	ldrh	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	1c9a      	adds	r2, r3, #2
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d119      	bne.n	8002620 <HAL_SPI_TransmitReceive+0x1a4>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d014      	beq.n	8002620 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002600:	b292      	uxth	r2, r2
 8002602:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002608:	1c9a      	adds	r2, r3, #2
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002612:	b29b      	uxth	r3, r3
 8002614:	3b01      	subs	r3, #1
 8002616:	b29a      	uxth	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800261c:	2301      	movs	r3, #1
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002620:	f7fe fd3a 	bl	8001098 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800262c:	429a      	cmp	r2, r3
 800262e:	d80d      	bhi.n	800264c <HAL_SPI_TransmitReceive+0x1d0>
 8002630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002636:	d009      	beq.n	800264c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e0bc      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1a0      	bne.n	8002598 <HAL_SPI_TransmitReceive+0x11c>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800265a:	b29b      	uxth	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d19b      	bne.n	8002598 <HAL_SPI_TransmitReceive+0x11c>
 8002660:	e082      	b.n	8002768 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_SPI_TransmitReceive+0x1f4>
 800266a:	8afb      	ldrh	r3, [r7, #22]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d171      	bne.n	8002754 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	330c      	adds	r3, #12
 800267a:	7812      	ldrb	r2, [r2, #0]
 800267c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800268c:	b29b      	uxth	r3, r3
 800268e:	3b01      	subs	r3, #1
 8002690:	b29a      	uxth	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002696:	e05d      	b.n	8002754 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d11c      	bne.n	80026e0 <HAL_SPI_TransmitReceive+0x264>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d017      	beq.n	80026e0 <HAL_SPI_TransmitReceive+0x264>
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d114      	bne.n	80026e0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	330c      	adds	r3, #12
 80026c0:	7812      	ldrb	r2, [r2, #0]
 80026c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d119      	bne.n	8002722 <HAL_SPI_TransmitReceive+0x2a6>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d014      	beq.n	8002722 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800271e:	2301      	movs	r3, #1
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002722:	f7fe fcb9 	bl	8001098 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800272e:	429a      	cmp	r2, r3
 8002730:	d803      	bhi.n	800273a <HAL_SPI_TransmitReceive+0x2be>
 8002732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002738:	d102      	bne.n	8002740 <HAL_SPI_TransmitReceive+0x2c4>
 800273a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273c:	2b00      	cmp	r3, #0
 800273e:	d109      	bne.n	8002754 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e038      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002758:	b29b      	uxth	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d19c      	bne.n	8002698 <HAL_SPI_TransmitReceive+0x21c>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002762:	b29b      	uxth	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d197      	bne.n	8002698 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002768:	6a3a      	ldr	r2, [r7, #32]
 800276a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 f91d 	bl	80029ac <SPI_EndRxTxTransaction>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d008      	beq.n	800278a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e01d      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10a      	bne.n	80027a8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80027c4:	2300      	movs	r3, #0
  }
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3728      	adds	r7, #40	@ 0x28
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	4613      	mov	r3, r2
 80027de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80027e0:	f7fe fc5a 	bl	8001098 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e8:	1a9b      	subs	r3, r3, r2
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	4413      	add	r3, r2
 80027ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80027f0:	f7fe fc52 	bl	8001098 <HAL_GetTick>
 80027f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80027f6:	4b39      	ldr	r3, [pc, #228]	@ (80028dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	015b      	lsls	r3, r3, #5
 80027fc:	0d1b      	lsrs	r3, r3, #20
 80027fe:	69fa      	ldr	r2, [r7, #28]
 8002800:	fb02 f303 	mul.w	r3, r2, r3
 8002804:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002806:	e055      	b.n	80028b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800280e:	d051      	beq.n	80028b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002810:	f7fe fc42 	bl	8001098 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	69fa      	ldr	r2, [r7, #28]
 800281c:	429a      	cmp	r2, r3
 800281e:	d902      	bls.n	8002826 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d13d      	bne.n	80028a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002834:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800283e:	d111      	bne.n	8002864 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002848:	d004      	beq.n	8002854 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002852:	d107      	bne.n	8002864 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002862:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800286c:	d10f      	bne.n	800288e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800288c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e018      	b.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d102      	bne.n	80028ae <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
 80028ac:	e002      	b.n	80028b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	4013      	ands	r3, r2
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	bf0c      	ite	eq
 80028c4:	2301      	moveq	r3, #1
 80028c6:	2300      	movne	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	461a      	mov	r2, r3
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d19a      	bne.n	8002808 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3720      	adds	r7, #32
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000000 	.word	0x20000000

080028e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af02      	add	r7, sp, #8
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028f4:	d111      	bne.n	800291a <SPI_EndRxTransaction+0x3a>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028fe:	d004      	beq.n	800290a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002908:	d107      	bne.n	800291a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002918:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002922:	d12a      	bne.n	800297a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800292c:	d012      	beq.n	8002954 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2200      	movs	r2, #0
 8002936:	2180      	movs	r1, #128	@ 0x80
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f7ff ff49 	bl	80027d0 <SPI_WaitFlagStateUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d02d      	beq.n	80029a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002948:	f043 0220 	orr.w	r2, r3, #32
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e026      	b.n	80029a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2200      	movs	r2, #0
 800295c:	2101      	movs	r1, #1
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f7ff ff36 	bl	80027d0 <SPI_WaitFlagStateUntilTimeout>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d01a      	beq.n	80029a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800296e:	f043 0220 	orr.w	r2, r3, #32
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e013      	b.n	80029a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	2200      	movs	r2, #0
 8002982:	2101      	movs	r1, #1
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f7ff ff23 	bl	80027d0 <SPI_WaitFlagStateUntilTimeout>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002994:	f043 0220 	orr.w	r2, r3, #32
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e000      	b.n	80029a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
	...

080029ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af02      	add	r7, sp, #8
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	2201      	movs	r2, #1
 80029c0:	2102      	movs	r1, #2
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f7ff ff04 	bl	80027d0 <SPI_WaitFlagStateUntilTimeout>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d007      	beq.n	80029de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d2:	f043 0220 	orr.w	r2, r3, #32
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e032      	b.n	8002a44 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80029de:	4b1b      	ldr	r3, [pc, #108]	@ (8002a4c <SPI_EndRxTxTransaction+0xa0>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a50 <SPI_EndRxTxTransaction+0xa4>)
 80029e4:	fba2 2303 	umull	r2, r3, r2, r3
 80029e8:	0d5b      	lsrs	r3, r3, #21
 80029ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029fc:	d112      	bne.n	8002a24 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2200      	movs	r2, #0
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f7ff fee1 	bl	80027d0 <SPI_WaitFlagStateUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d016      	beq.n	8002a42 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a18:	f043 0220 	orr.w	r2, r3, #32
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e00f      	b.n	8002a44 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00a      	beq.n	8002a40 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a3a:	2b80      	cmp	r3, #128	@ 0x80
 8002a3c:	d0f2      	beq.n	8002a24 <SPI_EndRxTxTransaction+0x78>
 8002a3e:	e000      	b.n	8002a42 <SPI_EndRxTxTransaction+0x96>
        break;
 8002a40:	bf00      	nop
  }

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000000 	.word	0x20000000
 8002a50:	165e9f81 	.word	0x165e9f81

08002a54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e042      	b.n	8002aec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe f96c 	bl	8000d58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	@ 0x24
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68da      	ldr	r2, [r3, #12]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f973 	bl	8002d84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	691a      	ldr	r2, [r3, #16]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002aac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695a      	ldr	r2, [r3, #20]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002abc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002acc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	@ 0x28
 8002af8:	af02      	add	r7, sp, #8
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	4613      	mov	r3, r2
 8002b02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b20      	cmp	r3, #32
 8002b12:	d175      	bne.n	8002c00 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d002      	beq.n	8002b20 <HAL_UART_Transmit+0x2c>
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e06e      	b.n	8002c02 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2221      	movs	r2, #33	@ 0x21
 8002b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b32:	f7fe fab1 	bl	8001098 <HAL_GetTick>
 8002b36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	88fa      	ldrh	r2, [r7, #6]
 8002b3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	88fa      	ldrh	r2, [r7, #6]
 8002b42:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b4c:	d108      	bne.n	8002b60 <HAL_UART_Transmit+0x6c>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d104      	bne.n	8002b60 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	61bb      	str	r3, [r7, #24]
 8002b5e:	e003      	b.n	8002b68 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b68:	e02e      	b.n	8002bc8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2200      	movs	r2, #0
 8002b72:	2180      	movs	r1, #128	@ 0x80
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 f848 	bl	8002c0a <UART_WaitOnFlagUntilTimeout>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e03a      	b.n	8002c02 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10b      	bne.n	8002baa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ba0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	3302      	adds	r3, #2
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	e007      	b.n	8002bba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	781a      	ldrb	r2, [r3, #0]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1cb      	bne.n	8002b6a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	2140      	movs	r1, #64	@ 0x40
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 f814 	bl	8002c0a <UART_WaitOnFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e006      	b.n	8002c02 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e000      	b.n	8002c02 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c00:	2302      	movs	r3, #2
  }
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3720      	adds	r7, #32
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b086      	sub	sp, #24
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	60b9      	str	r1, [r7, #8]
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4613      	mov	r3, r2
 8002c18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c1a:	e03b      	b.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c1c:	6a3b      	ldr	r3, [r7, #32]
 8002c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c22:	d037      	beq.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c24:	f7fe fa38 	bl	8001098 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	6a3a      	ldr	r2, [r7, #32]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d302      	bcc.n	8002c3a <UART_WaitOnFlagUntilTimeout+0x30>
 8002c34:	6a3b      	ldr	r3, [r7, #32]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e03a      	b.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d023      	beq.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b80      	cmp	r3, #128	@ 0x80
 8002c50:	d020      	beq.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b40      	cmp	r3, #64	@ 0x40
 8002c56:	d01d      	beq.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0308 	and.w	r3, r3, #8
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d116      	bne.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	617b      	str	r3, [r7, #20]
 8002c7a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f81d 	bl	8002cbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2208      	movs	r2, #8
 8002c86:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e00f      	b.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	bf0c      	ite	eq
 8002ca4:	2301      	moveq	r3, #1
 8002ca6:	2300      	movne	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	461a      	mov	r2, r3
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d0b4      	beq.n	8002c1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b095      	sub	sp, #84	@ 0x54
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	330c      	adds	r3, #12
 8002cca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cce:	e853 3f00 	ldrex	r3, [r3]
 8002cd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	330c      	adds	r3, #12
 8002ce2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ce4:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002cea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002cec:	e841 2300 	strex	r3, r2, [r1]
 8002cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1e5      	bne.n	8002cc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3314      	adds	r3, #20
 8002cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d00:	6a3b      	ldr	r3, [r7, #32]
 8002d02:	e853 3f00 	ldrex	r3, [r3]
 8002d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	3314      	adds	r3, #20
 8002d16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d20:	e841 2300 	strex	r3, r2, [r1]
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1e5      	bne.n	8002cf8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d119      	bne.n	8002d68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	330c      	adds	r3, #12
 8002d3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	e853 3f00 	ldrex	r3, [r3]
 8002d42:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f023 0310 	bic.w	r3, r3, #16
 8002d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	330c      	adds	r3, #12
 8002d52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d54:	61ba      	str	r2, [r7, #24]
 8002d56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d58:	6979      	ldr	r1, [r7, #20]
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	e841 2300 	strex	r3, r2, [r1]
 8002d60:	613b      	str	r3, [r7, #16]
   return(result);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1e5      	bne.n	8002d34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002d76:	bf00      	nop
 8002d78:	3754      	adds	r7, #84	@ 0x54
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
	...

08002d84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d88:	b0c0      	sub	sp, #256	@ 0x100
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da0:	68d9      	ldr	r1, [r3, #12]
 8002da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	ea40 0301 	orr.w	r3, r0, r1
 8002dac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002ddc:	f021 010c 	bic.w	r1, r1, #12
 8002de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002dea:	430b      	orrs	r3, r1
 8002dec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dfe:	6999      	ldr	r1, [r3, #24]
 8002e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	ea40 0301 	orr.w	r3, r0, r1
 8002e0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	4b8f      	ldr	r3, [pc, #572]	@ (8003050 <UART_SetConfig+0x2cc>)
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d005      	beq.n	8002e24 <UART_SetConfig+0xa0>
 8002e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	4b8d      	ldr	r3, [pc, #564]	@ (8003054 <UART_SetConfig+0x2d0>)
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d104      	bne.n	8002e2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e24:	f7ff f830 	bl	8001e88 <HAL_RCC_GetPCLK2Freq>
 8002e28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002e2c:	e003      	b.n	8002e36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e2e:	f7ff f817 	bl	8001e60 <HAL_RCC_GetPCLK1Freq>
 8002e32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e40:	f040 810c 	bne.w	800305c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002e52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002e56:	4622      	mov	r2, r4
 8002e58:	462b      	mov	r3, r5
 8002e5a:	1891      	adds	r1, r2, r2
 8002e5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002e5e:	415b      	adcs	r3, r3
 8002e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002e66:	4621      	mov	r1, r4
 8002e68:	eb12 0801 	adds.w	r8, r2, r1
 8002e6c:	4629      	mov	r1, r5
 8002e6e:	eb43 0901 	adc.w	r9, r3, r1
 8002e72:	f04f 0200 	mov.w	r2, #0
 8002e76:	f04f 0300 	mov.w	r3, #0
 8002e7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e86:	4690      	mov	r8, r2
 8002e88:	4699      	mov	r9, r3
 8002e8a:	4623      	mov	r3, r4
 8002e8c:	eb18 0303 	adds.w	r3, r8, r3
 8002e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e94:	462b      	mov	r3, r5
 8002e96:	eb49 0303 	adc.w	r3, r9, r3
 8002e9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002eaa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002eae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	18db      	adds	r3, r3, r3
 8002eb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002eb8:	4613      	mov	r3, r2
 8002eba:	eb42 0303 	adc.w	r3, r2, r3
 8002ebe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ec0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002ec4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002ec8:	f7fd f9da 	bl	8000280 <__aeabi_uldivmod>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4b61      	ldr	r3, [pc, #388]	@ (8003058 <UART_SetConfig+0x2d4>)
 8002ed2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	011c      	lsls	r4, r3, #4
 8002eda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ee4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002ee8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002eec:	4642      	mov	r2, r8
 8002eee:	464b      	mov	r3, r9
 8002ef0:	1891      	adds	r1, r2, r2
 8002ef2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002ef4:	415b      	adcs	r3, r3
 8002ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ef8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002efc:	4641      	mov	r1, r8
 8002efe:	eb12 0a01 	adds.w	sl, r2, r1
 8002f02:	4649      	mov	r1, r9
 8002f04:	eb43 0b01 	adc.w	fp, r3, r1
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f1c:	4692      	mov	sl, r2
 8002f1e:	469b      	mov	fp, r3
 8002f20:	4643      	mov	r3, r8
 8002f22:	eb1a 0303 	adds.w	r3, sl, r3
 8002f26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f2a:	464b      	mov	r3, r9
 8002f2c:	eb4b 0303 	adc.w	r3, fp, r3
 8002f30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002f44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	18db      	adds	r3, r3, r3
 8002f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f4e:	4613      	mov	r3, r2
 8002f50:	eb42 0303 	adc.w	r3, r2, r3
 8002f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002f5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002f5e:	f7fd f98f 	bl	8000280 <__aeabi_uldivmod>
 8002f62:	4602      	mov	r2, r0
 8002f64:	460b      	mov	r3, r1
 8002f66:	4611      	mov	r1, r2
 8002f68:	4b3b      	ldr	r3, [pc, #236]	@ (8003058 <UART_SetConfig+0x2d4>)
 8002f6a:	fba3 2301 	umull	r2, r3, r3, r1
 8002f6e:	095b      	lsrs	r3, r3, #5
 8002f70:	2264      	movs	r2, #100	@ 0x64
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	1acb      	subs	r3, r1, r3
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002f7e:	4b36      	ldr	r3, [pc, #216]	@ (8003058 <UART_SetConfig+0x2d4>)
 8002f80:	fba3 2302 	umull	r2, r3, r3, r2
 8002f84:	095b      	lsrs	r3, r3, #5
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002f8c:	441c      	add	r4, r3
 8002f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f92:	2200      	movs	r2, #0
 8002f94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002f9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002fa0:	4642      	mov	r2, r8
 8002fa2:	464b      	mov	r3, r9
 8002fa4:	1891      	adds	r1, r2, r2
 8002fa6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002fa8:	415b      	adcs	r3, r3
 8002faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002fb0:	4641      	mov	r1, r8
 8002fb2:	1851      	adds	r1, r2, r1
 8002fb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002fb6:	4649      	mov	r1, r9
 8002fb8:	414b      	adcs	r3, r1
 8002fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	f04f 0300 	mov.w	r3, #0
 8002fc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002fc8:	4659      	mov	r1, fp
 8002fca:	00cb      	lsls	r3, r1, #3
 8002fcc:	4651      	mov	r1, sl
 8002fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fd2:	4651      	mov	r1, sl
 8002fd4:	00ca      	lsls	r2, r1, #3
 8002fd6:	4610      	mov	r0, r2
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4603      	mov	r3, r0
 8002fdc:	4642      	mov	r2, r8
 8002fde:	189b      	adds	r3, r3, r2
 8002fe0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fe4:	464b      	mov	r3, r9
 8002fe6:	460a      	mov	r2, r1
 8002fe8:	eb42 0303 	adc.w	r3, r2, r3
 8002fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002ffc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003000:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003004:	460b      	mov	r3, r1
 8003006:	18db      	adds	r3, r3, r3
 8003008:	62bb      	str	r3, [r7, #40]	@ 0x28
 800300a:	4613      	mov	r3, r2
 800300c:	eb42 0303 	adc.w	r3, r2, r3
 8003010:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003012:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003016:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800301a:	f7fd f931 	bl	8000280 <__aeabi_uldivmod>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4b0d      	ldr	r3, [pc, #52]	@ (8003058 <UART_SetConfig+0x2d4>)
 8003024:	fba3 1302 	umull	r1, r3, r3, r2
 8003028:	095b      	lsrs	r3, r3, #5
 800302a:	2164      	movs	r1, #100	@ 0x64
 800302c:	fb01 f303 	mul.w	r3, r1, r3
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	3332      	adds	r3, #50	@ 0x32
 8003036:	4a08      	ldr	r2, [pc, #32]	@ (8003058 <UART_SetConfig+0x2d4>)
 8003038:	fba2 2303 	umull	r2, r3, r2, r3
 800303c:	095b      	lsrs	r3, r3, #5
 800303e:	f003 0207 	and.w	r2, r3, #7
 8003042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4422      	add	r2, r4
 800304a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800304c:	e106      	b.n	800325c <UART_SetConfig+0x4d8>
 800304e:	bf00      	nop
 8003050:	40011000 	.word	0x40011000
 8003054:	40011400 	.word	0x40011400
 8003058:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800305c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003060:	2200      	movs	r2, #0
 8003062:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003066:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800306a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800306e:	4642      	mov	r2, r8
 8003070:	464b      	mov	r3, r9
 8003072:	1891      	adds	r1, r2, r2
 8003074:	6239      	str	r1, [r7, #32]
 8003076:	415b      	adcs	r3, r3
 8003078:	627b      	str	r3, [r7, #36]	@ 0x24
 800307a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800307e:	4641      	mov	r1, r8
 8003080:	1854      	adds	r4, r2, r1
 8003082:	4649      	mov	r1, r9
 8003084:	eb43 0501 	adc.w	r5, r3, r1
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	f04f 0300 	mov.w	r3, #0
 8003090:	00eb      	lsls	r3, r5, #3
 8003092:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003096:	00e2      	lsls	r2, r4, #3
 8003098:	4614      	mov	r4, r2
 800309a:	461d      	mov	r5, r3
 800309c:	4643      	mov	r3, r8
 800309e:	18e3      	adds	r3, r4, r3
 80030a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80030a4:	464b      	mov	r3, r9
 80030a6:	eb45 0303 	adc.w	r3, r5, r3
 80030aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80030ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80030ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80030ca:	4629      	mov	r1, r5
 80030cc:	008b      	lsls	r3, r1, #2
 80030ce:	4621      	mov	r1, r4
 80030d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030d4:	4621      	mov	r1, r4
 80030d6:	008a      	lsls	r2, r1, #2
 80030d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80030dc:	f7fd f8d0 	bl	8000280 <__aeabi_uldivmod>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4b60      	ldr	r3, [pc, #384]	@ (8003268 <UART_SetConfig+0x4e4>)
 80030e6:	fba3 2302 	umull	r2, r3, r3, r2
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	011c      	lsls	r4, r3, #4
 80030ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030f2:	2200      	movs	r2, #0
 80030f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80030fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003100:	4642      	mov	r2, r8
 8003102:	464b      	mov	r3, r9
 8003104:	1891      	adds	r1, r2, r2
 8003106:	61b9      	str	r1, [r7, #24]
 8003108:	415b      	adcs	r3, r3
 800310a:	61fb      	str	r3, [r7, #28]
 800310c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003110:	4641      	mov	r1, r8
 8003112:	1851      	adds	r1, r2, r1
 8003114:	6139      	str	r1, [r7, #16]
 8003116:	4649      	mov	r1, r9
 8003118:	414b      	adcs	r3, r1
 800311a:	617b      	str	r3, [r7, #20]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	f04f 0300 	mov.w	r3, #0
 8003124:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003128:	4659      	mov	r1, fp
 800312a:	00cb      	lsls	r3, r1, #3
 800312c:	4651      	mov	r1, sl
 800312e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003132:	4651      	mov	r1, sl
 8003134:	00ca      	lsls	r2, r1, #3
 8003136:	4610      	mov	r0, r2
 8003138:	4619      	mov	r1, r3
 800313a:	4603      	mov	r3, r0
 800313c:	4642      	mov	r2, r8
 800313e:	189b      	adds	r3, r3, r2
 8003140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003144:	464b      	mov	r3, r9
 8003146:	460a      	mov	r2, r1
 8003148:	eb42 0303 	adc.w	r3, r2, r3
 800314c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	67bb      	str	r3, [r7, #120]	@ 0x78
 800315a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003168:	4649      	mov	r1, r9
 800316a:	008b      	lsls	r3, r1, #2
 800316c:	4641      	mov	r1, r8
 800316e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003172:	4641      	mov	r1, r8
 8003174:	008a      	lsls	r2, r1, #2
 8003176:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800317a:	f7fd f881 	bl	8000280 <__aeabi_uldivmod>
 800317e:	4602      	mov	r2, r0
 8003180:	460b      	mov	r3, r1
 8003182:	4611      	mov	r1, r2
 8003184:	4b38      	ldr	r3, [pc, #224]	@ (8003268 <UART_SetConfig+0x4e4>)
 8003186:	fba3 2301 	umull	r2, r3, r3, r1
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	2264      	movs	r2, #100	@ 0x64
 800318e:	fb02 f303 	mul.w	r3, r2, r3
 8003192:	1acb      	subs	r3, r1, r3
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	3332      	adds	r3, #50	@ 0x32
 8003198:	4a33      	ldr	r2, [pc, #204]	@ (8003268 <UART_SetConfig+0x4e4>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031a4:	441c      	add	r4, r3
 80031a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031aa:	2200      	movs	r2, #0
 80031ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80031ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80031b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80031b4:	4642      	mov	r2, r8
 80031b6:	464b      	mov	r3, r9
 80031b8:	1891      	adds	r1, r2, r2
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	415b      	adcs	r3, r3
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031c4:	4641      	mov	r1, r8
 80031c6:	1851      	adds	r1, r2, r1
 80031c8:	6039      	str	r1, [r7, #0]
 80031ca:	4649      	mov	r1, r9
 80031cc:	414b      	adcs	r3, r1
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	f04f 0300 	mov.w	r3, #0
 80031d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031dc:	4659      	mov	r1, fp
 80031de:	00cb      	lsls	r3, r1, #3
 80031e0:	4651      	mov	r1, sl
 80031e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031e6:	4651      	mov	r1, sl
 80031e8:	00ca      	lsls	r2, r1, #3
 80031ea:	4610      	mov	r0, r2
 80031ec:	4619      	mov	r1, r3
 80031ee:	4603      	mov	r3, r0
 80031f0:	4642      	mov	r2, r8
 80031f2:	189b      	adds	r3, r3, r2
 80031f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031f6:	464b      	mov	r3, r9
 80031f8:	460a      	mov	r2, r1
 80031fa:	eb42 0303 	adc.w	r3, r2, r3
 80031fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	663b      	str	r3, [r7, #96]	@ 0x60
 800320a:	667a      	str	r2, [r7, #100]	@ 0x64
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	f04f 0300 	mov.w	r3, #0
 8003214:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003218:	4649      	mov	r1, r9
 800321a:	008b      	lsls	r3, r1, #2
 800321c:	4641      	mov	r1, r8
 800321e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003222:	4641      	mov	r1, r8
 8003224:	008a      	lsls	r2, r1, #2
 8003226:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800322a:	f7fd f829 	bl	8000280 <__aeabi_uldivmod>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4b0d      	ldr	r3, [pc, #52]	@ (8003268 <UART_SetConfig+0x4e4>)
 8003234:	fba3 1302 	umull	r1, r3, r3, r2
 8003238:	095b      	lsrs	r3, r3, #5
 800323a:	2164      	movs	r1, #100	@ 0x64
 800323c:	fb01 f303 	mul.w	r3, r1, r3
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	3332      	adds	r3, #50	@ 0x32
 8003246:	4a08      	ldr	r2, [pc, #32]	@ (8003268 <UART_SetConfig+0x4e4>)
 8003248:	fba2 2303 	umull	r2, r3, r2, r3
 800324c:	095b      	lsrs	r3, r3, #5
 800324e:	f003 020f 	and.w	r2, r3, #15
 8003252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4422      	add	r2, r4
 800325a:	609a      	str	r2, [r3, #8]
}
 800325c:	bf00      	nop
 800325e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003262:	46bd      	mov	sp, r7
 8003264:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003268:	51eb851f 	.word	0x51eb851f

0800326c <std>:
 800326c:	2300      	movs	r3, #0
 800326e:	b510      	push	{r4, lr}
 8003270:	4604      	mov	r4, r0
 8003272:	e9c0 3300 	strd	r3, r3, [r0]
 8003276:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800327a:	6083      	str	r3, [r0, #8]
 800327c:	8181      	strh	r1, [r0, #12]
 800327e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003280:	81c2      	strh	r2, [r0, #14]
 8003282:	6183      	str	r3, [r0, #24]
 8003284:	4619      	mov	r1, r3
 8003286:	2208      	movs	r2, #8
 8003288:	305c      	adds	r0, #92	@ 0x5c
 800328a:	f000 fa2f 	bl	80036ec <memset>
 800328e:	4b0d      	ldr	r3, [pc, #52]	@ (80032c4 <std+0x58>)
 8003290:	6263      	str	r3, [r4, #36]	@ 0x24
 8003292:	4b0d      	ldr	r3, [pc, #52]	@ (80032c8 <std+0x5c>)
 8003294:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003296:	4b0d      	ldr	r3, [pc, #52]	@ (80032cc <std+0x60>)
 8003298:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <std+0x64>)
 800329c:	6323      	str	r3, [r4, #48]	@ 0x30
 800329e:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <std+0x68>)
 80032a0:	6224      	str	r4, [r4, #32]
 80032a2:	429c      	cmp	r4, r3
 80032a4:	d006      	beq.n	80032b4 <std+0x48>
 80032a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80032aa:	4294      	cmp	r4, r2
 80032ac:	d002      	beq.n	80032b4 <std+0x48>
 80032ae:	33d0      	adds	r3, #208	@ 0xd0
 80032b0:	429c      	cmp	r4, r3
 80032b2:	d105      	bne.n	80032c0 <std+0x54>
 80032b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80032b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032bc:	f000 ba8e 	b.w	80037dc <__retarget_lock_init_recursive>
 80032c0:	bd10      	pop	{r4, pc}
 80032c2:	bf00      	nop
 80032c4:	0800353d 	.word	0x0800353d
 80032c8:	0800355f 	.word	0x0800355f
 80032cc:	08003597 	.word	0x08003597
 80032d0:	080035bb 	.word	0x080035bb
 80032d4:	2000012c 	.word	0x2000012c

080032d8 <stdio_exit_handler>:
 80032d8:	4a02      	ldr	r2, [pc, #8]	@ (80032e4 <stdio_exit_handler+0xc>)
 80032da:	4903      	ldr	r1, [pc, #12]	@ (80032e8 <stdio_exit_handler+0x10>)
 80032dc:	4803      	ldr	r0, [pc, #12]	@ (80032ec <stdio_exit_handler+0x14>)
 80032de:	f000 b869 	b.w	80033b4 <_fwalk_sglue>
 80032e2:	bf00      	nop
 80032e4:	2000000c 	.word	0x2000000c
 80032e8:	08004329 	.word	0x08004329
 80032ec:	2000001c 	.word	0x2000001c

080032f0 <cleanup_stdio>:
 80032f0:	6841      	ldr	r1, [r0, #4]
 80032f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003324 <cleanup_stdio+0x34>)
 80032f4:	4299      	cmp	r1, r3
 80032f6:	b510      	push	{r4, lr}
 80032f8:	4604      	mov	r4, r0
 80032fa:	d001      	beq.n	8003300 <cleanup_stdio+0x10>
 80032fc:	f001 f814 	bl	8004328 <_fflush_r>
 8003300:	68a1      	ldr	r1, [r4, #8]
 8003302:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <cleanup_stdio+0x38>)
 8003304:	4299      	cmp	r1, r3
 8003306:	d002      	beq.n	800330e <cleanup_stdio+0x1e>
 8003308:	4620      	mov	r0, r4
 800330a:	f001 f80d 	bl	8004328 <_fflush_r>
 800330e:	68e1      	ldr	r1, [r4, #12]
 8003310:	4b06      	ldr	r3, [pc, #24]	@ (800332c <cleanup_stdio+0x3c>)
 8003312:	4299      	cmp	r1, r3
 8003314:	d004      	beq.n	8003320 <cleanup_stdio+0x30>
 8003316:	4620      	mov	r0, r4
 8003318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800331c:	f001 b804 	b.w	8004328 <_fflush_r>
 8003320:	bd10      	pop	{r4, pc}
 8003322:	bf00      	nop
 8003324:	2000012c 	.word	0x2000012c
 8003328:	20000194 	.word	0x20000194
 800332c:	200001fc 	.word	0x200001fc

08003330 <global_stdio_init.part.0>:
 8003330:	b510      	push	{r4, lr}
 8003332:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <global_stdio_init.part.0+0x30>)
 8003334:	4c0b      	ldr	r4, [pc, #44]	@ (8003364 <global_stdio_init.part.0+0x34>)
 8003336:	4a0c      	ldr	r2, [pc, #48]	@ (8003368 <global_stdio_init.part.0+0x38>)
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	4620      	mov	r0, r4
 800333c:	2200      	movs	r2, #0
 800333e:	2104      	movs	r1, #4
 8003340:	f7ff ff94 	bl	800326c <std>
 8003344:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003348:	2201      	movs	r2, #1
 800334a:	2109      	movs	r1, #9
 800334c:	f7ff ff8e 	bl	800326c <std>
 8003350:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003354:	2202      	movs	r2, #2
 8003356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800335a:	2112      	movs	r1, #18
 800335c:	f7ff bf86 	b.w	800326c <std>
 8003360:	20000264 	.word	0x20000264
 8003364:	2000012c 	.word	0x2000012c
 8003368:	080032d9 	.word	0x080032d9

0800336c <__sfp_lock_acquire>:
 800336c:	4801      	ldr	r0, [pc, #4]	@ (8003374 <__sfp_lock_acquire+0x8>)
 800336e:	f000 ba36 	b.w	80037de <__retarget_lock_acquire_recursive>
 8003372:	bf00      	nop
 8003374:	2000026d 	.word	0x2000026d

08003378 <__sfp_lock_release>:
 8003378:	4801      	ldr	r0, [pc, #4]	@ (8003380 <__sfp_lock_release+0x8>)
 800337a:	f000 ba31 	b.w	80037e0 <__retarget_lock_release_recursive>
 800337e:	bf00      	nop
 8003380:	2000026d 	.word	0x2000026d

08003384 <__sinit>:
 8003384:	b510      	push	{r4, lr}
 8003386:	4604      	mov	r4, r0
 8003388:	f7ff fff0 	bl	800336c <__sfp_lock_acquire>
 800338c:	6a23      	ldr	r3, [r4, #32]
 800338e:	b11b      	cbz	r3, 8003398 <__sinit+0x14>
 8003390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003394:	f7ff bff0 	b.w	8003378 <__sfp_lock_release>
 8003398:	4b04      	ldr	r3, [pc, #16]	@ (80033ac <__sinit+0x28>)
 800339a:	6223      	str	r3, [r4, #32]
 800339c:	4b04      	ldr	r3, [pc, #16]	@ (80033b0 <__sinit+0x2c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1f5      	bne.n	8003390 <__sinit+0xc>
 80033a4:	f7ff ffc4 	bl	8003330 <global_stdio_init.part.0>
 80033a8:	e7f2      	b.n	8003390 <__sinit+0xc>
 80033aa:	bf00      	nop
 80033ac:	080032f1 	.word	0x080032f1
 80033b0:	20000264 	.word	0x20000264

080033b4 <_fwalk_sglue>:
 80033b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033b8:	4607      	mov	r7, r0
 80033ba:	4688      	mov	r8, r1
 80033bc:	4614      	mov	r4, r2
 80033be:	2600      	movs	r6, #0
 80033c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033c4:	f1b9 0901 	subs.w	r9, r9, #1
 80033c8:	d505      	bpl.n	80033d6 <_fwalk_sglue+0x22>
 80033ca:	6824      	ldr	r4, [r4, #0]
 80033cc:	2c00      	cmp	r4, #0
 80033ce:	d1f7      	bne.n	80033c0 <_fwalk_sglue+0xc>
 80033d0:	4630      	mov	r0, r6
 80033d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033d6:	89ab      	ldrh	r3, [r5, #12]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d907      	bls.n	80033ec <_fwalk_sglue+0x38>
 80033dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033e0:	3301      	adds	r3, #1
 80033e2:	d003      	beq.n	80033ec <_fwalk_sglue+0x38>
 80033e4:	4629      	mov	r1, r5
 80033e6:	4638      	mov	r0, r7
 80033e8:	47c0      	blx	r8
 80033ea:	4306      	orrs	r6, r0
 80033ec:	3568      	adds	r5, #104	@ 0x68
 80033ee:	e7e9      	b.n	80033c4 <_fwalk_sglue+0x10>

080033f0 <iprintf>:
 80033f0:	b40f      	push	{r0, r1, r2, r3}
 80033f2:	b507      	push	{r0, r1, r2, lr}
 80033f4:	4906      	ldr	r1, [pc, #24]	@ (8003410 <iprintf+0x20>)
 80033f6:	ab04      	add	r3, sp, #16
 80033f8:	6808      	ldr	r0, [r1, #0]
 80033fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80033fe:	6881      	ldr	r1, [r0, #8]
 8003400:	9301      	str	r3, [sp, #4]
 8003402:	f000 fc69 	bl	8003cd8 <_vfiprintf_r>
 8003406:	b003      	add	sp, #12
 8003408:	f85d eb04 	ldr.w	lr, [sp], #4
 800340c:	b004      	add	sp, #16
 800340e:	4770      	bx	lr
 8003410:	20000018 	.word	0x20000018

08003414 <_puts_r>:
 8003414:	6a03      	ldr	r3, [r0, #32]
 8003416:	b570      	push	{r4, r5, r6, lr}
 8003418:	6884      	ldr	r4, [r0, #8]
 800341a:	4605      	mov	r5, r0
 800341c:	460e      	mov	r6, r1
 800341e:	b90b      	cbnz	r3, 8003424 <_puts_r+0x10>
 8003420:	f7ff ffb0 	bl	8003384 <__sinit>
 8003424:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003426:	07db      	lsls	r3, r3, #31
 8003428:	d405      	bmi.n	8003436 <_puts_r+0x22>
 800342a:	89a3      	ldrh	r3, [r4, #12]
 800342c:	0598      	lsls	r0, r3, #22
 800342e:	d402      	bmi.n	8003436 <_puts_r+0x22>
 8003430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003432:	f000 f9d4 	bl	80037de <__retarget_lock_acquire_recursive>
 8003436:	89a3      	ldrh	r3, [r4, #12]
 8003438:	0719      	lsls	r1, r3, #28
 800343a:	d502      	bpl.n	8003442 <_puts_r+0x2e>
 800343c:	6923      	ldr	r3, [r4, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d135      	bne.n	80034ae <_puts_r+0x9a>
 8003442:	4621      	mov	r1, r4
 8003444:	4628      	mov	r0, r5
 8003446:	f000 f8fb 	bl	8003640 <__swsetup_r>
 800344a:	b380      	cbz	r0, 80034ae <_puts_r+0x9a>
 800344c:	f04f 35ff 	mov.w	r5, #4294967295
 8003450:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003452:	07da      	lsls	r2, r3, #31
 8003454:	d405      	bmi.n	8003462 <_puts_r+0x4e>
 8003456:	89a3      	ldrh	r3, [r4, #12]
 8003458:	059b      	lsls	r3, r3, #22
 800345a:	d402      	bmi.n	8003462 <_puts_r+0x4e>
 800345c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800345e:	f000 f9bf 	bl	80037e0 <__retarget_lock_release_recursive>
 8003462:	4628      	mov	r0, r5
 8003464:	bd70      	pop	{r4, r5, r6, pc}
 8003466:	2b00      	cmp	r3, #0
 8003468:	da04      	bge.n	8003474 <_puts_r+0x60>
 800346a:	69a2      	ldr	r2, [r4, #24]
 800346c:	429a      	cmp	r2, r3
 800346e:	dc17      	bgt.n	80034a0 <_puts_r+0x8c>
 8003470:	290a      	cmp	r1, #10
 8003472:	d015      	beq.n	80034a0 <_puts_r+0x8c>
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	1c5a      	adds	r2, r3, #1
 8003478:	6022      	str	r2, [r4, #0]
 800347a:	7019      	strb	r1, [r3, #0]
 800347c:	68a3      	ldr	r3, [r4, #8]
 800347e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003482:	3b01      	subs	r3, #1
 8003484:	60a3      	str	r3, [r4, #8]
 8003486:	2900      	cmp	r1, #0
 8003488:	d1ed      	bne.n	8003466 <_puts_r+0x52>
 800348a:	2b00      	cmp	r3, #0
 800348c:	da11      	bge.n	80034b2 <_puts_r+0x9e>
 800348e:	4622      	mov	r2, r4
 8003490:	210a      	movs	r1, #10
 8003492:	4628      	mov	r0, r5
 8003494:	f000 f895 	bl	80035c2 <__swbuf_r>
 8003498:	3001      	adds	r0, #1
 800349a:	d0d7      	beq.n	800344c <_puts_r+0x38>
 800349c:	250a      	movs	r5, #10
 800349e:	e7d7      	b.n	8003450 <_puts_r+0x3c>
 80034a0:	4622      	mov	r2, r4
 80034a2:	4628      	mov	r0, r5
 80034a4:	f000 f88d 	bl	80035c2 <__swbuf_r>
 80034a8:	3001      	adds	r0, #1
 80034aa:	d1e7      	bne.n	800347c <_puts_r+0x68>
 80034ac:	e7ce      	b.n	800344c <_puts_r+0x38>
 80034ae:	3e01      	subs	r6, #1
 80034b0:	e7e4      	b.n	800347c <_puts_r+0x68>
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	6022      	str	r2, [r4, #0]
 80034b8:	220a      	movs	r2, #10
 80034ba:	701a      	strb	r2, [r3, #0]
 80034bc:	e7ee      	b.n	800349c <_puts_r+0x88>
	...

080034c0 <puts>:
 80034c0:	4b02      	ldr	r3, [pc, #8]	@ (80034cc <puts+0xc>)
 80034c2:	4601      	mov	r1, r0
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	f7ff bfa5 	b.w	8003414 <_puts_r>
 80034ca:	bf00      	nop
 80034cc:	20000018 	.word	0x20000018

080034d0 <sniprintf>:
 80034d0:	b40c      	push	{r2, r3}
 80034d2:	b530      	push	{r4, r5, lr}
 80034d4:	4b18      	ldr	r3, [pc, #96]	@ (8003538 <sniprintf+0x68>)
 80034d6:	1e0c      	subs	r4, r1, #0
 80034d8:	681d      	ldr	r5, [r3, #0]
 80034da:	b09d      	sub	sp, #116	@ 0x74
 80034dc:	da08      	bge.n	80034f0 <sniprintf+0x20>
 80034de:	238b      	movs	r3, #139	@ 0x8b
 80034e0:	602b      	str	r3, [r5, #0]
 80034e2:	f04f 30ff 	mov.w	r0, #4294967295
 80034e6:	b01d      	add	sp, #116	@ 0x74
 80034e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034ec:	b002      	add	sp, #8
 80034ee:	4770      	bx	lr
 80034f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80034f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80034fe:	bf14      	ite	ne
 8003500:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003504:	4623      	moveq	r3, r4
 8003506:	9304      	str	r3, [sp, #16]
 8003508:	9307      	str	r3, [sp, #28]
 800350a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800350e:	9002      	str	r0, [sp, #8]
 8003510:	9006      	str	r0, [sp, #24]
 8003512:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003516:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003518:	ab21      	add	r3, sp, #132	@ 0x84
 800351a:	a902      	add	r1, sp, #8
 800351c:	4628      	mov	r0, r5
 800351e:	9301      	str	r3, [sp, #4]
 8003520:	f000 fab4 	bl	8003a8c <_svfiprintf_r>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	bfbc      	itt	lt
 8003528:	238b      	movlt	r3, #139	@ 0x8b
 800352a:	602b      	strlt	r3, [r5, #0]
 800352c:	2c00      	cmp	r4, #0
 800352e:	d0da      	beq.n	80034e6 <sniprintf+0x16>
 8003530:	9b02      	ldr	r3, [sp, #8]
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]
 8003536:	e7d6      	b.n	80034e6 <sniprintf+0x16>
 8003538:	20000018 	.word	0x20000018

0800353c <__sread>:
 800353c:	b510      	push	{r4, lr}
 800353e:	460c      	mov	r4, r1
 8003540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003544:	f000 f8fc 	bl	8003740 <_read_r>
 8003548:	2800      	cmp	r0, #0
 800354a:	bfab      	itete	ge
 800354c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800354e:	89a3      	ldrhlt	r3, [r4, #12]
 8003550:	181b      	addge	r3, r3, r0
 8003552:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003556:	bfac      	ite	ge
 8003558:	6563      	strge	r3, [r4, #84]	@ 0x54
 800355a:	81a3      	strhlt	r3, [r4, #12]
 800355c:	bd10      	pop	{r4, pc}

0800355e <__swrite>:
 800355e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003562:	461f      	mov	r7, r3
 8003564:	898b      	ldrh	r3, [r1, #12]
 8003566:	05db      	lsls	r3, r3, #23
 8003568:	4605      	mov	r5, r0
 800356a:	460c      	mov	r4, r1
 800356c:	4616      	mov	r6, r2
 800356e:	d505      	bpl.n	800357c <__swrite+0x1e>
 8003570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003574:	2302      	movs	r3, #2
 8003576:	2200      	movs	r2, #0
 8003578:	f000 f8d0 	bl	800371c <_lseek_r>
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003582:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003586:	81a3      	strh	r3, [r4, #12]
 8003588:	4632      	mov	r2, r6
 800358a:	463b      	mov	r3, r7
 800358c:	4628      	mov	r0, r5
 800358e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003592:	f000 b8e7 	b.w	8003764 <_write_r>

08003596 <__sseek>:
 8003596:	b510      	push	{r4, lr}
 8003598:	460c      	mov	r4, r1
 800359a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800359e:	f000 f8bd 	bl	800371c <_lseek_r>
 80035a2:	1c43      	adds	r3, r0, #1
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	bf15      	itete	ne
 80035a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80035aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80035ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80035b2:	81a3      	strheq	r3, [r4, #12]
 80035b4:	bf18      	it	ne
 80035b6:	81a3      	strhne	r3, [r4, #12]
 80035b8:	bd10      	pop	{r4, pc}

080035ba <__sclose>:
 80035ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035be:	f000 b89d 	b.w	80036fc <_close_r>

080035c2 <__swbuf_r>:
 80035c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c4:	460e      	mov	r6, r1
 80035c6:	4614      	mov	r4, r2
 80035c8:	4605      	mov	r5, r0
 80035ca:	b118      	cbz	r0, 80035d4 <__swbuf_r+0x12>
 80035cc:	6a03      	ldr	r3, [r0, #32]
 80035ce:	b90b      	cbnz	r3, 80035d4 <__swbuf_r+0x12>
 80035d0:	f7ff fed8 	bl	8003384 <__sinit>
 80035d4:	69a3      	ldr	r3, [r4, #24]
 80035d6:	60a3      	str	r3, [r4, #8]
 80035d8:	89a3      	ldrh	r3, [r4, #12]
 80035da:	071a      	lsls	r2, r3, #28
 80035dc:	d501      	bpl.n	80035e2 <__swbuf_r+0x20>
 80035de:	6923      	ldr	r3, [r4, #16]
 80035e0:	b943      	cbnz	r3, 80035f4 <__swbuf_r+0x32>
 80035e2:	4621      	mov	r1, r4
 80035e4:	4628      	mov	r0, r5
 80035e6:	f000 f82b 	bl	8003640 <__swsetup_r>
 80035ea:	b118      	cbz	r0, 80035f4 <__swbuf_r+0x32>
 80035ec:	f04f 37ff 	mov.w	r7, #4294967295
 80035f0:	4638      	mov	r0, r7
 80035f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035f4:	6823      	ldr	r3, [r4, #0]
 80035f6:	6922      	ldr	r2, [r4, #16]
 80035f8:	1a98      	subs	r0, r3, r2
 80035fa:	6963      	ldr	r3, [r4, #20]
 80035fc:	b2f6      	uxtb	r6, r6
 80035fe:	4283      	cmp	r3, r0
 8003600:	4637      	mov	r7, r6
 8003602:	dc05      	bgt.n	8003610 <__swbuf_r+0x4e>
 8003604:	4621      	mov	r1, r4
 8003606:	4628      	mov	r0, r5
 8003608:	f000 fe8e 	bl	8004328 <_fflush_r>
 800360c:	2800      	cmp	r0, #0
 800360e:	d1ed      	bne.n	80035ec <__swbuf_r+0x2a>
 8003610:	68a3      	ldr	r3, [r4, #8]
 8003612:	3b01      	subs	r3, #1
 8003614:	60a3      	str	r3, [r4, #8]
 8003616:	6823      	ldr	r3, [r4, #0]
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	6022      	str	r2, [r4, #0]
 800361c:	701e      	strb	r6, [r3, #0]
 800361e:	6962      	ldr	r2, [r4, #20]
 8003620:	1c43      	adds	r3, r0, #1
 8003622:	429a      	cmp	r2, r3
 8003624:	d004      	beq.n	8003630 <__swbuf_r+0x6e>
 8003626:	89a3      	ldrh	r3, [r4, #12]
 8003628:	07db      	lsls	r3, r3, #31
 800362a:	d5e1      	bpl.n	80035f0 <__swbuf_r+0x2e>
 800362c:	2e0a      	cmp	r6, #10
 800362e:	d1df      	bne.n	80035f0 <__swbuf_r+0x2e>
 8003630:	4621      	mov	r1, r4
 8003632:	4628      	mov	r0, r5
 8003634:	f000 fe78 	bl	8004328 <_fflush_r>
 8003638:	2800      	cmp	r0, #0
 800363a:	d0d9      	beq.n	80035f0 <__swbuf_r+0x2e>
 800363c:	e7d6      	b.n	80035ec <__swbuf_r+0x2a>
	...

08003640 <__swsetup_r>:
 8003640:	b538      	push	{r3, r4, r5, lr}
 8003642:	4b29      	ldr	r3, [pc, #164]	@ (80036e8 <__swsetup_r+0xa8>)
 8003644:	4605      	mov	r5, r0
 8003646:	6818      	ldr	r0, [r3, #0]
 8003648:	460c      	mov	r4, r1
 800364a:	b118      	cbz	r0, 8003654 <__swsetup_r+0x14>
 800364c:	6a03      	ldr	r3, [r0, #32]
 800364e:	b90b      	cbnz	r3, 8003654 <__swsetup_r+0x14>
 8003650:	f7ff fe98 	bl	8003384 <__sinit>
 8003654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003658:	0719      	lsls	r1, r3, #28
 800365a:	d422      	bmi.n	80036a2 <__swsetup_r+0x62>
 800365c:	06da      	lsls	r2, r3, #27
 800365e:	d407      	bmi.n	8003670 <__swsetup_r+0x30>
 8003660:	2209      	movs	r2, #9
 8003662:	602a      	str	r2, [r5, #0]
 8003664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003668:	81a3      	strh	r3, [r4, #12]
 800366a:	f04f 30ff 	mov.w	r0, #4294967295
 800366e:	e033      	b.n	80036d8 <__swsetup_r+0x98>
 8003670:	0758      	lsls	r0, r3, #29
 8003672:	d512      	bpl.n	800369a <__swsetup_r+0x5a>
 8003674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003676:	b141      	cbz	r1, 800368a <__swsetup_r+0x4a>
 8003678:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800367c:	4299      	cmp	r1, r3
 800367e:	d002      	beq.n	8003686 <__swsetup_r+0x46>
 8003680:	4628      	mov	r0, r5
 8003682:	f000 f8af 	bl	80037e4 <_free_r>
 8003686:	2300      	movs	r3, #0
 8003688:	6363      	str	r3, [r4, #52]	@ 0x34
 800368a:	89a3      	ldrh	r3, [r4, #12]
 800368c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003690:	81a3      	strh	r3, [r4, #12]
 8003692:	2300      	movs	r3, #0
 8003694:	6063      	str	r3, [r4, #4]
 8003696:	6923      	ldr	r3, [r4, #16]
 8003698:	6023      	str	r3, [r4, #0]
 800369a:	89a3      	ldrh	r3, [r4, #12]
 800369c:	f043 0308 	orr.w	r3, r3, #8
 80036a0:	81a3      	strh	r3, [r4, #12]
 80036a2:	6923      	ldr	r3, [r4, #16]
 80036a4:	b94b      	cbnz	r3, 80036ba <__swsetup_r+0x7a>
 80036a6:	89a3      	ldrh	r3, [r4, #12]
 80036a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80036ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036b0:	d003      	beq.n	80036ba <__swsetup_r+0x7a>
 80036b2:	4621      	mov	r1, r4
 80036b4:	4628      	mov	r0, r5
 80036b6:	f000 fe85 	bl	80043c4 <__smakebuf_r>
 80036ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036be:	f013 0201 	ands.w	r2, r3, #1
 80036c2:	d00a      	beq.n	80036da <__swsetup_r+0x9a>
 80036c4:	2200      	movs	r2, #0
 80036c6:	60a2      	str	r2, [r4, #8]
 80036c8:	6962      	ldr	r2, [r4, #20]
 80036ca:	4252      	negs	r2, r2
 80036cc:	61a2      	str	r2, [r4, #24]
 80036ce:	6922      	ldr	r2, [r4, #16]
 80036d0:	b942      	cbnz	r2, 80036e4 <__swsetup_r+0xa4>
 80036d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80036d6:	d1c5      	bne.n	8003664 <__swsetup_r+0x24>
 80036d8:	bd38      	pop	{r3, r4, r5, pc}
 80036da:	0799      	lsls	r1, r3, #30
 80036dc:	bf58      	it	pl
 80036de:	6962      	ldrpl	r2, [r4, #20]
 80036e0:	60a2      	str	r2, [r4, #8]
 80036e2:	e7f4      	b.n	80036ce <__swsetup_r+0x8e>
 80036e4:	2000      	movs	r0, #0
 80036e6:	e7f7      	b.n	80036d8 <__swsetup_r+0x98>
 80036e8:	20000018 	.word	0x20000018

080036ec <memset>:
 80036ec:	4402      	add	r2, r0
 80036ee:	4603      	mov	r3, r0
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d100      	bne.n	80036f6 <memset+0xa>
 80036f4:	4770      	bx	lr
 80036f6:	f803 1b01 	strb.w	r1, [r3], #1
 80036fa:	e7f9      	b.n	80036f0 <memset+0x4>

080036fc <_close_r>:
 80036fc:	b538      	push	{r3, r4, r5, lr}
 80036fe:	4d06      	ldr	r5, [pc, #24]	@ (8003718 <_close_r+0x1c>)
 8003700:	2300      	movs	r3, #0
 8003702:	4604      	mov	r4, r0
 8003704:	4608      	mov	r0, r1
 8003706:	602b      	str	r3, [r5, #0]
 8003708:	f7fd fbba 	bl	8000e80 <_close>
 800370c:	1c43      	adds	r3, r0, #1
 800370e:	d102      	bne.n	8003716 <_close_r+0x1a>
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	b103      	cbz	r3, 8003716 <_close_r+0x1a>
 8003714:	6023      	str	r3, [r4, #0]
 8003716:	bd38      	pop	{r3, r4, r5, pc}
 8003718:	20000268 	.word	0x20000268

0800371c <_lseek_r>:
 800371c:	b538      	push	{r3, r4, r5, lr}
 800371e:	4d07      	ldr	r5, [pc, #28]	@ (800373c <_lseek_r+0x20>)
 8003720:	4604      	mov	r4, r0
 8003722:	4608      	mov	r0, r1
 8003724:	4611      	mov	r1, r2
 8003726:	2200      	movs	r2, #0
 8003728:	602a      	str	r2, [r5, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	f7fd fbcf 	bl	8000ece <_lseek>
 8003730:	1c43      	adds	r3, r0, #1
 8003732:	d102      	bne.n	800373a <_lseek_r+0x1e>
 8003734:	682b      	ldr	r3, [r5, #0]
 8003736:	b103      	cbz	r3, 800373a <_lseek_r+0x1e>
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	bd38      	pop	{r3, r4, r5, pc}
 800373c:	20000268 	.word	0x20000268

08003740 <_read_r>:
 8003740:	b538      	push	{r3, r4, r5, lr}
 8003742:	4d07      	ldr	r5, [pc, #28]	@ (8003760 <_read_r+0x20>)
 8003744:	4604      	mov	r4, r0
 8003746:	4608      	mov	r0, r1
 8003748:	4611      	mov	r1, r2
 800374a:	2200      	movs	r2, #0
 800374c:	602a      	str	r2, [r5, #0]
 800374e:	461a      	mov	r2, r3
 8003750:	f7fd fb79 	bl	8000e46 <_read>
 8003754:	1c43      	adds	r3, r0, #1
 8003756:	d102      	bne.n	800375e <_read_r+0x1e>
 8003758:	682b      	ldr	r3, [r5, #0]
 800375a:	b103      	cbz	r3, 800375e <_read_r+0x1e>
 800375c:	6023      	str	r3, [r4, #0]
 800375e:	bd38      	pop	{r3, r4, r5, pc}
 8003760:	20000268 	.word	0x20000268

08003764 <_write_r>:
 8003764:	b538      	push	{r3, r4, r5, lr}
 8003766:	4d07      	ldr	r5, [pc, #28]	@ (8003784 <_write_r+0x20>)
 8003768:	4604      	mov	r4, r0
 800376a:	4608      	mov	r0, r1
 800376c:	4611      	mov	r1, r2
 800376e:	2200      	movs	r2, #0
 8003770:	602a      	str	r2, [r5, #0]
 8003772:	461a      	mov	r2, r3
 8003774:	f7fd f8ea 	bl	800094c <_write>
 8003778:	1c43      	adds	r3, r0, #1
 800377a:	d102      	bne.n	8003782 <_write_r+0x1e>
 800377c:	682b      	ldr	r3, [r5, #0]
 800377e:	b103      	cbz	r3, 8003782 <_write_r+0x1e>
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	bd38      	pop	{r3, r4, r5, pc}
 8003784:	20000268 	.word	0x20000268

08003788 <__errno>:
 8003788:	4b01      	ldr	r3, [pc, #4]	@ (8003790 <__errno+0x8>)
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	20000018 	.word	0x20000018

08003794 <__libc_init_array>:
 8003794:	b570      	push	{r4, r5, r6, lr}
 8003796:	4d0d      	ldr	r5, [pc, #52]	@ (80037cc <__libc_init_array+0x38>)
 8003798:	4c0d      	ldr	r4, [pc, #52]	@ (80037d0 <__libc_init_array+0x3c>)
 800379a:	1b64      	subs	r4, r4, r5
 800379c:	10a4      	asrs	r4, r4, #2
 800379e:	2600      	movs	r6, #0
 80037a0:	42a6      	cmp	r6, r4
 80037a2:	d109      	bne.n	80037b8 <__libc_init_array+0x24>
 80037a4:	4d0b      	ldr	r5, [pc, #44]	@ (80037d4 <__libc_init_array+0x40>)
 80037a6:	4c0c      	ldr	r4, [pc, #48]	@ (80037d8 <__libc_init_array+0x44>)
 80037a8:	f000 fed8 	bl	800455c <_init>
 80037ac:	1b64      	subs	r4, r4, r5
 80037ae:	10a4      	asrs	r4, r4, #2
 80037b0:	2600      	movs	r6, #0
 80037b2:	42a6      	cmp	r6, r4
 80037b4:	d105      	bne.n	80037c2 <__libc_init_array+0x2e>
 80037b6:	bd70      	pop	{r4, r5, r6, pc}
 80037b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037bc:	4798      	blx	r3
 80037be:	3601      	adds	r6, #1
 80037c0:	e7ee      	b.n	80037a0 <__libc_init_array+0xc>
 80037c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037c6:	4798      	blx	r3
 80037c8:	3601      	adds	r6, #1
 80037ca:	e7f2      	b.n	80037b2 <__libc_init_array+0x1e>
 80037cc:	08004820 	.word	0x08004820
 80037d0:	08004820 	.word	0x08004820
 80037d4:	08004820 	.word	0x08004820
 80037d8:	08004824 	.word	0x08004824

080037dc <__retarget_lock_init_recursive>:
 80037dc:	4770      	bx	lr

080037de <__retarget_lock_acquire_recursive>:
 80037de:	4770      	bx	lr

080037e0 <__retarget_lock_release_recursive>:
 80037e0:	4770      	bx	lr
	...

080037e4 <_free_r>:
 80037e4:	b538      	push	{r3, r4, r5, lr}
 80037e6:	4605      	mov	r5, r0
 80037e8:	2900      	cmp	r1, #0
 80037ea:	d041      	beq.n	8003870 <_free_r+0x8c>
 80037ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037f0:	1f0c      	subs	r4, r1, #4
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	bfb8      	it	lt
 80037f6:	18e4      	addlt	r4, r4, r3
 80037f8:	f000 f8e0 	bl	80039bc <__malloc_lock>
 80037fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003874 <_free_r+0x90>)
 80037fe:	6813      	ldr	r3, [r2, #0]
 8003800:	b933      	cbnz	r3, 8003810 <_free_r+0x2c>
 8003802:	6063      	str	r3, [r4, #4]
 8003804:	6014      	str	r4, [r2, #0]
 8003806:	4628      	mov	r0, r5
 8003808:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800380c:	f000 b8dc 	b.w	80039c8 <__malloc_unlock>
 8003810:	42a3      	cmp	r3, r4
 8003812:	d908      	bls.n	8003826 <_free_r+0x42>
 8003814:	6820      	ldr	r0, [r4, #0]
 8003816:	1821      	adds	r1, r4, r0
 8003818:	428b      	cmp	r3, r1
 800381a:	bf01      	itttt	eq
 800381c:	6819      	ldreq	r1, [r3, #0]
 800381e:	685b      	ldreq	r3, [r3, #4]
 8003820:	1809      	addeq	r1, r1, r0
 8003822:	6021      	streq	r1, [r4, #0]
 8003824:	e7ed      	b.n	8003802 <_free_r+0x1e>
 8003826:	461a      	mov	r2, r3
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	b10b      	cbz	r3, 8003830 <_free_r+0x4c>
 800382c:	42a3      	cmp	r3, r4
 800382e:	d9fa      	bls.n	8003826 <_free_r+0x42>
 8003830:	6811      	ldr	r1, [r2, #0]
 8003832:	1850      	adds	r0, r2, r1
 8003834:	42a0      	cmp	r0, r4
 8003836:	d10b      	bne.n	8003850 <_free_r+0x6c>
 8003838:	6820      	ldr	r0, [r4, #0]
 800383a:	4401      	add	r1, r0
 800383c:	1850      	adds	r0, r2, r1
 800383e:	4283      	cmp	r3, r0
 8003840:	6011      	str	r1, [r2, #0]
 8003842:	d1e0      	bne.n	8003806 <_free_r+0x22>
 8003844:	6818      	ldr	r0, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	6053      	str	r3, [r2, #4]
 800384a:	4408      	add	r0, r1
 800384c:	6010      	str	r0, [r2, #0]
 800384e:	e7da      	b.n	8003806 <_free_r+0x22>
 8003850:	d902      	bls.n	8003858 <_free_r+0x74>
 8003852:	230c      	movs	r3, #12
 8003854:	602b      	str	r3, [r5, #0]
 8003856:	e7d6      	b.n	8003806 <_free_r+0x22>
 8003858:	6820      	ldr	r0, [r4, #0]
 800385a:	1821      	adds	r1, r4, r0
 800385c:	428b      	cmp	r3, r1
 800385e:	bf04      	itt	eq
 8003860:	6819      	ldreq	r1, [r3, #0]
 8003862:	685b      	ldreq	r3, [r3, #4]
 8003864:	6063      	str	r3, [r4, #4]
 8003866:	bf04      	itt	eq
 8003868:	1809      	addeq	r1, r1, r0
 800386a:	6021      	streq	r1, [r4, #0]
 800386c:	6054      	str	r4, [r2, #4]
 800386e:	e7ca      	b.n	8003806 <_free_r+0x22>
 8003870:	bd38      	pop	{r3, r4, r5, pc}
 8003872:	bf00      	nop
 8003874:	20000274 	.word	0x20000274

08003878 <sbrk_aligned>:
 8003878:	b570      	push	{r4, r5, r6, lr}
 800387a:	4e0f      	ldr	r6, [pc, #60]	@ (80038b8 <sbrk_aligned+0x40>)
 800387c:	460c      	mov	r4, r1
 800387e:	6831      	ldr	r1, [r6, #0]
 8003880:	4605      	mov	r5, r0
 8003882:	b911      	cbnz	r1, 800388a <sbrk_aligned+0x12>
 8003884:	f000 fe16 	bl	80044b4 <_sbrk_r>
 8003888:	6030      	str	r0, [r6, #0]
 800388a:	4621      	mov	r1, r4
 800388c:	4628      	mov	r0, r5
 800388e:	f000 fe11 	bl	80044b4 <_sbrk_r>
 8003892:	1c43      	adds	r3, r0, #1
 8003894:	d103      	bne.n	800389e <sbrk_aligned+0x26>
 8003896:	f04f 34ff 	mov.w	r4, #4294967295
 800389a:	4620      	mov	r0, r4
 800389c:	bd70      	pop	{r4, r5, r6, pc}
 800389e:	1cc4      	adds	r4, r0, #3
 80038a0:	f024 0403 	bic.w	r4, r4, #3
 80038a4:	42a0      	cmp	r0, r4
 80038a6:	d0f8      	beq.n	800389a <sbrk_aligned+0x22>
 80038a8:	1a21      	subs	r1, r4, r0
 80038aa:	4628      	mov	r0, r5
 80038ac:	f000 fe02 	bl	80044b4 <_sbrk_r>
 80038b0:	3001      	adds	r0, #1
 80038b2:	d1f2      	bne.n	800389a <sbrk_aligned+0x22>
 80038b4:	e7ef      	b.n	8003896 <sbrk_aligned+0x1e>
 80038b6:	bf00      	nop
 80038b8:	20000270 	.word	0x20000270

080038bc <_malloc_r>:
 80038bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038c0:	1ccd      	adds	r5, r1, #3
 80038c2:	f025 0503 	bic.w	r5, r5, #3
 80038c6:	3508      	adds	r5, #8
 80038c8:	2d0c      	cmp	r5, #12
 80038ca:	bf38      	it	cc
 80038cc:	250c      	movcc	r5, #12
 80038ce:	2d00      	cmp	r5, #0
 80038d0:	4606      	mov	r6, r0
 80038d2:	db01      	blt.n	80038d8 <_malloc_r+0x1c>
 80038d4:	42a9      	cmp	r1, r5
 80038d6:	d904      	bls.n	80038e2 <_malloc_r+0x26>
 80038d8:	230c      	movs	r3, #12
 80038da:	6033      	str	r3, [r6, #0]
 80038dc:	2000      	movs	r0, #0
 80038de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039b8 <_malloc_r+0xfc>
 80038e6:	f000 f869 	bl	80039bc <__malloc_lock>
 80038ea:	f8d8 3000 	ldr.w	r3, [r8]
 80038ee:	461c      	mov	r4, r3
 80038f0:	bb44      	cbnz	r4, 8003944 <_malloc_r+0x88>
 80038f2:	4629      	mov	r1, r5
 80038f4:	4630      	mov	r0, r6
 80038f6:	f7ff ffbf 	bl	8003878 <sbrk_aligned>
 80038fa:	1c43      	adds	r3, r0, #1
 80038fc:	4604      	mov	r4, r0
 80038fe:	d158      	bne.n	80039b2 <_malloc_r+0xf6>
 8003900:	f8d8 4000 	ldr.w	r4, [r8]
 8003904:	4627      	mov	r7, r4
 8003906:	2f00      	cmp	r7, #0
 8003908:	d143      	bne.n	8003992 <_malloc_r+0xd6>
 800390a:	2c00      	cmp	r4, #0
 800390c:	d04b      	beq.n	80039a6 <_malloc_r+0xea>
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	4639      	mov	r1, r7
 8003912:	4630      	mov	r0, r6
 8003914:	eb04 0903 	add.w	r9, r4, r3
 8003918:	f000 fdcc 	bl	80044b4 <_sbrk_r>
 800391c:	4581      	cmp	r9, r0
 800391e:	d142      	bne.n	80039a6 <_malloc_r+0xea>
 8003920:	6821      	ldr	r1, [r4, #0]
 8003922:	1a6d      	subs	r5, r5, r1
 8003924:	4629      	mov	r1, r5
 8003926:	4630      	mov	r0, r6
 8003928:	f7ff ffa6 	bl	8003878 <sbrk_aligned>
 800392c:	3001      	adds	r0, #1
 800392e:	d03a      	beq.n	80039a6 <_malloc_r+0xea>
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	442b      	add	r3, r5
 8003934:	6023      	str	r3, [r4, #0]
 8003936:	f8d8 3000 	ldr.w	r3, [r8]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	bb62      	cbnz	r2, 8003998 <_malloc_r+0xdc>
 800393e:	f8c8 7000 	str.w	r7, [r8]
 8003942:	e00f      	b.n	8003964 <_malloc_r+0xa8>
 8003944:	6822      	ldr	r2, [r4, #0]
 8003946:	1b52      	subs	r2, r2, r5
 8003948:	d420      	bmi.n	800398c <_malloc_r+0xd0>
 800394a:	2a0b      	cmp	r2, #11
 800394c:	d917      	bls.n	800397e <_malloc_r+0xc2>
 800394e:	1961      	adds	r1, r4, r5
 8003950:	42a3      	cmp	r3, r4
 8003952:	6025      	str	r5, [r4, #0]
 8003954:	bf18      	it	ne
 8003956:	6059      	strne	r1, [r3, #4]
 8003958:	6863      	ldr	r3, [r4, #4]
 800395a:	bf08      	it	eq
 800395c:	f8c8 1000 	streq.w	r1, [r8]
 8003960:	5162      	str	r2, [r4, r5]
 8003962:	604b      	str	r3, [r1, #4]
 8003964:	4630      	mov	r0, r6
 8003966:	f000 f82f 	bl	80039c8 <__malloc_unlock>
 800396a:	f104 000b 	add.w	r0, r4, #11
 800396e:	1d23      	adds	r3, r4, #4
 8003970:	f020 0007 	bic.w	r0, r0, #7
 8003974:	1ac2      	subs	r2, r0, r3
 8003976:	bf1c      	itt	ne
 8003978:	1a1b      	subne	r3, r3, r0
 800397a:	50a3      	strne	r3, [r4, r2]
 800397c:	e7af      	b.n	80038de <_malloc_r+0x22>
 800397e:	6862      	ldr	r2, [r4, #4]
 8003980:	42a3      	cmp	r3, r4
 8003982:	bf0c      	ite	eq
 8003984:	f8c8 2000 	streq.w	r2, [r8]
 8003988:	605a      	strne	r2, [r3, #4]
 800398a:	e7eb      	b.n	8003964 <_malloc_r+0xa8>
 800398c:	4623      	mov	r3, r4
 800398e:	6864      	ldr	r4, [r4, #4]
 8003990:	e7ae      	b.n	80038f0 <_malloc_r+0x34>
 8003992:	463c      	mov	r4, r7
 8003994:	687f      	ldr	r7, [r7, #4]
 8003996:	e7b6      	b.n	8003906 <_malloc_r+0x4a>
 8003998:	461a      	mov	r2, r3
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	42a3      	cmp	r3, r4
 800399e:	d1fb      	bne.n	8003998 <_malloc_r+0xdc>
 80039a0:	2300      	movs	r3, #0
 80039a2:	6053      	str	r3, [r2, #4]
 80039a4:	e7de      	b.n	8003964 <_malloc_r+0xa8>
 80039a6:	230c      	movs	r3, #12
 80039a8:	6033      	str	r3, [r6, #0]
 80039aa:	4630      	mov	r0, r6
 80039ac:	f000 f80c 	bl	80039c8 <__malloc_unlock>
 80039b0:	e794      	b.n	80038dc <_malloc_r+0x20>
 80039b2:	6005      	str	r5, [r0, #0]
 80039b4:	e7d6      	b.n	8003964 <_malloc_r+0xa8>
 80039b6:	bf00      	nop
 80039b8:	20000274 	.word	0x20000274

080039bc <__malloc_lock>:
 80039bc:	4801      	ldr	r0, [pc, #4]	@ (80039c4 <__malloc_lock+0x8>)
 80039be:	f7ff bf0e 	b.w	80037de <__retarget_lock_acquire_recursive>
 80039c2:	bf00      	nop
 80039c4:	2000026c 	.word	0x2000026c

080039c8 <__malloc_unlock>:
 80039c8:	4801      	ldr	r0, [pc, #4]	@ (80039d0 <__malloc_unlock+0x8>)
 80039ca:	f7ff bf09 	b.w	80037e0 <__retarget_lock_release_recursive>
 80039ce:	bf00      	nop
 80039d0:	2000026c 	.word	0x2000026c

080039d4 <__ssputs_r>:
 80039d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039d8:	688e      	ldr	r6, [r1, #8]
 80039da:	461f      	mov	r7, r3
 80039dc:	42be      	cmp	r6, r7
 80039de:	680b      	ldr	r3, [r1, #0]
 80039e0:	4682      	mov	sl, r0
 80039e2:	460c      	mov	r4, r1
 80039e4:	4690      	mov	r8, r2
 80039e6:	d82d      	bhi.n	8003a44 <__ssputs_r+0x70>
 80039e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80039f0:	d026      	beq.n	8003a40 <__ssputs_r+0x6c>
 80039f2:	6965      	ldr	r5, [r4, #20]
 80039f4:	6909      	ldr	r1, [r1, #16]
 80039f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039fa:	eba3 0901 	sub.w	r9, r3, r1
 80039fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a02:	1c7b      	adds	r3, r7, #1
 8003a04:	444b      	add	r3, r9
 8003a06:	106d      	asrs	r5, r5, #1
 8003a08:	429d      	cmp	r5, r3
 8003a0a:	bf38      	it	cc
 8003a0c:	461d      	movcc	r5, r3
 8003a0e:	0553      	lsls	r3, r2, #21
 8003a10:	d527      	bpl.n	8003a62 <__ssputs_r+0x8e>
 8003a12:	4629      	mov	r1, r5
 8003a14:	f7ff ff52 	bl	80038bc <_malloc_r>
 8003a18:	4606      	mov	r6, r0
 8003a1a:	b360      	cbz	r0, 8003a76 <__ssputs_r+0xa2>
 8003a1c:	6921      	ldr	r1, [r4, #16]
 8003a1e:	464a      	mov	r2, r9
 8003a20:	f000 fd58 	bl	80044d4 <memcpy>
 8003a24:	89a3      	ldrh	r3, [r4, #12]
 8003a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a2e:	81a3      	strh	r3, [r4, #12]
 8003a30:	6126      	str	r6, [r4, #16]
 8003a32:	6165      	str	r5, [r4, #20]
 8003a34:	444e      	add	r6, r9
 8003a36:	eba5 0509 	sub.w	r5, r5, r9
 8003a3a:	6026      	str	r6, [r4, #0]
 8003a3c:	60a5      	str	r5, [r4, #8]
 8003a3e:	463e      	mov	r6, r7
 8003a40:	42be      	cmp	r6, r7
 8003a42:	d900      	bls.n	8003a46 <__ssputs_r+0x72>
 8003a44:	463e      	mov	r6, r7
 8003a46:	6820      	ldr	r0, [r4, #0]
 8003a48:	4632      	mov	r2, r6
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	f000 fcf6 	bl	800443c <memmove>
 8003a50:	68a3      	ldr	r3, [r4, #8]
 8003a52:	1b9b      	subs	r3, r3, r6
 8003a54:	60a3      	str	r3, [r4, #8]
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	4433      	add	r3, r6
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a62:	462a      	mov	r2, r5
 8003a64:	f000 fd44 	bl	80044f0 <_realloc_r>
 8003a68:	4606      	mov	r6, r0
 8003a6a:	2800      	cmp	r0, #0
 8003a6c:	d1e0      	bne.n	8003a30 <__ssputs_r+0x5c>
 8003a6e:	6921      	ldr	r1, [r4, #16]
 8003a70:	4650      	mov	r0, sl
 8003a72:	f7ff feb7 	bl	80037e4 <_free_r>
 8003a76:	230c      	movs	r3, #12
 8003a78:	f8ca 3000 	str.w	r3, [sl]
 8003a7c:	89a3      	ldrh	r3, [r4, #12]
 8003a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a82:	81a3      	strh	r3, [r4, #12]
 8003a84:	f04f 30ff 	mov.w	r0, #4294967295
 8003a88:	e7e9      	b.n	8003a5e <__ssputs_r+0x8a>
	...

08003a8c <_svfiprintf_r>:
 8003a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a90:	4698      	mov	r8, r3
 8003a92:	898b      	ldrh	r3, [r1, #12]
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	b09d      	sub	sp, #116	@ 0x74
 8003a98:	4607      	mov	r7, r0
 8003a9a:	460d      	mov	r5, r1
 8003a9c:	4614      	mov	r4, r2
 8003a9e:	d510      	bpl.n	8003ac2 <_svfiprintf_r+0x36>
 8003aa0:	690b      	ldr	r3, [r1, #16]
 8003aa2:	b973      	cbnz	r3, 8003ac2 <_svfiprintf_r+0x36>
 8003aa4:	2140      	movs	r1, #64	@ 0x40
 8003aa6:	f7ff ff09 	bl	80038bc <_malloc_r>
 8003aaa:	6028      	str	r0, [r5, #0]
 8003aac:	6128      	str	r0, [r5, #16]
 8003aae:	b930      	cbnz	r0, 8003abe <_svfiprintf_r+0x32>
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ab8:	b01d      	add	sp, #116	@ 0x74
 8003aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003abe:	2340      	movs	r3, #64	@ 0x40
 8003ac0:	616b      	str	r3, [r5, #20]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ac6:	2320      	movs	r3, #32
 8003ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ad0:	2330      	movs	r3, #48	@ 0x30
 8003ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003c70 <_svfiprintf_r+0x1e4>
 8003ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ada:	f04f 0901 	mov.w	r9, #1
 8003ade:	4623      	mov	r3, r4
 8003ae0:	469a      	mov	sl, r3
 8003ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ae6:	b10a      	cbz	r2, 8003aec <_svfiprintf_r+0x60>
 8003ae8:	2a25      	cmp	r2, #37	@ 0x25
 8003aea:	d1f9      	bne.n	8003ae0 <_svfiprintf_r+0x54>
 8003aec:	ebba 0b04 	subs.w	fp, sl, r4
 8003af0:	d00b      	beq.n	8003b0a <_svfiprintf_r+0x7e>
 8003af2:	465b      	mov	r3, fp
 8003af4:	4622      	mov	r2, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	4638      	mov	r0, r7
 8003afa:	f7ff ff6b 	bl	80039d4 <__ssputs_r>
 8003afe:	3001      	adds	r0, #1
 8003b00:	f000 80a7 	beq.w	8003c52 <_svfiprintf_r+0x1c6>
 8003b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b06:	445a      	add	r2, fp
 8003b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 809f 	beq.w	8003c52 <_svfiprintf_r+0x1c6>
 8003b14:	2300      	movs	r3, #0
 8003b16:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b1e:	f10a 0a01 	add.w	sl, sl, #1
 8003b22:	9304      	str	r3, [sp, #16]
 8003b24:	9307      	str	r3, [sp, #28]
 8003b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b2c:	4654      	mov	r4, sl
 8003b2e:	2205      	movs	r2, #5
 8003b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b34:	484e      	ldr	r0, [pc, #312]	@ (8003c70 <_svfiprintf_r+0x1e4>)
 8003b36:	f7fc fb53 	bl	80001e0 <memchr>
 8003b3a:	9a04      	ldr	r2, [sp, #16]
 8003b3c:	b9d8      	cbnz	r0, 8003b76 <_svfiprintf_r+0xea>
 8003b3e:	06d0      	lsls	r0, r2, #27
 8003b40:	bf44      	itt	mi
 8003b42:	2320      	movmi	r3, #32
 8003b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b48:	0711      	lsls	r1, r2, #28
 8003b4a:	bf44      	itt	mi
 8003b4c:	232b      	movmi	r3, #43	@ 0x2b
 8003b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b52:	f89a 3000 	ldrb.w	r3, [sl]
 8003b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b58:	d015      	beq.n	8003b86 <_svfiprintf_r+0xfa>
 8003b5a:	9a07      	ldr	r2, [sp, #28]
 8003b5c:	4654      	mov	r4, sl
 8003b5e:	2000      	movs	r0, #0
 8003b60:	f04f 0c0a 	mov.w	ip, #10
 8003b64:	4621      	mov	r1, r4
 8003b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b6a:	3b30      	subs	r3, #48	@ 0x30
 8003b6c:	2b09      	cmp	r3, #9
 8003b6e:	d94b      	bls.n	8003c08 <_svfiprintf_r+0x17c>
 8003b70:	b1b0      	cbz	r0, 8003ba0 <_svfiprintf_r+0x114>
 8003b72:	9207      	str	r2, [sp, #28]
 8003b74:	e014      	b.n	8003ba0 <_svfiprintf_r+0x114>
 8003b76:	eba0 0308 	sub.w	r3, r0, r8
 8003b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	9304      	str	r3, [sp, #16]
 8003b82:	46a2      	mov	sl, r4
 8003b84:	e7d2      	b.n	8003b2c <_svfiprintf_r+0xa0>
 8003b86:	9b03      	ldr	r3, [sp, #12]
 8003b88:	1d19      	adds	r1, r3, #4
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	9103      	str	r1, [sp, #12]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	bfbb      	ittet	lt
 8003b92:	425b      	neglt	r3, r3
 8003b94:	f042 0202 	orrlt.w	r2, r2, #2
 8003b98:	9307      	strge	r3, [sp, #28]
 8003b9a:	9307      	strlt	r3, [sp, #28]
 8003b9c:	bfb8      	it	lt
 8003b9e:	9204      	strlt	r2, [sp, #16]
 8003ba0:	7823      	ldrb	r3, [r4, #0]
 8003ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ba4:	d10a      	bne.n	8003bbc <_svfiprintf_r+0x130>
 8003ba6:	7863      	ldrb	r3, [r4, #1]
 8003ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003baa:	d132      	bne.n	8003c12 <_svfiprintf_r+0x186>
 8003bac:	9b03      	ldr	r3, [sp, #12]
 8003bae:	1d1a      	adds	r2, r3, #4
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	9203      	str	r2, [sp, #12]
 8003bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bb8:	3402      	adds	r4, #2
 8003bba:	9305      	str	r3, [sp, #20]
 8003bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003c80 <_svfiprintf_r+0x1f4>
 8003bc0:	7821      	ldrb	r1, [r4, #0]
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	4650      	mov	r0, sl
 8003bc6:	f7fc fb0b 	bl	80001e0 <memchr>
 8003bca:	b138      	cbz	r0, 8003bdc <_svfiprintf_r+0x150>
 8003bcc:	9b04      	ldr	r3, [sp, #16]
 8003bce:	eba0 000a 	sub.w	r0, r0, sl
 8003bd2:	2240      	movs	r2, #64	@ 0x40
 8003bd4:	4082      	lsls	r2, r0
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	3401      	adds	r4, #1
 8003bda:	9304      	str	r3, [sp, #16]
 8003bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be0:	4824      	ldr	r0, [pc, #144]	@ (8003c74 <_svfiprintf_r+0x1e8>)
 8003be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003be6:	2206      	movs	r2, #6
 8003be8:	f7fc fafa 	bl	80001e0 <memchr>
 8003bec:	2800      	cmp	r0, #0
 8003bee:	d036      	beq.n	8003c5e <_svfiprintf_r+0x1d2>
 8003bf0:	4b21      	ldr	r3, [pc, #132]	@ (8003c78 <_svfiprintf_r+0x1ec>)
 8003bf2:	bb1b      	cbnz	r3, 8003c3c <_svfiprintf_r+0x1b0>
 8003bf4:	9b03      	ldr	r3, [sp, #12]
 8003bf6:	3307      	adds	r3, #7
 8003bf8:	f023 0307 	bic.w	r3, r3, #7
 8003bfc:	3308      	adds	r3, #8
 8003bfe:	9303      	str	r3, [sp, #12]
 8003c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c02:	4433      	add	r3, r6
 8003c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c06:	e76a      	b.n	8003ade <_svfiprintf_r+0x52>
 8003c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c0c:	460c      	mov	r4, r1
 8003c0e:	2001      	movs	r0, #1
 8003c10:	e7a8      	b.n	8003b64 <_svfiprintf_r+0xd8>
 8003c12:	2300      	movs	r3, #0
 8003c14:	3401      	adds	r4, #1
 8003c16:	9305      	str	r3, [sp, #20]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	f04f 0c0a 	mov.w	ip, #10
 8003c1e:	4620      	mov	r0, r4
 8003c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c24:	3a30      	subs	r2, #48	@ 0x30
 8003c26:	2a09      	cmp	r2, #9
 8003c28:	d903      	bls.n	8003c32 <_svfiprintf_r+0x1a6>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0c6      	beq.n	8003bbc <_svfiprintf_r+0x130>
 8003c2e:	9105      	str	r1, [sp, #20]
 8003c30:	e7c4      	b.n	8003bbc <_svfiprintf_r+0x130>
 8003c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c36:	4604      	mov	r4, r0
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e7f0      	b.n	8003c1e <_svfiprintf_r+0x192>
 8003c3c:	ab03      	add	r3, sp, #12
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	462a      	mov	r2, r5
 8003c42:	4b0e      	ldr	r3, [pc, #56]	@ (8003c7c <_svfiprintf_r+0x1f0>)
 8003c44:	a904      	add	r1, sp, #16
 8003c46:	4638      	mov	r0, r7
 8003c48:	f3af 8000 	nop.w
 8003c4c:	1c42      	adds	r2, r0, #1
 8003c4e:	4606      	mov	r6, r0
 8003c50:	d1d6      	bne.n	8003c00 <_svfiprintf_r+0x174>
 8003c52:	89ab      	ldrh	r3, [r5, #12]
 8003c54:	065b      	lsls	r3, r3, #25
 8003c56:	f53f af2d 	bmi.w	8003ab4 <_svfiprintf_r+0x28>
 8003c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c5c:	e72c      	b.n	8003ab8 <_svfiprintf_r+0x2c>
 8003c5e:	ab03      	add	r3, sp, #12
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	462a      	mov	r2, r5
 8003c64:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <_svfiprintf_r+0x1f0>)
 8003c66:	a904      	add	r1, sp, #16
 8003c68:	4638      	mov	r0, r7
 8003c6a:	f000 f9bb 	bl	8003fe4 <_printf_i>
 8003c6e:	e7ed      	b.n	8003c4c <_svfiprintf_r+0x1c0>
 8003c70:	080047e4 	.word	0x080047e4
 8003c74:	080047ee 	.word	0x080047ee
 8003c78:	00000000 	.word	0x00000000
 8003c7c:	080039d5 	.word	0x080039d5
 8003c80:	080047ea 	.word	0x080047ea

08003c84 <__sfputc_r>:
 8003c84:	6893      	ldr	r3, [r2, #8]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	b410      	push	{r4}
 8003c8c:	6093      	str	r3, [r2, #8]
 8003c8e:	da08      	bge.n	8003ca2 <__sfputc_r+0x1e>
 8003c90:	6994      	ldr	r4, [r2, #24]
 8003c92:	42a3      	cmp	r3, r4
 8003c94:	db01      	blt.n	8003c9a <__sfputc_r+0x16>
 8003c96:	290a      	cmp	r1, #10
 8003c98:	d103      	bne.n	8003ca2 <__sfputc_r+0x1e>
 8003c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c9e:	f7ff bc90 	b.w	80035c2 <__swbuf_r>
 8003ca2:	6813      	ldr	r3, [r2, #0]
 8003ca4:	1c58      	adds	r0, r3, #1
 8003ca6:	6010      	str	r0, [r2, #0]
 8003ca8:	7019      	strb	r1, [r3, #0]
 8003caa:	4608      	mov	r0, r1
 8003cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <__sfputs_r>:
 8003cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb4:	4606      	mov	r6, r0
 8003cb6:	460f      	mov	r7, r1
 8003cb8:	4614      	mov	r4, r2
 8003cba:	18d5      	adds	r5, r2, r3
 8003cbc:	42ac      	cmp	r4, r5
 8003cbe:	d101      	bne.n	8003cc4 <__sfputs_r+0x12>
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	e007      	b.n	8003cd4 <__sfputs_r+0x22>
 8003cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cc8:	463a      	mov	r2, r7
 8003cca:	4630      	mov	r0, r6
 8003ccc:	f7ff ffda 	bl	8003c84 <__sfputc_r>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d1f3      	bne.n	8003cbc <__sfputs_r+0xa>
 8003cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cd8 <_vfiprintf_r>:
 8003cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cdc:	460d      	mov	r5, r1
 8003cde:	b09d      	sub	sp, #116	@ 0x74
 8003ce0:	4614      	mov	r4, r2
 8003ce2:	4698      	mov	r8, r3
 8003ce4:	4606      	mov	r6, r0
 8003ce6:	b118      	cbz	r0, 8003cf0 <_vfiprintf_r+0x18>
 8003ce8:	6a03      	ldr	r3, [r0, #32]
 8003cea:	b90b      	cbnz	r3, 8003cf0 <_vfiprintf_r+0x18>
 8003cec:	f7ff fb4a 	bl	8003384 <__sinit>
 8003cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cf2:	07d9      	lsls	r1, r3, #31
 8003cf4:	d405      	bmi.n	8003d02 <_vfiprintf_r+0x2a>
 8003cf6:	89ab      	ldrh	r3, [r5, #12]
 8003cf8:	059a      	lsls	r2, r3, #22
 8003cfa:	d402      	bmi.n	8003d02 <_vfiprintf_r+0x2a>
 8003cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cfe:	f7ff fd6e 	bl	80037de <__retarget_lock_acquire_recursive>
 8003d02:	89ab      	ldrh	r3, [r5, #12]
 8003d04:	071b      	lsls	r3, r3, #28
 8003d06:	d501      	bpl.n	8003d0c <_vfiprintf_r+0x34>
 8003d08:	692b      	ldr	r3, [r5, #16]
 8003d0a:	b99b      	cbnz	r3, 8003d34 <_vfiprintf_r+0x5c>
 8003d0c:	4629      	mov	r1, r5
 8003d0e:	4630      	mov	r0, r6
 8003d10:	f7ff fc96 	bl	8003640 <__swsetup_r>
 8003d14:	b170      	cbz	r0, 8003d34 <_vfiprintf_r+0x5c>
 8003d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d18:	07dc      	lsls	r4, r3, #31
 8003d1a:	d504      	bpl.n	8003d26 <_vfiprintf_r+0x4e>
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	b01d      	add	sp, #116	@ 0x74
 8003d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d26:	89ab      	ldrh	r3, [r5, #12]
 8003d28:	0598      	lsls	r0, r3, #22
 8003d2a:	d4f7      	bmi.n	8003d1c <_vfiprintf_r+0x44>
 8003d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d2e:	f7ff fd57 	bl	80037e0 <__retarget_lock_release_recursive>
 8003d32:	e7f3      	b.n	8003d1c <_vfiprintf_r+0x44>
 8003d34:	2300      	movs	r3, #0
 8003d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d38:	2320      	movs	r3, #32
 8003d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d42:	2330      	movs	r3, #48	@ 0x30
 8003d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003ef4 <_vfiprintf_r+0x21c>
 8003d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d4c:	f04f 0901 	mov.w	r9, #1
 8003d50:	4623      	mov	r3, r4
 8003d52:	469a      	mov	sl, r3
 8003d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d58:	b10a      	cbz	r2, 8003d5e <_vfiprintf_r+0x86>
 8003d5a:	2a25      	cmp	r2, #37	@ 0x25
 8003d5c:	d1f9      	bne.n	8003d52 <_vfiprintf_r+0x7a>
 8003d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8003d62:	d00b      	beq.n	8003d7c <_vfiprintf_r+0xa4>
 8003d64:	465b      	mov	r3, fp
 8003d66:	4622      	mov	r2, r4
 8003d68:	4629      	mov	r1, r5
 8003d6a:	4630      	mov	r0, r6
 8003d6c:	f7ff ffa1 	bl	8003cb2 <__sfputs_r>
 8003d70:	3001      	adds	r0, #1
 8003d72:	f000 80a7 	beq.w	8003ec4 <_vfiprintf_r+0x1ec>
 8003d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d78:	445a      	add	r2, fp
 8003d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 809f 	beq.w	8003ec4 <_vfiprintf_r+0x1ec>
 8003d86:	2300      	movs	r3, #0
 8003d88:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d90:	f10a 0a01 	add.w	sl, sl, #1
 8003d94:	9304      	str	r3, [sp, #16]
 8003d96:	9307      	str	r3, [sp, #28]
 8003d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d9e:	4654      	mov	r4, sl
 8003da0:	2205      	movs	r2, #5
 8003da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003da6:	4853      	ldr	r0, [pc, #332]	@ (8003ef4 <_vfiprintf_r+0x21c>)
 8003da8:	f7fc fa1a 	bl	80001e0 <memchr>
 8003dac:	9a04      	ldr	r2, [sp, #16]
 8003dae:	b9d8      	cbnz	r0, 8003de8 <_vfiprintf_r+0x110>
 8003db0:	06d1      	lsls	r1, r2, #27
 8003db2:	bf44      	itt	mi
 8003db4:	2320      	movmi	r3, #32
 8003db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dba:	0713      	lsls	r3, r2, #28
 8003dbc:	bf44      	itt	mi
 8003dbe:	232b      	movmi	r3, #43	@ 0x2b
 8003dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8003dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dca:	d015      	beq.n	8003df8 <_vfiprintf_r+0x120>
 8003dcc:	9a07      	ldr	r2, [sp, #28]
 8003dce:	4654      	mov	r4, sl
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	f04f 0c0a 	mov.w	ip, #10
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ddc:	3b30      	subs	r3, #48	@ 0x30
 8003dde:	2b09      	cmp	r3, #9
 8003de0:	d94b      	bls.n	8003e7a <_vfiprintf_r+0x1a2>
 8003de2:	b1b0      	cbz	r0, 8003e12 <_vfiprintf_r+0x13a>
 8003de4:	9207      	str	r2, [sp, #28]
 8003de6:	e014      	b.n	8003e12 <_vfiprintf_r+0x13a>
 8003de8:	eba0 0308 	sub.w	r3, r0, r8
 8003dec:	fa09 f303 	lsl.w	r3, r9, r3
 8003df0:	4313      	orrs	r3, r2
 8003df2:	9304      	str	r3, [sp, #16]
 8003df4:	46a2      	mov	sl, r4
 8003df6:	e7d2      	b.n	8003d9e <_vfiprintf_r+0xc6>
 8003df8:	9b03      	ldr	r3, [sp, #12]
 8003dfa:	1d19      	adds	r1, r3, #4
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	9103      	str	r1, [sp, #12]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	bfbb      	ittet	lt
 8003e04:	425b      	neglt	r3, r3
 8003e06:	f042 0202 	orrlt.w	r2, r2, #2
 8003e0a:	9307      	strge	r3, [sp, #28]
 8003e0c:	9307      	strlt	r3, [sp, #28]
 8003e0e:	bfb8      	it	lt
 8003e10:	9204      	strlt	r2, [sp, #16]
 8003e12:	7823      	ldrb	r3, [r4, #0]
 8003e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e16:	d10a      	bne.n	8003e2e <_vfiprintf_r+0x156>
 8003e18:	7863      	ldrb	r3, [r4, #1]
 8003e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e1c:	d132      	bne.n	8003e84 <_vfiprintf_r+0x1ac>
 8003e1e:	9b03      	ldr	r3, [sp, #12]
 8003e20:	1d1a      	adds	r2, r3, #4
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	9203      	str	r2, [sp, #12]
 8003e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e2a:	3402      	adds	r4, #2
 8003e2c:	9305      	str	r3, [sp, #20]
 8003e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003f04 <_vfiprintf_r+0x22c>
 8003e32:	7821      	ldrb	r1, [r4, #0]
 8003e34:	2203      	movs	r2, #3
 8003e36:	4650      	mov	r0, sl
 8003e38:	f7fc f9d2 	bl	80001e0 <memchr>
 8003e3c:	b138      	cbz	r0, 8003e4e <_vfiprintf_r+0x176>
 8003e3e:	9b04      	ldr	r3, [sp, #16]
 8003e40:	eba0 000a 	sub.w	r0, r0, sl
 8003e44:	2240      	movs	r2, #64	@ 0x40
 8003e46:	4082      	lsls	r2, r0
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	3401      	adds	r4, #1
 8003e4c:	9304      	str	r3, [sp, #16]
 8003e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e52:	4829      	ldr	r0, [pc, #164]	@ (8003ef8 <_vfiprintf_r+0x220>)
 8003e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e58:	2206      	movs	r2, #6
 8003e5a:	f7fc f9c1 	bl	80001e0 <memchr>
 8003e5e:	2800      	cmp	r0, #0
 8003e60:	d03f      	beq.n	8003ee2 <_vfiprintf_r+0x20a>
 8003e62:	4b26      	ldr	r3, [pc, #152]	@ (8003efc <_vfiprintf_r+0x224>)
 8003e64:	bb1b      	cbnz	r3, 8003eae <_vfiprintf_r+0x1d6>
 8003e66:	9b03      	ldr	r3, [sp, #12]
 8003e68:	3307      	adds	r3, #7
 8003e6a:	f023 0307 	bic.w	r3, r3, #7
 8003e6e:	3308      	adds	r3, #8
 8003e70:	9303      	str	r3, [sp, #12]
 8003e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e74:	443b      	add	r3, r7
 8003e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e78:	e76a      	b.n	8003d50 <_vfiprintf_r+0x78>
 8003e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e7e:	460c      	mov	r4, r1
 8003e80:	2001      	movs	r0, #1
 8003e82:	e7a8      	b.n	8003dd6 <_vfiprintf_r+0xfe>
 8003e84:	2300      	movs	r3, #0
 8003e86:	3401      	adds	r4, #1
 8003e88:	9305      	str	r3, [sp, #20]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	f04f 0c0a 	mov.w	ip, #10
 8003e90:	4620      	mov	r0, r4
 8003e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e96:	3a30      	subs	r2, #48	@ 0x30
 8003e98:	2a09      	cmp	r2, #9
 8003e9a:	d903      	bls.n	8003ea4 <_vfiprintf_r+0x1cc>
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0c6      	beq.n	8003e2e <_vfiprintf_r+0x156>
 8003ea0:	9105      	str	r1, [sp, #20]
 8003ea2:	e7c4      	b.n	8003e2e <_vfiprintf_r+0x156>
 8003ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ea8:	4604      	mov	r4, r0
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e7f0      	b.n	8003e90 <_vfiprintf_r+0x1b8>
 8003eae:	ab03      	add	r3, sp, #12
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	462a      	mov	r2, r5
 8003eb4:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <_vfiprintf_r+0x228>)
 8003eb6:	a904      	add	r1, sp, #16
 8003eb8:	4630      	mov	r0, r6
 8003eba:	f3af 8000 	nop.w
 8003ebe:	4607      	mov	r7, r0
 8003ec0:	1c78      	adds	r0, r7, #1
 8003ec2:	d1d6      	bne.n	8003e72 <_vfiprintf_r+0x19a>
 8003ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ec6:	07d9      	lsls	r1, r3, #31
 8003ec8:	d405      	bmi.n	8003ed6 <_vfiprintf_r+0x1fe>
 8003eca:	89ab      	ldrh	r3, [r5, #12]
 8003ecc:	059a      	lsls	r2, r3, #22
 8003ece:	d402      	bmi.n	8003ed6 <_vfiprintf_r+0x1fe>
 8003ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ed2:	f7ff fc85 	bl	80037e0 <__retarget_lock_release_recursive>
 8003ed6:	89ab      	ldrh	r3, [r5, #12]
 8003ed8:	065b      	lsls	r3, r3, #25
 8003eda:	f53f af1f 	bmi.w	8003d1c <_vfiprintf_r+0x44>
 8003ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ee0:	e71e      	b.n	8003d20 <_vfiprintf_r+0x48>
 8003ee2:	ab03      	add	r3, sp, #12
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	462a      	mov	r2, r5
 8003ee8:	4b05      	ldr	r3, [pc, #20]	@ (8003f00 <_vfiprintf_r+0x228>)
 8003eea:	a904      	add	r1, sp, #16
 8003eec:	4630      	mov	r0, r6
 8003eee:	f000 f879 	bl	8003fe4 <_printf_i>
 8003ef2:	e7e4      	b.n	8003ebe <_vfiprintf_r+0x1e6>
 8003ef4:	080047e4 	.word	0x080047e4
 8003ef8:	080047ee 	.word	0x080047ee
 8003efc:	00000000 	.word	0x00000000
 8003f00:	08003cb3 	.word	0x08003cb3
 8003f04:	080047ea 	.word	0x080047ea

08003f08 <_printf_common>:
 8003f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f0c:	4616      	mov	r6, r2
 8003f0e:	4698      	mov	r8, r3
 8003f10:	688a      	ldr	r2, [r1, #8]
 8003f12:	690b      	ldr	r3, [r1, #16]
 8003f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	bfb8      	it	lt
 8003f1c:	4613      	movlt	r3, r2
 8003f1e:	6033      	str	r3, [r6, #0]
 8003f20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f24:	4607      	mov	r7, r0
 8003f26:	460c      	mov	r4, r1
 8003f28:	b10a      	cbz	r2, 8003f2e <_printf_common+0x26>
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	6033      	str	r3, [r6, #0]
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	0699      	lsls	r1, r3, #26
 8003f32:	bf42      	ittt	mi
 8003f34:	6833      	ldrmi	r3, [r6, #0]
 8003f36:	3302      	addmi	r3, #2
 8003f38:	6033      	strmi	r3, [r6, #0]
 8003f3a:	6825      	ldr	r5, [r4, #0]
 8003f3c:	f015 0506 	ands.w	r5, r5, #6
 8003f40:	d106      	bne.n	8003f50 <_printf_common+0x48>
 8003f42:	f104 0a19 	add.w	sl, r4, #25
 8003f46:	68e3      	ldr	r3, [r4, #12]
 8003f48:	6832      	ldr	r2, [r6, #0]
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	42ab      	cmp	r3, r5
 8003f4e:	dc26      	bgt.n	8003f9e <_printf_common+0x96>
 8003f50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f54:	6822      	ldr	r2, [r4, #0]
 8003f56:	3b00      	subs	r3, #0
 8003f58:	bf18      	it	ne
 8003f5a:	2301      	movne	r3, #1
 8003f5c:	0692      	lsls	r2, r2, #26
 8003f5e:	d42b      	bmi.n	8003fb8 <_printf_common+0xb0>
 8003f60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f64:	4641      	mov	r1, r8
 8003f66:	4638      	mov	r0, r7
 8003f68:	47c8      	blx	r9
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	d01e      	beq.n	8003fac <_printf_common+0xa4>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	6922      	ldr	r2, [r4, #16]
 8003f72:	f003 0306 	and.w	r3, r3, #6
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	bf02      	ittt	eq
 8003f7a:	68e5      	ldreq	r5, [r4, #12]
 8003f7c:	6833      	ldreq	r3, [r6, #0]
 8003f7e:	1aed      	subeq	r5, r5, r3
 8003f80:	68a3      	ldr	r3, [r4, #8]
 8003f82:	bf0c      	ite	eq
 8003f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f88:	2500      	movne	r5, #0
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	bfc4      	itt	gt
 8003f8e:	1a9b      	subgt	r3, r3, r2
 8003f90:	18ed      	addgt	r5, r5, r3
 8003f92:	2600      	movs	r6, #0
 8003f94:	341a      	adds	r4, #26
 8003f96:	42b5      	cmp	r5, r6
 8003f98:	d11a      	bne.n	8003fd0 <_printf_common+0xc8>
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	e008      	b.n	8003fb0 <_printf_common+0xa8>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	4652      	mov	r2, sl
 8003fa2:	4641      	mov	r1, r8
 8003fa4:	4638      	mov	r0, r7
 8003fa6:	47c8      	blx	r9
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d103      	bne.n	8003fb4 <_printf_common+0xac>
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb4:	3501      	adds	r5, #1
 8003fb6:	e7c6      	b.n	8003f46 <_printf_common+0x3e>
 8003fb8:	18e1      	adds	r1, r4, r3
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	2030      	movs	r0, #48	@ 0x30
 8003fbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fc2:	4422      	add	r2, r4
 8003fc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fcc:	3302      	adds	r3, #2
 8003fce:	e7c7      	b.n	8003f60 <_printf_common+0x58>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	4641      	mov	r1, r8
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	47c8      	blx	r9
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d0e6      	beq.n	8003fac <_printf_common+0xa4>
 8003fde:	3601      	adds	r6, #1
 8003fe0:	e7d9      	b.n	8003f96 <_printf_common+0x8e>
	...

08003fe4 <_printf_i>:
 8003fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe8:	7e0f      	ldrb	r7, [r1, #24]
 8003fea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fec:	2f78      	cmp	r7, #120	@ 0x78
 8003fee:	4691      	mov	r9, r2
 8003ff0:	4680      	mov	r8, r0
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	469a      	mov	sl, r3
 8003ff6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ffa:	d807      	bhi.n	800400c <_printf_i+0x28>
 8003ffc:	2f62      	cmp	r7, #98	@ 0x62
 8003ffe:	d80a      	bhi.n	8004016 <_printf_i+0x32>
 8004000:	2f00      	cmp	r7, #0
 8004002:	f000 80d1 	beq.w	80041a8 <_printf_i+0x1c4>
 8004006:	2f58      	cmp	r7, #88	@ 0x58
 8004008:	f000 80b8 	beq.w	800417c <_printf_i+0x198>
 800400c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004010:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004014:	e03a      	b.n	800408c <_printf_i+0xa8>
 8004016:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800401a:	2b15      	cmp	r3, #21
 800401c:	d8f6      	bhi.n	800400c <_printf_i+0x28>
 800401e:	a101      	add	r1, pc, #4	@ (adr r1, 8004024 <_printf_i+0x40>)
 8004020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004024:	0800407d 	.word	0x0800407d
 8004028:	08004091 	.word	0x08004091
 800402c:	0800400d 	.word	0x0800400d
 8004030:	0800400d 	.word	0x0800400d
 8004034:	0800400d 	.word	0x0800400d
 8004038:	0800400d 	.word	0x0800400d
 800403c:	08004091 	.word	0x08004091
 8004040:	0800400d 	.word	0x0800400d
 8004044:	0800400d 	.word	0x0800400d
 8004048:	0800400d 	.word	0x0800400d
 800404c:	0800400d 	.word	0x0800400d
 8004050:	0800418f 	.word	0x0800418f
 8004054:	080040bb 	.word	0x080040bb
 8004058:	08004149 	.word	0x08004149
 800405c:	0800400d 	.word	0x0800400d
 8004060:	0800400d 	.word	0x0800400d
 8004064:	080041b1 	.word	0x080041b1
 8004068:	0800400d 	.word	0x0800400d
 800406c:	080040bb 	.word	0x080040bb
 8004070:	0800400d 	.word	0x0800400d
 8004074:	0800400d 	.word	0x0800400d
 8004078:	08004151 	.word	0x08004151
 800407c:	6833      	ldr	r3, [r6, #0]
 800407e:	1d1a      	adds	r2, r3, #4
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6032      	str	r2, [r6, #0]
 8004084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004088:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800408c:	2301      	movs	r3, #1
 800408e:	e09c      	b.n	80041ca <_printf_i+0x1e6>
 8004090:	6833      	ldr	r3, [r6, #0]
 8004092:	6820      	ldr	r0, [r4, #0]
 8004094:	1d19      	adds	r1, r3, #4
 8004096:	6031      	str	r1, [r6, #0]
 8004098:	0606      	lsls	r6, r0, #24
 800409a:	d501      	bpl.n	80040a0 <_printf_i+0xbc>
 800409c:	681d      	ldr	r5, [r3, #0]
 800409e:	e003      	b.n	80040a8 <_printf_i+0xc4>
 80040a0:	0645      	lsls	r5, r0, #25
 80040a2:	d5fb      	bpl.n	800409c <_printf_i+0xb8>
 80040a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040a8:	2d00      	cmp	r5, #0
 80040aa:	da03      	bge.n	80040b4 <_printf_i+0xd0>
 80040ac:	232d      	movs	r3, #45	@ 0x2d
 80040ae:	426d      	negs	r5, r5
 80040b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040b4:	4858      	ldr	r0, [pc, #352]	@ (8004218 <_printf_i+0x234>)
 80040b6:	230a      	movs	r3, #10
 80040b8:	e011      	b.n	80040de <_printf_i+0xfa>
 80040ba:	6821      	ldr	r1, [r4, #0]
 80040bc:	6833      	ldr	r3, [r6, #0]
 80040be:	0608      	lsls	r0, r1, #24
 80040c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80040c4:	d402      	bmi.n	80040cc <_printf_i+0xe8>
 80040c6:	0649      	lsls	r1, r1, #25
 80040c8:	bf48      	it	mi
 80040ca:	b2ad      	uxthmi	r5, r5
 80040cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80040ce:	4852      	ldr	r0, [pc, #328]	@ (8004218 <_printf_i+0x234>)
 80040d0:	6033      	str	r3, [r6, #0]
 80040d2:	bf14      	ite	ne
 80040d4:	230a      	movne	r3, #10
 80040d6:	2308      	moveq	r3, #8
 80040d8:	2100      	movs	r1, #0
 80040da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040de:	6866      	ldr	r6, [r4, #4]
 80040e0:	60a6      	str	r6, [r4, #8]
 80040e2:	2e00      	cmp	r6, #0
 80040e4:	db05      	blt.n	80040f2 <_printf_i+0x10e>
 80040e6:	6821      	ldr	r1, [r4, #0]
 80040e8:	432e      	orrs	r6, r5
 80040ea:	f021 0104 	bic.w	r1, r1, #4
 80040ee:	6021      	str	r1, [r4, #0]
 80040f0:	d04b      	beq.n	800418a <_printf_i+0x1a6>
 80040f2:	4616      	mov	r6, r2
 80040f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80040f8:	fb03 5711 	mls	r7, r3, r1, r5
 80040fc:	5dc7      	ldrb	r7, [r0, r7]
 80040fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004102:	462f      	mov	r7, r5
 8004104:	42bb      	cmp	r3, r7
 8004106:	460d      	mov	r5, r1
 8004108:	d9f4      	bls.n	80040f4 <_printf_i+0x110>
 800410a:	2b08      	cmp	r3, #8
 800410c:	d10b      	bne.n	8004126 <_printf_i+0x142>
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	07df      	lsls	r7, r3, #31
 8004112:	d508      	bpl.n	8004126 <_printf_i+0x142>
 8004114:	6923      	ldr	r3, [r4, #16]
 8004116:	6861      	ldr	r1, [r4, #4]
 8004118:	4299      	cmp	r1, r3
 800411a:	bfde      	ittt	le
 800411c:	2330      	movle	r3, #48	@ 0x30
 800411e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004122:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004126:	1b92      	subs	r2, r2, r6
 8004128:	6122      	str	r2, [r4, #16]
 800412a:	f8cd a000 	str.w	sl, [sp]
 800412e:	464b      	mov	r3, r9
 8004130:	aa03      	add	r2, sp, #12
 8004132:	4621      	mov	r1, r4
 8004134:	4640      	mov	r0, r8
 8004136:	f7ff fee7 	bl	8003f08 <_printf_common>
 800413a:	3001      	adds	r0, #1
 800413c:	d14a      	bne.n	80041d4 <_printf_i+0x1f0>
 800413e:	f04f 30ff 	mov.w	r0, #4294967295
 8004142:	b004      	add	sp, #16
 8004144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	f043 0320 	orr.w	r3, r3, #32
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	4832      	ldr	r0, [pc, #200]	@ (800421c <_printf_i+0x238>)
 8004152:	2778      	movs	r7, #120	@ 0x78
 8004154:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	6831      	ldr	r1, [r6, #0]
 800415c:	061f      	lsls	r7, r3, #24
 800415e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004162:	d402      	bmi.n	800416a <_printf_i+0x186>
 8004164:	065f      	lsls	r7, r3, #25
 8004166:	bf48      	it	mi
 8004168:	b2ad      	uxthmi	r5, r5
 800416a:	6031      	str	r1, [r6, #0]
 800416c:	07d9      	lsls	r1, r3, #31
 800416e:	bf44      	itt	mi
 8004170:	f043 0320 	orrmi.w	r3, r3, #32
 8004174:	6023      	strmi	r3, [r4, #0]
 8004176:	b11d      	cbz	r5, 8004180 <_printf_i+0x19c>
 8004178:	2310      	movs	r3, #16
 800417a:	e7ad      	b.n	80040d8 <_printf_i+0xf4>
 800417c:	4826      	ldr	r0, [pc, #152]	@ (8004218 <_printf_i+0x234>)
 800417e:	e7e9      	b.n	8004154 <_printf_i+0x170>
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	f023 0320 	bic.w	r3, r3, #32
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	e7f6      	b.n	8004178 <_printf_i+0x194>
 800418a:	4616      	mov	r6, r2
 800418c:	e7bd      	b.n	800410a <_printf_i+0x126>
 800418e:	6833      	ldr	r3, [r6, #0]
 8004190:	6825      	ldr	r5, [r4, #0]
 8004192:	6961      	ldr	r1, [r4, #20]
 8004194:	1d18      	adds	r0, r3, #4
 8004196:	6030      	str	r0, [r6, #0]
 8004198:	062e      	lsls	r6, r5, #24
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	d501      	bpl.n	80041a2 <_printf_i+0x1be>
 800419e:	6019      	str	r1, [r3, #0]
 80041a0:	e002      	b.n	80041a8 <_printf_i+0x1c4>
 80041a2:	0668      	lsls	r0, r5, #25
 80041a4:	d5fb      	bpl.n	800419e <_printf_i+0x1ba>
 80041a6:	8019      	strh	r1, [r3, #0]
 80041a8:	2300      	movs	r3, #0
 80041aa:	6123      	str	r3, [r4, #16]
 80041ac:	4616      	mov	r6, r2
 80041ae:	e7bc      	b.n	800412a <_printf_i+0x146>
 80041b0:	6833      	ldr	r3, [r6, #0]
 80041b2:	1d1a      	adds	r2, r3, #4
 80041b4:	6032      	str	r2, [r6, #0]
 80041b6:	681e      	ldr	r6, [r3, #0]
 80041b8:	6862      	ldr	r2, [r4, #4]
 80041ba:	2100      	movs	r1, #0
 80041bc:	4630      	mov	r0, r6
 80041be:	f7fc f80f 	bl	80001e0 <memchr>
 80041c2:	b108      	cbz	r0, 80041c8 <_printf_i+0x1e4>
 80041c4:	1b80      	subs	r0, r0, r6
 80041c6:	6060      	str	r0, [r4, #4]
 80041c8:	6863      	ldr	r3, [r4, #4]
 80041ca:	6123      	str	r3, [r4, #16]
 80041cc:	2300      	movs	r3, #0
 80041ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041d2:	e7aa      	b.n	800412a <_printf_i+0x146>
 80041d4:	6923      	ldr	r3, [r4, #16]
 80041d6:	4632      	mov	r2, r6
 80041d8:	4649      	mov	r1, r9
 80041da:	4640      	mov	r0, r8
 80041dc:	47d0      	blx	sl
 80041de:	3001      	adds	r0, #1
 80041e0:	d0ad      	beq.n	800413e <_printf_i+0x15a>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	079b      	lsls	r3, r3, #30
 80041e6:	d413      	bmi.n	8004210 <_printf_i+0x22c>
 80041e8:	68e0      	ldr	r0, [r4, #12]
 80041ea:	9b03      	ldr	r3, [sp, #12]
 80041ec:	4298      	cmp	r0, r3
 80041ee:	bfb8      	it	lt
 80041f0:	4618      	movlt	r0, r3
 80041f2:	e7a6      	b.n	8004142 <_printf_i+0x15e>
 80041f4:	2301      	movs	r3, #1
 80041f6:	4632      	mov	r2, r6
 80041f8:	4649      	mov	r1, r9
 80041fa:	4640      	mov	r0, r8
 80041fc:	47d0      	blx	sl
 80041fe:	3001      	adds	r0, #1
 8004200:	d09d      	beq.n	800413e <_printf_i+0x15a>
 8004202:	3501      	adds	r5, #1
 8004204:	68e3      	ldr	r3, [r4, #12]
 8004206:	9903      	ldr	r1, [sp, #12]
 8004208:	1a5b      	subs	r3, r3, r1
 800420a:	42ab      	cmp	r3, r5
 800420c:	dcf2      	bgt.n	80041f4 <_printf_i+0x210>
 800420e:	e7eb      	b.n	80041e8 <_printf_i+0x204>
 8004210:	2500      	movs	r5, #0
 8004212:	f104 0619 	add.w	r6, r4, #25
 8004216:	e7f5      	b.n	8004204 <_printf_i+0x220>
 8004218:	080047f5 	.word	0x080047f5
 800421c:	08004806 	.word	0x08004806

08004220 <__sflush_r>:
 8004220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004228:	0716      	lsls	r6, r2, #28
 800422a:	4605      	mov	r5, r0
 800422c:	460c      	mov	r4, r1
 800422e:	d454      	bmi.n	80042da <__sflush_r+0xba>
 8004230:	684b      	ldr	r3, [r1, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	dc02      	bgt.n	800423c <__sflush_r+0x1c>
 8004236:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004238:	2b00      	cmp	r3, #0
 800423a:	dd48      	ble.n	80042ce <__sflush_r+0xae>
 800423c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800423e:	2e00      	cmp	r6, #0
 8004240:	d045      	beq.n	80042ce <__sflush_r+0xae>
 8004242:	2300      	movs	r3, #0
 8004244:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004248:	682f      	ldr	r7, [r5, #0]
 800424a:	6a21      	ldr	r1, [r4, #32]
 800424c:	602b      	str	r3, [r5, #0]
 800424e:	d030      	beq.n	80042b2 <__sflush_r+0x92>
 8004250:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004252:	89a3      	ldrh	r3, [r4, #12]
 8004254:	0759      	lsls	r1, r3, #29
 8004256:	d505      	bpl.n	8004264 <__sflush_r+0x44>
 8004258:	6863      	ldr	r3, [r4, #4]
 800425a:	1ad2      	subs	r2, r2, r3
 800425c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800425e:	b10b      	cbz	r3, 8004264 <__sflush_r+0x44>
 8004260:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004262:	1ad2      	subs	r2, r2, r3
 8004264:	2300      	movs	r3, #0
 8004266:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004268:	6a21      	ldr	r1, [r4, #32]
 800426a:	4628      	mov	r0, r5
 800426c:	47b0      	blx	r6
 800426e:	1c43      	adds	r3, r0, #1
 8004270:	89a3      	ldrh	r3, [r4, #12]
 8004272:	d106      	bne.n	8004282 <__sflush_r+0x62>
 8004274:	6829      	ldr	r1, [r5, #0]
 8004276:	291d      	cmp	r1, #29
 8004278:	d82b      	bhi.n	80042d2 <__sflush_r+0xb2>
 800427a:	4a2a      	ldr	r2, [pc, #168]	@ (8004324 <__sflush_r+0x104>)
 800427c:	40ca      	lsrs	r2, r1
 800427e:	07d6      	lsls	r6, r2, #31
 8004280:	d527      	bpl.n	80042d2 <__sflush_r+0xb2>
 8004282:	2200      	movs	r2, #0
 8004284:	6062      	str	r2, [r4, #4]
 8004286:	04d9      	lsls	r1, r3, #19
 8004288:	6922      	ldr	r2, [r4, #16]
 800428a:	6022      	str	r2, [r4, #0]
 800428c:	d504      	bpl.n	8004298 <__sflush_r+0x78>
 800428e:	1c42      	adds	r2, r0, #1
 8004290:	d101      	bne.n	8004296 <__sflush_r+0x76>
 8004292:	682b      	ldr	r3, [r5, #0]
 8004294:	b903      	cbnz	r3, 8004298 <__sflush_r+0x78>
 8004296:	6560      	str	r0, [r4, #84]	@ 0x54
 8004298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800429a:	602f      	str	r7, [r5, #0]
 800429c:	b1b9      	cbz	r1, 80042ce <__sflush_r+0xae>
 800429e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042a2:	4299      	cmp	r1, r3
 80042a4:	d002      	beq.n	80042ac <__sflush_r+0x8c>
 80042a6:	4628      	mov	r0, r5
 80042a8:	f7ff fa9c 	bl	80037e4 <_free_r>
 80042ac:	2300      	movs	r3, #0
 80042ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80042b0:	e00d      	b.n	80042ce <__sflush_r+0xae>
 80042b2:	2301      	movs	r3, #1
 80042b4:	4628      	mov	r0, r5
 80042b6:	47b0      	blx	r6
 80042b8:	4602      	mov	r2, r0
 80042ba:	1c50      	adds	r0, r2, #1
 80042bc:	d1c9      	bne.n	8004252 <__sflush_r+0x32>
 80042be:	682b      	ldr	r3, [r5, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d0c6      	beq.n	8004252 <__sflush_r+0x32>
 80042c4:	2b1d      	cmp	r3, #29
 80042c6:	d001      	beq.n	80042cc <__sflush_r+0xac>
 80042c8:	2b16      	cmp	r3, #22
 80042ca:	d11e      	bne.n	800430a <__sflush_r+0xea>
 80042cc:	602f      	str	r7, [r5, #0]
 80042ce:	2000      	movs	r0, #0
 80042d0:	e022      	b.n	8004318 <__sflush_r+0xf8>
 80042d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042d6:	b21b      	sxth	r3, r3
 80042d8:	e01b      	b.n	8004312 <__sflush_r+0xf2>
 80042da:	690f      	ldr	r7, [r1, #16]
 80042dc:	2f00      	cmp	r7, #0
 80042de:	d0f6      	beq.n	80042ce <__sflush_r+0xae>
 80042e0:	0793      	lsls	r3, r2, #30
 80042e2:	680e      	ldr	r6, [r1, #0]
 80042e4:	bf08      	it	eq
 80042e6:	694b      	ldreq	r3, [r1, #20]
 80042e8:	600f      	str	r7, [r1, #0]
 80042ea:	bf18      	it	ne
 80042ec:	2300      	movne	r3, #0
 80042ee:	eba6 0807 	sub.w	r8, r6, r7
 80042f2:	608b      	str	r3, [r1, #8]
 80042f4:	f1b8 0f00 	cmp.w	r8, #0
 80042f8:	dde9      	ble.n	80042ce <__sflush_r+0xae>
 80042fa:	6a21      	ldr	r1, [r4, #32]
 80042fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80042fe:	4643      	mov	r3, r8
 8004300:	463a      	mov	r2, r7
 8004302:	4628      	mov	r0, r5
 8004304:	47b0      	blx	r6
 8004306:	2800      	cmp	r0, #0
 8004308:	dc08      	bgt.n	800431c <__sflush_r+0xfc>
 800430a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800430e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004312:	81a3      	strh	r3, [r4, #12]
 8004314:	f04f 30ff 	mov.w	r0, #4294967295
 8004318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800431c:	4407      	add	r7, r0
 800431e:	eba8 0800 	sub.w	r8, r8, r0
 8004322:	e7e7      	b.n	80042f4 <__sflush_r+0xd4>
 8004324:	20400001 	.word	0x20400001

08004328 <_fflush_r>:
 8004328:	b538      	push	{r3, r4, r5, lr}
 800432a:	690b      	ldr	r3, [r1, #16]
 800432c:	4605      	mov	r5, r0
 800432e:	460c      	mov	r4, r1
 8004330:	b913      	cbnz	r3, 8004338 <_fflush_r+0x10>
 8004332:	2500      	movs	r5, #0
 8004334:	4628      	mov	r0, r5
 8004336:	bd38      	pop	{r3, r4, r5, pc}
 8004338:	b118      	cbz	r0, 8004342 <_fflush_r+0x1a>
 800433a:	6a03      	ldr	r3, [r0, #32]
 800433c:	b90b      	cbnz	r3, 8004342 <_fflush_r+0x1a>
 800433e:	f7ff f821 	bl	8003384 <__sinit>
 8004342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0f3      	beq.n	8004332 <_fflush_r+0xa>
 800434a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800434c:	07d0      	lsls	r0, r2, #31
 800434e:	d404      	bmi.n	800435a <_fflush_r+0x32>
 8004350:	0599      	lsls	r1, r3, #22
 8004352:	d402      	bmi.n	800435a <_fflush_r+0x32>
 8004354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004356:	f7ff fa42 	bl	80037de <__retarget_lock_acquire_recursive>
 800435a:	4628      	mov	r0, r5
 800435c:	4621      	mov	r1, r4
 800435e:	f7ff ff5f 	bl	8004220 <__sflush_r>
 8004362:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004364:	07da      	lsls	r2, r3, #31
 8004366:	4605      	mov	r5, r0
 8004368:	d4e4      	bmi.n	8004334 <_fflush_r+0xc>
 800436a:	89a3      	ldrh	r3, [r4, #12]
 800436c:	059b      	lsls	r3, r3, #22
 800436e:	d4e1      	bmi.n	8004334 <_fflush_r+0xc>
 8004370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004372:	f7ff fa35 	bl	80037e0 <__retarget_lock_release_recursive>
 8004376:	e7dd      	b.n	8004334 <_fflush_r+0xc>

08004378 <__swhatbuf_r>:
 8004378:	b570      	push	{r4, r5, r6, lr}
 800437a:	460c      	mov	r4, r1
 800437c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004380:	2900      	cmp	r1, #0
 8004382:	b096      	sub	sp, #88	@ 0x58
 8004384:	4615      	mov	r5, r2
 8004386:	461e      	mov	r6, r3
 8004388:	da0d      	bge.n	80043a6 <__swhatbuf_r+0x2e>
 800438a:	89a3      	ldrh	r3, [r4, #12]
 800438c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004390:	f04f 0100 	mov.w	r1, #0
 8004394:	bf14      	ite	ne
 8004396:	2340      	movne	r3, #64	@ 0x40
 8004398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800439c:	2000      	movs	r0, #0
 800439e:	6031      	str	r1, [r6, #0]
 80043a0:	602b      	str	r3, [r5, #0]
 80043a2:	b016      	add	sp, #88	@ 0x58
 80043a4:	bd70      	pop	{r4, r5, r6, pc}
 80043a6:	466a      	mov	r2, sp
 80043a8:	f000 f862 	bl	8004470 <_fstat_r>
 80043ac:	2800      	cmp	r0, #0
 80043ae:	dbec      	blt.n	800438a <__swhatbuf_r+0x12>
 80043b0:	9901      	ldr	r1, [sp, #4]
 80043b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80043b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043ba:	4259      	negs	r1, r3
 80043bc:	4159      	adcs	r1, r3
 80043be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043c2:	e7eb      	b.n	800439c <__swhatbuf_r+0x24>

080043c4 <__smakebuf_r>:
 80043c4:	898b      	ldrh	r3, [r1, #12]
 80043c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043c8:	079d      	lsls	r5, r3, #30
 80043ca:	4606      	mov	r6, r0
 80043cc:	460c      	mov	r4, r1
 80043ce:	d507      	bpl.n	80043e0 <__smakebuf_r+0x1c>
 80043d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	6123      	str	r3, [r4, #16]
 80043d8:	2301      	movs	r3, #1
 80043da:	6163      	str	r3, [r4, #20]
 80043dc:	b003      	add	sp, #12
 80043de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e0:	ab01      	add	r3, sp, #4
 80043e2:	466a      	mov	r2, sp
 80043e4:	f7ff ffc8 	bl	8004378 <__swhatbuf_r>
 80043e8:	9f00      	ldr	r7, [sp, #0]
 80043ea:	4605      	mov	r5, r0
 80043ec:	4639      	mov	r1, r7
 80043ee:	4630      	mov	r0, r6
 80043f0:	f7ff fa64 	bl	80038bc <_malloc_r>
 80043f4:	b948      	cbnz	r0, 800440a <__smakebuf_r+0x46>
 80043f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043fa:	059a      	lsls	r2, r3, #22
 80043fc:	d4ee      	bmi.n	80043dc <__smakebuf_r+0x18>
 80043fe:	f023 0303 	bic.w	r3, r3, #3
 8004402:	f043 0302 	orr.w	r3, r3, #2
 8004406:	81a3      	strh	r3, [r4, #12]
 8004408:	e7e2      	b.n	80043d0 <__smakebuf_r+0xc>
 800440a:	89a3      	ldrh	r3, [r4, #12]
 800440c:	6020      	str	r0, [r4, #0]
 800440e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004412:	81a3      	strh	r3, [r4, #12]
 8004414:	9b01      	ldr	r3, [sp, #4]
 8004416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800441a:	b15b      	cbz	r3, 8004434 <__smakebuf_r+0x70>
 800441c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004420:	4630      	mov	r0, r6
 8004422:	f000 f837 	bl	8004494 <_isatty_r>
 8004426:	b128      	cbz	r0, 8004434 <__smakebuf_r+0x70>
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	81a3      	strh	r3, [r4, #12]
 8004434:	89a3      	ldrh	r3, [r4, #12]
 8004436:	431d      	orrs	r5, r3
 8004438:	81a5      	strh	r5, [r4, #12]
 800443a:	e7cf      	b.n	80043dc <__smakebuf_r+0x18>

0800443c <memmove>:
 800443c:	4288      	cmp	r0, r1
 800443e:	b510      	push	{r4, lr}
 8004440:	eb01 0402 	add.w	r4, r1, r2
 8004444:	d902      	bls.n	800444c <memmove+0x10>
 8004446:	4284      	cmp	r4, r0
 8004448:	4623      	mov	r3, r4
 800444a:	d807      	bhi.n	800445c <memmove+0x20>
 800444c:	1e43      	subs	r3, r0, #1
 800444e:	42a1      	cmp	r1, r4
 8004450:	d008      	beq.n	8004464 <memmove+0x28>
 8004452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004456:	f803 2f01 	strb.w	r2, [r3, #1]!
 800445a:	e7f8      	b.n	800444e <memmove+0x12>
 800445c:	4402      	add	r2, r0
 800445e:	4601      	mov	r1, r0
 8004460:	428a      	cmp	r2, r1
 8004462:	d100      	bne.n	8004466 <memmove+0x2a>
 8004464:	bd10      	pop	{r4, pc}
 8004466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800446a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800446e:	e7f7      	b.n	8004460 <memmove+0x24>

08004470 <_fstat_r>:
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	4d07      	ldr	r5, [pc, #28]	@ (8004490 <_fstat_r+0x20>)
 8004474:	2300      	movs	r3, #0
 8004476:	4604      	mov	r4, r0
 8004478:	4608      	mov	r0, r1
 800447a:	4611      	mov	r1, r2
 800447c:	602b      	str	r3, [r5, #0]
 800447e:	f7fc fd0b 	bl	8000e98 <_fstat>
 8004482:	1c43      	adds	r3, r0, #1
 8004484:	d102      	bne.n	800448c <_fstat_r+0x1c>
 8004486:	682b      	ldr	r3, [r5, #0]
 8004488:	b103      	cbz	r3, 800448c <_fstat_r+0x1c>
 800448a:	6023      	str	r3, [r4, #0]
 800448c:	bd38      	pop	{r3, r4, r5, pc}
 800448e:	bf00      	nop
 8004490:	20000268 	.word	0x20000268

08004494 <_isatty_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4d06      	ldr	r5, [pc, #24]	@ (80044b0 <_isatty_r+0x1c>)
 8004498:	2300      	movs	r3, #0
 800449a:	4604      	mov	r4, r0
 800449c:	4608      	mov	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fc fd0a 	bl	8000eb8 <_isatty>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_isatty_r+0x1a>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_isatty_r+0x1a>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	20000268 	.word	0x20000268

080044b4 <_sbrk_r>:
 80044b4:	b538      	push	{r3, r4, r5, lr}
 80044b6:	4d06      	ldr	r5, [pc, #24]	@ (80044d0 <_sbrk_r+0x1c>)
 80044b8:	2300      	movs	r3, #0
 80044ba:	4604      	mov	r4, r0
 80044bc:	4608      	mov	r0, r1
 80044be:	602b      	str	r3, [r5, #0]
 80044c0:	f7fc fd12 	bl	8000ee8 <_sbrk>
 80044c4:	1c43      	adds	r3, r0, #1
 80044c6:	d102      	bne.n	80044ce <_sbrk_r+0x1a>
 80044c8:	682b      	ldr	r3, [r5, #0]
 80044ca:	b103      	cbz	r3, 80044ce <_sbrk_r+0x1a>
 80044cc:	6023      	str	r3, [r4, #0]
 80044ce:	bd38      	pop	{r3, r4, r5, pc}
 80044d0:	20000268 	.word	0x20000268

080044d4 <memcpy>:
 80044d4:	440a      	add	r2, r1
 80044d6:	4291      	cmp	r1, r2
 80044d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80044dc:	d100      	bne.n	80044e0 <memcpy+0xc>
 80044de:	4770      	bx	lr
 80044e0:	b510      	push	{r4, lr}
 80044e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044ea:	4291      	cmp	r1, r2
 80044ec:	d1f9      	bne.n	80044e2 <memcpy+0xe>
 80044ee:	bd10      	pop	{r4, pc}

080044f0 <_realloc_r>:
 80044f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f4:	4607      	mov	r7, r0
 80044f6:	4614      	mov	r4, r2
 80044f8:	460d      	mov	r5, r1
 80044fa:	b921      	cbnz	r1, 8004506 <_realloc_r+0x16>
 80044fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004500:	4611      	mov	r1, r2
 8004502:	f7ff b9db 	b.w	80038bc <_malloc_r>
 8004506:	b92a      	cbnz	r2, 8004514 <_realloc_r+0x24>
 8004508:	f7ff f96c 	bl	80037e4 <_free_r>
 800450c:	4625      	mov	r5, r4
 800450e:	4628      	mov	r0, r5
 8004510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004514:	f000 f81a 	bl	800454c <_malloc_usable_size_r>
 8004518:	4284      	cmp	r4, r0
 800451a:	4606      	mov	r6, r0
 800451c:	d802      	bhi.n	8004524 <_realloc_r+0x34>
 800451e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004522:	d8f4      	bhi.n	800450e <_realloc_r+0x1e>
 8004524:	4621      	mov	r1, r4
 8004526:	4638      	mov	r0, r7
 8004528:	f7ff f9c8 	bl	80038bc <_malloc_r>
 800452c:	4680      	mov	r8, r0
 800452e:	b908      	cbnz	r0, 8004534 <_realloc_r+0x44>
 8004530:	4645      	mov	r5, r8
 8004532:	e7ec      	b.n	800450e <_realloc_r+0x1e>
 8004534:	42b4      	cmp	r4, r6
 8004536:	4622      	mov	r2, r4
 8004538:	4629      	mov	r1, r5
 800453a:	bf28      	it	cs
 800453c:	4632      	movcs	r2, r6
 800453e:	f7ff ffc9 	bl	80044d4 <memcpy>
 8004542:	4629      	mov	r1, r5
 8004544:	4638      	mov	r0, r7
 8004546:	f7ff f94d 	bl	80037e4 <_free_r>
 800454a:	e7f1      	b.n	8004530 <_realloc_r+0x40>

0800454c <_malloc_usable_size_r>:
 800454c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004550:	1f18      	subs	r0, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	bfbc      	itt	lt
 8004556:	580b      	ldrlt	r3, [r1, r0]
 8004558:	18c0      	addlt	r0, r0, r3
 800455a:	4770      	bx	lr

0800455c <_init>:
 800455c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800455e:	bf00      	nop
 8004560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004562:	bc08      	pop	{r3}
 8004564:	469e      	mov	lr, r3
 8004566:	4770      	bx	lr

08004568 <_fini>:
 8004568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456a:	bf00      	nop
 800456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800456e:	bc08      	pop	{r3}
 8004570:	469e      	mov	lr, r3
 8004572:	4770      	bx	lr
