<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 UC3 - Interrupt Controller Driver: intc.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>intc.c</h1><a href="a00002.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file is prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00017"></a>00017 <span class="comment">/* Copyright (c) 2007, Atmel Corporation All rights reserved.</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00020"></a>00020 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00023"></a>00023 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00026"></a>00026 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00027"></a>00027 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00030"></a>00030 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00033"></a>00033 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00035"></a>00035 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00036"></a>00036 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00038"></a>00038 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00039"></a>00039 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00040"></a>00040 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00041"></a>00041 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;avr32/io.h&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include "compiler.h"</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include "preprocessor.h"</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include "<a class="code" href="a00003.html">intc.h</a>"</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 
<a name="l00052"></a>00052 <span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="a00002.html#efb0f06776684a9f90d2cb2ec3450395">ipr_val</a>[<a class="code" href="a00003.html#d3e83c2c802efc7c294f1e76288d299b">AVR32_INTC_NUM_INT_LEVELS</a>];
<a name="l00053"></a>00053 
<a name="l00056"></a><a class="code" href="a00002.html#cd76b1ade1d01ad2f2a423b04827b713">00056</a> <span class="preprocessor">#define DECL_INT_LINE_HANDLER_TABLE(GRP, unused) \</span>
<a name="l00057"></a>00057 <span class="preprocessor">static volatile __int_handler _int_line_handler_table_##GRP[Max(AVR32_INTC_NUM_IRQS_PER_GRP##GRP, 1)];</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><a class="code" href="a00002.html#3f26ae8340f75e7955132319e4846c7b">MREPEAT</a>(AVR32_INTC_NUM_INT_GRPS, <a class="code" href="a00002.html#cd76b1ade1d01ad2f2a423b04827b713">DECL_INT_LINE_HANDLER_TABLE</a>, ~);
<a name="l00059"></a>00059 <span class="preprocessor">#undef DECL_INT_LINE_HANDLER_TABLE</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct</span>
<a name="l00064"></a>00064 <span class="keyword"></span>{
<a name="l00065"></a><a class="code" href="a00002.html#1c78431e2cf894281731a81403dd6f39">00065</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="a00002.html#1c78431e2cf894281731a81403dd6f39">num_irqs</a>;
<a name="l00066"></a><a class="code" href="a00002.html#af7f977a07dd8d229bed589b2202873f">00066</a>   <span class="keyword">volatile</span> <a class="code" href="a00003.html#77864c96f068e83f4bfb0f35f14413e4">__int_handler</a> *<a class="code" href="a00002.html#af7f977a07dd8d229bed589b2202873f">_int_line_handler_table</a>;
<a name="l00067"></a>00067 } <a class="code" href="a00002.html#4507397901d117214bd393c217fbe8f7">_int_handler_table</a>[AVR32_INTC_NUM_INT_GRPS] =
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069 <span class="preprocessor">#define INSERT_INT_LINE_HANDLER_TABLE(GRP, unused) \</span>
<a name="l00070"></a>00070 <span class="preprocessor">  {AVR32_INTC_NUM_IRQS_PER_GRP##GRP, _int_line_handler_table_##GRP},</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>  <a class="code" href="a00002.html#3f26ae8340f75e7955132319e4846c7b">MREPEAT</a>(AVR32_INTC_NUM_INT_GRPS, <a class="code" href="a00002.html#b4bcc23d8dd9265f7372840212cad918">INSERT_INT_LINE_HANDLER_TABLE</a>, ~)
<a name="l00072"></a>00072 <span class="preprocessor">#undef INSERT_INT_LINE_HANDLER_TABLE</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>};
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 
<a name="l00080"></a>00080 <span class="preprocessor">#if __GNUC__</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>__attribute__((__interrupt__))
<a name="l00082"></a>00082 <span class="preprocessor">#elif __ICCAVR32__</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>__interrupt
<a name="l00084"></a>00084 <span class="preprocessor">#endif</span>
<a name="l00085"></a><a class="code" href="a00002.html#28ab192abcbadb2494292dc1c4ff0a93">00085</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00002.html#28ab192abcbadb2494292dc1c4ff0a93">_unhandled_interrupt</a>(<span class="keywordtype">void</span>)
<a name="l00086"></a>00086 {
<a name="l00087"></a>00087   <span class="comment">// Catch unregistered interrupts.</span>
<a name="l00088"></a>00088   <span class="keywordflow">while</span> (TRUE);
<a name="l00089"></a>00089 }
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 
<a name="l00101"></a><a class="code" href="a00002.html#5020aea4b016ac7726029ef95a10271f">00101</a> <a class="code" href="a00003.html#77864c96f068e83f4bfb0f35f14413e4">__int_handler</a> <a class="code" href="a00002.html#5020aea4b016ac7726029ef95a10271f">_get_interrupt_handler</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_lev)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103   <span class="comment">// ICR3 is mapped first, ICR0 last.</span>
<a name="l00104"></a>00104   <span class="comment">// Code in exception.S puts int_lev in R12 which is used by AVR32-GCC to pass</span>
<a name="l00105"></a>00105   <span class="comment">// a single argument to a function.</span>
<a name="l00106"></a>00106   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_grp = (&amp;AVR32_INTC.icr3)[<a class="code" href="a00003.html#66978634c920dcfa52c504b926f68eef">INT3</a> - int_lev];
<a name="l00107"></a>00107   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_req = AVR32_INTC.irr[int_grp];
<a name="l00108"></a>00108 
<a name="l00109"></a>00109   <span class="comment">// As an interrupt may disappear while it is being fetched by the CPU</span>
<a name="l00110"></a>00110   <span class="comment">// (spurious interrupt caused by a delayed response from an MCU peripheral to</span>
<a name="l00111"></a>00111   <span class="comment">// an interrupt flag clear or interrupt disable instruction), check if there</span>
<a name="l00112"></a>00112   <span class="comment">// are remaining interrupt lines to process.</span>
<a name="l00113"></a>00113   <span class="comment">// If a spurious interrupt occurs, the status register (SR) contains an</span>
<a name="l00114"></a>00114   <span class="comment">// execution mode and interrupt level masks corresponding to a level 0</span>
<a name="l00115"></a>00115   <span class="comment">// interrupt, whatever the interrupt priority level causing the spurious</span>
<a name="l00116"></a>00116   <span class="comment">// event. This behavior has been chosen because a spurious interrupt has not</span>
<a name="l00117"></a>00117   <span class="comment">// to be a priority one and because it may not cause any trouble to other</span>
<a name="l00118"></a>00118   <span class="comment">// interrupts.</span>
<a name="l00119"></a>00119   <span class="comment">// However, these spurious interrupts place the hardware in an unstable state</span>
<a name="l00120"></a>00120   <span class="comment">// and could give problems in other/future versions of the CPU, so the</span>
<a name="l00121"></a>00121   <span class="comment">// software has to be written so that they never occur. The only safe way of</span>
<a name="l00122"></a>00122   <span class="comment">// achieving this is to always clear or disable peripheral interrupts with the</span>
<a name="l00123"></a>00123   <span class="comment">// following sequence:</span>
<a name="l00124"></a>00124   <span class="comment">// 1: Mask the interrupt in the CPU by setting GM (or IxM) in SR.</span>
<a name="l00125"></a>00125   <span class="comment">// 2: Perform the bus access to the peripheral register that clears or</span>
<a name="l00126"></a>00126   <span class="comment">//    disables the interrupt.</span>
<a name="l00127"></a>00127   <span class="comment">// 3: Wait until the interrupt has actually been cleared or disabled by the</span>
<a name="l00128"></a>00128   <span class="comment">//    peripheral. This is usually performed by reading from a register in the</span>
<a name="l00129"></a>00129   <span class="comment">//    same peripheral (it DOES NOT have to be the same register that was</span>
<a name="l00130"></a>00130   <span class="comment">//    accessed in step 2, but it MUST be in the same peripheral), what takes</span>
<a name="l00131"></a>00131   <span class="comment">//    bus system latencies into account, but peripheral internal latencies</span>
<a name="l00132"></a>00132   <span class="comment">//    (generally 0 cycle) also have to be considered.</span>
<a name="l00133"></a>00133   <span class="comment">// 4: Unmask the interrupt in the CPU by clearing GM (or IxM) in SR.</span>
<a name="l00134"></a>00134   <span class="comment">// Note that steps 1 and 4 are useless inside interrupt handlers as the</span>
<a name="l00135"></a>00135   <span class="comment">// corresponding interrupt level is automatically masked by IxM (unless IxM is</span>
<a name="l00136"></a>00136   <span class="comment">// explicitly cleared by the software).</span>
<a name="l00137"></a>00137   <span class="comment">//</span>
<a name="l00138"></a>00138   <span class="comment">// Get the right IRQ handler.</span>
<a name="l00139"></a>00139   <span class="comment">//</span>
<a name="l00140"></a>00140   <span class="comment">// If several interrupt lines are active in the group, the interrupt line with</span>
<a name="l00141"></a>00141   <span class="comment">// the highest number is selected. This is to be coherent with the</span>
<a name="l00142"></a>00142   <span class="comment">// prioritization of interrupt groups performed by the hardware interrupt</span>
<a name="l00143"></a>00143   <span class="comment">// controller.</span>
<a name="l00144"></a>00144   <span class="comment">//</span>
<a name="l00145"></a>00145   <span class="comment">// If no handler has been registered for the pending interrupt,</span>
<a name="l00146"></a>00146   <span class="comment">// _unhandled_interrupt will be selected thanks to the initialization of</span>
<a name="l00147"></a>00147   <span class="comment">// _int_line_handler_table_x by INTC_init_interrupts.</span>
<a name="l00148"></a>00148   <span class="comment">//</span>
<a name="l00149"></a>00149   <span class="comment">// exception.S will provide the interrupt handler with a clean interrupt stack</span>
<a name="l00150"></a>00150   <span class="comment">// frame, with nothing more pushed onto the stack. The interrupt handler must</span>
<a name="l00151"></a>00151   <span class="comment">// manage the `rete' instruction, what can be done thanks to pure assembly,</span>
<a name="l00152"></a>00152   <span class="comment">// inline assembly or the `__attribute__((__interrupt__))' C function</span>
<a name="l00153"></a>00153   <span class="comment">// attribute.</span>
<a name="l00154"></a>00154   <span class="keywordflow">return</span> (int_req) ? <a class="code" href="a00002.html#4507397901d117214bd393c217fbe8f7">_int_handler_table</a>[int_grp]._int_line_handler_table[32 - clz(int_req) - 1] : NULL;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 
<a name="l00158"></a><a class="code" href="a00003.html#226ee553d4c11b51b88d7be105c44d34">00158</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#226ee553d4c11b51b88d7be105c44d34">INTC_init_interrupts</a>(<span class="keywordtype">void</span>)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_grp, int_req;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162   <span class="comment">// For all interrupt groups,</span>
<a name="l00163"></a>00163   <span class="keywordflow">for</span> (int_grp = 0; int_grp &lt; AVR32_INTC_NUM_INT_GRPS; int_grp++)
<a name="l00164"></a>00164   {
<a name="l00165"></a>00165     <span class="comment">// For all interrupt request lines of each group,</span>
<a name="l00166"></a>00166     <span class="keywordflow">for</span> (int_req = 0; int_req &lt; <a class="code" href="a00002.html#4507397901d117214bd393c217fbe8f7">_int_handler_table</a>[int_grp].num_irqs; int_req++)
<a name="l00167"></a>00167     {
<a name="l00168"></a>00168       <span class="comment">// Assign _unhandled_interrupt as default interrupt handler.</span>
<a name="l00169"></a>00169       <a class="code" href="a00002.html#4507397901d117214bd393c217fbe8f7">_int_handler_table</a>[int_grp].<a class="code" href="a00002.html#af7f977a07dd8d229bed589b2202873f">_int_line_handler_table</a>[int_req] = &amp;<a class="code" href="a00002.html#28ab192abcbadb2494292dc1c4ff0a93">_unhandled_interrupt</a>;
<a name="l00170"></a>00170     }
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     <span class="comment">// Set the interrupt group priority register to its default value.</span>
<a name="l00173"></a>00173     <span class="comment">// By default, all interrupt groups are linked to the interrupt priority</span>
<a name="l00174"></a>00174     <span class="comment">// level 0 and to the interrupt vector _int0.</span>
<a name="l00175"></a>00175     AVR32_INTC.ipr[int_grp] = <a class="code" href="a00002.html#efb0f06776684a9f90d2cb2ec3450395">ipr_val</a>[<a class="code" href="a00003.html#7521122e23c8d5c83b2a033b2505c86c">INT0</a>];
<a name="l00176"></a>00176   }
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 
<a name="l00180"></a><a class="code" href="a00003.html#1c152c9674316cc2c2365ca2e9ea14f0">00180</a> <span class="keywordtype">void</span> <a class="code" href="a00002.html#1c152c9674316cc2c2365ca2e9ea14f0">INTC_register_interrupt</a>(<a class="code" href="a00003.html#77864c96f068e83f4bfb0f35f14413e4">__int_handler</a> handler, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_lev)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182   <span class="comment">// Determine the group of the IRQ.</span>
<a name="l00183"></a>00183   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> int_grp = irq / <a class="code" href="a00003.html#cb697a55d18118d367dfac228d94a978">AVR32_INTC_MAX_NUM_IRQS_PER_GRP</a>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185   <span class="comment">// Store in _int_line_handler_table_x the pointer to the interrupt handler, so</span>
<a name="l00186"></a>00186   <span class="comment">// that _get_interrupt_handler can retrieve it when the interrupt is vectored.</span>
<a name="l00187"></a>00187   <a class="code" href="a00002.html#4507397901d117214bd393c217fbe8f7">_int_handler_table</a>[int_grp]._int_line_handler_table[irq % <a class="code" href="a00003.html#cb697a55d18118d367dfac228d94a978">AVR32_INTC_MAX_NUM_IRQS_PER_GRP</a>] = handler;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189   <span class="comment">// Program the corresponding IPRX register to set the interrupt priority level</span>
<a name="l00190"></a>00190   <span class="comment">// and the interrupt vector offset that will be fetched by the core interrupt</span>
<a name="l00191"></a>00191   <span class="comment">// system.</span>
<a name="l00192"></a>00192   <span class="comment">// NOTE: The _intx functions are intermediate assembly functions between the</span>
<a name="l00193"></a>00193   <span class="comment">// core interrupt system and the user interrupt handler.</span>
<a name="l00194"></a>00194   AVR32_INTC.ipr[int_grp] = <a class="code" href="a00002.html#efb0f06776684a9f90d2cb2ec3450395">ipr_val</a>[int_lev &amp; (AVR32_INTC_IPR0_INTLEV_MASK &gt;&gt; AVR32_INTC_IPR0_INTLEV_OFFSET)];
<a name="l00195"></a>00195 }
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:16:47 2007 for AVR32 UC3 - Interrupt Controller Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
