{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681698930183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681698930183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 10:35:30 2023 " "Processing started: Mon Apr 17 10:35:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681698930183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698930183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698930183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681698930334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681698930334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active rgb_timing.v(13) " "Verilog HDL Declaration information at rgb_timing.v(13): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/rgb_timing.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681698934963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active rgb_timing.v(17) " "Verilog HDL Declaration information at rgb_timing.v(17): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/rgb_timing.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681698934963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_timing " "Found entity 1: rgb_timing" {  } { { "src/rgb_timing.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/rgb_timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_init/iic_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_init/iic_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iic_master " "Found entity 1: iic_master" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_init/iic_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_init/iic_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_timing_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_timing_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing_data " "Found entity 1: video_timing_data" {  } { { "src/video_timing_data.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/video_timing_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_8_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_8_16bit " "Found entity 1: cmos_8_16bit" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "src/ip/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/ip/sys_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/video_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_fifo " "Found entity 1: video_fifo" {  } { { "src/ip/video_fifo.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/ip/video_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698934970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_16bit_wr top.v(69) " "Verilog HDL Implicit Net warning at top.v(69): created implicit net for \"cmos_16bit_wr\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(35) " "Verilog HDL Parameter Declaration warning at iic_master.sv(35): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_ctrl.sv(14) " "Verilog HDL Parameter Declaration warning at iic_ctrl.sv(14): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_ctrl.sv(16) " "Verilog HDL Parameter Declaration warning at iic_ctrl.sv(16): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_ctrl.sv(17) " "Verilog HDL Parameter Declaration warning at iic_ctrl.sv(17): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_ctrl.sv(18) " "Verilog HDL Parameter Declaration warning at iic_ctrl.sv(18): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_ctrl iic_ctrl.sv(19) " "Verilog HDL Parameter Declaration warning at iic_ctrl.sv(19): Parameter Declaration in module \"iic_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1681698934970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681698935067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_m0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_m0\"" {  } { { "src/top.v" "sys_pll_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip/sys_pll.v" "altpll_component" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/ip/sys_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/ip/sys_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9009 " "Parameter \"clk0_multiply_by\" = \"9009\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681698935104 ""}  } { { "src/ip/sys_pll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/ip/sys_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681698935104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/db/sys_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681698935130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl_m0 " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl_m0\"" {  } { { "src/top.v" "iic_ctrl_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_ctrl.sv(46) " "Verilog HDL assignment warning at iic_ctrl.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935142 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_ctrl.sv(56) " "Verilog HDL assignment warning at iic_ctrl.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935142 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 iic_ctrl.sv(62) " "Verilog HDL assignment warning at iic_ctrl.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935142 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_ctrl.sv(65) " "Verilog HDL assignment warning at iic_ctrl.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935142 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 iic_ctrl.sv(32) " "Net \"init_cmd.data_a\" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681698935144 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 iic_ctrl.sv(32) " "Net \"init_cmd.waddr_a\" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681698935144 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 iic_ctrl.sv(32) " "Net \"init_cmd.we_a\" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/iic_init/iic_ctrl.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681698935144 "|top|iic_ctrl:iic_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_master iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0 " "Elaborating entity \"iic_master\" for hierarchy \"iic_ctrl:iic_ctrl_m0\|iic_master:iic_master_m0\"" {  } { { "src/iic_init/iic_ctrl.sv" "iic_master_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_ctrl.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recv_data_r iic_master.sv(49) " "Verilog HDL or VHDL warning at iic_master.sv(49): object \"recv_data_r\" assigned a value but never read" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681698935158 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iic_master.sv(38) " "Verilog HDL assignment warning at iic_master.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935158 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(83) " "Verilog HDL assignment warning at iic_master.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935158 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(85) " "Verilog HDL assignment warning at iic_master.sv(85): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935158 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(103) " "Verilog HDL assignment warning at iic_master.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935158 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(105) " "Verilog HDL assignment warning at iic_master.sv(105): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(124) " "Verilog HDL assignment warning at iic_master.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(126) " "Verilog HDL assignment warning at iic_master.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(145) " "Verilog HDL assignment warning at iic_master.sv(145): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(147) " "Verilog HDL assignment warning at iic_master.sv(147): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(164) " "Verilog HDL assignment warning at iic_master.sv(164): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(167) " "Verilog HDL assignment warning at iic_master.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(169) " "Verilog HDL assignment warning at iic_master.sv(169): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(176) " "Verilog HDL assignment warning at iic_master.sv(176): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(191) " "Verilog HDL assignment warning at iic_master.sv(191): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(213) " "Verilog HDL assignment warning at iic_master.sv(213): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recv_data iic_master.sv(19) " "Output port \"recv_data\" at iic_master.sv(19) has no driver" {  } { { "src/iic_init/iic_master.sv" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/iic_init/iic_master.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681698935159 "|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_8_16bit cmos_8_16bit:cmos_8_16bit_m0 " "Elaborating entity \"cmos_8_16bit\" for hierarchy \"cmos_8_16bit:cmos_8_16bit_m0\"" {  } { { "src/top.v" "cmos_8_16bit_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935160 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "cmos_8_16bit.v(19) " "Verilog HDL Conditional Statement error at cmos_8_16bit.v(19): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 19 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681698935160 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "cmos_8_16bit.v(29) " "Verilog HDL Conditional Statement error at cmos_8_16bit.v(29): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 29 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681698935160 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "cmos_8_16bit.v(39) " "Verilog HDL Conditional Statement error at cmos_8_16bit.v(39): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 39 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681698935160 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "cmos_8_16bit.v(47) " "Verilog HDL Conditional Statement error at cmos_8_16bit.v(47): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 47 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681698935160 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pdata_o cmos_8_16bit.v(45) " "Verilog HDL Always Construct warning at cmos_8_16bit.v(45): inferring latch(es) for variable \"pdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[0\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[0\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[1\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[1\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[2\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[2\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[3\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[3\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[4\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[4\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[5\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[5\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[6\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[6\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[7\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[7\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[8\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[8\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[9\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[9\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[10\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[10\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[11\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[11\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[12\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[12\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[13\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[13\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[14\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[14\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pdata_o\[15\] cmos_8_16bit.v(45) " "Inferred latch for \"pdata_o\[15\]\" at cmos_8_16bit.v(45)" {  } { { "src/cmos_8_16bit.v" "" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/cmos_8_16bit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 "|top|cmos_8_16bit:cmos_8_16bit_m0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cmos_8_16bit:cmos_8_16bit_m0 " "Can't elaborate user hierarchy \"cmos_8_16bit:cmos_8_16bit_m0\"" {  } { { "src/top.v" "cmos_8_16bit_m0" { Text "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/src/top.v" 70 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681698935161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/Cyclone/Code_LCD/fifo_ov5640_lcd480/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681698935216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 17 10:35:35 2023 " "Processing ended: Mon Apr 17 10:35:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681698935216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681698935216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681698935216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681698935783 ""}
