// Seed: 1462892030
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13,
    input wire id_14,
    input tri1 id_15,
    output uwire id_16
);
  wire id_18;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3
);
  assign id_1 = 1;
  module_0(
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_1
  );
  assign id_1 = id_0;
  wire id_5;
  always id_1 = id_2;
endmodule
