# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:34 on Oct 06,2025
# vlog -reportprogress 300 sr_ff_str.v 
# -- Compiling module sr_ff
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:40:34 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 16:40:34 on Oct 06,2025
# Loading work.top
# Loading work.sr_ff
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 40 ps.
# End time: 17:02:13 on Oct 06,2025, Elapsed time: 0:21:39
# Errors: 1, Warnings: 0
