# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab2
# Cannot open macro file: runlab2
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'not64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/invert
# Loading work.mux_2to1
# ** Error: (vsim-3009) [TSCALE] - Module 'mux_2to1' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/m0
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/add0
# Loading work.and64
# ** Error: (vsim-3009) [TSCALE] - Module 'and64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/ander
# Loading work.or64
# ** Error: (vsim-3009) [TSCALE] - Module 'or64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/orer
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# ** Error: (vsim-3009) [TSCALE] - Module 'nor64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0
# Loading work.or_multi
# ** Error: (vsim-3009) [TSCALE] - Module 'or_multi' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0/or0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# ** Error: (vsim-3009) [TSCALE] - Module 'mux_2to1' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/m0
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2
# Cannot open macro file: runlab2
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: (vsim-3009) [TSCALE] - Module 'adder' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/eachAdder[1]/addSub
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: (vsim-3009) [TSCALE] - Module 'adder' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/eachAdder[1]/addSub
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: (vsim-3009) [TSCALE] - Module 'adder' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/eachAdder[1]/addSub
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2
# Cannot open macro file: runlab2
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: (vsim-3009) [TSCALE] - Module 'adder' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/eachAdder[1]/addSub
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'not64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/invert
# Loading work.mux_2to1
# ** Error: (vsim-3009) [TSCALE] - Module 'mux_2to1' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/m0
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/add0
# Loading work.and64
# ** Error: (vsim-3009) [TSCALE] - Module 'and64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/ander
# Loading work.or64
# ** Error: (vsim-3009) [TSCALE] - Module 'or64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/orer
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# ** Error: (vsim-3009) [TSCALE] - Module 'nor64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0
# Loading work.or_multi
# ** Error: (vsim-3009) [TSCALE] - Module 'or_multi' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0/or0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2
# Cannot open macro file: runlab2
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'not64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/invert
# Loading work.mux_2to1
# ** Error: (vsim-3009) [TSCALE] - Module 'mux_2to1' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/m0
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/addsub/add0
# Loading work.and64
# ** Error: (vsim-3009) [TSCALE] - Module 'and64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/ander
# Loading work.or64
# ** Error: (vsim-3009) [TSCALE] - Module 'or64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/orer
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# ** Error: (vsim-3009) [TSCALE] - Module 'nor64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0
# Loading work.or_multi
# ** Error: (vsim-3009) [TSCALE] - Module 'or_multi' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /alustim/dut/nor0/or0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: (vsim-3906) ./alu.sv(16): Connection type 'reg[511:0]' is incompatible with 'reg[63:0]$[7:0]' for  port (in):  Can't mix packed and unpacked types.
# 
#         Region: /alustim/dut/m
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab2.do PAUSED at line 19
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# ** Error: Cannot open macro file: alu_wave.do
# Error in macro ./runlab2.do line 24
# Cannot open macro file: alu_wave.do
#     while executing
# "do alu_wave.do"
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/test_val
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/alu_wave.do}
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vsim -lib work -voptargs=\"+acc\" -t 1ps alustim 
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000.00 ns testing addition
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/alu_wave.do}
