// Seed: 1742207159
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    output logic id_5,
    output tri id_6,
    input tri id_7
);
  always id_0 = "" ? 1 : 1;
  always $display(1);
  assign id_6 = id_3;
  module_0(
      id_6, id_2
  );
  logic [7:0] id_9;
  initial id_5 <= 1;
  assign id_0 = id_9[1];
endmodule
