Qflow placement logfile created on Thu 29 Apr 2021 07:44:17 PM MSK
Running blif2cel to generate input files for graywolf
blif2cel.tcl --blif /mnt/e/shrek/projects/circuits/linked_list/req_gen.blif --lef /usr/share/qflow/tech/osu035/osu035_stdcells.lef --cel /mnt/e/shrek/projects/circuits/linked_list/layout/req_gen.cel
Opened BLIF file (/mnt/e/shrek/projects/circuits/linked_list/req_gen.blif) for reading ...
Opened CEL file (/mnt/e/shrek/projects/circuits/linked_list/layout/req_gen.cel) for writing...
Loaded /usr/share/qflow/tech/osu035/osu035_stdcells.lef file for reading...
1st pass of blif file /mnt/e/shrek/projects/circuits/linked_list/req_gen.blif. . .
Reading macros and/or technology data from LEF file. . .
LEF file specifies route layer Y pitch as 2
LEF file specifies route layer X pitch as 1.6
Parsing macro AND2X2
Parsing macro AOI21X1
Parsing macro AOI22X1
Parsing macro BUFX2
Parsing macro NOR3X1
Parsing macro DFFPOSX1
Parsing macro INVX1
Parsing macro INVX2
Parsing macro INVX4
Parsing macro NAND2X1
Parsing macro NAND3X1
Parsing macro NOR2X1
Parsing macro OAI21X1
Parsing macro OR2X2
Parsing macro XOR2X1
Parsing macro XNOR2X1
Parsing macro DFFSR
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No req_gen.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf -n req_gen

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University
Twflow switches:
	Graphics mode off
	TimberWolf mode on


syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :127
Total cell width   :9.89e+04
Total cell height  :2.54e+05
Total cell area    :1.98e+08
Total core area    :1.98e+08
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Splitting req_gen.cel into req_gen.scel and req_gen.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode off



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode off

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   41
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   39
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   42
 tracks =  42 at attempts =  1000
 tracks =  42 at attempts =  2000
 tracks =  42 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   39
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   38
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   41
 tracks =  36 at attempts =  1000
 tracks =  36 at attempts =  2000
 tracks =  36 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 17120
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:16640
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   41
 tracks =  41 at attempts =  1000
 tracks =  41 at attempts =  2000
 tracks =  41 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 35
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]

[find_flow]:Determining design type

twflow terminated normally with no errors and 0 warning[s]

Running getfillcell to determine cell to use for fill.
getfillcell.tcl req_gen /usr/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl req_gen FILL 
Running place2def.tcl
DEF database: centimicrons
Limits: xbot = -750.0 ybot = -530.0 xtop = 16590.0 ytop = 12130.0
Core values: 80.0 100 16720.0 12100
Offsets: 80.0 100
4 routing layers
64 horizontal tracks from -400.0 to 12400.0 step 200 (M1, M3, ...)
110 vertical tracks from -480.0 to 17120.0 step 160.0 (M2, M4, ...)
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers.tcl -stripe 5 150 PG req_gen /usr/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Reading FILL macros from LEF file.
Reading DEF file req_gen.def. . .
Number of rows is 6
Longest row has width 167.2 um
addspacers:  No room for stripes, pitch reduced from 14880.0 to 7072.0.
addspacers:  Inserting 2 stripes of width 4.8 um (5 um requested)
  Pitch 70.72 um, offset 48.0 um
stretch:  Number of components is 169
Analysis of DEF file:
Number of components = 127
New number of components = 169
Number of rows = 6
Stripe width 480 fits 4 M2_M1 at cut width 40.0 separation 60.0
Stripe width 480 fits 4 M3_M2 at cut width 40.0 separation 60.0
Stripe width 480 fits 4 M4_M3 at cut width 40.0 separation 80.0
Adjusting obstructions for power striping
Done with addspacers.tcl
blifanno.tcl /mnt/e/shrek/projects/circuits/linked_list/req_gen.blif req_gen.def /mnt/e/shrek/projects/circuits/linked_list/req_gen_anno.blif
Running blifanno.tcl
Reading DEF file req_gen.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /mnt/e/shrek/projects/circuits/linked_list
Files:
   Verilog: /mnt/e/shrek/projects/circuits/linked_list/req_gen.rtl.v
   Verilog: /mnt/e/shrek/projects/circuits/linked_list/req_gen.rtlnopwr.v
   Spice:   /mnt/e/shrek/projects/circuits/linked_list/req_gen.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on Thu 29 Apr 2021 07:44:21 PM MSK
