# NYU-6463-RV321
Implementation of a subset of the open source RISCV architecture on an FPGA to create a functional CPU

# Group Members
  - Dajr Alfred:        <b>dva240</b><br>
  - Artem Shlepchenko:  <b>as14836</b><br>
  - Shubham Shandilya:  <b>ss15590</b><br>

<h3> Please refer to the README.md file in each folder for file descriptions</h3>
