<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:09:40"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E3V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="rx_dma_resetn" kind="reset" start="0">
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="rx_dma_resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="256" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port
       name="csr_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="csr_burstcount" direction="input" role="burstcount" width="1" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
   <port name="csr_address" direction="input" role="address" width="8" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_byteenable" direction="input" role="byteenable" width="4" />
   <port name="csr_debugaccess" direction="input" role="debugaccess" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="subsys_ftile_25gbe_1588_dmaclkout_in_clk"
     kind="clock"
     start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="subsys_ftile_25gbe_1588_dmaclkout_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface
     name="subsys_ftile_25gbe_1588_o_pll_clk_in_clk"
     kind="clock"
     start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="subsys_ftile_25gbe_1588_o_pll_clk_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ftile_25gbe_rx_dma_ch1_pktin" kind="avalon_streaming" start="0">
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_o_pll_clk_in_clk" />
   <property name="associatedReset" value="rx_dma_resetn" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_data"
       direction="input"
       role="data"
       width="64" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_empty"
       direction="input"
       role="empty"
       width="3" />
   <port
       name="ftile_25gbe_rx_dma_ch1_pktin_error"
       direction="input"
       role="error"
       width="6" />
  </interface>
  <interface
     name="ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface name="rx_dma_ch1_prefetcher_read_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="rx_dma_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_readdata"
       direction="input"
       role="readdata"
       width="128" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="rx_dma_ch1_prefetcher_read_master_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
  </interface>
  <interface name="rx_dma_ch1_prefetcher_write_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="rx_dma_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="3" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_byteenable"
       direction="output"
       role="byteenable"
       width="16" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_writedata"
       direction="output"
       role="writedata"
       width="128" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="rx_dma_ch1_prefetcher_write_master_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
  </interface>
  <interface name="rx_dma_ch1_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="subsys_ftile_25gbe_1588.csr" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="rx_dma_resetn" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="rx_dma_ch1_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="rx_dma_ch1_write_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="rx_dma_resetn" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="true" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rx_dma_ch1_write_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="rx_dma_ch1_write_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="rx_dma_ch1_write_master_byteenable"
       direction="output"
       role="byteenable"
       width="16" />
   <port
       name="rx_dma_ch1_write_master_writedata"
       direction="output"
       role="writedata"
       width="128" />
   <port
       name="rx_dma_ch1_write_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rx_dma_ch1_write_master_burstcount"
       direction="output"
       role="burstcount"
       width="5" />
   <port
       name="rx_dma_ch1_write_master_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="rx_dma_ch1_write_master_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
  </interface>
  <interface name="ts_chs_compl_0_clk_bus_in" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="ts_chs_compl_0_clk_bus_in_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="ts_chs_compl_0_rst_bus_in" kind="conduit" start="0">
   <property name="associatedClock" value="ts_chs_compl_0_clk_bus_in" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ts_chs_compl_0_rst_bus_in_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface
     name="ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint"
       direction="input"
       role="fingerprint"
       width="20" />
   <port
       name="ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface
     name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st"
     kind="avalon_streaming"
     start="1">
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_o_pll_clk_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data"
       direction="output"
       role="data"
       width="64" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty"
       direction="output"
       role="empty"
       width="3" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error"
       direction="output"
       role="error"
       width="1" />
  </interface>
  <interface
     name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint"
       direction="output"
       role="fingerprint"
       width="20" />
  </interface>
  <interface name="tx_dma_ch1_prefetcher_read_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_readdata"
       direction="input"
       role="readdata"
       width="128" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="tx_dma_ch1_prefetcher_read_master_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
  </interface>
  <interface name="tx_dma_ch1_prefetcher_write_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="3" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_byteenable"
       direction="output"
       role="byteenable"
       width="16" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_writedata"
       direction="output"
       role="writedata"
       width="128" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="tx_dma_ch1_prefetcher_write_master_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
  </interface>
  <interface name="tx_dma_ch1_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="subsys_ftile_25gbe_1588.csr" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="tx_dma_ch1_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="tx_dma_ch1_read_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property
       name="associatedClock"
       value="subsys_ftile_25gbe_1588_dmaclkout_in_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="true" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tx_dma_ch1_read_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="tx_dma_ch1_read_master_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="tx_dma_ch1_read_master_byteenable"
       direction="output"
       role="byteenable"
       width="16" />
   <port
       name="tx_dma_ch1_read_master_readdata"
       direction="input"
       role="readdata"
       width="128" />
   <port
       name="tx_dma_ch1_read_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="tx_dma_ch1_read_master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="tx_dma_ch1_read_master_burstcount"
       direction="output"
       role="burstcount"
       width="5" />
  </interface>
 </perimeter>
 <entity
   kind="subsys_ftile_25gbe_1588"
   version="1.0"
   name="subsys_ftile_25gbe_1588">
  <parameter name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     value="-1" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_RATE"
     value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_RATE"
     value="-1" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/synth/subsys_ftile_25gbe_1588.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/synth/subsys_ftile_25gbe_1588.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_rx_dma.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_tx_dma.qsys" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: rx_dma_reset_bridge"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_csr"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_csrclk"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_dmaclkout"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_o_pll_clk"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_reset"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="subsys_ftile_25gbe_rx_dma"
   version="1.0"
   name="subsys_ftile_25gbe_rx_dma">
  <parameter
     name="AUTO_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_FTILE_CLK_CLOCK_RATE" value="415039062" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="subsys_ftile_25gbe_1588_ftile_25gbe_rx_dma_ch1" />
  <parameter name="AUTO_FTILE_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_DMA_CLK_CLOCK_RATE" value="207519531" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_FTILE_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_PREFETCHER_READ_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="AUTO_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DMA_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_WRITE_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_DMA_CLK_RESET_DOMAIN" value="4" />
  <parameter
     name="AUTO_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_rx_dma.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="subsys_ftile_25gbe_1588" as="ftile_25gbe_rx_dma_ch1" />
  <messages/>
 </entity>
 <entity
   kind="subsys_ftile_25gbe_tx_dma"
   version="1.0"
   name="subsys_ftile_25gbe_tx_dma">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter
     name="AUTO_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_READ_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_FTILE_CLK_CLOCK_RATE" value="415039062" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="subsys_ftile_25gbe_1588_ftile_25gbe_tx_dma_ch1" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_FTILE_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DMA_CLK_CLOCK_RATE" value="207519531" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_FTILE_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_PREFETCHER_READ_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="AUTO_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DMA_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH" value="6" />
  <parameter name="AUTO_DMA_CLK_RESET_DOMAIN" value="4" />
  <parameter
     name="AUTO_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/agilex_axi_bridge_for_acp_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_tx_dma.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="subsys_ftile_25gbe_1588" as="ftile_25gbe_tx_dma_ch1" />
  <messages/>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="rx_dma_reset_bridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="207519531" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/rx_dma_reset_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rx_dma_reset_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rx_dma_reset_bridge" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="subsys_ftile_25gbe_1588" as="rx_dma_reset_bridge" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: rx_dma_reset_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_csr">
  <parameter name="hlsFile" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;256&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;subsys_ftile_25gbe_1588_csr.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;subsys_ftile_25gbe_1588_csr.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csr.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="subsys_ftile_25gbe_1588_csr" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588"
     as="subsys_ftile_25gbe_1588_csr" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_csr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_csrclk">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csrclk.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_csrclk&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csrclk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csrclk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csrclk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_csrclk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_clock_bridge_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588"
     as="subsys_ftile_25gbe_1588_csrclk" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_csrclk"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_dmaclkout">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="207519531" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_dmaclkout&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_clock_bridge_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588"
     as="subsys_ftile_25gbe_1588_dmaclkout" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_dmaclkout"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_o_pll_clk">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;415039062&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="415039062" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_o_pll_clk.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_o_pll_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="subsys_ftile_25gbe_1588_o_pll_clk" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588"
     as="subsys_ftile_25gbe_1588_o_pll_clk" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_o_pll_clk"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_reset">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_reset.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_reset_bridge_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588"
     as="subsys_ftile_25gbe_1588_reset" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_reset"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {subsys_ftile_25gbe_1588_csr_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_READ} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {ftile_25gbe_tx_dma_ch1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_READ} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_translator} {SYNC_RESET} {1};add_instance {ftile_25gbe_rx_dma_ch1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_READ} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_translator} {SYNC_RESET} {1};add_instance {subsys_ftile_25gbe_1588_csr_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_WUNIQUE} {86};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DOMAIN_H} {85};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DOMAIN_L} {84};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SNOOP_H} {83};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SNOOP_L} {80};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BARRIER_H} {79};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BARRIER_L} {78};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_QOS_H} {62};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_QOS_L} {62};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATA_SIDEBAND_H} {60};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATA_SIDEBAND_L} {60};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDR_SIDEBAND_H} {59};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDR_SIDEBAND_L} {59};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_CACHE_H} {72};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_CACHE_L} {69};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_THREAD_ID_H} {65};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_THREAD_ID_L} {65};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_POISON_H} {87};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_POISON_L} {87};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATACHK_H} {88};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_DATACHK_L} {88};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDRCHK_H} {91};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_ADDRCHK_L} {90};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SAI_H} {92};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SAI_L} {92};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_EOP_OOO} {93};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_SOP_OOO} {94};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_SEQ_H} {101};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_TRANS_SEQ_L} {95};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_USER_DATA_H} {89};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {PKT_USER_DATA_L} {89};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {ST_DATA_W} {102};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x000000000000000c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {ID} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent} {ROLE_BASED_USER} {0};add_instance {ftile_25gbe_tx_dma_ch1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_POISON_H} {87};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_POISON_L} {87};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DATACHK_H} {88};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_DATACHK_L} {88};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SAI_H} {92};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SAI_L} {92};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ADDRCHK_H} {91};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_ADDRCHK_L} {90};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_EOP_OOO} {93};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SOP_OOO} {94};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_SEQ_H} {101};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_TRANS_SEQ_L} {95};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {ID} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent} {ROLE_BASED_USER} {0};add_instance {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {ftile_25gbe_rx_dma_ch1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_POISON_H} {87};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_POISON_L} {87};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DATACHK_H} {88};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_DATACHK_L} {88};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SAI_H} {92};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SAI_L} {92};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ADDRCHK_H} {91};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_ADDRCHK_L} {90};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_EOP_OOO} {93};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SOP_OOO} {94};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_SEQ_H} {101};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_TRANS_SEQ_L} {95};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_USER_DATA_H} {89};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_USER_DATA_L} {89};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {ID} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {SYNC_RESET} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent} {ROLE_BASED_USER} {0};add_instance {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0xc0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {43};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router} {PKT_TRANS_READ} {47};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {43};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {subsys_ftile_25gbe_1588_csr_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_DEST_ID_H} {64};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_DEST_ID_L} {64};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_SRC_ID_H} {63};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_SRC_ID_L} {63};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_THREAD_ID_H} {65};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_THREAD_ID_L} {65};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_TRANS_SEQ_H} {101};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PKT_TRANS_SEQ_L} {95};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {ST_DATA_W} {102};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {REORDER} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(101:95) sop_ooo(94) eop_ooo(93) sai(92) addrchk(91:90) user_data(89) datachk(88) poison(87) wunique(86) domain(85:84) snoop(83:80) barrier(79:78) ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {102};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {1};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {102};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {1};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {102};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {1};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {102};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {1};add_instance {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_reset_reset_bridge} {SYNC_RESET} {1};add_instance {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {207519531};set_instance_parameter_value {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0} {subsys_ftile_25gbe_1588_csr_m0_agent.av} {avalon};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {domainAlias} {};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_universal_master_0/subsys_ftile_25gbe_1588_csr_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent.m0} {ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.m0/ftile_25gbe_tx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source} {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rf_source/ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out} {ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src} {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out} {ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_tx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {ftile_25gbe_tx_dma_ch1_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/ftile_25gbe_tx_dma_ch1_csr_agent.cp} {qsys_mm.command};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent.m0} {ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.m0/ftile_25gbe_rx_dma_ch1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source} {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rf_source/ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out} {ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src} {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_src/ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out} {ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.out/ftile_25gbe_rx_dma_ch1_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_001.src} {ftile_25gbe_rx_dma_ch1_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/ftile_25gbe_rx_dma_ch1_csr_agent.cp} {qsys_mm.command};add_connection {subsys_ftile_25gbe_1588_csr_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_ftile_25gbe_1588_csr_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_25gbe_tx_dma_ch1_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ftile_25gbe_rx_dma_ch1_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src} {subsys_ftile_25gbe_1588_csr_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_ftile_25gbe_1588_csr_m0_limiter.rsp_src/subsys_ftile_25gbe_1588_csr_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_ftile_25gbe_1588_csr_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.out_reset} {ftile_25gbe_tx_dma_ch1_csr_translator.reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.out_reset} {ftile_25gbe_tx_dma_ch1_csr_agent.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.out_reset} {ftile_25gbe_rx_dma_ch1_csr_translator.reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.out_reset} {ftile_25gbe_rx_dma_ch1_csr_agent.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {subsys_ftile_25gbe_1588_csr_m0_translator.reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {subsys_ftile_25gbe_1588_csr_m0_agent.clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {subsys_ftile_25gbe_1588_csr_m0_limiter.clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {subsys_ftile_25gbe_1588_csr_m0_translator.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {subsys_ftile_25gbe_1588_csr_m0_agent.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {subsys_ftile_25gbe_1588_csr_m0_limiter.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.clk} {clock};add_connection {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.out_clk} {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_csr_translator.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_csr_translator.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_csr_agent.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_csr_agent.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.clk} {clock};add_connection {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.out_clk} {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {subsys_ftile_25gbe_1588_csr_m0} {avalon} {slave};set_interface_property {subsys_ftile_25gbe_1588_csr_m0} {EXPORT_OF} {subsys_ftile_25gbe_1588_csr_m0_translator.avalon_anti_master_0};add_interface {ftile_25gbe_tx_dma_ch1_csr} {avalon} {master};set_interface_property {ftile_25gbe_tx_dma_ch1_csr} {EXPORT_OF} {ftile_25gbe_tx_dma_ch1_csr_translator.avalon_anti_slave_0};add_interface {ftile_25gbe_rx_dma_ch1_csr} {avalon} {master};set_interface_property {ftile_25gbe_rx_dma_ch1_csr} {EXPORT_OF} {ftile_25gbe_rx_dma_ch1_csr_translator.avalon_anti_slave_0};add_interface {subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_ftile_25gbe_1588_csr_reset_reset_bridge.in_reset};add_interface {ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset} {EXPORT_OF} {ftile_25gbe_tx_dma_ch1_reset_reset_bridge.in_reset};add_interface {ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset} {EXPORT_OF} {ftile_25gbe_rx_dma_ch1_reset_reset_bridge.in_reset};add_interface {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge.in_reset};add_interface {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.in_reset};add_interface {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge.in_reset};add_interface {subsys_ftile_25gbe_1588_csrclk_out_clk} {clock} {slave};set_interface_property {subsys_ftile_25gbe_1588_csrclk_out_clk} {EXPORT_OF} {subsys_ftile_25gbe_1588_csrclk_out_clk_clock_bridge.in_clk};add_interface {subsys_ftile_25gbe_1588_dmaclkout_out_clk} {clock} {slave};set_interface_property {subsys_ftile_25gbe_1588_dmaclkout_out_clk} {EXPORT_OF} {subsys_ftile_25gbe_1588_dmaclkout_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ftile_25gbe_rx_dma_ch1.csr} {0};set_module_assignment {interconnect_id.ftile_25gbe_tx_dma_ch1.csr} {1};set_module_assignment {interconnect_id.subsys_ftile_25gbe_1588_csr.m0} {0};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_mm_interconnect_1920/synth/subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_mm_interconnect_1920/synth/subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="subsys_ftile_25gbe_1588" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="subsys_ftile_25gbe_1588" as="rst_controller" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_master_translator_192/synth/subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_master_translator_192/synth/subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="subsys_ftile_25gbe_1588_csr_m0_translator" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_translator_191/synth/subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_translator_191/synth/subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="ftile_25gbe_tx_dma_ch1_csr_translator,ftile_25gbe_rx_dma_ch1_csr_translator" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_master_agent_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_master_agent_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="subsys_ftile_25gbe_1588_csr_m0_agent" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_agent_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_agent_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="ftile_25gbe_tx_dma_ch1_csr_agent,ftile_25gbe_rx_dma_ch1_csr_agent" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0,0x80" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x40:both:1:0:0:1,0:10:0x80:0xc0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="64" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="68" />
  <parameter name="END_ADDRESS" value="0x40,0xc0" />
  <parameter name="PKT_PROTECTION_L" value="66" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_router_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_router_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="router" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="64" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="68" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="66" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_router_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_router_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="6" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="subsys_ftile_25gbe_1588_csr_m0_limiter" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_demultiplexer_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_demultiplexer_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="48" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_demultiplexer_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_demultiplexer_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="48" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy"</message>
  </messages>
 </entity>
 <entity
   kind="hs_clk_xer"
   version="19.4.0"
   name="subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="102" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq">
  <parameter name="FIFO_DEPTH" value="6" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_merlin_traffic_limiter_1921/synth/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq"</message>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_avalon_sc_fifo_1932/synth/subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588/altera_avalon_sc_fifo_1932/synth/subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy"
     as="ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo,ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo,ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo,ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo" />
  <instantiator
     instantiator="subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="subsys_ftile_25gbe_1588">"Generating: subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
</deploy>
