
def map_describe():
    print('''  Memory map 'sim' targets the simulator 'gtsim'.
             
  Code and data are placed as with memory map '64k'.  The memory map
  also causes the linker to load library 'libsim' which overrides
  various libc components. Function 'printf' is directly executed by
  gtsim and prints to gtsim's standard output and function '_exitm'
  exits gtsim. Libsim also intercepts all the stdio operations and
  delegates them to gtsim (option -f is needed to open a file
  other than stdin/stdout/stderr.)

  Overlays:
  * allout: uses almost all the 64k memory space [0x200-0xfc00]
            as a large linear block without regards for
            the video buffer (which is useless in gtsim). 
    ''')


# ------------size----addr----step----end---- flags (1=nocode, 2=nodata, 4=noheap)
segments = [ (0x0060, 0x08a0, 0x0100, 0x80a0, 0),
             (0x00fa, 0x0200, 0x0100, 0x0500, 0),
             (0x0200, 0x0500, None,   None,   0),
             (0x0100, 0x8100, None,   None,   0),
             (0x79c0, 0x8240, None,   None,   0) ]

initsp = 0xfffc
minram = 0x100

def map_segments():
    '''
    Enumerate all segments as tuples (saddr, eaddr, dataonly)
    '''
    global segments
    for tp in segments:
        estep = tp[2] or 1
        eaddr = tp[3] or (tp[1] + estep)
        for addr in range(tp[1], eaddr, estep):
            yield (addr, addr+tp[0], tp[4])

def map_place(filename,fragnames):
    '''
    Returns a list of additional (PLACE...) directives 
    for file 'filename' with fragments named 'fragnames'.
    '''
    return []

def map_libraries(romtype):
    '''
    Returns a list of extra libraries to scan before the standard ones
    '''
    return [ 'sim' ]

def map_modules(romtype):
    '''
    Generate an extra modules for this map. At the minimum this should
    define a function '_gt1exec' that sets the stack pointer,
    checks the rom and ram size, then calls v(args.e). This is often
    pinned at address 0x200.
    '''
    def code0():
        nohop() # instead of org(0x200)
        label(args.gt1exec)
        # call SYS_regbase to inform gtsim about register locations
        LDWI(0xffff);STW('sysFn')
        LDI(FAS);ST('sysArgs0')
        LDI(T0); ST('sysArgs1')
        LDI(T2); ST('sysArgs2')
        LDI(0);  ST('sysArgs3') # no B0/B1
        LDI(SP); ST('sysArgs4')
        LDI(R0); SYS(40)
        # init stack pointer
        LDWI(initsp);STW(SP)
        # LDWI(0xfe08);STW(vSP)
        # rom test;
        if romtype and romtype >= 0x80:
            LD('romType');ANDI(0xfc);XORI(romtype);BNE('.err')
        elif romtype:
            LD('romType');ANDI(0xfc);SUBI(romtype);BLT('.err')
        # call start
        LDWI(v(args.e));CALL(vAC)
        label('.err')
        LDI(100);STW(R8)
        LDWI('.msg');STW(R9)
        LDWI(0xff00);STW('sysFn');SYS(34);HALT()  # sys_exitm
        label('.msg')
        bytes(b'Machine check failed',0)

    module(name='_gt1exec.s',
           code=[ ('EXPORT', '_gt1exec'),
                  ('IMPORT', '_exit'),
                  ('CODE', '_gt1exec', code0) ] )

    debug(f"synthetizing module '_gt1exec.s'")


# Local Variables:
# mode: python
# indent-tabs-mode: ()
# End:
