Partition Merge report for I2c_MCU_REV_1
Fri May  9 09:12:01 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+------------------------------------+------------------------------------------------+
; Partition Merge Status             ; Successful - Fri May  9 09:12:01 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; I2c_MCU_REV_1                                  ;
; Top-level Entity Name              ; Oblig3_TOP                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,073                                          ;
;     Total combinational functions  ; 3,436                                          ;
;     Dedicated logic registers      ; 2,195                                          ;
; Total registers                    ; 2195                                           ;
; Total pins                         ; 37                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,501,632                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; Name                                                                      ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                         ; Details ;
+---------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; CLOCK_50                                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|DONE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|DONE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|DONE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|DONE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|IDLE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|IDLE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|IDLE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|MODE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|MODE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|MODE       ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|MODE       ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|NO_ACK     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|NO_ACK     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|NO_ACK     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|NO_ACK     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[0] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[0] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[1] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[1] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[2] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[2] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[3] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[3] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[4] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[4] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[5] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[5] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[6] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[6] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[7] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|RD_BYTE[7] ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SCL~en     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE     ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OE     ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT    ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT    ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT    ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA_OUT    ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA~1      ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|SDA~1      ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[0]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[0]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[1]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[1]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[2]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[2]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[3]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[3]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[4]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[4]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[5]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[5]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[6]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[6]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[7]  ; N/A     ;
; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; my_MCU:inst1|I2C_MASTER_ALL:i2c_master|I2C_MASTER:c_i2c_master|w_byte[7]  ; N/A     ;
+---------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                       ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top     ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 3015    ; 198              ; 861                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Total combinational functions               ; 2786    ; 182              ; 468                            ; 0                              ;
; Logic element usage by number of LUT inputs ;         ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 1615    ; 85               ; 190                            ; 0                              ;
;     -- 3 input functions                    ; 797     ; 56               ; 150                            ; 0                              ;
;     -- <=2 input functions                  ; 374     ; 41               ; 128                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Logic elements by mode                      ;         ;                  ;                                ;                                ;
;     -- normal mode                          ; 2627    ; 173              ; 373                            ; 0                              ;
;     -- arithmetic mode                      ; 159     ; 9                ; 95                             ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Total registers                             ; 1390    ; 110              ; 695                            ; 0                              ;
;     -- Dedicated logic registers            ; 1390    ; 110              ; 695                            ; 0                              ;
;     -- I/O registers                        ; 0       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Virtual pins                                ; 0       ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 37      ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0       ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 2108416 ; 0                ; 393216                         ; 0                              ;
; Total RAM block bits                        ; 0       ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Connections                                 ;         ;                  ;                                ;                                ;
;     -- Input Connections                    ; 274     ; 164              ; 1070                           ; 0                              ;
;     -- Registered Input Connections         ; 136     ; 120              ; 782                            ; 0                              ;
;     -- Output Connections                   ; 1098    ; 376              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 50      ; 376              ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Internal Connections                        ;         ;                  ;                                ;                                ;
;     -- Total Connections                    ; 21913   ; 1333             ; 5197                           ; 0                              ;
;     -- Registered Connections               ; 7850    ; 990              ; 3492                           ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; External Connections                        ;         ;                  ;                                ;                                ;
;     -- Top                                  ; 204     ; 323              ; 845                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 323     ; 22               ; 195                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 845     ; 195              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Partition Interface                         ;         ;                  ;                                ;                                ;
;     -- Input Ports                          ; 55      ; 111              ; 141                            ; 0                              ;
;     -- Output Ports                         ; 23      ; 128              ; 63                             ; 0                              ;
;     -- Bidir Ports                          ; 2       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Registered Ports                            ;         ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0       ; 3                ; 55                             ; 0                              ;
;     -- Registered Output Ports              ; 0       ; 68               ; 49                             ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Port Connectivity                           ;         ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0       ; 2                ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0       ; 45               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0       ; 0                ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0       ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0       ; 84               ; 28                             ; 0                              ;
;     -- Output Ports with no Source          ; 0       ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0       ; 89               ; 42                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0       ; 75               ; 51                             ; 0                              ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                    ; Partition ; Type          ; Location ; Status                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; CLOCK_50                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; EX_IO[0]                                                                                                                                                                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- EX_IO[0]                                                                                                                                                         ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- EX_IO[0]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; EX_IO[1]                                                                                                                                                                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- EX_IO[1]                                                                                                                                                         ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- EX_IO[1]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[10]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[10]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[10]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[11]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[11]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[11]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[12]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[12]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[12]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[13]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[13]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[13]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[14]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[14]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[14]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[15]                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[15]                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[15]~output                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[10]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[10]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[10]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[11]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[11]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[11]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[12]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[12]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[12]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[13]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[13]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[13]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[14]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[14]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[14]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[15]                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[15]                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[15]~input                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_clr                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_ena                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_ir_in_0_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_ir_out_0_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_jtag_state_cdr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_jtag_state_rti                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_jtag_state_sdr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_jtag_state_udr                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_raw_tck                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_tdi                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_tdo                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_jtag_my_MCU_jtag_alt_jtag_atlantic_usr1                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
; jtag.bp.inst1_nios_cpu_the_my_MCU_nios_cpu_nios2_oci_the_my_MCU_nios_cpu_debug_slave_wrapper_my_MCU_nios_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                         ;           ;               ;          ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,073          ;
;                                             ;                ;
; Total combinational functions               ; 3436           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1890           ;
;     -- 3 input functions                    ; 1003           ;
;     -- <=2 input functions                  ; 543            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3173           ;
;     -- arithmetic mode                      ; 263            ;
;                                             ;                ;
; Total registers                             ; 2195           ;
;     -- Dedicated logic registers            ; 2195           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 37             ;
; Total memory bits                           ; 2501632        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2087           ;
; Total fan-out                               ; 26942          ;
; Average fan-out                             ; 4.39           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; my_MCU:inst1|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_r:the_my_MCU_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; my_MCU:inst1|my_MCU_jtag:jtag|my_MCU_jtag_scfifo_w:the_my_MCU_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; my_MCU:inst1|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_nios2_oci:the_my_MCU_nios_cpu_nios2_oci|my_MCU_nios_cpu_nios2_ocimem:the_my_MCU_nios_cpu_nios2_ocimem|my_MCU_nios_cpu_ociram_sp_ram_module:my_MCU_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None           ;
; my_MCU:inst1|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_a_module:my_MCU_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; my_MCU:inst1|my_MCU_nios:nios|my_MCU_nios_cpu:cpu|my_MCU_nios_cpu_register_bank_b_module:my_MCU_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; my_MCU:inst1|my_MCU_ram:ram|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; my_MCU_ram.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke24:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 16384        ; 24           ; 16384        ; 24           ; 393216  ; None           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri May  9 09:11:59 2025
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off I2C_MCU -c I2c_MCU_REV_1 --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 4610 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4152 logic cells
    Info (21064): Implemented 416 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4746 megabytes
    Info: Processing ended: Fri May  9 09:12:01 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


