<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/ansiescape.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charBuffer/charBuffer.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charROM/charROM.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/charbufferinit.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/clockGen/clockGen.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/clockGenALT/clockGenALT.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/datamux2in.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/fifo.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/heartbeat.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/hvsync.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/kbd.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/kbdrom/kbdrom.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/keysynchronizer.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/ps2receiver.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/uart.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vga.v<br>
/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul 27 12:56:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>vgaminikbd</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.41s, Elapsed time = 0h 0m 0.361s, Peak memory usage = 569.645MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.091s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.036s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.08s, Elapsed time = 0h 0m 0.078s, Peak memory usage = 569.645MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 569.645MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.139s, Elapsed time = 0h 0m 0.129s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.028s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.019s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 569.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.446s, Elapsed time = 0h 0m 0.442s, Peak memory usage = 569.645MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.11s, Peak memory usage = 569.645MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 569.645MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>307</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>147</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>649</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>411</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>59</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>742(671 LUT, 59 ALU, 2 RAM16) / 1152</td>
<td>65%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>307 / 957</td>
<td>33%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 957</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>307 / 957</td>
<td>33%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 4</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000</td>
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000</td>
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000</td>
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000</td>
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>66.331(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.070</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.575</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n118_s/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n118_s/COUT</td>
</tr>
<tr>
<td>4.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n117_s/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n117_s/COUT</td>
</tr>
<tr>
<td>4.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n116_s/CIN</td>
</tr>
<tr>
<td>4.905</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n116_s/COUT</td>
</tr>
<tr>
<td>4.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>4.968</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n115_s/COUT</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>5.587</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n114_s/SUM</td>
</tr>
<tr>
<td>6.643</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>uvga/n180_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.324</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>13.459</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uvga/n708_s7/F</td>
</tr>
<tr>
<td>14.515</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n714_s6/I0</td>
</tr>
<tr>
<td>15.650</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n714_s6/F</td>
</tr>
<tr>
<td>16.706</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.938</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.737</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>43.297</td>
<td>-0.440</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.740, 46.049%; route: 7.392, 50.506%; tC2Q: 0.504, 3.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.070</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.575</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n118_s/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n118_s/COUT</td>
</tr>
<tr>
<td>4.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n117_s/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n117_s/COUT</td>
</tr>
<tr>
<td>4.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n116_s/CIN</td>
</tr>
<tr>
<td>4.905</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n116_s/COUT</td>
</tr>
<tr>
<td>4.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>4.968</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n115_s/COUT</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>5.587</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n114_s/SUM</td>
</tr>
<tr>
<td>6.643</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>uvga/n180_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.324</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>13.459</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uvga/n708_s7/F</td>
</tr>
<tr>
<td>14.515</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n712_s6/I0</td>
</tr>
<tr>
<td>15.650</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n712_s6/F</td>
</tr>
<tr>
<td>16.706</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/currentCursorCol_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.938</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.737</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>43.297</td>
<td>-0.440</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.740, 46.049%; route: 7.392, 50.506%; tC2Q: 0.504, 3.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.070</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.575</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n118_s/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n118_s/COUT</td>
</tr>
<tr>
<td>4.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n117_s/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n117_s/COUT</td>
</tr>
<tr>
<td>4.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n116_s/CIN</td>
</tr>
<tr>
<td>4.905</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n116_s/COUT</td>
</tr>
<tr>
<td>4.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>4.968</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n115_s/COUT</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>5.587</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n114_s/SUM</td>
</tr>
<tr>
<td>6.643</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>uvga/n180_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.324</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>13.459</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uvga/n708_s7/F</td>
</tr>
<tr>
<td>14.515</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n711_s6/I0</td>
</tr>
<tr>
<td>15.650</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n711_s6/F</td>
</tr>
<tr>
<td>16.706</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/currentCursorCol_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.938</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.737</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_3_s0/CLK</td>
</tr>
<tr>
<td>43.297</td>
<td>-0.440</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uvga/currentCursorCol_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.740, 46.049%; route: 7.392, 50.506%; tC2Q: 0.504, 3.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.070</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.575</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n118_s/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n118_s/COUT</td>
</tr>
<tr>
<td>4.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n117_s/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n117_s/COUT</td>
</tr>
<tr>
<td>4.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n116_s/CIN</td>
</tr>
<tr>
<td>4.905</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n116_s/COUT</td>
</tr>
<tr>
<td>4.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>4.968</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n115_s/COUT</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>5.587</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n114_s/SUM</td>
</tr>
<tr>
<td>6.643</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>uvga/n180_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.324</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>13.459</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uvga/n708_s7/F</td>
</tr>
<tr>
<td>14.515</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n710_s6/I0</td>
</tr>
<tr>
<td>15.650</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n710_s6/F</td>
</tr>
<tr>
<td>16.706</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/currentCursorCol_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.938</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.737</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_4_s0/CLK</td>
</tr>
<tr>
<td>43.297</td>
<td>-0.440</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uvga/currentCursorCol_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.740, 46.049%; route: 7.392, 50.506%; tC2Q: 0.504, 3.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.070</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.575</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>uvga/currentCursorCol_0_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n118_s/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n118_s/COUT</td>
</tr>
<tr>
<td>4.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n117_s/CIN</td>
</tr>
<tr>
<td>4.843</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n117_s/COUT</td>
</tr>
<tr>
<td>4.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n116_s/CIN</td>
</tr>
<tr>
<td>4.905</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n116_s/COUT</td>
</tr>
<tr>
<td>4.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>4.968</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n115_s/COUT</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>5.587</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n114_s/SUM</td>
</tr>
<tr>
<td>6.643</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s9/F</td>
</tr>
<tr>
<td>8.835</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>uvga/n180_s5/F</td>
</tr>
<tr>
<td>10.579</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.324</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>13.459</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uvga/n708_s7/F</td>
</tr>
<tr>
<td>14.515</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/n709_s6/I0</td>
</tr>
<tr>
<td>15.650</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uvga/n709_s6/F</td>
</tr>
<tr>
<td>16.706</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uvga/currentCursorCol_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.938</td>
<td>1.272</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.737</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uvga/currentCursorCol_5_s0/CLK</td>
</tr>
<tr>
<td>43.297</td>
<td>-0.440</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uvga/currentCursorCol_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.740, 46.049%; route: 7.392, 50.506%; tC2Q: 0.504, 3.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.799, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
