/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* BACKOFF_ISR */
#define BACKOFF_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BACKOFF_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BACKOFF_ISR__INTC_MASK 0x01u
#define BACKOFF_ISR__INTC_NUMBER 0u
#define BACKOFF_ISR__INTC_PRIOR_NUM 0u
#define BACKOFF_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define BACKOFF_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BACKOFF_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BACKOFF_TimerUDB */
#define BACKOFF_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define BACKOFF_TimerUDB_rstSts_stsreg__0__POS 0
#define BACKOFF_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BACKOFF_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define BACKOFF_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define BACKOFF_TimerUDB_rstSts_stsreg__2__POS 2
#define BACKOFF_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define BACKOFF_TimerUDB_rstSts_stsreg__3__POS 3
#define BACKOFF_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define BACKOFF_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define BACKOFF_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BACKOFF_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BACKOFF_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BACKOFF_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define BACKOFF_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define BACKOFF_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BACKOFF_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define BACKOFF_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define BACKOFF_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BACKOFF_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define BACKOFF_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1
#define BACKOFF_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BACKOFF_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* BUSY */
#define BUSY__0__INTTYPE CYREG_PICU3_INTTYPE1
#define BUSY__0__MASK 0x02u
#define BUSY__0__PC CYREG_PRT3_PC1
#define BUSY__0__PORT 3u
#define BUSY__0__SHIFT 1u
#define BUSY__AG CYREG_PRT3_AG
#define BUSY__AMUX CYREG_PRT3_AMUX
#define BUSY__BIE CYREG_PRT3_BIE
#define BUSY__BIT_MASK CYREG_PRT3_BIT_MASK
#define BUSY__BYP CYREG_PRT3_BYP
#define BUSY__CTL CYREG_PRT3_CTL
#define BUSY__DM0 CYREG_PRT3_DM0
#define BUSY__DM1 CYREG_PRT3_DM1
#define BUSY__DM2 CYREG_PRT3_DM2
#define BUSY__DR CYREG_PRT3_DR
#define BUSY__INP_DIS CYREG_PRT3_INP_DIS
#define BUSY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BUSY__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BUSY__LCD_EN CYREG_PRT3_LCD_EN
#define BUSY__MASK 0x02u
#define BUSY__PORT 3u
#define BUSY__PRT CYREG_PRT3_PRT
#define BUSY__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BUSY__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BUSY__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BUSY__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BUSY__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BUSY__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BUSY__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BUSY__PS CYREG_PRT3_PS
#define BUSY__SHIFT 1u
#define BUSY__SLW CYREG_PRT3_SLW

/* COLLISION */
#define COLLISION__0__INTTYPE CYREG_PICU3_INTTYPE0
#define COLLISION__0__MASK 0x01u
#define COLLISION__0__PC CYREG_PRT3_PC0
#define COLLISION__0__PORT 3u
#define COLLISION__0__SHIFT 0u
#define COLLISION__AG CYREG_PRT3_AG
#define COLLISION__AMUX CYREG_PRT3_AMUX
#define COLLISION__BIE CYREG_PRT3_BIE
#define COLLISION__BIT_MASK CYREG_PRT3_BIT_MASK
#define COLLISION__BYP CYREG_PRT3_BYP
#define COLLISION__CTL CYREG_PRT3_CTL
#define COLLISION__DM0 CYREG_PRT3_DM0
#define COLLISION__DM1 CYREG_PRT3_DM1
#define COLLISION__DM2 CYREG_PRT3_DM2
#define COLLISION__DR CYREG_PRT3_DR
#define COLLISION__INP_DIS CYREG_PRT3_INP_DIS
#define COLLISION__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COLLISION__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COLLISION__LCD_EN CYREG_PRT3_LCD_EN
#define COLLISION__MASK 0x01u
#define COLLISION__PORT 3u
#define COLLISION__PRT CYREG_PRT3_PRT
#define COLLISION__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COLLISION__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COLLISION__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COLLISION__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COLLISION__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COLLISION__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COLLISION__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COLLISION__PS CYREG_PRT3_PS
#define COLLISION__SHIFT 0u
#define COLLISION__SLW CYREG_PRT3_SLW

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x02u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x04u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x04u

/* IDLE */
#define IDLE__0__INTTYPE CYREG_PICU3_INTTYPE2
#define IDLE__0__MASK 0x04u
#define IDLE__0__PC CYREG_PRT3_PC2
#define IDLE__0__PORT 3u
#define IDLE__0__SHIFT 2u
#define IDLE__AG CYREG_PRT3_AG
#define IDLE__AMUX CYREG_PRT3_AMUX
#define IDLE__BIE CYREG_PRT3_BIE
#define IDLE__BIT_MASK CYREG_PRT3_BIT_MASK
#define IDLE__BYP CYREG_PRT3_BYP
#define IDLE__CTL CYREG_PRT3_CTL
#define IDLE__DM0 CYREG_PRT3_DM0
#define IDLE__DM1 CYREG_PRT3_DM1
#define IDLE__DM2 CYREG_PRT3_DM2
#define IDLE__DR CYREG_PRT3_DR
#define IDLE__INP_DIS CYREG_PRT3_INP_DIS
#define IDLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define IDLE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define IDLE__LCD_EN CYREG_PRT3_LCD_EN
#define IDLE__MASK 0x04u
#define IDLE__PORT 3u
#define IDLE__PRT CYREG_PRT3_PRT
#define IDLE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define IDLE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define IDLE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define IDLE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define IDLE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define IDLE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define IDLE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define IDLE__PS CYREG_PRT3_PS
#define IDLE__SHIFT 2u
#define IDLE__SLW CYREG_PRT3_SLW

/* INT_FALLING */
#define INT_FALLING__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define INT_FALLING__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define INT_FALLING__INTC_MASK 0x02u
#define INT_FALLING__INTC_NUMBER 1u
#define INT_FALLING__INTC_PRIOR_NUM 0u
#define INT_FALLING__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define INT_FALLING__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define INT_FALLING__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* INT_RISING */
#define INT_RISING__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define INT_RISING__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define INT_RISING__INTC_MASK 0x04u
#define INT_RISING__INTC_NUMBER 2u
#define INT_RISING__INTC_PRIOR_NUM 0u
#define INT_RISING__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define INT_RISING__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define INT_RISING__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PRS */
#define PRS_ClkSp_CtrlReg__0__MASK 0x01u
#define PRS_ClkSp_CtrlReg__0__POS 0
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PRS_ClkSp_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PRS_ClkSp_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PRS_ClkSp_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define PRS_ClkSp_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PRS_ClkSp_CtrlReg__MASK 0x01u
#define PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PRS_ClkSp_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PRS_sC8_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PRS_sC8_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PRS_sC8_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PRS_sC8_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PRS_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PRS_sC8_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PRS_sC8_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PRS_sC8_PRSdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PRS_sC8_PRSdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PRS_sC8_PRSdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PRS_sC8_PRSdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PRS_sC8_PRSdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PRS_sC8_PRSdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PRS_sC8_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PRS_sC8_PRSdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PRS_sC8_PRSdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PRS_sC8_PRSdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PRS_sC8_PRSdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PRS_sC8_PRSdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Rx__0__MASK 0x10u
#define Rx__0__PC CYREG_PRT12_PC4
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 4u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x10u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 4u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU3_INTTYPE6
#define TX__0__MASK 0x40u
#define TX__0__PC CYREG_PRT3_PC6
#define TX__0__PORT 3u
#define TX__0__SHIFT 6u
#define TX__AG CYREG_PRT3_AG
#define TX__AMUX CYREG_PRT3_AMUX
#define TX__BIE CYREG_PRT3_BIE
#define TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define TX__BYP CYREG_PRT3_BYP
#define TX__CTL CYREG_PRT3_CTL
#define TX__DM0 CYREG_PRT3_DM0
#define TX__DM1 CYREG_PRT3_DM1
#define TX__DM2 CYREG_PRT3_DM2
#define TX__DR CYREG_PRT3_DR
#define TX__INP_DIS CYREG_PRT3_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT3_LCD_EN
#define TX__MASK 0x40u
#define TX__PORT 3u
#define TX__PRT CYREG_PRT3_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TX__PS CYREG_PRT3_PS
#define TX__SHIFT 6u
#define TX__SLW CYREG_PRT3_SLW

/* TimerISR */
#define TimerISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TimerISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TimerISR__INTC_MASK 0x08u
#define TimerISR__INTC_NUMBER 3u
#define TimerISR__INTC_PRIOR_NUM 1u
#define TimerISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define TimerISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TimerISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB14_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB15_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB15_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB15_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB15_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB15_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB15_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* Timer_TX_ISR */
#define Timer_TX_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_TX_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_TX_ISR__INTC_MASK 0x10u
#define Timer_TX_ISR__INTC_NUMBER 4u
#define Timer_TX_ISR__INTC_PRIOR_NUM 2u
#define Timer_TX_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Timer_TX_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_TX_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_TX_TimerUDB */
#define Timer_TX_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TX_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timer_TX_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TX_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TX_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TX_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TX_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TX_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timer_TX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TX_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_TX_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_TX_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TX_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_TX_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer_TX_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_TX_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* UART */
#define UART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_arb_int__INTC_MASK 0x400000u
#define UART_arb_int__INTC_NUMBER 22u
#define UART_arb_int__INTC_PRIOR_NUM 7u
#define UART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define UART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_bus_reset__INTC_MASK 0x800000u
#define UART_bus_reset__INTC_NUMBER 23u
#define UART_bus_reset__INTC_PRIOR_NUM 7u
#define UART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define UART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define UART_Dm__0__MASK 0x80u
#define UART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define UART_Dm__0__PORT 15u
#define UART_Dm__0__SHIFT 7u
#define UART_Dm__AG CYREG_PRT15_AG
#define UART_Dm__AMUX CYREG_PRT15_AMUX
#define UART_Dm__BIE CYREG_PRT15_BIE
#define UART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_Dm__BYP CYREG_PRT15_BYP
#define UART_Dm__CTL CYREG_PRT15_CTL
#define UART_Dm__DM0 CYREG_PRT15_DM0
#define UART_Dm__DM1 CYREG_PRT15_DM1
#define UART_Dm__DM2 CYREG_PRT15_DM2
#define UART_Dm__DR CYREG_PRT15_DR
#define UART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define UART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define UART_Dm__MASK 0x80u
#define UART_Dm__PORT 15u
#define UART_Dm__PRT CYREG_PRT15_PRT
#define UART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_Dm__PS CYREG_PRT15_PS
#define UART_Dm__SHIFT 7u
#define UART_Dm__SLW CYREG_PRT15_SLW
#define UART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define UART_Dp__0__MASK 0x40u
#define UART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define UART_Dp__0__PORT 15u
#define UART_Dp__0__SHIFT 6u
#define UART_Dp__AG CYREG_PRT15_AG
#define UART_Dp__AMUX CYREG_PRT15_AMUX
#define UART_Dp__BIE CYREG_PRT15_BIE
#define UART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_Dp__BYP CYREG_PRT15_BYP
#define UART_Dp__CTL CYREG_PRT15_CTL
#define UART_Dp__DM0 CYREG_PRT15_DM0
#define UART_Dp__DM1 CYREG_PRT15_DM1
#define UART_Dp__DM2 CYREG_PRT15_DM2
#define UART_Dp__DR CYREG_PRT15_DR
#define UART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define UART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define UART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define UART_Dp__MASK 0x40u
#define UART_Dp__PORT 15u
#define UART_Dp__PRT CYREG_PRT15_PRT
#define UART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_Dp__PS CYREG_PRT15_PS
#define UART_Dp__SHIFT 6u
#define UART_Dp__SLW CYREG_PRT15_SLW
#define UART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define UART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_dp_int__INTC_MASK 0x1000u
#define UART_dp_int__INTC_NUMBER 12u
#define UART_dp_int__INTC_PRIOR_NUM 7u
#define UART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define UART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_0__INTC_MASK 0x1000000u
#define UART_ep_0__INTC_NUMBER 24u
#define UART_ep_0__INTC_PRIOR_NUM 7u
#define UART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define UART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_1__INTC_MASK 0x20u
#define UART_ep_1__INTC_NUMBER 5u
#define UART_ep_1__INTC_PRIOR_NUM 7u
#define UART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_2__INTC_MASK 0x40u
#define UART_ep_2__INTC_NUMBER 6u
#define UART_ep_2__INTC_PRIOR_NUM 7u
#define UART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define UART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ep_3__INTC_MASK 0x80u
#define UART_ep_3__INTC_NUMBER 7u
#define UART_ep_3__INTC_PRIOR_NUM 7u
#define UART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define UART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_sof_int__INTC_MASK 0x200000u
#define UART_sof_int__INTC_NUMBER 21u
#define UART_sof_int__INTC_PRIOR_NUM 7u
#define UART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define UART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define UART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define UART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define UART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define UART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define UART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define UART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define UART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define UART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define UART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define UART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define UART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define UART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define UART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define UART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define UART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define UART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define UART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define UART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define UART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define UART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define UART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define UART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define UART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define UART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define UART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define UART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define UART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define UART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define UART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define UART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define UART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define UART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define UART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define UART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define UART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define UART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define UART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define UART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define UART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define UART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define UART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define UART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define UART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define UART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define UART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define UART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define UART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define UART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define UART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define UART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define UART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define UART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define UART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define UART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define UART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define UART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define UART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define UART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define UART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define UART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define UART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define UART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define UART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define UART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define UART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define UART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define UART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define UART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define UART_USB__CR0 CYREG_USB_CR0
#define UART_USB__CR1 CYREG_USB_CR1
#define UART_USB__CWA CYREG_USB_CWA
#define UART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define UART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define UART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define UART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define UART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define UART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define UART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define UART_USB__EP0_CR CYREG_USB_EP0_CR
#define UART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define UART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define UART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define UART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define UART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define UART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define UART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define UART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define UART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define UART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define UART_USB__PM_ACT_MSK 0x01u
#define UART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define UART_USB__PM_STBY_MSK 0x01u
#define UART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define UART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define UART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define UART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define UART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define UART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define UART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define UART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define UART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define UART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define UART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define UART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define UART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define UART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define UART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define UART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define UART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define UART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define UART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define UART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define UART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define UART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define UART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define UART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define UART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define UART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define UART_USB__SOF0 CYREG_USB_SOF0
#define UART_USB__SOF1 CYREG_USB_SOF1
#define UART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define UART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define UART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* clock_1 */
#define clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clock_1__CFG2_SRC_SEL_MASK 0x07u
#define clock_1__INDEX 0x01u
#define clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock_1__PM_ACT_MSK 0x02u
#define clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock_1__PM_STBY_MSK 0x02u

/* clock_2 */
#define clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define clock_2__CFG2_SRC_SEL_MASK 0x07u
#define clock_2__INDEX 0x00u
#define clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock_2__PM_ACT_MSK 0x01u
#define clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock_2__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "networking"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
