http://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html
