# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/cours/mea4/systeme_emb/projet/syst_embarque/home/plasma/vhdl/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci
# IP: The module: 'RAM_PROGRAM' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/cours/mea4/systeme_emb/projet/syst_embarque/home/plasma/vhdl/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RAM_PROGRAM'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: D:/cours/mea4/systeme_emb/projet/syst_embarque/home/plasma/vhdl/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci
# IP: The module: 'RAM_PROGRAM' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/cours/mea4/systeme_emb/projet/syst_embarque/home/plasma/vhdl/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RAM_PROGRAM'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
