/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for Probe_main_Probe
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_Probe_main_Probe.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for Probe_main_Probe
 *
 * CMSIS Peripheral Access Layer for Probe_main_Probe
 */

#if !defined(PERI_PROBE_MAIN_PROBE_H_)
#define PERI_PROBE_MAIN_PROBE_H_                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- Probe_main_Probe Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Probe_main_Probe_Peripheral_Access_Layer Probe_main_Probe Peripheral Access Layer
 * @{
 */

/** Probe_main_Probe - Size of Registers Arrays */
#define Probe_main_Probe_COUNTERS_COUNT           10u

/** Probe_main_Probe - Register Layout Typedef */
typedef struct {
  __I  uint32_t ID_COREID;                         /**< Core ID, offset: 0x0 */
  __I  uint32_t ID_REVISIONID;                     /**< Revision ID, offset: 0x4 */
  __IO uint32_t MAINCTL;                           /**< Main Control, offset: 0x8 */
  __IO uint32_t CFGCTL;                            /**< Configuration Control, offset: 0xC */
  __IO uint32_t TRACEPORTSEL;                      /**< Trace Port Select, offset: 0x10 */
  __IO uint32_t FILTERLUT;                         /**< Filter Lookup Table, offset: 0x14 */
  __IO uint32_t TRACEALARMEN;                      /**< Trace Alarm Enable, offset: 0x18 */
  __I  uint32_t TRACEALARMSTATUS;                  /**< Trace Alarm Status, offset: 0x1C */
  __O  uint32_t TRACEALARMCLR;                     /**< Trace Alarm Clear, offset: 0x20 */
  __IO uint32_t STATPERIOD;                        /**< Statistics Period, offset: 0x24 */
  __O  uint32_t STATGO;                            /**< StatGo, offset: 0x28 */
       uint8_t RESERVED_0[84];
  __IO uint32_t FILTERS_0_ROUTEIDBASE;             /**< Filter n Route ID Base, offset: 0x80 */
  __IO uint32_t FILTERS_0_ROUTEIDMASK;             /**< Filter n Route ID Mask, offset: 0x84 */
  __IO uint32_t FILTERS_0_ADDRBASE_LOW;            /**< Filter n Addr Base Low, offset: 0x88 */
  __IO uint32_t FILTERS_0_ADDRBASE_HIGH;           /**< Filter n Addr Base High, offset: 0x8C */
  __IO uint32_t FILTERS_0_WINDOWSIZE;              /**< Filter n Window Size, offset: 0x90 */
  __IO uint32_t FILTERS_0_SECURITYBASE;            /**< Filter n Security Base, offset: 0x94 */
  __IO uint32_t FILTERS_0_SECURITYMASK;            /**< Filter n Security Mask, offset: 0x98 */
  __IO uint32_t FILTERS_0_OPCODE;                  /**< Filter n Packet Probe, offset: 0x9C */
  __IO uint32_t FILTERS_0_STATUS;                  /**< Filter n Status, offset: 0xA0 */
  __IO uint32_t FILTERS_0_LENGTH;                  /**< Filter n Length, offset: 0xA4 */
  __IO uint32_t PROBE_MAIN_PROBE_FILTERS_0_URGENCY; /**< offset: 0xA8 */
       uint8_t RESERVED_1[52];
  __IO uint32_t FILTERS_1_ROUTEIDBASE;             /**< Filter n Route ID Base, offset: 0xE0 */
  __IO uint32_t FILTERS_1_ROUTEIDMASK;             /**< Filter n Route ID Mask, offset: 0xE4 */
  __IO uint32_t FILTERS_1_ADDRBASE_LOW;            /**< Filter n Addr Base Low, offset: 0xE8 */
  __IO uint32_t FILTERS_1_ADDRBASE_HIGH;           /**< Filter n Addr Base High, offset: 0xEC */
  __IO uint32_t FILTERS_1_WINDOWSIZE;              /**< Filter n Window Size, offset: 0xF0 */
  __IO uint32_t FILTERS_1_SECURITYBASE;            /**< Filter n Security Base, offset: 0xF4 */
  __IO uint32_t FILTERS_1_SECURITYMASK;            /**< Filter n Security Mask, offset: 0xF8 */
  __IO uint32_t FILTERS_1_OPCODE;                  /**< Filter n Packet Probe, offset: 0xFC */
  __IO uint32_t FILTERS_1_STATUS;                  /**< Filter n Status, offset: 0x100 */
  __IO uint32_t FILTERS_1_LENGTH;                  /**< Filter n Length, offset: 0x104 */
  __IO uint32_t PROBE_MAIN_PROBE_FILTERS_1_URGENCY; /**< offset: 0x108 */
       uint8_t RESERVED_2[244];
  struct {                                         /* offset: 0x200, array step: 0x10 */
    __IO uint32_t PORTSEL;                           /**< Counters n Port Select, array offset: 0x200, array step: 0x10 */
    __IO uint32_t SRC;                               /**< Counters n Source, array offset: 0x204, array step: 0x10 */
         uint8_t RESERVED_0[4];
    __I  uint32_t VAL;                               /**< Counters n Value, array offset: 0x20C, array step: 0x10 */
  } COUNTERS[Probe_main_Probe_COUNTERS_COUNT];
} Probe_main_Probe_Type;

/* ----------------------------------------------------------------------------
   -- Probe_main_Probe Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Probe_main_Probe_Register_Masks Probe_main_Probe Register Masks
 * @{
 */

/*! @name ID_COREID - Core ID */
/*! @{ */

#define Probe_main_Probe_ID_COREID_CORETYPEID_MASK (0xFFU)
#define Probe_main_Probe_ID_COREID_CORETYPEID_SHIFT (0U)
#define Probe_main_Probe_ID_COREID_CORETYPEID(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_ID_COREID_CORETYPEID_SHIFT)) & Probe_main_Probe_ID_COREID_CORETYPEID_MASK)

#define Probe_main_Probe_ID_COREID_CORECHECKSUM_MASK (0xFFFFFF00U)
#define Probe_main_Probe_ID_COREID_CORECHECKSUM_SHIFT (8U)
#define Probe_main_Probe_ID_COREID_CORECHECKSUM(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_ID_COREID_CORECHECKSUM_SHIFT)) & Probe_main_Probe_ID_COREID_CORECHECKSUM_MASK)
/*! @} */

/*! @name ID_REVISIONID - Revision ID */
/*! @{ */

#define Probe_main_Probe_ID_REVISIONID_USERID_MASK (0xFFU)
#define Probe_main_Probe_ID_REVISIONID_USERID_SHIFT (0U)
#define Probe_main_Probe_ID_REVISIONID_USERID(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_ID_REVISIONID_USERID_SHIFT)) & Probe_main_Probe_ID_REVISIONID_USERID_MASK)

#define Probe_main_Probe_ID_REVISIONID_NOCID_MASK (0xFFFFFF00U)
#define Probe_main_Probe_ID_REVISIONID_NOCID_SHIFT (8U)
#define Probe_main_Probe_ID_REVISIONID_NOCID(x)  (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_ID_REVISIONID_NOCID_SHIFT)) & Probe_main_Probe_ID_REVISIONID_NOCID_MASK)
/*! @} */

/*! @name MAINCTL - Main Control */
/*! @{ */

#define Probe_main_Probe_MAINCTL_ERREN_MASK      (0x1U)
#define Probe_main_Probe_MAINCTL_ERREN_SHIFT     (0U)
#define Probe_main_Probe_MAINCTL_ERREN(x)        (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_ERREN_SHIFT)) & Probe_main_Probe_MAINCTL_ERREN_MASK)

#define Probe_main_Probe_MAINCTL_TRACEEN_MASK    (0x2U)
#define Probe_main_Probe_MAINCTL_TRACEEN_SHIFT   (1U)
#define Probe_main_Probe_MAINCTL_TRACEEN(x)      (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_TRACEEN_SHIFT)) & Probe_main_Probe_MAINCTL_TRACEEN_MASK)

#define Probe_main_Probe_MAINCTL_PAYLOADEN_MASK  (0x4U)
#define Probe_main_Probe_MAINCTL_PAYLOADEN_SHIFT (2U)
#define Probe_main_Probe_MAINCTL_PAYLOADEN(x)    (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_PAYLOADEN_SHIFT)) & Probe_main_Probe_MAINCTL_PAYLOADEN_MASK)

#define Probe_main_Probe_MAINCTL_STATEN_MASK     (0x8U)
#define Probe_main_Probe_MAINCTL_STATEN_SHIFT    (3U)
#define Probe_main_Probe_MAINCTL_STATEN(x)       (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_STATEN_SHIFT)) & Probe_main_Probe_MAINCTL_STATEN_MASK)

#define Probe_main_Probe_MAINCTL_ALARMEN_MASK    (0x10U)
#define Probe_main_Probe_MAINCTL_ALARMEN_SHIFT   (4U)
#define Probe_main_Probe_MAINCTL_ALARMEN(x)      (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_ALARMEN_SHIFT)) & Probe_main_Probe_MAINCTL_ALARMEN_MASK)

#define Probe_main_Probe_MAINCTL_STATCONDDUMP_MASK (0x20U)
#define Probe_main_Probe_MAINCTL_STATCONDDUMP_SHIFT (5U)
#define Probe_main_Probe_MAINCTL_STATCONDDUMP(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_STATCONDDUMP_SHIFT)) & Probe_main_Probe_MAINCTL_STATCONDDUMP_MASK)

#define Probe_main_Probe_MAINCTL_INTRUSIVEMODE_MASK (0x40U)
#define Probe_main_Probe_MAINCTL_INTRUSIVEMODE_SHIFT (6U)
#define Probe_main_Probe_MAINCTL_INTRUSIVEMODE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_INTRUSIVEMODE_SHIFT)) & Probe_main_Probe_MAINCTL_INTRUSIVEMODE_MASK)

#define Probe_main_Probe_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_MASK (0x80U)
#define Probe_main_Probe_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SHIFT (7U)
#define Probe_main_Probe_MAINCTL_FILTBYTEALWAYSCHAINABLEEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SHIFT)) & Probe_main_Probe_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_MASK)
/*! @} */

/*! @name CFGCTL - Configuration Control */
/*! @{ */

#define Probe_main_Probe_CFGCTL_GLOBALEN_MASK    (0x1U)
#define Probe_main_Probe_CFGCTL_GLOBALEN_SHIFT   (0U)
#define Probe_main_Probe_CFGCTL_GLOBALEN(x)      (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_CFGCTL_GLOBALEN_SHIFT)) & Probe_main_Probe_CFGCTL_GLOBALEN_MASK)

#define Probe_main_Probe_CFGCTL_ACTIVE_MASK      (0x2U)
#define Probe_main_Probe_CFGCTL_ACTIVE_SHIFT     (1U)
#define Probe_main_Probe_CFGCTL_ACTIVE(x)        (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_CFGCTL_ACTIVE_SHIFT)) & Probe_main_Probe_CFGCTL_ACTIVE_MASK)
/*! @} */

/*! @name TRACEPORTSEL - Trace Port Select */
/*! @{ */

#define Probe_main_Probe_TRACEPORTSEL_TRACEPORTSEL_MASK (0x1U)
#define Probe_main_Probe_TRACEPORTSEL_TRACEPORTSEL_SHIFT (0U)
#define Probe_main_Probe_TRACEPORTSEL_TRACEPORTSEL(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_TRACEPORTSEL_TRACEPORTSEL_SHIFT)) & Probe_main_Probe_TRACEPORTSEL_TRACEPORTSEL_MASK)
/*! @} */

/*! @name FILTERLUT - Filter Lookup Table */
/*! @{ */

#define Probe_main_Probe_FILTERLUT_FILTERLUT_MASK (0xFU)
#define Probe_main_Probe_FILTERLUT_FILTERLUT_SHIFT (0U)
#define Probe_main_Probe_FILTERLUT_FILTERLUT(x)  (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERLUT_FILTERLUT_SHIFT)) & Probe_main_Probe_FILTERLUT_FILTERLUT_MASK)
/*! @} */

/*! @name TRACEALARMEN - Trace Alarm Enable */
/*! @{ */

#define Probe_main_Probe_TRACEALARMEN_TRACEALARMEN_MASK (0x7U)
#define Probe_main_Probe_TRACEALARMEN_TRACEALARMEN_SHIFT (0U)
#define Probe_main_Probe_TRACEALARMEN_TRACEALARMEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_TRACEALARMEN_TRACEALARMEN_SHIFT)) & Probe_main_Probe_TRACEALARMEN_TRACEALARMEN_MASK)
/*! @} */

/*! @name TRACEALARMSTATUS - Trace Alarm Status */
/*! @{ */

#define Probe_main_Probe_TRACEALARMSTATUS_TRACEALARMSTATUS_MASK (0x7U)
#define Probe_main_Probe_TRACEALARMSTATUS_TRACEALARMSTATUS_SHIFT (0U)
#define Probe_main_Probe_TRACEALARMSTATUS_TRACEALARMSTATUS(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_TRACEALARMSTATUS_TRACEALARMSTATUS_SHIFT)) & Probe_main_Probe_TRACEALARMSTATUS_TRACEALARMSTATUS_MASK)
/*! @} */

/*! @name TRACEALARMCLR - Trace Alarm Clear */
/*! @{ */

#define Probe_main_Probe_TRACEALARMCLR_TRACEALARMCLR_MASK (0x7U)
#define Probe_main_Probe_TRACEALARMCLR_TRACEALARMCLR_SHIFT (0U)
#define Probe_main_Probe_TRACEALARMCLR_TRACEALARMCLR(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_TRACEALARMCLR_TRACEALARMCLR_SHIFT)) & Probe_main_Probe_TRACEALARMCLR_TRACEALARMCLR_MASK)
/*! @} */

/*! @name STATPERIOD - Statistics Period */
/*! @{ */

#define Probe_main_Probe_STATPERIOD_STATPERIOD_MASK (0x1FU)
#define Probe_main_Probe_STATPERIOD_STATPERIOD_SHIFT (0U)
#define Probe_main_Probe_STATPERIOD_STATPERIOD(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_STATPERIOD_STATPERIOD_SHIFT)) & Probe_main_Probe_STATPERIOD_STATPERIOD_MASK)
/*! @} */

/*! @name STATGO - StatGo */
/*! @{ */

#define Probe_main_Probe_STATGO_STATGO_MASK      (0x1U)
#define Probe_main_Probe_STATGO_STATGO_SHIFT     (0U)
#define Probe_main_Probe_STATGO_STATGO(x)        (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_STATGO_STATGO_SHIFT)) & Probe_main_Probe_STATGO_STATGO_MASK)
/*! @} */

/*! @name FILTERS_0_ROUTEIDBASE - Filter n Route ID Base */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_ROUTEIDBASE_FILTERS_ROUTEIDBASE_MASK (0xFFFFFU)
#define Probe_main_Probe_FILTERS_0_ROUTEIDBASE_FILTERS_ROUTEIDBASE_SHIFT (0U)
/*! FILTERS_ROUTEIDBASE - Filter n Route ID Base */
#define Probe_main_Probe_FILTERS_0_ROUTEIDBASE_FILTERS_ROUTEIDBASE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_ROUTEIDBASE_FILTERS_ROUTEIDBASE_SHIFT)) & Probe_main_Probe_FILTERS_0_ROUTEIDBASE_FILTERS_ROUTEIDBASE_MASK)
/*! @} */

/*! @name FILTERS_0_ROUTEIDMASK - Filter n Route ID Mask */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_ROUTEIDMASK_FILTERS_ROUTEIDMASK_MASK (0xFFFFFU)
#define Probe_main_Probe_FILTERS_0_ROUTEIDMASK_FILTERS_ROUTEIDMASK_SHIFT (0U)
/*! FILTERS_ROUTEIDMASK - Filter n Route ID Mask */
#define Probe_main_Probe_FILTERS_0_ROUTEIDMASK_FILTERS_ROUTEIDMASK(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_ROUTEIDMASK_FILTERS_ROUTEIDMASK_SHIFT)) & Probe_main_Probe_FILTERS_0_ROUTEIDMASK_FILTERS_ROUTEIDMASK_MASK)
/*! @} */

/*! @name FILTERS_0_ADDRBASE_LOW - Filter n Addr Base Low */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_MASK (0xFFFFFFFFU)
#define Probe_main_Probe_FILTERS_0_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_SHIFT (0U)
/*! FILTERS_ADDRBASE_LOW - Address LSB register */
#define Probe_main_Probe_FILTERS_0_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_SHIFT)) & Probe_main_Probe_FILTERS_0_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_MASK)
/*! @} */

/*! @name FILTERS_0_ADDRBASE_HIGH - Filter n Addr Base High */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_MASK (0xFFU)
#define Probe_main_Probe_FILTERS_0_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_SHIFT (0U)
/*! FILTERS_ADDRBASE_HIGH - Address MSB register */
#define Probe_main_Probe_FILTERS_0_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_SHIFT)) & Probe_main_Probe_FILTERS_0_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_MASK)
/*! @} */

/*! @name FILTERS_0_WINDOWSIZE - Filter n Window Size */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_WINDOWSIZE_FILTERS_WINDOWSIZE_MASK (0x3FU)
#define Probe_main_Probe_FILTERS_0_WINDOWSIZE_FILTERS_WINDOWSIZE_SHIFT (0U)
/*! FILTERS_WINDOWSIZE - Window Size */
#define Probe_main_Probe_FILTERS_0_WINDOWSIZE_FILTERS_WINDOWSIZE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_WINDOWSIZE_FILTERS_WINDOWSIZE_SHIFT)) & Probe_main_Probe_FILTERS_0_WINDOWSIZE_FILTERS_WINDOWSIZE_MASK)
/*! @} */

/*! @name FILTERS_0_SECURITYBASE - Filter n Security Base */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_SECURITYBASE_FILTERS_SECURITYBASE_MASK (0x7U)
#define Probe_main_Probe_FILTERS_0_SECURITYBASE_FILTERS_SECURITYBASE_SHIFT (0U)
/*! FILTERS_SECURITYBASE - Security Base */
#define Probe_main_Probe_FILTERS_0_SECURITYBASE_FILTERS_SECURITYBASE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_SECURITYBASE_FILTERS_SECURITYBASE_SHIFT)) & Probe_main_Probe_FILTERS_0_SECURITYBASE_FILTERS_SECURITYBASE_MASK)
/*! @} */

/*! @name FILTERS_0_SECURITYMASK - Filter n Security Mask */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_SECURITYMASK_FILTERS_0_SECURITYMASK_MASK (0x7U)
#define Probe_main_Probe_FILTERS_0_SECURITYMASK_FILTERS_0_SECURITYMASK_SHIFT (0U)
/*! FILTERS_0_SECURITYMASK - Security Mask */
#define Probe_main_Probe_FILTERS_0_SECURITYMASK_FILTERS_0_SECURITYMASK(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_SECURITYMASK_FILTERS_0_SECURITYMASK_SHIFT)) & Probe_main_Probe_FILTERS_0_SECURITYMASK_FILTERS_0_SECURITYMASK_MASK)
/*! @} */

/*! @name FILTERS_0_OPCODE - Filter n Packet Probe */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_OPCODE_RDEN_MASK (0x1U)
#define Probe_main_Probe_FILTERS_0_OPCODE_RDEN_SHIFT (0U)
#define Probe_main_Probe_FILTERS_0_OPCODE_RDEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_OPCODE_RDEN_SHIFT)) & Probe_main_Probe_FILTERS_0_OPCODE_RDEN_MASK)

#define Probe_main_Probe_FILTERS_0_OPCODE_WREN_MASK (0x2U)
#define Probe_main_Probe_FILTERS_0_OPCODE_WREN_SHIFT (1U)
#define Probe_main_Probe_FILTERS_0_OPCODE_WREN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_OPCODE_WREN_SHIFT)) & Probe_main_Probe_FILTERS_0_OPCODE_WREN_MASK)

#define Probe_main_Probe_FILTERS_0_OPCODE_LOCKEN_MASK (0x4U)
#define Probe_main_Probe_FILTERS_0_OPCODE_LOCKEN_SHIFT (2U)
#define Probe_main_Probe_FILTERS_0_OPCODE_LOCKEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_OPCODE_LOCKEN_SHIFT)) & Probe_main_Probe_FILTERS_0_OPCODE_LOCKEN_MASK)

#define Probe_main_Probe_FILTERS_0_OPCODE_URGEN_MASK (0x8U)
#define Probe_main_Probe_FILTERS_0_OPCODE_URGEN_SHIFT (3U)
#define Probe_main_Probe_FILTERS_0_OPCODE_URGEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_OPCODE_URGEN_SHIFT)) & Probe_main_Probe_FILTERS_0_OPCODE_URGEN_MASK)
/*! @} */

/*! @name FILTERS_0_STATUS - Filter n Status */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_STATUS_REQEN_MASK (0x1U)
#define Probe_main_Probe_FILTERS_0_STATUS_REQEN_SHIFT (0U)
#define Probe_main_Probe_FILTERS_0_STATUS_REQEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_STATUS_REQEN_SHIFT)) & Probe_main_Probe_FILTERS_0_STATUS_REQEN_MASK)

#define Probe_main_Probe_FILTERS_0_STATUS_RSPEN_MASK (0x2U)
#define Probe_main_Probe_FILTERS_0_STATUS_RSPEN_SHIFT (1U)
#define Probe_main_Probe_FILTERS_0_STATUS_RSPEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_STATUS_RSPEN_SHIFT)) & Probe_main_Probe_FILTERS_0_STATUS_RSPEN_MASK)
/*! @} */

/*! @name FILTERS_0_LENGTH - Filter n Length */
/*! @{ */

#define Probe_main_Probe_FILTERS_0_LENGTH_FILTERS_0_LENGTH_MASK (0xFU)
#define Probe_main_Probe_FILTERS_0_LENGTH_FILTERS_0_LENGTH_SHIFT (0U)
/*! FILTERS_0_LENGTH - Length */
#define Probe_main_Probe_FILTERS_0_LENGTH_FILTERS_0_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_0_LENGTH_FILTERS_0_LENGTH_SHIFT)) & Probe_main_Probe_FILTERS_0_LENGTH_FILTERS_0_LENGTH_MASK)
/*! @} */

/*! @name PROBE_MAIN_PROBE_FILTERS_0_URGENCY -  */
/*! @{ */

#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_0_URGENCY_FILTERS_0_URGENCY_MASK (0x3U)
#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_0_URGENCY_FILTERS_0_URGENCY_SHIFT (0U)
#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_0_URGENCY_FILTERS_0_URGENCY(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_0_URGENCY_FILTERS_0_URGENCY_SHIFT)) & Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_0_URGENCY_FILTERS_0_URGENCY_MASK)
/*! @} */

/*! @name FILTERS_1_ROUTEIDBASE - Filter n Route ID Base */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_ROUTEIDBASE_FILTERS_ROUTEIDBASE_MASK (0xFFFFFU)
#define Probe_main_Probe_FILTERS_1_ROUTEIDBASE_FILTERS_ROUTEIDBASE_SHIFT (0U)
/*! FILTERS_ROUTEIDBASE - Filter n Route ID Base */
#define Probe_main_Probe_FILTERS_1_ROUTEIDBASE_FILTERS_ROUTEIDBASE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_ROUTEIDBASE_FILTERS_ROUTEIDBASE_SHIFT)) & Probe_main_Probe_FILTERS_1_ROUTEIDBASE_FILTERS_ROUTEIDBASE_MASK)
/*! @} */

/*! @name FILTERS_1_ROUTEIDMASK - Filter n Route ID Mask */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_ROUTEIDMASK_FILTERS_ROUTEIDMASK_MASK (0xFFFFFU)
#define Probe_main_Probe_FILTERS_1_ROUTEIDMASK_FILTERS_ROUTEIDMASK_SHIFT (0U)
/*! FILTERS_ROUTEIDMASK - Filter n Route ID Mask */
#define Probe_main_Probe_FILTERS_1_ROUTEIDMASK_FILTERS_ROUTEIDMASK(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_ROUTEIDMASK_FILTERS_ROUTEIDMASK_SHIFT)) & Probe_main_Probe_FILTERS_1_ROUTEIDMASK_FILTERS_ROUTEIDMASK_MASK)
/*! @} */

/*! @name FILTERS_1_ADDRBASE_LOW - Filter n Addr Base Low */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_MASK (0xFFFFFFFFU)
#define Probe_main_Probe_FILTERS_1_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_SHIFT (0U)
/*! FILTERS_ADDRBASE_LOW - Address LSB register */
#define Probe_main_Probe_FILTERS_1_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_SHIFT)) & Probe_main_Probe_FILTERS_1_ADDRBASE_LOW_FILTERS_ADDRBASE_LOW_MASK)
/*! @} */

/*! @name FILTERS_1_ADDRBASE_HIGH - Filter n Addr Base High */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_MASK (0xFFU)
#define Probe_main_Probe_FILTERS_1_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_SHIFT (0U)
/*! FILTERS_ADDRBASE_HIGH - Address MSB register */
#define Probe_main_Probe_FILTERS_1_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_SHIFT)) & Probe_main_Probe_FILTERS_1_ADDRBASE_HIGH_FILTERS_ADDRBASE_HIGH_MASK)
/*! @} */

/*! @name FILTERS_1_WINDOWSIZE - Filter n Window Size */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_WINDOWSIZE_FILTERS_WINDOWSIZE_MASK (0x3FU)
#define Probe_main_Probe_FILTERS_1_WINDOWSIZE_FILTERS_WINDOWSIZE_SHIFT (0U)
/*! FILTERS_WINDOWSIZE - Window Size */
#define Probe_main_Probe_FILTERS_1_WINDOWSIZE_FILTERS_WINDOWSIZE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_WINDOWSIZE_FILTERS_WINDOWSIZE_SHIFT)) & Probe_main_Probe_FILTERS_1_WINDOWSIZE_FILTERS_WINDOWSIZE_MASK)
/*! @} */

/*! @name FILTERS_1_SECURITYBASE - Filter n Security Base */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_SECURITYBASE_FILTERS_SECURITYBASE_MASK (0x7U)
#define Probe_main_Probe_FILTERS_1_SECURITYBASE_FILTERS_SECURITYBASE_SHIFT (0U)
/*! FILTERS_SECURITYBASE - Security Base */
#define Probe_main_Probe_FILTERS_1_SECURITYBASE_FILTERS_SECURITYBASE(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_SECURITYBASE_FILTERS_SECURITYBASE_SHIFT)) & Probe_main_Probe_FILTERS_1_SECURITYBASE_FILTERS_SECURITYBASE_MASK)
/*! @} */

/*! @name FILTERS_1_SECURITYMASK - Filter n Security Mask */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_SECURITYMASK_FILTERS_1_SECURITYMASK_MASK (0x7U)
#define Probe_main_Probe_FILTERS_1_SECURITYMASK_FILTERS_1_SECURITYMASK_SHIFT (0U)
/*! FILTERS_1_SECURITYMASK - Security Mask */
#define Probe_main_Probe_FILTERS_1_SECURITYMASK_FILTERS_1_SECURITYMASK(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_SECURITYMASK_FILTERS_1_SECURITYMASK_SHIFT)) & Probe_main_Probe_FILTERS_1_SECURITYMASK_FILTERS_1_SECURITYMASK_MASK)
/*! @} */

/*! @name FILTERS_1_OPCODE - Filter n Packet Probe */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_OPCODE_RDEN_MASK (0x1U)
#define Probe_main_Probe_FILTERS_1_OPCODE_RDEN_SHIFT (0U)
#define Probe_main_Probe_FILTERS_1_OPCODE_RDEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_OPCODE_RDEN_SHIFT)) & Probe_main_Probe_FILTERS_1_OPCODE_RDEN_MASK)

#define Probe_main_Probe_FILTERS_1_OPCODE_WREN_MASK (0x2U)
#define Probe_main_Probe_FILTERS_1_OPCODE_WREN_SHIFT (1U)
#define Probe_main_Probe_FILTERS_1_OPCODE_WREN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_OPCODE_WREN_SHIFT)) & Probe_main_Probe_FILTERS_1_OPCODE_WREN_MASK)

#define Probe_main_Probe_FILTERS_1_OPCODE_LOCKEN_MASK (0x4U)
#define Probe_main_Probe_FILTERS_1_OPCODE_LOCKEN_SHIFT (2U)
#define Probe_main_Probe_FILTERS_1_OPCODE_LOCKEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_OPCODE_LOCKEN_SHIFT)) & Probe_main_Probe_FILTERS_1_OPCODE_LOCKEN_MASK)

#define Probe_main_Probe_FILTERS_1_OPCODE_URGEN_MASK (0x8U)
#define Probe_main_Probe_FILTERS_1_OPCODE_URGEN_SHIFT (3U)
#define Probe_main_Probe_FILTERS_1_OPCODE_URGEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_OPCODE_URGEN_SHIFT)) & Probe_main_Probe_FILTERS_1_OPCODE_URGEN_MASK)
/*! @} */

/*! @name FILTERS_1_STATUS - Filter n Status */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_STATUS_REQEN_MASK (0x1U)
#define Probe_main_Probe_FILTERS_1_STATUS_REQEN_SHIFT (0U)
#define Probe_main_Probe_FILTERS_1_STATUS_REQEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_STATUS_REQEN_SHIFT)) & Probe_main_Probe_FILTERS_1_STATUS_REQEN_MASK)

#define Probe_main_Probe_FILTERS_1_STATUS_RSPEN_MASK (0x2U)
#define Probe_main_Probe_FILTERS_1_STATUS_RSPEN_SHIFT (1U)
#define Probe_main_Probe_FILTERS_1_STATUS_RSPEN(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_STATUS_RSPEN_SHIFT)) & Probe_main_Probe_FILTERS_1_STATUS_RSPEN_MASK)
/*! @} */

/*! @name FILTERS_1_LENGTH - Filter n Length */
/*! @{ */

#define Probe_main_Probe_FILTERS_1_LENGTH_FILTERS_1_LENGTH_MASK (0xFU)
#define Probe_main_Probe_FILTERS_1_LENGTH_FILTERS_1_LENGTH_SHIFT (0U)
/*! FILTERS_1_LENGTH - Length */
#define Probe_main_Probe_FILTERS_1_LENGTH_FILTERS_1_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_FILTERS_1_LENGTH_FILTERS_1_LENGTH_SHIFT)) & Probe_main_Probe_FILTERS_1_LENGTH_FILTERS_1_LENGTH_MASK)
/*! @} */

/*! @name PROBE_MAIN_PROBE_FILTERS_1_URGENCY -  */
/*! @{ */

#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_1_URGENCY_FILTERS_1_URGENCY_MASK (0x3U)
#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_1_URGENCY_FILTERS_1_URGENCY_SHIFT (0U)
#define Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_1_URGENCY_FILTERS_1_URGENCY(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_1_URGENCY_FILTERS_1_URGENCY_SHIFT)) & Probe_main_Probe_PROBE_MAIN_PROBE_FILTERS_1_URGENCY_FILTERS_1_URGENCY_MASK)
/*! @} */

/*! @name PORTSEL - Counters n Port Select */
/*! @{ */

#define Probe_main_Probe_PORTSEL_COUNTERS_PORTSEL_MASK (0x1U)
#define Probe_main_Probe_PORTSEL_COUNTERS_PORTSEL_SHIFT (0U)
/*! COUNTERS_PORTSEL - Port Select */
#define Probe_main_Probe_PORTSEL_COUNTERS_PORTSEL(x) (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_PORTSEL_COUNTERS_PORTSEL_SHIFT)) & Probe_main_Probe_PORTSEL_COUNTERS_PORTSEL_MASK)
/*! @} */

/* The count of Probe_main_Probe_PORTSEL */
#define Probe_main_Probe_PORTSEL_COUNT           (10U)

/*! @name SRC - Counters n Source */
/*! @{ */

#define Probe_main_Probe_SRC_INTEVENT_MASK       (0x1FU)
#define Probe_main_Probe_SRC_INTEVENT_SHIFT      (0U)
/*! INTEVENT
 *  0b00000..the counter is disabled.
 *  0b00001..counts Idle cycles (Vld=0 out of a packet).
 *  0b00010..counts effective transfer cycles (Vld=1 and Rdy=1).
 *  0b00011..counts busy cycles (Vld=1 and Rdy=0).
 *  0b00100..counts wait cycles (Vld=0 inside a packet).
 *  0b00101..counts locked-idle cycles (Vld=0 out of a packet and inside a Lock).
 *  0b00110..counts packets (Vld=1 and Head=1 and Rdy=1).
 *  0b00111..counts the packet candidates after the LUT (can be used also as "always" count).
 *  0b01000..counts the total number of bytes (count += 2**Len).
 *  0b01001..counts the cycles where pressure level > 0 (Press[0]=1).
 *  0b01010..counts the cycles where pressure level > 1 (Press[1]=1).
 *  0b01011..counts the cycles where pressure level > 2 (Press[2]=1).
 *  0b01100..counts the packet candidates after the Filter 0.
 *  0b01101..counts the packet candidates after the Filter 1.
 *  0b01110..counts the packet candidates after the Filter 2.
 *  0b01111..counts the packet candidates after the Filter 3.
 *  0b10000..counts the wrap-arround of the counter 2N in the counter 2N+1 (OFF for counter 2N).
 *  0b10001..counts the packet enabled byte on each LUT hit.
 *  0b10010..counts the packet len in byte unit on each LUT hit.
 *  0b10011..counts the packet enabled byte on each FILT_i hit (connected only counter idx = i % nFilter).
 *  0b10100..counts the packet len in byte unit on each FILT_i hit (connected only counter idx = i % nFilter).
 *  0b10101..counts the cycles where pressure level > 0 (Press[3]=1).
 *  0b10110..counts the cycles where pressure level > 0 (Press[4]=1).
 *  0b10111..counts the cycles where pressure level > 0 (Press[5]=1).
 *  0b11000..counts the cycles where pressure level > 0 (Press[6]=1).
 *  0b11001..reserved
 *  0b11010..reserved
 *  0b11011..reserved
 *  0b11100..reserved
 *  0b11101..reserved
 *  0b11110..reserved
 *  0b11111..reserved
 */
#define Probe_main_Probe_SRC_INTEVENT(x)         (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_SRC_INTEVENT_SHIFT)) & Probe_main_Probe_SRC_INTEVENT_MASK)
/*! @} */

/* The count of Probe_main_Probe_SRC */
#define Probe_main_Probe_SRC_COUNT               (10U)

/*! @name VAL - Counters n Value */
/*! @{ */

#define Probe_main_Probe_VAL_COUNTERS_VAL_MASK   (0xFFFFFU)
#define Probe_main_Probe_VAL_COUNTERS_VAL_SHIFT  (0U)
/*! COUNTERS_VAL - Value */
#define Probe_main_Probe_VAL_COUNTERS_VAL(x)     (((uint32_t)(((uint32_t)(x)) << Probe_main_Probe_VAL_COUNTERS_VAL_SHIFT)) & Probe_main_Probe_VAL_COUNTERS_VAL_MASK)
/*! @} */

/* The count of Probe_main_Probe_VAL */
#define Probe_main_Probe_VAL_COUNT               (10U)


/*!
 * @}
 */ /* end of group Probe_main_Probe_Register_Masks */


/*!
 * @}
 */ /* end of group Probe_main_Probe_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_PROBE_MAIN_PROBE_H_ */

