[1] N. Bell, S. Dalton, and L. N. Olson, “Exposing Fine-Grained
Parallelism in Algebraic Multigrid Methods,” SIAM Journal
on Scientific Computing, vol. 34, no. 4, pp. C123—C152, 2012.
[2] S. Van Dongen, “Graph Clustering Via a Discrete Uncoupling
Process,” SIAM Journal on Matrix Analysis and Applications,
vol. 30, no. 1, pp. 121-141, 2008.
[3] A. Bulug and J. R. Gilbert, “The Combinatorial BLAS:
Design, implementation, and applications,” International
Journal of High Performance Computing Applications, 2011.
[4] P. D. Sulatycke and K. Ghose, “Caching-efficient
multithreaded fast multiplication of sparse matrices,’ in
12th International Parallel Processing Symposium. EEE
Computer Society, 1998, pp. 117-123.
[5] N. Bell and M. Garland, “Implementing Sparse MatrixVector Multiplication on Throughput-Oriented Processors,”
in Proceedings of the Conference on High Performance
Computing Networking, Storage and Analysis, no. 18. ACM,
2009.
[6] A. Ashari, N. Sedaghati, J. Eisenlohr, S. Parthasarath, and
P. Sadayappan, “Fast Sparse Matrix-Vector Multiplication
on GPUs for Graph Applications,” in SC14: International
Conference for High Performance Computing, Networking,
Storage and Analysis, Nov 2014, pp. 781-792.
[7] J. Greathouse and M. Daga, “Efficient Sparse Matrix-Vector
Multiplication on GPUs Using the CSR Storage Format,”
in SC14: International Conference for High Performance
Computing, Networking, Storage and Analysis, Nov 2014, pp.
769-780.
[8] K. Matam, S. R. K. B. Indarapu, and K. Kothapalli, “Sparse
Matrix-Matrix Multiplication on Modern Architectures,” in
2012 19th International Conference on High Performance
Computing (HiPC). YEEE, 2012, pp. 1-10.
[9] T. Davis, “The University of Florida Sparse Matrix
Collection.” [Online]. Available: http://www.cise.ufl.edu/
research/sparse/matrices

[10] R. Nishtala, R. W. Vuduc, J. W. Demmel, and K. A.
Yelick, “When cache blocking of sparse matrix vector
multiply works and why,” Applicable Algebra in Engineering,
Communication and Computing, vol. 18, no. 3, pp. 297-311,
2007.

[11] V. Karakasis, G. Goumas, and N. Koziris, “Perfomance
Models for Blocked Sparse Matrix-Vector Multiplication
kernels,” in ICPP’09: International Conference on Parallel
Processing. YEEE, 2009, pp. 356-364.

[12] S. Yan, C. Li, Y. Zhang, and H. Zhou, “yaSpMV: Yet Another
SpMV Framework on GPUs,” in Proceedings of the 19th
ACM SIGPLAN Symposium on Principles and Practice of
Parallel Programming, ser. PPoPP °14. ACM, 2014, pp.
107-118.
[13] M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R.

Bishop, “A Unified Sparse Matrix Data Format for Efficient
General Sparse Matrix-Vector Multiplication on Modern
Processors with Wide SIMD Units”’ SIAM Journal on
Scientific Computing, vol. 36, no. 5, pp. C401-C423, 2014.

[14] S. Dalton, L. Olson, and N. Bell, “Optimizing sparse matrix—
matrix multiplication for the gpu,’ ACM Transactions on
Mathematical Software (TOMS), vol. 41, no. 4, p. 25, 2015.

[15] NVIDIA, “NVIDIA CUDA Sparse Matrix Library
(cuSPARSE).” [Online]. Available: https://developer.nvidia.
com/cusparse

[16] S. Dalton, N. Bell, L. Olson, and M. Garland, “Cusp:
Generic Parallel Algorithms for Sparse Matrix and Graph
Computations Ver.0.5.1,’ 2014. [Online]. Available: http:
//cusplibrary.github.io/

[17] W. Liu and B. Vinter, “An Efficient GPU General Sparse
Matrix-Matrix Multiplication for Irregular Data,” in 2014
IEEE 28th International Parallel and Distributed Processing
Symposium, May 2014, pp. 370-381.

[18] J. Demouth, “Sparse Matrix-Matrix Multiplication on the
GPU,” in GPU Technology Conference, 2012.

[19] F. Gremse, A. Hofter, L. O. Schwen, F. Kiessling,
and U. Naumann, “GPU-Accelerated Sparse Matrix-Matrix
Multiplication by Iterative Row Merging,’ SIAM Journal on
Scientific Computing, vol. 37, no. 1, pp. C54—-C71, 2015.

[20] P. N. Q. Anh, R. Fan, and Y. Wen, “Balanced Hashing and
Efficient GPU Sparse General Matrix-Matrix Multiplication,”
in Proceedings of the 2016 International Conference on
Supercomputing, ser. ICS ’16, vol. 1. New York, NY, USA:
ACM, 2016, pp. 36:1-36:12.