
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14428 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.426 ; gain = 98.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [E:/K.O/Indivudual Projects/UART_ME/UART/UART.v:1]
INFO: [Synth 8-6157] synthesizing module 'TX_TOP' [E:/K.O/Indivudual Projects/UART_ME/TX/TX_TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'TX_FSM' [E:/K.O/Indivudual Projects/UART_ME/TX/TX_FSM.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b010 
	Parameter STOP bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'TX_FSM' (1#1) [E:/K.O/Indivudual Projects/UART_ME/TX/TX_FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'TX_mux' [E:/K.O/Indivudual Projects/UART_ME/TX/TX_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TX_mux' (2#1) [E:/K.O/Indivudual Projects/UART_ME/TX/TX_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'TX_PARITY' [E:/K.O/Indivudual Projects/UART_ME/TX/TX_PARITY.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TX_PARITY' (3#1) [E:/K.O/Indivudual Projects/UART_ME/TX/TX_PARITY.v:1]
INFO: [Synth 8-6157] synthesizing module 'TX_Serializer' [E:/K.O/Indivudual Projects/UART_ME/TX/Serializer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TX_Serializer' (4#1) [E:/K.O/Indivudual Projects/UART_ME/TX/Serializer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TX_TOP' (5#1) [E:/K.O/Indivudual Projects/UART_ME/TX/TX_TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_TOP' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_data_sampling' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_data_sampling.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_data_sampling' (6#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_data_sampling.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_deserializer' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_deserializer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_deserializer' (7#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_deserializer.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_edge_counter' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_edge_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_edge_counter' (8#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_edge_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_FSM' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_FSM.v:1]
	Parameter IDEL bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b010 
	Parameter STOP bound to: 3'b110 
	Parameter CHK bound to: 3'b111 
	Parameter VALID bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'RX_FSM' (9#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_parity_check' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_parity_check.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_parity_check' (10#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_parity_check.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_stop_chk' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_stop_chk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_stop_chk' (11#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_stop_chk.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX_start_chk' [E:/K.O/Indivudual Projects/UART_ME/RX/RX_start_chk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_start_chk' (12#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_start_chk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RX_TOP' (13#1) [E:/K.O/Indivudual Projects/UART_ME/RX/RX_TOP.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART' (14#1) [E:/K.O/Indivudual Projects/UART_ME/UART/UART.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 152.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 152.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 152.812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'TX_FSM'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ser_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'RX_FSM'
INFO: [Synth 8-5544] ROM "par_chk_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stp_chk_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deser_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              011
                  PARITY |                              011 |                              010
                    STOP |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'TX_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                            00001 |                              000
                   START |                            00010 |                              001
                    DATA |                            00100 |                              011
                  PARITY |                            01000 |                              010
                    STOP |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'RX_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 152.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	                8 Bit    Wide XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module TX_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module TX_PARITY 
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TX_Serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TX_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RX_data_sampling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module RX_deserializer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RX_edge_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RX_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
Module RX_parity_check 
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design UART has unconnected port RX_Prescale[4]
WARNING: [Synth 8-3331] design UART has unconnected port RX_Prescale[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 549.465 ; gain = 291.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 549.465 ; gain = 291.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     5|
|5     |LUT4 |    17|
|6     |LUT5 |    11|
|7     |LUT6 |    22|
|8     |FDCE |    38|
|9     |FDPE |     1|
|10    |IBUF |    19|
|11    |OBUF |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   133|
|2     |  RX     |RX_TOP           |    68|
|3     |    M0   |RX_data_sampling |     8|
|4     |    M1   |RX_deserializer  |    12|
|5     |    M2   |RX_edge_counter  |    37|
|6     |    M3   |RX_FSM           |    11|
|7     |  TX     |TX_TOP           |    32|
|8     |    M1   |TX_FSM           |    14|
|9     |    M4   |TX_Serializer    |     8|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 550.023 ; gain = 292.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 670.562 ; gain = 425.547
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/K.O/Indivudual Projects/UART_ME/FPGA_implemintation/FPGA_implemintation.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 670.562 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 13:23:18 2024...
