module top(
    input wire clk,
    input wire rst,
    output wire [127:0] TRACE_tdata,
    output wire TRACE_tvalid,
    input wire TRACE_tready,
    output wire TRACE_tlast,
    input wire[63:0] MEM_tdata,
    input wire MEM_tvalid,
    output wire MEM_tready,
    input wire MEM_tlast
);


endmodule
