{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635306615678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635306615678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 23:50:15 2021 " "Processing started: Tue Oct 26 23:50:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635306615678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635306615678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part5 -c Lab3_Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_Part5 -c Lab3_Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635306615678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635306616119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635306616120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_part5-struct " "Found design unit 1: Lab3_part5-struct" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_part5 " "Found entity 1: Lab3_part5" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635306625245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_Part5 " "Elaborating entity \"Lab3_Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635306625279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nB Lab3_Part5.vhd(34) " "Verilog HDL or VHDL warning at Lab3_Part5.vhd(34): object \"nB\" assigned a value but never read" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635306625280 "|Lab3_Part5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nC Lab3_Part5.vhd(34) " "Verilog HDL or VHDL warning at Lab3_Part5.vhd(34): object \"nC\" assigned a value but never read" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635306625280 "|Lab3_Part5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] Lab3_Part5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at Lab3_Part5.vhd(9)" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635306625281 "|Lab3_Part5"}
{ "Warning" "WSGN_SEARCH_FILE" "inv_1.vhd 2 1 " "Using design file inv_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_1-Behavioral " "Found design unit 1: inv_1-Behavioral" {  } { { "inv_1.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/inv_1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625301 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_1 " "Found entity 1: inv_1" {  } { { "inv_1.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/inv_1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635306625301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_1 inv_1:U0 " "Elaborating entity \"inv_1\" for hierarchy \"inv_1:U0\"" {  } { { "Lab3_Part5.vhd" "U0" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635306625302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_3.vhd 2 1 " "Using design file and_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-Behavioral " "Found design unit 1: and_3-Behavioral" {  } { { "and_3.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/and_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625323 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/and_3.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635306625323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 and_3:U4 " "Elaborating entity \"and_3\" for hierarchy \"and_3:U4\"" {  } { { "Lab3_Part5.vhd" "U4" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635306625323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_2.vhd 2 1 " "Using design file and_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-Behavioral " "Found design unit 1: and_2-Behavioral" {  } { { "and_2.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/and_2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625342 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/and_2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635306625342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:U6 " "Elaborating entity \"and_2\" for hierarchy \"and_2:U6\"" {  } { { "Lab3_Part5.vhd" "U6" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635306625343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_3.vhd 2 1 " "Using design file or_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-Behavioral " "Found design unit 1: or_3-Behavioral" {  } { { "or_3.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/or_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625362 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/or_3.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635306625362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635306625362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 or_3:U7 " "Elaborating entity \"or_3\" for hierarchy \"or_3:U7\"" {  } { { "Lab3_Part5.vhd" "U7" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635306625362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab3_Part5.vhd" "" { Text "C:/Users/Beast/OneDrive/Desktop/Quartus Projects/Lab3/Part5/Lab3_Part5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635306625805 "|Lab3_part5|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635306625805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635306625874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635306626325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635306626325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635306626357 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635306626357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635306626357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635306626357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635306626375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 23:50:26 2021 " "Processing ended: Tue Oct 26 23:50:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635306626375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635306626375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635306626375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635306626375 ""}
