

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3'
================================================================
* Date:           Fri Apr 19 10:54:42 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10346|    10346|  0.103 ms|  0.103 ms|  10346|  10346|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3  |    10344|    10344|        14|          1|          1|  10332|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 17 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 18 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 22 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43"   --->   Operation 23 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 24 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i8 %zext_ln43_read"   --->   Operation 25 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten37"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln43 = store i2 0, i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 28 'store' 'store_ln43' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten24"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 0, i6 %h" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 30 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 0, i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 31 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i13 %indvar_flatten24" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 33 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i14 %indvar_flatten37" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 34 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.98ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten37_load, i14 10332" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 36 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.98ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten37_load, i14 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 37 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc37.i, void %VITIS_LOOP_31_2.i.preheader.exitStub" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 38 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 39 'load' 'w_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 40 'load' 'c_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%add_ln43 = add i2 %c_load, i2 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 41 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%icmp_ln44 = icmp_eq  i13 %indvar_flatten24_load, i13 3444" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 42 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln43 = xor i1 %icmp_ln44, i1 1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 43 'xor' 'xor_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.89ns)   --->   "%icmp_ln45 = icmp_eq  i7 %w_load, i7 82" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 44 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %icmp_ln45, i1 %xor_ln43" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 45 'and' 'and_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.26ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i2 %add_ln43, i2 %c_load" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 46 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln43, i1 %icmp_ln44" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 47 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i7 0, i7 %w_load" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 48 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i2 %select_ln43_1" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 49 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.08ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 50 'mul' 'empty_35' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [11/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 51 'urem' 'urem_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %select_ln44, i7 1" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 52 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%add_ln44_1 = add i13 %indvar_flatten24_load, i13 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 53 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i13 1, i13 %add_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 54 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln43 = store i14 %add_ln43_1, i14 %indvar_flatten37" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 55 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln43 = store i2 %select_ln43_1, i2 %c" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 56 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln44 = store i13 %select_ln44_2, i13 %indvar_flatten24" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 57 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.48>
ST_2 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 %add_ln45, i7 %w" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 58 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 59 'load' 'h_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i6 0, i6 %h_load" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 60 'select' 'select_ln43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln44 = add i6 %select_ln43, i6 1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 61 'add' 'add_ln44' <Predicate = (and_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.44ns)   --->   "%select_ln44_1 = select i1 %and_ln43, i6 %add_ln44, i6 %select_ln43" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 62 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [2/3] (1.08ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 63 'mul' 'empty_35' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [10/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 64 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [10/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 65 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 %select_ln44_1, i6 %h" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 66 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body8.i" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 67 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%empty_35 = mul i18 %zext_ln43_1, i18 51200" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 68 'mul' 'empty_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 69 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i6 %select_ln44_1" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 70 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.17ns)   --->   "%mul_ln44 = mul i13 %zext_ln44_1, i13 86" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 71 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln44, i32 8, i32 12" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [9/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 73 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 %tmp, i2 %tmp, i3 0"   --->   Operation 74 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2"   --->   Operation 75 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.88ns)   --->   "%tmp3 = add i7 %zext_ln44, i7 127" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 76 'add' 'tmp3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 77 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.89ns)   --->   "%empty_36 = add i9 %tmp3_cast, i9 %tmp2_cast" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 78 'add' 'empty_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %empty_36, i6 0" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 79 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i15 %p_shl5" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 80 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%tmp4 = add i18 %p_shl5_cast, i18 %empty_35" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 81 'add' 'tmp4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [9/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 82 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln43_1, i4 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %tmp_s" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 84 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln43_1, i1 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i3 %tmp_7" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 86 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.88ns)   --->   "%sub_ln50 = sub i7 %zext_ln50, i7 %zext_ln50_1" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 87 'sub' 'sub_ln50' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i7 %sub_ln50" [ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i5 %tmp_9" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 89 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.89ns)   --->   "%add_ln50 = add i8 %sext_ln43, i8 %zext_ln50_2" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 90 'add' 'add_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i8 %add_ln50" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 91 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln50, i5 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 92 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln50, i2 0" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 93 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i10 %tmp_11" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 94 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln50_1 = sub i11 %tmp_10, i11 %sext_ln50" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 95 'sub' 'sub_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [8/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 96 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_36, i8 0" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 97 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i17 %p_shl4" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 98 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/2] (0.83ns) (root node of the DSP)   --->   "%tmp4 = add i18 %p_shl5_cast, i18 %empty_35" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 99 'add' 'tmp4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (1.03ns)   --->   "%add_ln48 = add i18 %tmp4, i18 %p_shl4_cast" [ultra96ms2_418/utils.cpp:48->ultra96ms2_418/main_func.cpp:58]   --->   Operation 100 'add' 'add_ln48' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.92ns)   --->   "%empty_37 = icmp_ugt  i9 %empty_36, i9 159" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 101 'icmp' 'empty_37' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %select_ln44" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 102 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %select_ln44" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 103 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.08ns)   --->   "%mul_ln45 = mul i15 %zext_ln45_1, i15 171" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 104 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln45, i32 9, i32 14" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 105 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i6 %tmp_12" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 106 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i11 %sub_ln50_1, i11 %zext_ln50_3" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 107 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [8/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 108 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.89ns)   --->   "%add_ln47 = add i8 %zext_ln45, i8 255" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 109 'add' 'add_ln47' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i8 %add_ln47" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 110 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.90ns)   --->   "%add_ln47_1 = add i10 %sext_ln47, i10 %zext_ln43_cast" [ultra96ms2_418/utils.cpp:47->ultra96ms2_418/main_func.cpp:58]   --->   Operation 111 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i10 %add_ln47_1" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 112 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.93ns)   --->   "%icmp_ln49 = icmp_ugt  i10 %add_ln47_1, i10 319" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 113 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.33ns)   --->   "%or_ln49 = or i1 %icmp_ln49, i1 %empty_37" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 114 'or' 'or_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %or_ln49, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [ultra96ms2_418/utils.cpp:49->ultra96ms2_418/main_func.cpp:58]   --->   Operation 115 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.03ns)   --->   "%add_ln53_1 = add i18 %add_ln48, i18 %sext_ln49" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 116 'add' 'add_ln53_1' <Predicate = (!or_ln49)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %add_ln53_1, i1 0" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 117 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i19 %shl_ln" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 118 'zext' 'zext_ln53' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.47ns)   --->   "%add_ln53 = add i64 %zext_ln53, i64 %input_feature_map_read" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 119 'add' 'add_ln53' <Predicate = (!or_ln49)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53, i32 1, i32 63" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 120 'partselect' 'trunc_ln6' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i63 %trunc_ln6" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 121 'sext' 'sext_ln53' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln53" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 122 'getelementptr' 'fm_addr' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!or_ln49)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.i8" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 124 'br' 'br_ln50' <Predicate = (or_ln49)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [7/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 125 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [7/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 126 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [8/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 127 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 128 [6/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 128 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [6/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 129 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [7/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 130 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 131 [5/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 131 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [5/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 132 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [6/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 133 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 134 [4/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 134 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [4/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 135 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [5/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 136 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 137 [3/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 137 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [3/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 138 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [4/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 139 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 140 [2/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 140 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [2/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 141 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [3/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 142 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10332, i64 10332, i64 10332"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/10] (1.53ns)   --->   "%urem_ln44 = urem i6 %select_ln44_1, i6 3" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 145 'urem' 'urem_ln44' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i2 %urem_ln44" [ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58]   --->   Operation 146 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 147 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i11 %add_ln50_1" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 148 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 149 'getelementptr' 'inBuffer3x3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 150 'getelementptr' 'inBuffer3x3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 151 'getelementptr' 'inBuffer3x3_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 152 'getelementptr' 'inBuffer3x3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 153 'getelementptr' 'inBuffer3x3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 154 'getelementptr' 'inBuffer3x3_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 155 'getelementptr' 'inBuffer3x3_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 156 'getelementptr' 'inBuffer3x3_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln50_4" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 157 'getelementptr' 'inBuffer3x3_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/11] (1.84ns)   --->   "%urem_ln45 = urem i7 %select_ln44, i7 3" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 158 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i2 %urem_ln45" [ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58]   --->   Operation 159 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [2/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 160 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2, i2 0, void %arrayidx2548.i.case.0, i2 1, void %arrayidx2548.i.case.1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 161 'switch' 'switch_ln53' <Predicate = (!or_ln49)> <Delay = 1.03>
ST_12 : Operation 162 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2159, i2 0, void %arrayidx2548.i.case.0157, i2 1, void %arrayidx2548.i.case.1158" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 162 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1)> <Delay = 1.03>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 163 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2154, i2 0, void %arrayidx2548.i.case.0152, i2 1, void %arrayidx2548.i.case.1153" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 164 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0)> <Delay = 1.03>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 165 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.03ns)   --->   "%switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2164, i2 0, void %arrayidx2548.i.case.0162, i2 1, void %arrayidx2548.i.case.1163" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 166 'switch' 'switch_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 1.03>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 167 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2168, i2 0, void %arrayidx2548.i.case.0166, i2 1, void %arrayidx2548.i.case.1167" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 168 'switch' 'switch_ln50' <Predicate = (or_ln49)> <Delay = 1.03>
ST_12 : Operation 169 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2178, i2 0, void %arrayidx2548.i.case.0176, i2 1, void %arrayidx2548.i.case.1177" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 169 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1)> <Delay = 1.03>
ST_12 : Operation 170 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 170 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 171 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 172 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 173 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 174 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit175" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 175 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 176 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 1)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2173, i2 0, void %arrayidx2548.i.case.0171, i2 1, void %arrayidx2548.i.case.1172" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 177 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0)> <Delay = 1.03>
ST_12 : Operation 178 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 178 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 179 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 180 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 181 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 182 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit170" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 183 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 184 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 == 0)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.03ns)   --->   "%switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2183, i2 0, void %arrayidx2548.i.case.0181, i2 1, void %arrayidx2548.i.case.1182" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 185 'switch' 'switch_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 1.03>
ST_12 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 186 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 187 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 188 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 189 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (1.35ns)   --->   "%store_ln50 = store i16 0, i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 190 'store' 'store_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit180" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 191 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2548.i.exit165" [ultra96ms2_418/utils.cpp:50->ultra96ms2_418/main_func.cpp:58]   --->   Operation 192 'br' 'br_ln50' <Predicate = (or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 193 [1/8] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 193 'readreq' 'fm_load_req' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 194 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 194 'read' 'fm_addr_read' <Predicate = (!or_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 213 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 195 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 195 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 196 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 197 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 198 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 199 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit156" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 200 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 201 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 202 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 203 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 204 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 205 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit151" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 206 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 == 0 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 207 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 208 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 1)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 209 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 210 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 == 0)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (1.35ns)   --->   "%store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 211 'store' 'store_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx2548.i.exit161" [ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58]   --->   Operation 212 'br' 'br_ln53' <Predicate = (!or_ln49 & trunc_ln44 != 0 & trunc_ln44 != 1 & trunc_ln45 != 0 & trunc_ln45 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 14 bit ('indvar_flatten37') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten37' [24]  (0.489 ns)

 <State 2>: 3.572ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten24_load', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) on local variable 'indvar_flatten24' [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [44]  (0.975 ns)
	'xor' operation 1 bit ('xor_ln43', ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58) [46]  (0.000 ns)
	'and' operation 1 bit ('and_ln43', ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58) [48]  (0.331 ns)
	'or' operation 1 bit ('or_ln44', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [51]  (0.000 ns)
	'select' operation 7 bit ('select_ln44', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [52]  (0.420 ns)
	'urem' operation 2 bit ('urem_ln45', ultra96ms2_418/utils.cpp:45->ultra96ms2_418/main_func.cpp:58) [104]  (1.846 ns)

 <State 3>: 3.301ns
The critical path consists of the following:
	'load' operation 6 bit ('h_load', ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58) on local variable 'h', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58 [39]  (0.000 ns)
	'select' operation 6 bit ('select_ln43', ultra96ms2_418/utils.cpp:43->ultra96ms2_418/main_func.cpp:58) [45]  (0.440 ns)
	'add' operation 6 bit ('add_ln44', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [50]  (0.887 ns)
	'select' operation 6 bit ('select_ln44_1', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [53]  (0.440 ns)
	'urem' operation 2 bit ('urem_ln44', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [73]  (1.534 ns)

 <State 4>: 2.616ns
The critical path consists of the following:
	'add' operation 7 bit ('tmp3', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [77]  (0.887 ns)
	'add' operation 9 bit ('empty_36', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [79]  (0.897 ns)
	'add' operation 18 bit of DSP[84] ('tmp4', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [84]  (0.831 ns)

 <State 5>: 4.380ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[84] ('tmp4', ultra96ms2_418/utils.cpp:44->ultra96ms2_418/main_func.cpp:58) [84]  (0.831 ns)
	'add' operation 18 bit ('add_ln48', ultra96ms2_418/utils.cpp:48->ultra96ms2_418/main_func.cpp:58) [85]  (1.039 ns)
	'add' operation 18 bit ('add_ln53_1', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [114]  (1.039 ns)
	'add' operation 64 bit ('add_ln53', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [117]  (1.470 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('fm_load_req', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [121]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('fm_addr_read', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) on port 'fm' (ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) [122]  (7.300 ns)

 <State 15>: 1.352ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln53', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58) of variable 'fm_addr_read', ultra96ms2_418/utils.cpp:53->ultra96ms2_418/main_func.cpp:58 on array 'inBuffer3x3_1_1' [127]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
