0.6
2018.3
Dec  7 2018
00:33:28
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.sim/sim_1/synth/timing/xsim/tb_FSMminCode_time_synth.v,1715016765,verilog,,D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMminCode.v,,FSMminCode;glbl,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMminCode.v,1714997584,verilog,,,,tb_FSMminCode,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sim_1/new/tb_FSMoneHot.v,1715002009,verilog,,,,tb_FSMoneHot,,,,,,,,
