
*** Running vivado
    with args -log pid_only_wrapper_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_only_wrapper_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_only_wrapper_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1121.266 ; gain = 190.086 ; free physical = 2542 ; free virtual = 12987
INFO: [Synth 8-638] synthesizing module 'pid_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ip/pid_only_wrapper_processing_system7_0_0/synth/pid_only_wrapper_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ip/pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ip/pid_only_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'pid_only_wrapper_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ip/pid_only_wrapper_processing_system7_0_0/synth/pid_only_wrapper_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1161.734 ; gain = 230.555 ; free physical = 2417 ; free virtual = 12862
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1161.734 ; gain = 230.555 ; free physical = 2405 ; free virtual = 12850
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1426.410 ; gain = 0.000 ; free physical = 1906 ; free virtual = 12368
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1426.410 ; gain = 495.230 ; free physical = 1721 ; free virtual = 12244
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1426.410 ; gain = 495.230 ; free physical = 1721 ; free virtual = 12244
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1426.410 ; gain = 495.230 ; free physical = 1721 ; free virtual = 12244
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 1426.410 ; gain = 495.230 ; free physical = 1714 ; free virtual = 12237
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 1434.418 ; gain = 503.238 ; free physical = 1699 ; free virtual = 12220
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1625.418 ; gain = 694.238 ; free physical = 1982 ; free virtual = 12506
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1645.426 ; gain = 714.246 ; free physical = 1962 ; free virtual = 12486
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1946 ; free virtual = 12470
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1921 ; free virtual = 12446
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1665.434 ; gain = 628.750 ; free physical = 1910 ; free virtual = 12435
