// Seed: 479234335
module module_0;
  id_1(
      (1'b0), id_2, 1
  );
  assign module_1.type_12 = 0;
  wire id_3;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9#(
        .id_20(1),
        .id_21(-1)
    ),
    input uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input supply1 void id_15,
    output tri0 id_16,
    output tri1 id_17,
    input wire id_18
);
  wire id_22;
  module_0 modCall_1 ();
  assign id_9 = id_5;
endmodule
