lbl_80B1DCA4:
/* 80B1DCA4 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80B1DCA8 00000004  7C 08 02 A6 */	mflr r0
/* 80B1DCAC 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80B1DCB0 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80B1DCB4 00000010  7C 7F 1B 79 */	or. r31, r3, r3
/* 80B1DCB8 00000014  41 82 00 1C */	beq lbl_80B1DCD4
/* 80B1DCBC 00000018  3C A0 00 00 */	lis r5, __vt__10cCcD_GStts@ha /* 80B1E4DC */
/* 80B1DCC0 0000001C  38 05 00 00 */	addi r0, r5, __vt__10cCcD_GStts@l /* 80B1E4DC */
/* 80B1DCC4 00000020  90 1F 00 00 */	stw r0, 0(r31)
/* 80B1DCC8 00000024  7C 80 07 35 */	extsh. r0, r4
/* 80B1DCCC 00000028  40 81 00 08 */	ble lbl_80B1DCD4
/* 80B1DCD0 0000002C  4B FF 68 C9 */	bl __dl__FPv
lbl_80B1DCD4:
/* 80B1DCD4 00000000  7F E3 FB 78 */	mr r3, r31
/* 80B1DCD8 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80B1DCDC 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80B1DCE0 0000000C  7C 08 03 A6 */	mtlr r0
/* 80B1DCE4 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 80B1DCE8 00000014  4E 80 00 20 */	blr 
