Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Nov 25 13:23:25 2016
| Host         : tlf44.see.ed.ac.uk running 64-bit Scientific Linux release 7.2 (Nitrogen)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_X_reg[1][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[0].SnakeState_Y_reg[1][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_X_reg[11][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[10].SnakeState_Y_reg[11][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_X_reg[12][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[11].SnakeState_Y_reg[12][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_X_reg[13][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[12].SnakeState_Y_reg[13][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_X_reg[14][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[13].SnakeState_Y_reg[14][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_X_reg[15][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[14].SnakeState_Y_reg[15][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_X_reg[16][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[15].SnakeState_Y_reg[16][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_X_reg[17][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[16].SnakeState_Y_reg[17][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_X_reg[18][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[17].SnakeState_Y_reg[18][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_X_reg[19][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[18].SnakeState_Y_reg[19][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_X_reg[20][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[19].SnakeState_Y_reg[20][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_X_reg[2][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[1].SnakeState_Y_reg[2][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_X_reg[21][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[20].SnakeState_Y_reg[21][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_X_reg[22][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[21].SnakeState_Y_reg[22][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_X_reg[23][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[22].SnakeState_Y_reg[23][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_X_reg[24][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[23].SnakeState_Y_reg[24][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_X_reg[3][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[2].SnakeState_Y_reg[3][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_X_reg[4][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[3].SnakeState_Y_reg[4][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_X_reg[5][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[4].SnakeState_Y_reg[5][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_X_reg[6][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[5].SnakeState_Y_reg[6][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_X_reg[7][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[6].SnakeState_Y_reg[7][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_X_reg[8][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[7].SnakeState_Y_reg[8][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_X_reg[9][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[8].SnakeState_Y_reg[9][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_X_reg[10][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/PixShift[9].SnakeState_Y_reg[10][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_X_reg[0][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/Snake/SnakeState_Y_reg[0][7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_X_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VGACntrl_inst/VGAInterface_instance/Address_Y_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.365      -85.522                     16                10043        0.031        0.000                      0                10043        3.750        0.000                       0                  4039  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                     ------------       ----------      --------------
clk_pin                                                   {0.000 5.000}      10.000          100.000         
mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                        -7.365      -85.522                     16                 9770        0.031        0.000                      0                 9770        3.750        0.000                       0                  3732  
mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK         13.060        0.000                      0                  225        0.041        0.000                      0                  225       15.686        0.000                       0                   267  
mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE       11.022        0.000                      0                   47        0.308        0.000                      0                   47       16.167        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                ----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                         mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE       30.772        0.000                      0                    1        0.617        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -7.365ns,  Total Violation      -85.522ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.365ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.249ns  (logic 9.420ns (54.612%)  route 7.829ns (45.388%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.782    21.263    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.387 f  VGACntrl_inst/VGAInterface_instance/colour[10]_i_6/O
                         net (fo=1, routed)           0.812    22.199    mb_sys_inst/Not_Dual.gpio_Data_Out_reg[1]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124    22.323 r  mb_sys_inst/colour[10]_i_1/O
                         net (fo=1, routed)           0.000    22.323    VGACntrl_inst/D[5]
    SLICE_X28Y23         FDRE                                         r  VGACntrl_inst/colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.432    14.773    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  VGACntrl_inst/colour_reg[10]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.032    14.958    VGACntrl_inst/colour_reg[10]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                 -7.365    

Slack (VIOLATED) :        -7.209ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.093ns  (logic 9.420ns (55.110%)  route 7.673ns (44.890%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.718    21.199    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X31Y22         LUT4 (Prop_lut4_I3_O)        0.124    21.323 f  VGACntrl_inst/VGAInterface_instance/colour[4]_i_2/O
                         net (fo=1, routed)           0.721    22.043    VGACntrl_inst/VGAInterface_instance/colour[4]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.167 r  VGACntrl_inst/VGAInterface_instance/colour[4]_i_1/O
                         net (fo=1, routed)           0.000    22.167    VGACntrl_inst/VGAInterface_instance_n_6
    SLICE_X31Y20         FDRE                                         r  VGACntrl_inst/colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.434    14.775    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  VGACntrl_inst/colour_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.031    14.959    VGACntrl_inst/colour_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 -7.209    

Slack (VIOLATED) :        -7.176ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.061ns  (logic 9.420ns (55.215%)  route 7.641ns (44.785%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.529    20.636    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.760 r  VGACntrl_inst/VGAInterface_instance/colour[11]_i_26/O
                         net (fo=2, routed)           0.582    21.342    VGACntrl_inst/VGAInterface_instance/colour[11]_i_26_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.124    21.466 r  VGACntrl_inst/VGAInterface_instance/colour[11]_i_12/O
                         net (fo=1, routed)           0.545    22.011    VGACntrl_inst/VGAInterface_instance/colour[11]_i_12_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.135 r  VGACntrl_inst/VGAInterface_instance/colour[11]_i_2/O
                         net (fo=1, routed)           0.000    22.135    VGACntrl_inst/VGAInterface_instance_n_3
    SLICE_X31Y21         FDRE                                         r  VGACntrl_inst/colour_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.433    14.774    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  VGACntrl_inst/colour_reg[11]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    14.959    VGACntrl_inst/colour_reg[11]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -22.135    
  -------------------------------------------------------------------
                         slack                                 -7.176    

Slack (VIOLATED) :        -7.169ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.101ns  (logic 9.420ns (55.084%)  route 7.681ns (44.916%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.658    21.139    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.263 f  VGACntrl_inst/VGAInterface_instance/colour[2]_i_2/O
                         net (fo=1, routed)           0.788    22.051    mb_sys_inst/Not_Dual.gpio_Data_Out_reg[9]
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.175 r  mb_sys_inst/colour[2]_i_1/O
                         net (fo=1, routed)           0.000    22.175    VGACntrl_inst/D[1]
    SLICE_X30Y20         FDRE                                         r  VGACntrl_inst/colour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.434    14.775    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  VGACntrl_inst/colour_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.079    15.007    VGACntrl_inst/colour_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -22.175    
  -------------------------------------------------------------------
                         slack                                 -7.169    

Slack (VIOLATED) :        -7.087ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.975ns  (logic 9.420ns (55.494%)  route 7.555ns (44.506%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.597    21.078    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124    21.202 f  VGACntrl_inst/VGAInterface_instance/colour[9]_i_4/O
                         net (fo=1, routed)           0.723    21.925    mb_sys_inst/Not_Dual.gpio_Data_Out_reg[2]
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.049 r  mb_sys_inst/colour[9]_i_1/O
                         net (fo=1, routed)           0.000    22.049    VGACntrl_inst/D[4]
    SLICE_X28Y20         FDRE                                         r  VGACntrl_inst/colour_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.436    14.777    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  VGACntrl_inst/colour_reg[9]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.032    14.962    VGACntrl_inst/colour_reg[9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -22.049    
  -------------------------------------------------------------------
                         slack                                 -7.087    

Slack (VIOLATED) :        -7.084ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 9.420ns (55.514%)  route 7.549ns (44.486%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.666    21.147    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.271 f  VGACntrl_inst/VGAInterface_instance/colour[1]_i_2/O
                         net (fo=1, routed)           0.648    21.919    mb_sys_inst/Not_Dual.gpio_Data_Out_reg[10]
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    22.043 r  mb_sys_inst/colour[1]_i_1/O
                         net (fo=1, routed)           0.000    22.043    VGACntrl_inst/D[0]
    SLICE_X31Y19         FDRE                                         r  VGACntrl_inst/colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.434    14.775    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  VGACntrl_inst/colour_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)        0.031    14.959    VGACntrl_inst/colour_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 -7.084    

Slack (VIOLATED) :        -6.989ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.874ns  (logic 9.234ns (54.722%)  route 7.640ns (45.278%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.552     5.073    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/Q
                         net (fo=43, routed)          1.229     6.758    VGACntrl_inst/VGAInterface_instance/Q[0]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.882 r  VGACntrl_inst/VGAInterface_instance/colour3__11_i_9/O
                         net (fo=6, routed)           0.791     7.674    VGACntrl_inst/VGAInterface_instance/colour3__11_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.798 r  VGACntrl_inst/VGAInterface_instance/colour3__11_i_1/O
                         net (fo=40, routed)          0.666     8.463    VGACntrl_inst/VGAInterface_instance_n_40
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.499 r  VGACntrl_inst/colour3__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.501    VGACntrl_inst/colour3__12_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.019 r  VGACntrl_inst/colour3__13/P[0]
                         net (fo=2, routed)           0.937    14.956    VGACntrl_inst/colour3__13_n_105
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.080 r  VGACntrl_inst/colour[10]_i_250/O
                         net (fo=1, routed)           0.000    15.080    VGACntrl_inst/colour[10]_i_250_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.630 r  VGACntrl_inst/colour_reg[10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.630    VGACntrl_inst/colour_reg[10]_i_150_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.964 r  VGACntrl_inst/colour_reg[10]_i_124/O[1]
                         net (fo=3, routed)           1.297    17.261    VGACntrl_inst_n_187
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.303    17.564 r  colour[11]_i_136/O
                         net (fo=1, routed)           0.000    17.564    VGACntrl_inst/colour3__22_1[1]
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.114 r  VGACntrl_inst/colour_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.114    VGACntrl_inst/colour_reg[11]_i_78_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.427 f  VGACntrl_inst/colour_reg[11]_i_77/O[3]
                         net (fo=1, routed)           0.817    19.245    VGACntrl_inst/colour211_out[27]
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.306    19.551 r  VGACntrl_inst/colour[11]_i_42/O
                         net (fo=1, routed)           0.580    20.130    VGACntrl_inst/colour[11]_i_42_n_0
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124    20.254 r  VGACntrl_inst/colour[11]_i_24/O
                         net (fo=14, routed)          0.238    20.492    VGACntrl_inst/colour_reg[11]_4
    SLICE_X33Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.616 f  VGACntrl_inst/colour[10]_i_2/O
                         net (fo=8, routed)           0.627    21.243    VGACntrl_inst/VGAInterface_instance/colour3__19_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.367 f  VGACntrl_inst/VGAInterface_instance/colour[6]_i_5/O
                         net (fo=2, routed)           0.457    21.824    mb_sys_inst/Address_X_reg[9]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.948 r  mb_sys_inst/colour[5]_i_1/O
                         net (fo=1, routed)           0.000    21.948    VGACntrl_inst/D[2]
    SLICE_X29Y20         FDRE                                         r  VGACntrl_inst/colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.436    14.777    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  VGACntrl_inst/colour_reg[5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.029    14.959    VGACntrl_inst/colour_reg[5]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                 -6.989    

Slack (VIOLATED) :        -6.956ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.842ns  (logic 9.420ns (55.932%)  route 7.422ns (44.068%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.613    21.093    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X31Y22         LUT4 (Prop_lut4_I3_O)        0.124    21.217 f  VGACntrl_inst/VGAInterface_instance/colour[0]_i_2/O
                         net (fo=1, routed)           0.575    21.792    VGACntrl_inst/VGAInterface_instance/colour[0]_i_2_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.916 r  VGACntrl_inst/VGAInterface_instance/colour[0]_i_1/O
                         net (fo=1, routed)           0.000    21.916    VGACntrl_inst/VGAInterface_instance_n_8
    SLICE_X31Y20         FDRE                                         r  VGACntrl_inst/colour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.434    14.775    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  VGACntrl_inst/colour_reg[0]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.032    14.960    VGACntrl_inst/colour_reg[0]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -21.916    
  -------------------------------------------------------------------
                         slack                                 -6.956    

Slack (VIOLATED) :        -6.950ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.834ns  (logic 9.420ns (55.960%)  route 7.414ns (44.040%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.553     5.074    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[3]/Q
                         net (fo=74, routed)          1.169     6.762    VGACntrl_inst/VGAInterface_instance/Q[2]
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.886 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_11/O
                         net (fo=3, routed)           0.669     7.555    VGACntrl_inst/VGAInterface_instance/colour3__5_i_11_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGACntrl_inst/VGAInterface_instance/colour3__5_i_1/O
                         net (fo=54, routed)          0.728     8.407    VGACntrl_inst/VGAInterface_instance_n_95
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.443 r  VGACntrl_inst/colour3__6/PCOUT[47]
                         net (fo=1, routed)           0.002    12.445    VGACntrl_inst/colour3__6_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.963 r  VGACntrl_inst/colour3__7/P[0]
                         net (fo=2, routed)           0.858    14.821    VGACntrl_inst/colour3__7_n_105
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.945 r  VGACntrl_inst/colour[10]_i_300/O
                         net (fo=1, routed)           0.000    14.945    VGACntrl_inst/colour[10]_i_300_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.495 r  VGACntrl_inst/colour_reg[10]_i_293/CO[3]
                         net (fo=1, routed)           0.000    15.495    VGACntrl_inst/colour_reg[10]_i_293_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.829 r  VGACntrl_inst/colour_reg[10]_i_272/O[1]
                         net (fo=1, routed)           1.015    16.843    VGACntrl_inst_n_155
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.146 r  colour[10]_i_233/O
                         net (fo=1, routed)           0.000    17.146    VGACntrl_inst/colour3__4_4[1]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  VGACntrl_inst/colour_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.696    VGACntrl_inst/colour_reg[10]_i_110_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.009 r  VGACntrl_inst/colour_reg[10]_i_103/O[3]
                         net (fo=1, routed)           0.597    18.606    VGACntrl_inst/colour22_out[27]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.306    18.912 r  VGACntrl_inst/colour[10]_i_111/O
                         net (fo=1, routed)           0.149    19.061    VGACntrl_inst/colour[10]_i_111_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.124    19.185 r  VGACntrl_inst/colour[10]_i_38/O
                         net (fo=2, routed)           0.798    19.983    VGACntrl_inst/colour_reg[7]_9
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.124    20.107 f  VGACntrl_inst/colour[10]_i_14/O
                         net (fo=19, routed)          0.250    20.357    VGACntrl_inst/VGAInterface_instance/colour3__4
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.481 f  VGACntrl_inst/VGAInterface_instance/colour[7]_i_3/O
                         net (fo=11, routed)          0.523    21.004    VGACntrl_inst/VGAInterface_instance/colour[7]_i_3_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124    21.128 f  VGACntrl_inst/VGAInterface_instance/colour[3]_i_2/O
                         net (fo=1, routed)           0.656    21.784    VGACntrl_inst/VGAInterface_instance/colour[3]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    21.908 r  VGACntrl_inst/VGAInterface_instance/colour[3]_i_1/O
                         net (fo=1, routed)           0.000    21.908    VGACntrl_inst/VGAInterface_instance_n_7
    SLICE_X31Y21         FDRE                                         r  VGACntrl_inst/colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.433    14.774    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  VGACntrl_inst/colour_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    VGACntrl_inst/colour_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -21.908    
  -------------------------------------------------------------------
                         slack                                 -6.950    

Slack (VIOLATED) :        -6.937ns  (required time - arrival time)
  Source:                 VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGACntrl_inst/colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 8.823ns (52.442%)  route 8.001ns (47.558%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.552     5.073    VGACntrl_inst/VGAInterface_instance/clk_in_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  VGACntrl_inst/VGAInterface_instance/Address_Y_reg[0]/Q
                         net (fo=43, routed)          1.229     6.758    VGACntrl_inst/VGAInterface_instance/Q[0]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.882 r  VGACntrl_inst/VGAInterface_instance/colour3__11_i_9/O
                         net (fo=6, routed)           0.791     7.674    VGACntrl_inst/VGAInterface_instance/colour3__11_i_9_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.798 r  VGACntrl_inst/VGAInterface_instance/colour3__11_i_1/O
                         net (fo=40, routed)          0.666     8.463    VGACntrl_inst/VGAInterface_instance_n_40
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.499 r  VGACntrl_inst/colour3__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.501    VGACntrl_inst/colour3__12_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.019 r  VGACntrl_inst/colour3__13/P[0]
                         net (fo=2, routed)           0.937    14.956    VGACntrl_inst/colour3__13_n_105
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.080 r  VGACntrl_inst/colour[10]_i_250/O
                         net (fo=1, routed)           0.000    15.080    VGACntrl_inst/colour[10]_i_250_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.630 r  VGACntrl_inst/colour_reg[10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    15.630    VGACntrl_inst/colour_reg[10]_i_150_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.964 r  VGACntrl_inst/colour_reg[10]_i_124/O[1]
                         net (fo=3, routed)           0.882    16.846    VGACntrl_inst_n_187
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.303    17.149 r  colour[10]_i_72/O
                         net (fo=1, routed)           0.000    17.149    VGACntrl_inst/colour3__16_1[1]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.729 f  VGACntrl_inst/colour_reg[10]_i_26/O[2]
                         net (fo=1, routed)           1.135    18.864    VGACntrl_inst/colour27_out[22]
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.302    19.166 r  VGACntrl_inst/colour[10]_i_10/O
                         net (fo=1, routed)           0.857    20.023    VGACntrl_inst/colour[10]_i_10_n_0
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.124    20.147 r  VGACntrl_inst/colour[10]_i_3/O
                         net (fo=19, routed)          0.757    20.905    mb_sys_inst/colour3__16
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    21.029 r  mb_sys_inst/colour[7]_i_5/O
                         net (fo=1, routed)           0.745    21.773    VGACntrl_inst/VGAInterface_instance/Not_Dual.gpio_Data_Out_reg[4]_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.124    21.897 r  VGACntrl_inst/VGAInterface_instance/colour[7]_i_1/O
                         net (fo=1, routed)           0.000    21.897    VGACntrl_inst/VGAInterface_instance_n_5
    SLICE_X28Y20         FDRE                                         r  VGACntrl_inst/colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        1.436    14.777    VGACntrl_inst/clk_in_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  VGACntrl_inst/colour_reg[7]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.031    14.961    VGACntrl_inst/colour_reg[7]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -21.897    
  -------------------------------------------------------------------
                         slack                                 -6.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.955%)  route 0.228ns (55.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.560     1.443    mb_sys_inst/mb_system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y37         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mb_sys_inst/mb_system_i/microblaze_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=8, routed)           0.228     1.812    mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[0]
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.827     1.954    mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y35         FDRE                                         r  mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.121     1.826    mb_sys_inst/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.275%)  route 0.168ns (56.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.563     1.446    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y45         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[29]/Q
                         net (fo=1, routed)           0.168     1.742    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[29]
    SLICE_X34Y45         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.831     1.958    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y45         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)        -0.002     1.707    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.627%)  route 0.244ns (63.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.565     1.448    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X45Y49         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.244     1.833    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[19]
    SLICE_X43Y54         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.831     1.958    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y54         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.059     1.773    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.864%)  route 0.238ns (56.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.563     1.446    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X32Y46         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.238     1.825    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/WB_PipeRun
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.870    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[30]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.832     1.959    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X37Y43         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[30]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.802    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.248ns (54.649%)  route 0.206ns (45.351%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.564     1.447    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Clk
    SLICE_X43Y48         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.206     1.794    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_2[14]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__59/O
                         net (fo=2, routed)           0.000     1.839    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[14].MUXF7_I1/Using_FPGA.Native_0[0]
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.901 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[14].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.901    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/O16_out
    SLICE_X41Y50         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.831     1.959    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y50         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.893%)  route 0.239ns (65.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.562     1.445    mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y41         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  mb_sys_inst/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.239     1.812    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X33Y43         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.832     1.959    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X33Y43         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.012     1.722    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.332%)  route 0.295ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.564     1.447    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Clk
    SLICE_X43Y48         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.295     1.883    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[1]_0[14]
    SLICE_X36Y50         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.831     1.958    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X36Y50         FDRE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.070     1.784    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.552     1.435    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=67, routed)          0.206     1.782    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/bus2ip_reset
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.820     1.947    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/s_axi_aclk
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[23]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018     1.680    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.552     1.435    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=67, routed)          0.206     1.782    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/bus2ip_reset
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.820     1.947    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/s_axi_aclk
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018     1.680    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.552     1.435    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=67, routed)          0.206     1.782    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/bus2ip_reset
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=3731, routed)        0.820     1.947    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/s_axi_aclk
    SLICE_X36Y28         FDRE                                         r  mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018     1.680    mb_sys_inst/mb_system_i/gpio_reg_2_colour_out/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  mb_sys_inst/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y46  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y48  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y49  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.060ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.212ns  (logic 0.798ns (24.842%)  route 2.414ns (75.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.272    22.732    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.150    22.882 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.548    23.430    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1_n_0
    SLICE_X39Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.433    36.493    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)       -0.249    36.490    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                 13.060    

Slack (MET) :             13.223ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.413ns  (logic 1.130ns (33.105%)  route 2.283ns (66.895%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.880    22.340    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.150    22.490 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.809    23.299    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.332    23.631 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.631    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X31Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.431    36.491    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X31Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.367    36.858    
                         clock uncertainty           -0.035    36.823    
    SLICE_X31Y62         FDCE (Setup_fdce_C_D)        0.031    36.854    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.854    
                         arrival time                         -23.631    
  -------------------------------------------------------------------
                         slack                                 13.223    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.704ns (26.987%)  route 1.905ns (73.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 19.826 - 16.667 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.551     3.552    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X31Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.456     4.008 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.867     4.875    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[3]
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.360     5.359    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X30Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.483 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.679     6.161    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.432    19.826    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.367    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.164    19.994    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         19.994    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.870ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.764ns  (logic 0.896ns (32.419%)  route 1.868ns (67.581%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.880    22.340    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.124    22.464 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.394    22.858    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.124    22.982 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.982    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X31Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.431    36.491    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X31Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.367    36.858    
                         clock uncertainty           -0.035    36.823    
    SLICE_X31Y62         FDCE (Setup_fdce_C_D)        0.029    36.852    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                         -22.982    
  -------------------------------------------------------------------
                         slack                                 13.870    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.670ns  (logic 0.772ns (28.913%)  route 1.898ns (71.087%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.304    22.764    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I2_O)        0.124    22.888 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.888    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_1_n_0
    SLICE_X32Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.431    36.491    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X32Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]/C
                         clock pessimism              0.367    36.858    
                         clock uncertainty           -0.035    36.823    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)        0.029    36.852    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                         -22.888    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.698ns  (logic 0.800ns (29.651%)  route 1.898ns (70.349%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.304    22.764    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I1_O)        0.152    22.916 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.916    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count[1]_i_1_n_0
    SLICE_X32Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.431    36.491    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X32Y62         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]/C
                         clock pessimism              0.367    36.858    
                         clock uncertainty           -0.035    36.823    
    SLICE_X32Y62         FDCE (Setup_fdce_C_D)        0.075    36.898    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.259ns  (logic 0.772ns (34.168%)  route 1.487ns (65.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 36.492 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.893    22.353    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    22.477 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.477    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1_n_0
    SLICE_X38Y61         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.432    36.492    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y61         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.281    36.773    
                         clock uncertainty           -0.035    36.738    
    SLICE_X38Y61         FDCE (Setup_fdce_C_D)        0.077    36.815    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 14.337    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.117ns  (logic 0.772ns (36.468%)  route 1.345ns (63.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.751    22.211    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.335 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.335    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1_n_0
    SLICE_X36Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.433    36.493    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X36Y60         FDCE (Setup_fdce_C_D)        0.029    36.768    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.448ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.102ns  (logic 0.772ns (36.724%)  route 1.330ns (63.276%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.736    22.196    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.320 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.320    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1_n_0
    SLICE_X37Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.433    36.493    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X37Y60         FDCE (Setup_fdce_C_D)        0.029    36.768    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                 14.448    

Slack (MET) :             14.485ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.111ns  (logic 0.766ns (36.287%)  route 1.345ns (63.713%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.551ns = ( 20.218 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.550    20.218    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X30Y61         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.524    20.742 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.594    21.336    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.124    21.460 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.751    22.211    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.118    22.329 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.329    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1_n_0
    SLICE_X36Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.433    36.493    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.281    36.774    
                         clock uncertainty           -0.035    36.739    
    SLICE_X36Y60         FDCE (Setup_fdce_C_D)        0.075    36.814    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 14.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.842%)  route 0.232ns (62.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.565     1.350    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X15Y51         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.141     1.491 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.232     1.723    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_11_n_0
    SLICE_X14Y48         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.837     1.745    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y48         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_12/C
                         clock pessimism             -0.123     1.622    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.060     1.682    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[4]_MDM_Core_I1_Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.545%)  route 0.213ns (46.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.566     1.351    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y46         FDRE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[4]_MDM_Core_I1_Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.148     1.499 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[4]_MDM_Core_I1_Config_Reg_reg_c_3/Q
                         net (fo=1, routed)           0.213     1.713    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[4]_MDM_Core_I1_Config_Reg_reg_c_3_n_0
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.811 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.811    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_gate__1_n_0
    SLICE_X14Y50         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.835     1.743    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y50         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                         clock pessimism             -0.123     1.620    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.120     1.740    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.247%)  route 0.276ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.564     1.349    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y53         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.276     1.790    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[8]
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.838     1.746    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.123     1.623    
    SLICE_X53Y49         FDCE (Hold_fdce_C_D)         0.070     1.693    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.409%)  route 0.294ns (67.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.565     1.350    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y50         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     1.491 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.294     1.785    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[26]
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.838     1.746    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.123     1.623    
    SLICE_X53Y49         FDCE (Hold_fdce_C_D)         0.059     1.682    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.566     1.351    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X15Y46         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.548    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X15Y46         FDPE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.836     1.744    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X15Y46         FDPE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.393     1.351    
    SLICE_X15Y46         FDPE (Hold_fdpe_C_D)         0.075     1.426    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.566     1.351    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X15Y46         FDPE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.492 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.608    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X14Y46         SRL16E                                       r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.836     1.744    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y46         SRL16E                                       r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.380     1.364    
    SLICE_X14Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.479    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.399%)  route 0.327ns (66.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.564     1.349    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y53         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.327     1.840    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.838     1.746    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y49         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.123     1.623    
    SLICE_X53Y49         FDCE (Hold_fdce_C_D)         0.066     1.689    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.560     1.345    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Dbg_Clk
    SLICE_X39Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.605    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_stop_CPU_n_0
    SLICE_X41Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.830     1.738    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]/C
                         clock pessimism             -0.357     1.381    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.070     1.451    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.565     1.350    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y50         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164     1.514 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.570    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_n_0_[3]
    SLICE_X14Y50         FDPE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.835     1.743    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y50         FDPE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]/C
                         clock pessimism             -0.393     1.350    
    SLICE_X14Y50         FDPE (Hold_fdpe_C_D)         0.060     1.410    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.786%)  route 0.336ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.567     1.352    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X14Y48         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.516 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.336     1.852    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_3_n_0
    SLICE_X15Y51         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    mb_sys_inst/mb_system_i/mdm_0/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.835     1.743    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X15Y51         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_4/C
                         clock pessimism             -0.123     1.620    
    SLICE_X15Y51         FDCE (Hold_fdce_C_D)         0.070     1.690    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  mb_sys_inst/mb_system_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y52   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y52   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y50   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y47   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y58   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y58   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.302ns  (logic 0.937ns (17.674%)  route 4.365ns (82.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.508 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.086    25.528    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y52         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.443    36.508    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y52         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.283    36.791    
                         clock uncertainty           -0.035    36.755    
    SLICE_X53Y52         FDCE (Setup_fdce_C_CE)      -0.205    36.550    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.550    
                         arrival time                         -25.528    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.037ns  (logic 0.937ns (18.601%)  route 4.100ns (81.399%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.822    25.264    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y55         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.438    36.503    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y55         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.283    36.786    
                         clock uncertainty           -0.035    36.750    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169    36.581    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                         -25.264    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.925ns  (logic 0.937ns (19.024%)  route 3.988ns (80.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.710    25.152    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y57         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.506    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y57         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.283    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X51Y57         FDCE (Setup_fdce_C_CE)      -0.205    36.548    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.925ns  (logic 0.937ns (19.024%)  route 3.988ns (80.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.710    25.152    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y57         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.506    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y57         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.283    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X51Y57         FDCE (Setup_fdce_C_CE)      -0.205    36.548    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.413ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.909ns  (logic 0.937ns (19.088%)  route 3.972ns (80.912%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.693    25.135    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y58         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.506    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y58         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.283    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X53Y58         FDCE (Setup_fdce_C_CE)      -0.205    36.548    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -25.135    
  -------------------------------------------------------------------
                         slack                                 11.413    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.769ns  (logic 0.937ns (19.648%)  route 3.832ns (80.352%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.553    24.996    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.505    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.283    36.788    
                         clock uncertainty           -0.035    36.752    
    SLICE_X53Y59         FDCE (Setup_fdce_C_CE)      -0.205    36.547    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.547    
                         arrival time                         -24.996    
  -------------------------------------------------------------------
                         slack                                 11.552    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.772ns  (logic 0.937ns (19.634%)  route 3.835ns (80.366%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.557    24.999    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y58         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.506    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y58         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.283    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X52Y58         FDCE (Setup_fdce_C_CE)      -0.169    36.584    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                         -24.999    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.685ns  (logic 1.065ns (22.734%)  route 3.620ns (77.266%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.273    21.959    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.150    22.109 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.865    22.974    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.332    23.306 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    23.976    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.124    24.100 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.811    24.911    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X42Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.500    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.283    36.783    
                         clock uncertainty           -0.035    36.747    
    SLICE_X42Y60         FDCE (Setup_fdce_C_CE)      -0.169    36.578    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                         -24.911    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.685ns  (logic 1.065ns (22.734%)  route 3.620ns (77.266%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.273    21.959    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.150    22.109 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.865    22.974    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.332    23.306 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    23.976    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.124    24.100 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.811    24.911    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X42Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.500    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y60         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.283    36.783    
                         clock uncertainty           -0.035    36.747    
    SLICE_X42Y60         FDCE (Setup_fdce_C_CE)      -0.169    36.578    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                         -24.911    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             12.002ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.351ns  (logic 0.937ns (21.537%)  route 3.414ns (78.463%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          1.498    22.184    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X32Y59         LUT3 (Prop_lut3_I1_O)        0.152    22.336 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           0.781    23.116    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.326    23.442 r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.135    24.577    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.501    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y59         FDCE                                         r  mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.283    36.784    
                         clock uncertainty           -0.035    36.748    
    SLICE_X46Y59         FDCE (Setup_fdce_C_CE)      -0.169    36.579    mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -24.577    
  -------------------------------------------------------------------
                         slack                                 12.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.567%)  route 0.194ns (50.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.559    18.006    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.146    18.152 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          0.122    18.274    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X29Y60         LUT1 (Prop_lut1_I0_O)        0.045    18.319 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.072    18.392    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.006    
    SLICE_X28Y60         FDCE (Hold_fdce_C_D)         0.077    18.083    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.083    
                         arrival time                          18.392    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.341    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDCE (Prop_fdce_C_Q)         0.164     1.505 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.738    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.783    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.733    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.392     1.341    
    SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.121     1.462    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.341    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDCE (Prop_fdce_C_Q)         0.164     1.505 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.738    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X30Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.783    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.733    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.392     1.341    
    SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.121     1.462    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.307%)  route 0.244ns (49.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.341    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDCE (Prop_fdce_C_Q)         0.148     1.489 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.733    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X30Y59         LUT3 (Prop_lut3_I2_O)        0.099     1.832 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.733    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y59         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.392     1.341    
    SLICE_X30Y59         FDCE (Hold_fdce_C_D)         0.131     1.472    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.950%)  route 0.355ns (65.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X29Y60         FDCE (Hold_fdce_C_CE)       -0.032    17.990    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.950%)  route 0.355ns (65.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X29Y60         FDCE (Hold_fdce_C_CE)       -0.032    17.990    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.950%)  route 0.355ns (65.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X29Y60         FDCE (Hold_fdce_C_CE)       -0.032    17.990    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.950%)  route 0.355ns (65.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X29Y60         FDCE (Hold_fdce_C_CE)       -0.032    17.990    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.191ns (34.950%)  route 0.355ns (65.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X29Y60         FDCE (Hold_fdce_C_CE)       -0.032    17.990    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.616ns  (logic 0.191ns (31.026%)  route 0.425ns (68.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    18.434 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.623    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X32Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.398    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.041    
    SLICE_X32Y60         FDCE (Hold_fdce_C_CE)       -0.032    18.009    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.009    
                         arrival time                          18.623    
  -------------------------------------------------------------------
                         slack                                  0.614    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y60   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y60   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y61   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y60   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y60   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y61   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y61   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y57   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y57   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y59   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y55   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y59   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y62   mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y61   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y61   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y57   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y57   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y58   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y59   mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.085ns  (logic 0.583ns (27.965%)  route 1.502ns (72.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 53.166 - 50.000 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.552    20.227    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y58         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.459    20.686 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           1.158    21.843    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X29Y59         LUT5 (Prop_lut5_I1_O)        0.124    21.967 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.344    22.311    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X28Y60         FDCE                                         f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    51.641    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    51.732 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.435    53.166    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.354    53.521    
                         clock uncertainty           -0.035    53.485    
    SLICE_X28Y60         FDCE (Recov_fdce_C_CLR)     -0.402    53.083    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.083    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 30.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.547ns  (logic 0.191ns (34.927%)  route 0.356ns (65.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.341ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.007    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X29Y57         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.146    18.153 r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.236    18.389    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.045    18.434 f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.120    18.554    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X28Y60         FDCE                                         f  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_sys_inst/mb_system_i/mdm_0/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  mb_sys_inst/mb_system_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.399    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y60         FDCE                                         r  mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X28Y60         FDCE (Remov_fdce_C_CLR)     -0.085    17.937    mb_sys_inst/mb_system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.937    
                         arrival time                          18.554    
  -------------------------------------------------------------------
                         slack                                  0.617    





