#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f2e3438b40 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x55f2e344a8f0 .param/l "A" 0 2 5, C4<0000000000000001>;
P_0x55f2e344a930 .param/l "B" 0 2 6, C4<0000000000000011>;
P_0x55f2e344a970 .param/l "C" 0 2 7, C4<0000000000000100>;
P_0x55f2e344a9b0 .param/l "X" 0 2 4, C4<0000000000000010>;
o0x7fce7f7f8158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f2e34702a0_0 .net "LED", 0 0, o0x7fce7f7f8158;  0 drivers
L_0x7fce7f7ae018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fce7f7f7e58 .resolv tri, L_0x7fce7f7ae018, L_0x55f2e3426020;
v0x55f2e3470360_0 .net8 "Resultado", 15 0, RS_0x7fce7f7f7e58;  2 drivers
v0x55f2e3470400_0 .var "ck", 0 0;
v0x55f2e34704a0_0 .var "inicio", 0 0;
v0x55f2e3470590_0 .var "pronto", 0 0;
v0x55f2e34706d0_0 .var "rst", 0 0;
S_0x55f2e34329a0 .scope module, "p" "projeto" 2 12, 3 1 0, S_0x55f2e3438b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "pronto"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 16 "X"
    .port_info 5 /INPUT 16 "A"
    .port_info 6 /INPUT 16 "B"
    .port_info 7 /INPUT 16 "C"
    .port_info 8 /OUTPUT 16 "Resultado"
    .port_info 9 /OUTPUT 1 "LED"
L_0x7fce7f7ae0f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f2e346f230_0 .net "A", 15 0, L_0x7fce7f7ae0f0;  1 drivers
L_0x7fce7f7ae138 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f2e346f310_0 .net "B", 15 0, L_0x7fce7f7ae138;  1 drivers
L_0x7fce7f7ae180 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f2e346f420_0 .net "C", 15 0, L_0x7fce7f7ae180;  1 drivers
v0x55f2e346f510_0 .net "LED", 0 0, o0x7fce7f7f8158;  alias, 0 drivers
v0x55f2e346f5d0_0 .net8 "Resultado", 15 0, RS_0x7fce7f7f7e58;  alias, 2 drivers
L_0x7fce7f7ae0a8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f2e346f6e0_0 .net "X", 15 0, L_0x7fce7f7ae0a8;  1 drivers
v0x55f2e346f7d0_0 .net "ck", 0 0, v0x55f2e3470400_0;  1 drivers
v0x55f2e346f870_0 .net "done", 0 0, v0x55f2e3448450_0;  1 drivers
v0x55f2e346f960_0 .net "h", 0 0, v0x55f2e3469480_0;  1 drivers
v0x55f2e346fa90_0 .net "inicio", 0 0, v0x55f2e34704a0_0;  1 drivers
v0x55f2e346fb30_0 .net "lh", 0 0, v0x55f2e34695e0_0;  1 drivers
v0x55f2e346fbd0_0 .net "ls", 0 0, v0x55f2e34696f0_0;  1 drivers
v0x55f2e346fc70_0 .net "lx", 0 0, v0x55f2e34697b0_0;  1 drivers
v0x55f2e346fd10_0 .net "m0", 1 0, v0x55f2e3469870_0;  1 drivers
v0x55f2e346fdb0_0 .net "m1", 1 0, v0x55f2e3469950_0;  1 drivers
v0x55f2e346fe70_0 .net "m2", 1 0, v0x55f2e3469a30_0;  1 drivers
v0x55f2e346ff30_0 .net "pronto", 0 0, v0x55f2e3470590_0;  1 drivers
v0x55f2e34700e0_0 .net "rst", 0 0, v0x55f2e34706d0_0;  1 drivers
S_0x55f2e3432c20 .scope module, "c" "controle" 3 17, 4 1 0, S_0x55f2e34329a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "pronto"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 1 "lx"
    .port_info 5 /OUTPUT 2 "m0"
    .port_info 6 /OUTPUT 2 "m1"
    .port_info 7 /OUTPUT 2 "m2"
    .port_info 8 /OUTPUT 1 "h"
    .port_info 9 /OUTPUT 1 "ls"
    .port_info 10 /OUTPUT 1 "lh"
    .port_info 11 /OUTPUT 1 "done"
P_0x55f2e341ed00 .param/l "A" 0 4 17, C4<0000>;
P_0x55f2e341ed40 .param/l "B" 0 4 17, C4<0001>;
P_0x55f2e341ed80 .param/l "C" 0 4 17, C4<0010>;
P_0x55f2e341edc0 .param/l "D" 0 4 17, C4<0011>;
P_0x55f2e341ee00 .param/l "E" 0 4 17, C4<0100>;
P_0x55f2e341ee40 .param/l "F" 0 4 17, C4<0101>;
P_0x55f2e341ee80 .param/l "G" 0 4 17, C4<0110>;
P_0x55f2e341eec0 .param/l "H" 0 4 17, C4<0111>;
P_0x55f2e341ef00 .param/l "I" 0 4 17, C4<1000>;
P_0x55f2e341ef40 .param/l "J" 0 4 17, C4<1001>;
v0x55f2e3448e90_0 .net "ck", 0 0, v0x55f2e3470400_0;  alias, 1 drivers
v0x55f2e3448450_0 .var "done", 0 0;
v0x55f2e3469480_0 .var "h", 0 0;
v0x55f2e3469520_0 .net "inicio", 0 0, v0x55f2e34704a0_0;  alias, 1 drivers
v0x55f2e34695e0_0 .var "lh", 0 0;
v0x55f2e34696f0_0 .var "ls", 0 0;
v0x55f2e34697b0_0 .var "lx", 0 0;
v0x55f2e3469870_0 .var "m0", 1 0;
v0x55f2e3469950_0 .var "m1", 1 0;
v0x55f2e3469a30_0 .var "m2", 1 0;
v0x55f2e3469b10_0 .net "pronto", 0 0, v0x55f2e3470590_0;  alias, 1 drivers
v0x55f2e3469bd0_0 .net "rst", 0 0, v0x55f2e34706d0_0;  alias, 1 drivers
v0x55f2e3469c90_0 .var "state", 1 0;
E_0x55f2e34244a0/0 .event edge, v0x55f2e3469bd0_0;
E_0x55f2e34244a0/1 .event posedge, v0x55f2e3448e90_0;
E_0x55f2e34244a0 .event/or E_0x55f2e34244a0/0, E_0x55f2e34244a0/1;
S_0x55f2e3469ef0 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x55f2e34329a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 1 "done"
    .port_info 10 /INPUT 16 "NX"
    .port_info 11 /INPUT 16 "A"
    .port_info 12 /INPUT 16 "B"
    .port_info 13 /INPUT 16 "C"
    .port_info 14 /OUTPUT 16 "Resultado"
P_0x55f2e346a090 .param/l "Zero" 0 5 21, C4<0000000000000000>;
L_0x55f2e3426020 .functor BUFZ 16, v0x55f2e346ca40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f2e346dce0_0 .net "A", 15 0, L_0x7fce7f7ae0f0;  alias, 1 drivers
v0x55f2e346ddc0_0 .net "B", 15 0, L_0x7fce7f7ae138;  alias, 1 drivers
v0x55f2e346de90_0 .net "C", 15 0, L_0x7fce7f7ae180;  alias, 1 drivers
v0x55f2e346df90_0 .net "NX", 15 0, L_0x7fce7f7ae0a8;  alias, 1 drivers
v0x55f2e346e060_0 .net "RegH", 15 0, v0x55f2e346d290_0;  1 drivers
v0x55f2e346e150_0 .net "RegS", 15 0, v0x55f2e346ca40_0;  1 drivers
v0x55f2e346e1f0_0 .net "RegX", 15 0, v0x55f2e346c230_0;  1 drivers
v0x55f2e346e2b0_0 .net8 "Resultado", 15 0, RS_0x7fce7f7f7e58;  alias, 2 drivers
v0x55f2e346e390_0 .net "ck", 0 0, v0x55f2e3470400_0;  alias, 1 drivers
v0x55f2e346e4c0_0 .net "done", 0 0, v0x55f2e3448450_0;  alias, 1 drivers
v0x55f2e346e560_0 .net "h", 0 0, v0x55f2e3469480_0;  alias, 1 drivers
v0x55f2e346e600_0 .net "lh", 0 0, v0x55f2e34695e0_0;  alias, 1 drivers
v0x55f2e346e6a0_0 .net "ls", 0 0, v0x55f2e34696f0_0;  alias, 1 drivers
v0x55f2e346e790_0 .net "lx", 0 0, v0x55f2e34697b0_0;  alias, 1 drivers
v0x55f2e346e880_0 .net "m0", 1 0, v0x55f2e3469870_0;  alias, 1 drivers
v0x55f2e346e970_0 .net "m1", 1 0, v0x55f2e3469950_0;  alias, 1 drivers
v0x55f2e346ea80_0 .net "m2", 1 0, v0x55f2e3469a30_0;  alias, 1 drivers
v0x55f2e346eb90_0 .net "outm0", 15 0, v0x55f2e346a900_0;  1 drivers
v0x55f2e346ec50_0 .net "outm1", 15 0, v0x55f2e346b190_0;  1 drivers
v0x55f2e346ed60_0 .net "outm2", 15 0, v0x55f2e346ba70_0;  1 drivers
v0x55f2e346ee70_0 .net "res", 15 0, L_0x55f2e3480950;  1 drivers
v0x55f2e346ef30_0 .net "rst", 0 0, v0x55f2e34706d0_0;  alias, 1 drivers
S_0x55f2e346a2f0 .scope module, "M0" "mux" 5 25, 6 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7fce7f7ae060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f2e346a580_0 .net "a", 15 0, L_0x7fce7f7ae060;  1 drivers
v0x55f2e346a680_0 .net "b", 15 0, L_0x7fce7f7ae0f0;  alias, 1 drivers
v0x55f2e346a760_0 .net "c", 15 0, L_0x7fce7f7ae138;  alias, 1 drivers
v0x55f2e346a820_0 .net "d", 15 0, L_0x7fce7f7ae180;  alias, 1 drivers
v0x55f2e346a900_0 .var "out", 15 0;
v0x55f2e346aa30_0 .net "sel", 1 0, v0x55f2e3469870_0;  alias, 1 drivers
E_0x55f2e34239c0/0 .event edge, v0x55f2e3469870_0, v0x55f2e346a820_0, v0x55f2e346a760_0, v0x55f2e346a680_0;
E_0x55f2e34239c0/1 .event edge, v0x55f2e346a580_0;
E_0x55f2e34239c0 .event/or E_0x55f2e34239c0/0, E_0x55f2e34239c0/1;
S_0x55f2e346ab90 .scope module, "M1" "mux" 5 26, 6 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x55f2e346ae50_0 .net "a", 15 0, v0x55f2e346a900_0;  alias, 1 drivers
v0x55f2e346af30_0 .net "b", 15 0, v0x55f2e346c230_0;  alias, 1 drivers
v0x55f2e346aff0_0 .net "c", 15 0, v0x55f2e346ca40_0;  alias, 1 drivers
v0x55f2e346b0b0_0 .net "d", 15 0, v0x55f2e346d290_0;  alias, 1 drivers
v0x55f2e346b190_0 .var "out", 15 0;
v0x55f2e346b2c0_0 .net "sel", 1 0, v0x55f2e3469950_0;  alias, 1 drivers
E_0x55f2e3425640/0 .event edge, v0x55f2e3469950_0, v0x55f2e346b0b0_0, v0x55f2e346aff0_0, v0x55f2e346af30_0;
E_0x55f2e3425640/1 .event edge, v0x55f2e346a900_0;
E_0x55f2e3425640 .event/or E_0x55f2e3425640/0, E_0x55f2e3425640/1;
S_0x55f2e346b420 .scope module, "M2" "mux" 5 27, 6 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x55f2e346b700_0 .net "a", 15 0, v0x55f2e346c230_0;  alias, 1 drivers
v0x55f2e346b7e0_0 .net "b", 15 0, v0x55f2e346a900_0;  alias, 1 drivers
v0x55f2e346b8d0_0 .net "c", 15 0, v0x55f2e346ca40_0;  alias, 1 drivers
v0x55f2e346b9a0_0 .net "d", 15 0, v0x55f2e346d290_0;  alias, 1 drivers
v0x55f2e346ba70_0 .var "out", 15 0;
v0x55f2e346bb80_0 .net "sel", 1 0, v0x55f2e3469a30_0;  alias, 1 drivers
E_0x55f2e346b690/0 .event edge, v0x55f2e3469a30_0, v0x55f2e346b0b0_0, v0x55f2e346aff0_0, v0x55f2e346a900_0;
E_0x55f2e346b690/1 .event edge, v0x55f2e346af30_0;
E_0x55f2e346b690 .event/or E_0x55f2e346b690/0, E_0x55f2e346b690/1;
S_0x55f2e346bd20 .scope module, "R1" "regg" 5 23, 7 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x55f2e346bef0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x55f2e346c070_0 .net "ck", 0 0, v0x55f2e3470400_0;  alias, 1 drivers
v0x55f2e346c160_0 .net "l", 0 0, v0x55f2e34697b0_0;  alias, 1 drivers
v0x55f2e346c230_0 .var "r", 15 0;
v0x55f2e346c300_0 .net "rst", 0 0, v0x55f2e34706d0_0;  alias, 1 drivers
v0x55f2e346c3a0_0 .net "v", 15 0, L_0x7fce7f7ae0a8;  alias, 1 drivers
E_0x55f2e34248b0 .event posedge, v0x55f2e3448e90_0;
S_0x55f2e346c510 .scope module, "R2" "regg" 5 31, 7 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x55f2e346c730 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x55f2e346c8c0_0 .net "ck", 0 0, v0x55f2e3470400_0;  alias, 1 drivers
v0x55f2e346c980_0 .net "l", 0 0, v0x55f2e34696f0_0;  alias, 1 drivers
v0x55f2e346ca40_0 .var "r", 15 0;
v0x55f2e346cb30_0 .net "rst", 0 0, v0x55f2e34706d0_0;  alias, 1 drivers
v0x55f2e346cc20_0 .net "v", 15 0, L_0x55f2e3480950;  alias, 1 drivers
S_0x55f2e346cdb0 .scope module, "R3" "regg" 5 32, 7 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x55f2e346cf80 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x55f2e346d110_0 .net "ck", 0 0, v0x55f2e3470400_0;  alias, 1 drivers
v0x55f2e346d1d0_0 .net "l", 0 0, v0x55f2e34695e0_0;  alias, 1 drivers
v0x55f2e346d290_0 .var "r", 15 0;
v0x55f2e346d330_0 .net "rst", 0 0, v0x55f2e34706d0_0;  alias, 1 drivers
v0x55f2e346d3d0_0 .net "v", 15 0, L_0x55f2e3480950;  alias, 1 drivers
S_0x55f2e346d520 .scope module, "U" "ula" 5 29, 8 1 0, S_0x55f2e3469ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 16 "r"
v0x55f2e346d6f0_0 .net *"_s1", 15 0, L_0x55f2e3480780;  1 drivers
v0x55f2e346d7f0_0 .net *"_s2", 15 0, L_0x55f2e3480820;  1 drivers
v0x55f2e346d8d0_0 .net "h", 0 0, v0x55f2e3469480_0;  alias, 1 drivers
v0x55f2e346d9d0_0 .net "r", 15 0, L_0x55f2e3480950;  alias, 1 drivers
v0x55f2e346dac0_0 .net "v1", 15 0, v0x55f2e346b190_0;  alias, 1 drivers
v0x55f2e346dbb0_0 .net "v2", 15 0, v0x55f2e346ba70_0;  alias, 1 drivers
L_0x55f2e3480780 .arith/mult 16, v0x55f2e346b190_0, v0x55f2e346ba70_0;
L_0x55f2e3480820 .arith/sum 16, v0x55f2e346b190_0, v0x55f2e346ba70_0;
L_0x55f2e3480950 .functor MUXZ 16, L_0x55f2e3480820, L_0x55f2e3480780, v0x55f2e3469480_0, C4<>;
    .scope S_0x55f2e3432c20;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f2e3469c90_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x55f2e3432c20;
T_1 ;
    %wait E_0x55f2e34244a0;
    %load/vec4 v0x55f2e3469bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f2e3469c90_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34697b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3469480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34696f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34695e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3448450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2e3469c90_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f2e346bd20;
T_2 ;
    %wait E_0x55f2e34248b0;
    %load/vec4 v0x55f2e346c300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f2e346c230_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x55f2e346c160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55f2e346c3a0_0;
    %store/vec4 v0x55f2e346c230_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f2e346a2f0;
T_3 ;
    %wait E_0x55f2e34239c0;
    %load/vec4 v0x55f2e346aa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55f2e346a580_0;
    %store/vec4 v0x55f2e346a900_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55f2e346a680_0;
    %store/vec4 v0x55f2e346a900_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55f2e346a760_0;
    %store/vec4 v0x55f2e346a900_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55f2e346a820_0;
    %store/vec4 v0x55f2e346a900_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f2e346ab90;
T_4 ;
    %wait E_0x55f2e3425640;
    %load/vec4 v0x55f2e346b2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55f2e346ae50_0;
    %store/vec4 v0x55f2e346b190_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55f2e346af30_0;
    %store/vec4 v0x55f2e346b190_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55f2e346aff0_0;
    %store/vec4 v0x55f2e346b190_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55f2e346b0b0_0;
    %store/vec4 v0x55f2e346b190_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f2e346b420;
T_5 ;
    %wait E_0x55f2e346b690;
    %load/vec4 v0x55f2e346bb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55f2e346b700_0;
    %store/vec4 v0x55f2e346ba70_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55f2e346b7e0_0;
    %store/vec4 v0x55f2e346ba70_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55f2e346b8d0_0;
    %store/vec4 v0x55f2e346ba70_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55f2e346b9a0_0;
    %store/vec4 v0x55f2e346ba70_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f2e346c510;
T_6 ;
    %wait E_0x55f2e34248b0;
    %load/vec4 v0x55f2e346cb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f2e346ca40_0, 0, 16;
T_6.0 ;
    %load/vec4 v0x55f2e346c980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55f2e346cc20_0;
    %store/vec4 v0x55f2e346ca40_0, 0, 16;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f2e346cdb0;
T_7 ;
    %wait E_0x55f2e34248b0;
    %load/vec4 v0x55f2e346d330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f2e346d290_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x55f2e346d1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55f2e346d3d0_0;
    %store/vec4 v0x55f2e346d290_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f2e3438b40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2e3470400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2e34704a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2e3470590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2e34706d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55f2e3438b40;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x55f2e3470400_0;
    %inv;
    %assign/vec4 v0x55f2e3470400_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f2e3438b40;
T_10 ;
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34704a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3470590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34706d0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34704a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e34704a0_0, 0;
    %delay 18, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e3470590_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2e3470590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2e34706d0_0, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
