/* Generated by Yosys 0.8 (git sha1 5706e90) */

(* top =  1  *)
(* src = "/app/library/verilogs/temp_fde13c77e5bd432fad3d8a5b66d1f788.v:1" *)
module AND_gate(TetR, LacI, Y);
  wire _0_;
  wire _1_;
  (* src = "/app/library/verilogs/temp_fde13c77e5bd432fad3d8a5b66d1f788.v:3" *)
  input LacI;
  (* src = "/app/library/verilogs/temp_fde13c77e5bd432fad3d8a5b66d1f788.v:2" *)
  input TetR;
  (* src = "/app/library/verilogs/temp_fde13c77e5bd432fad3d8a5b66d1f788.v:4" *)
  output Y;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
