# system info st_bfm_qsys_tutorial_tb on 2014.02.18.10:24:14
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1392737052
#
#
# Files generated for st_bfm_qsys_tutorial_tb on 2014.02.18.10:24:14
files:
filepath,kind,attributes,module,is_top
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/st_bfm_qsys_tutorial_tb.v,VERILOG,,st_bfm_qsys_tutorial_tb,true
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/st_bfm_qsys_tutorial.v,VERILOG,,st_bfm_qsys_tutorial,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
st_bfm_qsys_tutorial/testbench/st_bfm_qsys_tutorial_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst,st_bfm_qsys_tutorial
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst.dut,altera_avalon_sc_fifo
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst_clk_bfm,altera_avalon_clock_source
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst_reset_bfm,altera_avalon_reset_source
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst_st_in_bfm,altera_avalon_st_source_bfm
st_bfm_qsys_tutorial_tb.st_bfm_qsys_tutorial_inst_st_out_bfm,altera_avalon_st_sink_bfm
