<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstructionSelector.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64InstructionSelector.cpp.html'>AArch64InstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstructionSelector.cpp ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AArch64.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64RegisterBankInfo.h.html">"AArch64RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-isel"</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> {</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#include <span class='error' title="&apos;AArch64GenGlobalISel.inc&apos; file not found">"AArch64GenGlobalISel.inc"</span></u></td></tr>
<tr><th id="46">46</th><td><u>#undef <a class="macro" href="#44" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-type='void (anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector(const llvm::AArch64TargetMachine &amp; TM, const llvm::AArch64Subtarget &amp; STI, const llvm::AArch64RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">AArch64InstructionSelector</a>(<em>const</em> <a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col3 decl" id="203TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="203TM">TM</dfn>,</td></tr>
<tr><th id="51">51</th><td>                             <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col4 decl" id="204STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="204STI">STI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                             <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="205RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="205RBI">RBI</dfn>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::select' data-type='bool (anonymous namespace)::AArch64InstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="206I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="206I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col7 decl" id="207CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="207CoverageInfo">CoverageInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="55">55</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64InstructionSelector7getNameEv" title='(anonymous namespace)::AArch64InstructionSelector::getName' data-type='static const char * (anonymous namespace)::AArch64InstructionSelector::getName()' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#38" title="&quot;aarch64-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>private</b>:</td></tr>
<tr><th id="58">58</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">/// tblgen-erated 'select' implementation, used as the initial selector for</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">  /// the patterns that don't require complex C++.</i></td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::selectImpl' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectImpl(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="208I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col9 decl" id="209CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="209CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="210I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="211MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="211MF">MF</dfn>,</td></tr>
<tr><th id="63">63</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="212MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="212MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="213I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="214MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="214MF">MF</dfn>,</td></tr>
<tr><th id="65">65</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="215MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="215MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranch(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="216I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="216I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="217MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="217MF">MF</dfn>,</td></tr>
<tr><th id="68">68</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="218MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="218MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorASHR' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorASHR(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorASHR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="219I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="220MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="220MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="221I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="222MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="222MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">// Helper to generate an equivalent of scalar_to_vector into a new register,</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">  // returned via 'Dst'.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int EltSize, const llvm::TargetRegisterClass * DstRC, unsigned int Scalar, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</a>(<em>unsigned</em> <dfn class="local col3 decl" id="223EltSize" title='EltSize' data-type='unsigned int' data-ref="223EltSize">EltSize</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="224DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="224DstRC">DstRC</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="225Scalar" title='Scalar' data-type='unsigned int' data-ref="225Scalar">Scalar</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="226MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="226MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">/// Emit a lane insert into<span class="command"> \p</span> <span class="arg">DstReg,</span> or a new vector register if None is</i></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// provided.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  ///</i></td></tr>
<tr><th id="83">83</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// The lane inserted into is defined by<span class="command"> \p</span> <span class="arg">LaneIdx.</span> The vector source</i></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// register is given by<span class="command"> \p</span> <span class="arg">SrcReg.</span> The register containing the element is</i></td></tr>
<tr><th id="85">85</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">  /// given by<span class="command"> \p</span> <span class="arg">EltReg.</span></i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLaneInsert(Optional&lt;unsigned int&gt; DstReg, unsigned int SrcReg, unsigned int EltReg, unsigned int LaneIdx, const llvm::RegisterBank &amp; RB, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="227DstReg" title='DstReg' data-type='Optional&lt;unsigned int&gt;' data-ref="227DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="228SrcReg" title='SrcReg' data-type='unsigned int' data-ref="228SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="87">87</th><td>                               <em>unsigned</em> <dfn class="local col9 decl" id="229EltReg" title='EltReg' data-type='unsigned int' data-ref="229EltReg">EltReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="230LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="230LaneIdx">LaneIdx</dfn>,</td></tr>
<tr><th id="88">88</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="231RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="231RB">RB</dfn>,</td></tr>
<tr><th id="89">89</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="232MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="232MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectInsertElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="233I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="233I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="234MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="234MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBuildVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="235I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="235I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="236MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="236MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="237I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="237I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="238MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="238MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="239I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="240MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="240MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE" title='(anonymous namespace)::AArch64InstructionSelector::collectShuffleMaskIndices' data-type='void (anonymous namespace)::AArch64InstructionSelector::collectShuffleMaskIndices(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, SmallVectorImpl&lt;Optional&lt;int&gt; &gt; &amp; Idxs) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE">collectShuffleMaskIndices</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="241I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="242MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="242MRI">MRI</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt;&gt; &amp;<dfn class="local col3 decl" id="243Idxs" title='Idxs' data-type='SmallVectorImpl&lt;Optional&lt;int&gt; &gt; &amp;' data-ref="243Idxs">Idxs</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectShuffleVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="244I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="245MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="245MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectExtractElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="246I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="246I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="247MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="247MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectConcatVectors(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="248I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="249MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="249MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="250I">I</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="251MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="251MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="252I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="252I">I</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="253MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="253MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsic(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="254I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="255MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="255MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorICmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="256I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="256I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="257MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="257MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="258I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="258I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="259MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="259MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="260I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="261MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="261MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-type='unsigned int (anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry(llvm::Constant * CPVal, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</a>(<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="262CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="262CPVal">CPVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="263MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="263MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool(llvm::Constant * CPVal, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="264CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="264CPVal">CPVal</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="265MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="265MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE">// Emit a vector concat operation.</i></td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitVectorConcat(Optional&lt;unsigned int&gt; Dst, unsigned int Op1, unsigned int Op2, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="266Dst" title='Dst' data-type='Optional&lt;unsigned int&gt;' data-ref="266Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="267Op1" title='Op1' data-type='unsigned int' data-ref="267Op1">Op1</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                 <em>unsigned</em> <dfn class="local col8 decl" id="268Op2" title='Op2' data-type='unsigned int' data-ref="268Op2">Op2</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="269MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="269MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt(Optional&lt;unsigned int&gt; DstReg, const llvm::RegisterBank &amp; DstRB, llvm::LLT ScalarTy, unsigned int VecReg, unsigned int LaneIdx, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="270DstReg" title='DstReg' data-type='Optional&lt;unsigned int&gt;' data-ref="270DstReg">DstReg</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="271DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="271DstRB">DstRB</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="272ScalarTy" title='ScalarTy' data-type='llvm::LLT' data-ref="272ScalarTy">ScalarTy</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="273VecReg" title='VecReg' data-type='unsigned int' data-ref="273VecReg">VecReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="274LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="274LaneIdx">LaneIdx</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="275MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="275MIRBuilder">MIRBuilder</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">/// Helper function for selecting G_FCONSTANT. If the G_FCONSTANT can be</i></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">  /// materialized using a FMOV instruction, then update MI and return it.</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">  /// Otherwise, do nothing and return a nullptr.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="276MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="276MI">MI</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="277MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="277MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="278Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="278Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="279Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="279Root">Root</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="280Size" title='Size' data-type='unsigned int' data-ref="280Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector23selectAddrModeUnscaled8ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled8' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled8(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector23selectAddrModeUnscaled8ERN4llvm14MachineOperandE">selectAddrModeUnscaled8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="281Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="281Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col1 ref" href="#281Root" title='Root' data-ref="281Root">Root</a></span>, <var>1</var>);</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled16ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled16' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled16(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled16ERN4llvm14MachineOperandE">selectAddrModeUnscaled16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="282Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="282Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col2 ref" href="#282Root" title='Root' data-ref="282Root">Root</a></span>, <var>2</var>);</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled32ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled32' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled32(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled32ERN4llvm14MachineOperandE">selectAddrModeUnscaled32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="283Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="283Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col3 ref" href="#283Root" title='Root' data-ref="283Root">Root</a></span>, <var>4</var>);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled64ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled64' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled64(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectAddrModeUnscaled64ERN4llvm14MachineOperandE">selectAddrModeUnscaled64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="284Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="284Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col4 ref" href="#284Root" title='Root' data-ref="284Root">Root</a></span>, <var>8</var>);</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25selectAddrModeUnscaled128ERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled128' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled128(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25selectAddrModeUnscaled128ERN4llvm14MachineOperandE">selectAddrModeUnscaled128</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="285Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="285Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col5 ref" href="#285Root" title='Root' data-ref="285Root">Root</a></span>, <var>16</var>);</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="286Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="286Root">Root</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                           <em>unsigned</em> <dfn class="local col7 decl" id="287Size" title='Size' data-type='unsigned int' data-ref="287Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td>  <b>template</b> &lt;<em>int</em> Width&gt;</td></tr>
<tr><th id="151">151</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandE">selectAddrModeIndexed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="288Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="288Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</a>(<span class='refarg'><a class="local col8 ref" href="#288Root" title='Root' data-ref="288Root">Root</a></span>, <a class="tu ref" href="#Width" title='Width' data-use='r' data-ref="Width">Width</a> / <var>8</var>);</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::renderTruncImm' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderTruncImm(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderTruncImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="289MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="289MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="290MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh">// Materialize a GlobalValue or BlockAddress using a movz+movk sequence.</i></td></tr>
<tr><th id="158">158</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-type='void (anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp; I, const llvm::Value * V, unsigned char OpFlags) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh">materializeLargeCMVal</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="291I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="291I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="292V" title='V' data-type='const llvm::Value *' data-ref="292V">V</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>unsigned</em> <em>char</em> <dfn class="local col3 decl" id="293OpFlags" title='OpFlags' data-type='unsigned char' data-ref="293OpFlags">OpFlags</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">// Optimization methods.</i></td></tr>
<tr><th id="162">162</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE"></i></td></tr>
<tr><th id="163">163</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">  // Helper function to check if a reg def is an MI with a given opcode and</i></td></tr>
<tr><th id="164">164</th><td><i  data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">  // returns it if so.</i></td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::findMIFromReg' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::findMIFromReg(unsigned int Reg, unsigned int Opc, llvm::MachineIRBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">findMIFromReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="294Reg" title='Reg' data-type='unsigned int' data-ref="294Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="295Opc" title='Opc' data-type='unsigned int' data-ref="295Opc">Opc</dfn>,</td></tr>
<tr><th id="166">166</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="296MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="296MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="297Def" title='Def' data-type='llvm::MachineInstr *' data-ref="297Def">Def</dfn> = <a class="local col6 ref" href="#296MIB" title='MIB' data-ref="296MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#294Reg" title='Reg' data-ref="294Reg">Reg</a>);</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (!<a class="local col7 ref" href="#297Def" title='Def' data-ref="297Def">Def</a> || <a class="local col7 ref" href="#297Def" title='Def' data-ref="297Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col5 ref" href="#295Opc" title='Opc' data-ref="295Opc">Opc</a>)</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="local col7 ref" href="#297Def" title='Def' data-ref="297Def">Def</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorShuffle' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptVectorShuffle(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE">tryOptVectorShuffle</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="298I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="298I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorDup' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptVectorDup(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE">tryOptVectorDup</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="299MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="299MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptSelect(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="300MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>const</em> <a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI">STI</dfn>;</td></tr>
<tr><th id="179">179</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-type='const llvm::AArch64InstrInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII">TII</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-type='const llvm::AArch64RegisterInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI">TRI</dfn>;</td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="184">184</th><td><u>#include "AArch64GenGlobalISel.inc"</u></td></tr>
<tr><th id="185">185</th><td><u>#undef <a class="macro" href="#183" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>// We declare the temporaries used by selectImpl() in the class to minimize the</i></td></tr>
<tr><th id="188">188</th><td><i>// cost of constructing placeholder values.</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="190">190</th><td><u>#include "AArch64GenGlobalISel.inc"</u></td></tr>
<tr><th id="191">191</th><td><u>#undef <a class="macro" href="#189" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="197">197</th><td><u>#include "AArch64GenGlobalISel.inc"</u></td></tr>
<tr><th id="198">198</th><td><u>#undef <a class="macro" href="#196" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-type='void (anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector(const llvm::AArch64TargetMachine &amp; TM, const llvm::AArch64Subtarget &amp; STI, const llvm::AArch64RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">AArch64InstructionSelector</dfn>(</td></tr>
<tr><th id="201">201</th><td>    <em>const</em> <a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col1 decl" id="301TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="301TM">TM</dfn>, <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col2 decl" id="302STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="302STI">STI</dfn>,</td></tr>
<tr><th id="202">202</th><td>    <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="303RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="303RBI">RBI</dfn>)</td></tr>
<tr><th id="203">203</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>(<a class="local col1 ref" href="#301TM" title='TM' data-ref="301TM">TM</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI">STI</a>(<a class="local col2 ref" href="#302STI" title='STI' data-ref="302STI">STI</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TII" title='(anonymous namespace)::AArch64InstructionSelector::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TII">TII</a>(*<a class="local col2 ref" href="#302STI" title='STI' data-ref="302STI">STI</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="204">204</th><td>      <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI">TRI</a>(*<a class="local col2 ref" href="#302STI" title='STI' data-ref="302STI">STI</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='w' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>(<a class="local col3 ref" href="#303RBI" title='RBI' data-ref="303RBI">RBI</a>),</td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="206">206</th><td><u>#include <span class='error' title="&apos;AArch64GenGlobalISel.inc&apos; file not found">"AArch64GenGlobalISel.inc"</span></u></td></tr>
<tr><th id="207">207</th><td><u>#undef <a class="macro" href="#205" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="209">209</th><td><u>#include "AArch64GenGlobalISel.inc"</u></td></tr>
<tr><th id="210">210</th><td><u>#undef <a class="macro" href="#208" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="211">211</th><td>{</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i  data-doc="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">// FIXME: This should be target-independent, inferred from the types declared</i></td></tr>
<tr><th id="215">215</th><td><i  data-doc="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">// for each class in the bank.</i></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="217">217</th><td><dfn class="tu decl def" id="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-type='const llvm::TargetRegisterClass * getRegClassForTypeOnBank(llvm::LLT Ty, const llvm::RegisterBank &amp; RB, const llvm::RegisterBankInfo &amp; RBI, bool GetAllRegSet = false)' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="304Ty" title='Ty' data-type='llvm::LLT' data-ref="304Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="305RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="305RB">RB</dfn>,</td></tr>
<tr><th id="218">218</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="306RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="306RBI">RBI</dfn>,</td></tr>
<tr><th id="219">219</th><td>                         <em>bool</em> <dfn class="local col7 decl" id="307GetAllRegSet" title='GetAllRegSet' data-type='bool' data-ref="307GetAllRegSet">GetAllRegSet</dfn> = <b>false</b>) {</td></tr>
<tr><th id="220">220</th><td>  <b>if</b> (RB.getID() == AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="221">221</th><td>    <b>if</b> (Ty.getSizeInBits() &lt;= <var>32</var>)</td></tr>
<tr><th id="222">222</th><td>      <b>return</b> GetAllRegSet ? &amp;AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span></td></tr>
<tr><th id="223">223</th><td>                          : &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>64</var>)</td></tr>
<tr><th id="225">225</th><td>      <b>return</b> GetAllRegSet ? &amp;AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span></td></tr>
<tr><th id="226">226</th><td>                          : &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (RB.getID() == AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (Ty.getSizeInBits() &lt;= <var>16</var>)</td></tr>
<tr><th id="232">232</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>;</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>32</var>)</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>64</var>)</td></tr>
<tr><th id="236">236</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>128</var>)</td></tr>
<tr><th id="238">238</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">/// Given a register bank, and size in bits, return the smallest register class</i></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">/// that can represent that combination.</i></td></tr>
<tr><th id="247">247</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="248">248</th><td><dfn class="tu decl def" id="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-type='const llvm::TargetRegisterClass * getMinClassForRegBank(const llvm::RegisterBank &amp; RB, unsigned int SizeInBits, bool GetAllRegSet = false)' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="308RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="308RB">RB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="309SizeInBits" title='SizeInBits' data-type='unsigned int' data-ref="309SizeInBits">SizeInBits</dfn>,</td></tr>
<tr><th id="249">249</th><td>                      <em>bool</em> <dfn class="local col0 decl" id="310GetAllRegSet" title='GetAllRegSet' data-type='bool' data-ref="310GetAllRegSet">GetAllRegSet</dfn> = <b>false</b>) {</td></tr>
<tr><th id="250">250</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="311RegBankID" title='RegBankID' data-type='unsigned int' data-ref="311RegBankID">RegBankID</dfn> = <a class="local col8 ref" href="#308RB" title='RB' data-ref="308RB">RB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (<a class="local col1 ref" href="#311RegBankID" title='RegBankID' data-ref="311RegBankID">RegBankID</a> == <span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBankID&apos;?">AArch64</span>::<a class="local col1 ref" href="#311RegBankID" title='RegBankID' data-ref="311RegBankID">GPRRegBankID</a>) {</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (SizeInBits &lt;= <var>32</var>)</td></tr>
<tr><th id="254">254</th><td>      <b>return</b> GetAllRegSet ? &amp;AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span></td></tr>
<tr><th id="255">255</th><td>                          : &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (SizeInBits == <var>64</var>)</td></tr>
<tr><th id="257">257</th><td>      <b>return</b> GetAllRegSet ? &amp;AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span></td></tr>
<tr><th id="258">258</th><td>                          : &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="local col1 ref" href="#311RegBankID" title='RegBankID' data-ref="311RegBankID">RegBankID</a> == <span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBankID&apos;?">AArch64</span>::<a class="local col1 ref" href="#311RegBankID" title='RegBankID' data-ref="311RegBankID">FPRRegBankID</a>) {</td></tr>
<tr><th id="262">262</th><td>    <b>switch</b> (<a class="local col9 ref" href="#309SizeInBits" title='SizeInBits' data-ref="309SizeInBits">SizeInBits</a>) {</td></tr>
<tr><th id="263">263</th><td>    <b>default</b>:</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="266">266</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR8RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClass</span>;</td></tr>
<tr><th id="267">267</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="268">268</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR16RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClass</span>;</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>;</td></tr>
<tr><th id="271">271</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="272">272</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="273">273</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="274">274</th><td>      <b>return</b> &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="275">275</th><td>    }</td></tr>
<tr><th id="276">276</th><td>  }</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">/// Returns the correct subregister to use for a given register class.</i></td></tr>
<tr><th id="282">282</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-type='bool getSubRegForClass(const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo &amp; TRI, unsigned int &amp; SubReg)' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="312RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="312RC">RC</dfn>,</td></tr>
<tr><th id="283">283</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="313TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="313TRI">TRI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="314SubReg" title='SubReg' data-type='unsigned int &amp;' data-ref="314SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>switch</b> (<a class="local col3 ref" href="#313TRI" title='TRI' data-ref="313TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col2 ref" href="#312RC" title='RC' data-ref="312RC">RC</a>)) {</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="286">286</th><td>    SubReg = AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>;</td></tr>
<tr><th id="287">287</th><td>    <b>break</b>;</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="289">289</th><td>    SubReg = AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>;</td></tr>
<tr><th id="290">290</th><td>    <b>break</b>;</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (RC == &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>)</td></tr>
<tr><th id="293">293</th><td>      SubReg = AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>;</td></tr>
<tr><th id="294">294</th><td>    <b>else</b></td></tr>
<tr><th id="295">295</th><td>      SubReg = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="296">296</th><td>    <b>break</b>;</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="298">298</th><td>    SubReg = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="299">299</th><td>    <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>  <b>default</b>:</td></tr>
<tr><th id="301">301</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Couldn&apos;t find appropriate subregister for register class.&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="302">302</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't find appropriate subregister for register class."</q>);</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// Check whether<span class="command"> \p</span> <span class="arg">I</span> is a currently unsupported binary operation:</i></td></tr>
<tr><th id="310">310</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - it has an unsized type</i></td></tr>
<tr><th id="311">311</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - an operand is not a vreg</i></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// - all operands are not in the same bank</i></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// These are checks that should someday live in the verifier, but right now,</i></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">/// these are mostly limitations of the aarch64 selector.</i></td></tr>
<tr><th id="315">315</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-type='bool unsupportedBinOp(const llvm::MachineInstr &amp; I, const llvm::AArch64RegisterBankInfo &amp; RBI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::AArch64RegisterInfo &amp; TRI)' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="315I">I</dfn>,</td></tr>
<tr><th id="316">316</th><td>                             <em>const</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="316RBI" title='RBI' data-type='const llvm::AArch64RegisterBankInfo &amp;' data-ref="316RBI">RBI</dfn>,</td></tr>
<tr><th id="317">317</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="317MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="317MRI">MRI</dfn>,</td></tr>
<tr><th id="318">318</th><td>                             <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="local col8 decl" id="318TRI" title='TRI' data-type='const llvm::AArch64RegisterInfo &amp;' data-ref="318TRI">TRI</dfn>) {</td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="319Ty" title='Ty' data-type='llvm::LLT' data-ref="319Ty">Ty</dfn> = <a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#315I" title='I' data-ref="315I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (!<a class="local col9 ref" href="#319Ty" title='Ty' data-ref="319Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic binop register should be typed\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic binop register should be typed\n"</q>);</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="320PrevOpBank" title='PrevOpBank' data-type='const llvm::RegisterBank *' data-ref="320PrevOpBank">PrevOpBank</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="326">326</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="321MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="321MO">MO</dfn> : <a class="local col5 ref" href="#315I" title='I' data-ref="315I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <i>// FIXME: Support non-register operands.</i></td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (!<a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="329">329</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic inst non-reg operands are unsupported\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic inst non-reg operands are unsupported\n"</q>);</td></tr>
<tr><th id="330">330</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <i>// FIXME: Can generic operations have physical registers operands? If</i></td></tr>
<tr><th id="334">334</th><td><i>    // so, this will need to be taught about that, and we'll need to get the</i></td></tr>
<tr><th id="335">335</th><td><i>    // bank out of the minimal class for the register.</i></td></tr>
<tr><th id="336">336</th><td><i>    // Either way, this needs to be documented (and possibly verified).</i></td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="338">338</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic inst has physical register operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic inst has physical register operand\n"</q>);</td></tr>
<tr><th id="339">339</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="322OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="322OpBank">OpBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(MO.getReg(), MRI, TRI);</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (!<a class="local col2 ref" href="#322OpBank" title='OpBank' data-ref="322OpBank">OpBank</a>) {</td></tr>
<tr><th id="344">344</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic register has no bank or class\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic register has no bank or class\n"</q>);</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>    }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="local col0 ref" href="#320PrevOpBank" title='PrevOpBank' data-ref="320PrevOpBank">PrevOpBank</a> &amp;&amp; <a class="local col2 ref" href="#322OpBank" title='OpBank' data-ref="322OpBank">OpBank</a> != <a class="local col0 ref" href="#320PrevOpBank" title='PrevOpBank' data-ref="320PrevOpBank">PrevOpBank</a>) {</td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic inst operands have different banks\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic inst operands have different banks\n"</q>);</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td>    <a class="local col0 ref" href="#320PrevOpBank" title='PrevOpBank' data-ref="320PrevOpBank">PrevOpBank</a> = <a class="local col2 ref" href="#322OpBank" title='OpBank' data-ref="322OpBank">OpBank</a>;</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// Select the AArch64 opcode for the basic binary operation<span class="command"> \p</span> <span class="arg">GenericOpc</span></i></td></tr>
<tr><th id="358">358</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// (such as G_OR or G_SDIV), appropriate for the register bank<span class="command"> \p</span> <span class="arg">RegBankID</span></i></td></tr>
<tr><th id="359">359</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// and of size<span class="command"> \p</span> <span class="arg">OpSize.</span></i></td></tr>
<tr><th id="360">360</th><td><i class="doc" data-doc="_ZL14selectBinaryOpjjj">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">GenericOpc</span> if the combination is unsupported.</i></td></tr>
<tr><th id="361">361</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL14selectBinaryOpjjj" title='selectBinaryOp' data-type='unsigned int selectBinaryOp(unsigned int GenericOpc, unsigned int RegBankID, unsigned int OpSize)' data-ref="_ZL14selectBinaryOpjjj">selectBinaryOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="323GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="323GenericOpc">GenericOpc</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="324RegBankID" title='RegBankID' data-type='unsigned int' data-ref="324RegBankID">RegBankID</dfn>,</td></tr>
<tr><th id="362">362</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="325OpSize" title='OpSize' data-type='unsigned int' data-ref="325OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="363">363</th><td>  <b>switch</b> (RegBankID) {</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> <span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBankID&apos;?">AArch64</span>::<span class='error' title="case value is not a constant expression">GPRRegBankID</span>:</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (OpSize == <var>32</var>) {</td></tr>
<tr><th id="366">366</th><td>      <b>switch</b> (GenericOpc) {</td></tr>
<tr><th id="367">367</th><td>      <b>case</b> TargetOpcode::G_SHL:</td></tr>
<tr><th id="368">368</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;LSLVWr&apos; in namespace &apos;llvm::AArch64&apos;">LSLVWr</span>;</td></tr>
<tr><th id="369">369</th><td>      <b>case</b> TargetOpcode::G_LSHR:</td></tr>
<tr><th id="370">370</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;LSRVWr&apos; in namespace &apos;llvm::AArch64&apos;">LSRVWr</span>;</td></tr>
<tr><th id="371">371</th><td>      <b>case</b> TargetOpcode::G_ASHR:</td></tr>
<tr><th id="372">372</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;ASRVWr&apos; in namespace &apos;llvm::AArch64&apos;">ASRVWr</span>;</td></tr>
<tr><th id="373">373</th><td>      <b>default</b>:</td></tr>
<tr><th id="374">374</th><td>        <b>return</b> GenericOpc;</td></tr>
<tr><th id="375">375</th><td>      }</td></tr>
<tr><th id="376">376</th><td>    } <b>else</b> <b>if</b> (OpSize == <var>64</var>) {</td></tr>
<tr><th id="377">377</th><td>      <b>switch</b> (GenericOpc) {</td></tr>
<tr><th id="378">378</th><td>      <b>case</b> TargetOpcode::G_GEP:</td></tr>
<tr><th id="379">379</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>;</td></tr>
<tr><th id="380">380</th><td>      <b>case</b> TargetOpcode::G_SHL:</td></tr>
<tr><th id="381">381</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;LSLVXr&apos; in namespace &apos;llvm::AArch64&apos;">LSLVXr</span>;</td></tr>
<tr><th id="382">382</th><td>      <b>case</b> TargetOpcode::G_LSHR:</td></tr>
<tr><th id="383">383</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;LSRVXr&apos; in namespace &apos;llvm::AArch64&apos;">LSRVXr</span>;</td></tr>
<tr><th id="384">384</th><td>      <b>case</b> TargetOpcode::G_ASHR:</td></tr>
<tr><th id="385">385</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;ASRVXr&apos; in namespace &apos;llvm::AArch64&apos;">ASRVXr</span>;</td></tr>
<tr><th id="386">386</th><td>      <b>default</b>:</td></tr>
<tr><th id="387">387</th><td>        <b>return</b> GenericOpc;</td></tr>
<tr><th id="388">388</th><td>      }</td></tr>
<tr><th id="389">389</th><td>    }</td></tr>
<tr><th id="390">390</th><td>    <b>break</b>;</td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBankID&apos;?">AArch64</span>::<span class='error' title="case value is not a constant expression">FPRRegBankID</span>:</td></tr>
<tr><th id="392">392</th><td>    <b>switch</b> (OpSize) {</td></tr>
<tr><th id="393">393</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="394">394</th><td>      <b>switch</b> (GenericOpc) {</td></tr>
<tr><th id="395">395</th><td>      <b>case</b> TargetOpcode::G_FADD:</td></tr>
<tr><th id="396">396</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FADDSrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDSrr</span>;</td></tr>
<tr><th id="397">397</th><td>      <b>case</b> TargetOpcode::G_FSUB:</td></tr>
<tr><th id="398">398</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FSUBSrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBSrr</span>;</td></tr>
<tr><th id="399">399</th><td>      <b>case</b> TargetOpcode::G_FMUL:</td></tr>
<tr><th id="400">400</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FMULSrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULSrr</span>;</td></tr>
<tr><th id="401">401</th><td>      <b>case</b> TargetOpcode::G_FDIV:</td></tr>
<tr><th id="402">402</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FDIVSrr&apos; in namespace &apos;llvm::AArch64&apos;">FDIVSrr</span>;</td></tr>
<tr><th id="403">403</th><td>      <b>default</b>:</td></tr>
<tr><th id="404">404</th><td>        <b>return</b> GenericOpc;</td></tr>
<tr><th id="405">405</th><td>      }</td></tr>
<tr><th id="406">406</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="407">407</th><td>      <b>switch</b> (GenericOpc) {</td></tr>
<tr><th id="408">408</th><td>      <b>case</b> TargetOpcode::G_FADD:</td></tr>
<tr><th id="409">409</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FADDDrr&apos; in namespace &apos;llvm::AArch64&apos;">FADDDrr</span>;</td></tr>
<tr><th id="410">410</th><td>      <b>case</b> TargetOpcode::G_FSUB:</td></tr>
<tr><th id="411">411</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FSUBDrr&apos; in namespace &apos;llvm::AArch64&apos;">FSUBDrr</span>;</td></tr>
<tr><th id="412">412</th><td>      <b>case</b> TargetOpcode::G_FMUL:</td></tr>
<tr><th id="413">413</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FMULDrr&apos; in namespace &apos;llvm::AArch64&apos;">FMULDrr</span>;</td></tr>
<tr><th id="414">414</th><td>      <b>case</b> TargetOpcode::G_FDIV:</td></tr>
<tr><th id="415">415</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FDIVDrr&apos; in namespace &apos;llvm::AArch64&apos;">FDIVDrr</span>;</td></tr>
<tr><th id="416">416</th><td>      <b>case</b> TargetOpcode::G_OR:</td></tr>
<tr><th id="417">417</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;ORRv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv8i8</span>;</td></tr>
<tr><th id="418">418</th><td>      <b>default</b>:</td></tr>
<tr><th id="419">419</th><td>        <b>return</b> GenericOpc;</td></tr>
<tr><th id="420">420</th><td>      }</td></tr>
<tr><th id="421">421</th><td>    }</td></tr>
<tr><th id="422">422</th><td>    <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td>  <b>return</b> <a class="local col3 ref" href="#323GenericOpc" title='GenericOpc' data-ref="323GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="425">425</th><td>}</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// Select the AArch64 opcode for the G_LOAD or G_STORE operation<span class="command"> \p</span> <span class="arg">GenericOpc,</span></i></td></tr>
<tr><th id="428">428</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// appropriate for the (value) register bank<span class="command"> \p</span> <span class="arg">RegBankID</span> and of memory access</i></td></tr>
<tr><th id="429">429</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// size<span class="command"> \p</span> <span class="arg">OpSize.</span>  This returns the variant with the base+unsigned-immediate</i></td></tr>
<tr><th id="430">430</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// addressing mode (e.g., LDRXui).</i></td></tr>
<tr><th id="431">431</th><td><i class="doc" data-doc="_ZL19selectLoadStoreUIOpjjj">/// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">GenericOpc</span> if the combination is unsupported.</i></td></tr>
<tr><th id="432">432</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL19selectLoadStoreUIOpjjj" title='selectLoadStoreUIOp' data-type='unsigned int selectLoadStoreUIOp(unsigned int GenericOpc, unsigned int RegBankID, unsigned int OpSize)' data-ref="_ZL19selectLoadStoreUIOpjjj">selectLoadStoreUIOp</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="326GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="326GenericOpc">GenericOpc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="327RegBankID" title='RegBankID' data-type='unsigned int' data-ref="327RegBankID">RegBankID</dfn>,</td></tr>
<tr><th id="433">433</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="328OpSize" title='OpSize' data-type='unsigned int' data-ref="328OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="434">434</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="329isStore" title='isStore' data-type='const bool' data-ref="329isStore">isStore</dfn> = <a class="local col6 ref" href="#326GenericOpc" title='GenericOpc' data-ref="326GenericOpc">GenericOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>;</td></tr>
<tr><th id="435">435</th><td>  <b>switch</b> (RegBankID) {</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBankID&apos;?">AArch64</span>::<span class='error' title="case value is not a constant expression">GPRRegBankID</span>:</td></tr>
<tr><th id="437">437</th><td>    <b>switch</b> (OpSize) {</td></tr>
<tr><th id="438">438</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="439">439</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span> : AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>;</td></tr>
<tr><th id="440">440</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="441">441</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span> : AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>;</td></tr>
<tr><th id="442">442</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="443">443</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span> : AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>;</td></tr>
<tr><th id="444">444</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="445">445</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span> : AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>;</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td>    <b>break</b>;</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>:</td></tr>
<tr><th id="449">449</th><td>    <b>switch</b> (OpSize) {</td></tr>
<tr><th id="450">450</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span> : AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>;</td></tr>
<tr><th id="452">452</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="453">453</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span> : AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>;</td></tr>
<tr><th id="454">454</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span> : AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>;</td></tr>
<tr><th id="456">456</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="457">457</th><td>      <b>return</b> isStore ? AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span> : AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>    <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td>  <b>return</b> <a class="local col6 ref" href="#326GenericOpc" title='GenericOpc' data-ref="326GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><u>#<span data-ppcond="464">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="465">465</th><td><i class="doc" data-doc="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// Helper function that verifies that we have a valid copy at the end of</i></td></tr>
<tr><th id="466">466</th><td><i class="doc" data-doc="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// selectCopy. Verifies that the source and dest have the expected sizes and</i></td></tr>
<tr><th id="467">467</th><td><i class="doc" data-doc="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// then returns true.</i></td></tr>
<tr><th id="468">468</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='isValidCopy' data-type='bool isValidCopy(const llvm::MachineInstr &amp; I, const llvm::RegisterBank &amp; DstBank, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">isValidCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="330I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="330I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="331DstBank" title='DstBank' data-type='const llvm::RegisterBank &amp;' data-ref="331DstBank">DstBank</dfn>,</td></tr>
<tr><th id="469">469</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="332MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="332MRI">MRI</dfn>,</td></tr>
<tr><th id="470">470</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="333TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="333TRI">TRI</dfn>,</td></tr>
<tr><th id="471">471</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col4 decl" id="334RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="334RBI">RBI</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="335DstReg" title='DstReg' data-type='const unsigned int' data-ref="335DstReg">DstReg</dfn> = <a class="local col0 ref" href="#330I" title='I' data-ref="330I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="336SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="336SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#330I" title='I' data-ref="330I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="337DstSize" title='DstSize' data-type='const unsigned int' data-ref="337DstSize">DstSize</dfn> = <a class="local col4 ref" href="#334RBI" title='RBI' data-ref="334RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col5 ref" href="#335DstReg" title='DstReg' data-ref="335DstReg">DstReg</a>, <a class="local col2 ref" href="#332MRI" title='MRI' data-ref="332MRI">MRI</a>, <a class="local col3 ref" href="#333TRI" title='TRI' data-ref="333TRI">TRI</a>);</td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="338SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="338SrcSize">SrcSize</dfn> = <a class="local col4 ref" href="#334RBI" title='RBI' data-ref="334RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#336SrcReg" title='SrcReg' data-ref="336SrcReg">SrcReg</a>, <a class="local col2 ref" href="#332MRI" title='MRI' data-ref="332MRI">MRI</a>, <a class="local col3 ref" href="#333TRI" title='TRI' data-ref="333TRI">TRI</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i>// Make sure the size of the source and dest line up.</i></td></tr>
<tr><th id="478">478</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DstSize == SrcSize || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= SrcSize) || (((DstSize + 31) / 32 == (SrcSize + 31) / 32) &amp;&amp; DstSize &gt; SrcSize)) &amp;&amp; &quot;Copy with different width?!&quot;) ? void (0) : __assert_fail (&quot;(DstSize == SrcSize || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= SrcSize) || (((DstSize + 31) / 32 == (SrcSize + 31) / 32) &amp;&amp; DstSize &gt; SrcSize)) &amp;&amp; \&quot;Copy with different width?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="479">479</th><td>      (<a class="local col7 ref" href="#337DstSize" title='DstSize' data-ref="337DstSize">DstSize</a> == <a class="local col8 ref" href="#338SrcSize" title='SrcSize' data-ref="338SrcSize">SrcSize</a> ||</td></tr>
<tr><th id="480">480</th><td>       <i>// Copies are a mean to setup initial types, the number of</i></td></tr>
<tr><th id="481">481</th><td><i>       // bits may not exactly match.</i></td></tr>
<tr><th id="482">482</th><td>       (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#336SrcReg" title='SrcReg' data-ref="336SrcReg">SrcReg</a>) &amp;&amp; <a class="local col7 ref" href="#337DstSize" title='DstSize' data-ref="337DstSize">DstSize</a> &lt;= <a class="local col8 ref" href="#338SrcSize" title='SrcSize' data-ref="338SrcSize">SrcSize</a>) ||</td></tr>
<tr><th id="483">483</th><td>       <i>// Copies are a mean to copy bits around, as long as we are</i></td></tr>
<tr><th id="484">484</th><td><i>       // on the same register class, that's fine. Otherwise, that</i></td></tr>
<tr><th id="485">485</th><td><i>       // means we need some SUBREG_TO_REG or AND &amp; co.</i></td></tr>
<tr><th id="486">486</th><td>       (((<a class="local col7 ref" href="#337DstSize" title='DstSize' data-ref="337DstSize">DstSize</a> + <var>31</var>) / <var>32</var> == (<a class="local col8 ref" href="#338SrcSize" title='SrcSize' data-ref="338SrcSize">SrcSize</a> + <var>31</var>) / <var>32</var>) &amp;&amp; <a class="local col7 ref" href="#337DstSize" title='DstSize' data-ref="337DstSize">DstSize</a> &gt; <a class="local col8 ref" href="#338SrcSize" title='SrcSize' data-ref="338SrcSize">SrcSize</a>)) &amp;&amp;</td></tr>
<tr><th id="487">487</th><td>      <q>"Copy with different width?!"</q>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// Check the size of the destination.</i></td></tr>
<tr><th id="490">490</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DstSize &lt;= 64 || DstBank.getID() == AArch64::FPRRegBankID) &amp;&amp; &quot;GPRs cannot get more than 64-bit width values&quot;) ? void (0) : __assert_fail (&quot;(DstSize &lt;= 64 || DstBank.getID() == AArch64::FPRRegBankID) &amp;&amp; \&quot;GPRs cannot get more than 64-bit width values\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 491, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((DstSize &lt;= <var>64</var> || DstBank.getID() == AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="491">491</th><td>         <q>"GPRs cannot get more than 64-bit width values"</q>);</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td><u>#<span data-ppcond="464">endif</span></u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">/// Helper function for selectCopy. Inserts a subregister copy from</i></td></tr>
<tr><th id="498">498</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">///<span class="command"> \p</span> <span class="arg">*From</span> to<span class="command"> \p</span> <span class="arg">*To,</span> linking it up to<span class="command"> \p</span> <span class="arg">I.</span></i></td></tr>
<tr><th id="499">499</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">///</i></td></tr>
<tr><th id="500">500</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">/// e.g, given I = "Dst = COPY SrcReg", we'll transform that into</i></td></tr>
<tr><th id="501">501</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">///</i></td></tr>
<tr><th id="502">502</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">/// CopyReg (From class) = COPY SrcReg</i></td></tr>
<tr><th id="503">503</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">/// SubRegCopy (To class) = COPY CopyReg:SubReg</i></td></tr>
<tr><th id="504">504</th><td><i class="doc" data-doc="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">/// Dst = COPY SubRegCopy</i></td></tr>
<tr><th id="505">505</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j" title='selectSubregisterCopy' data-type='bool selectSubregisterCopy(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, const llvm::RegisterBankInfo &amp; RBI, unsigned int SrcReg, const llvm::TargetRegisterClass * From, const llvm::TargetRegisterClass * To, unsigned int SubReg)' data-ref="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">selectSubregisterCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="339I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="340MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="340MRI">MRI</dfn>,</td></tr>
<tr><th id="506">506</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col1 decl" id="341RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="341RBI">RBI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="342SrcReg" title='SrcReg' data-type='unsigned int' data-ref="342SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="507">507</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="343From" title='From' data-type='const llvm::TargetRegisterClass *' data-ref="343From">From</dfn>,</td></tr>
<tr><th id="508">508</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="344To" title='To' data-type='const llvm::TargetRegisterClass *' data-ref="344To">To</dfn>,</td></tr>
<tr><th id="509">509</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="345SubReg" title='SubReg' data-type='unsigned int' data-ref="345SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="346MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="346MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>);</td></tr>
<tr><th id="511">511</th><td>  <em>auto</em> <dfn class="local col7 decl" id="347Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="347Copy">Copy</dfn> = <a class="local col6 ref" href="#346MIB" title='MIB' data-ref="346MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE">{</a><a class="local col3 ref" href="#343From" title='From' data-ref="343From">From</a>}, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej">{</a><a class="local col2 ref" href="#342SrcReg" title='SrcReg' data-ref="342SrcReg">SrcReg</a>});</td></tr>
<tr><th id="512">512</th><td>  <em>auto</em> <dfn class="local col8 decl" id="348SubRegCopy" title='SubRegCopy' data-type='llvm::MachineInstrBuilder' data-ref="348SubRegCopy">SubRegCopy</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#346MIB" title='MIB' data-ref="346MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE"></a><a class="local col4 ref" href="#344To" title='To' data-ref="344To">To</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="513">513</th><td>                        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#347Copy" title='Copy' data-ref="347Copy">Copy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <var>0</var>, <a class="local col5 ref" href="#345SubReg" title='SubReg' data-ref="345SubReg">SubReg</a>);</td></tr>
<tr><th id="514">514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="349RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="349RegOp">RegOp</dfn> = <a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="515">515</th><td>  <a class="local col9 ref" href="#349RegOp" title='RegOp' data-ref="349RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#348SubRegCopy" title='SubRegCopy' data-ref="348SubRegCopy">SubRegCopy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// It's possible that the destination register won't be constrained. Make</i></td></tr>
<tr><th id="518">518</th><td><i>  // sure that happens.</i></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="520">520</th><td>    <a class="local col1 ref" href="#341RBI" title='RBI' data-ref="341RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col4 ref" href="#344To" title='To' data-ref="344To">To</a>, <span class='refarg'><a class="local col0 ref" href="#340MRI" title='MRI' data-ref="340MRI">MRI</a></span>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// Helper function to get the source and destination register classes for a</i></td></tr>
<tr><th id="526">526</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// copy. Returns a std::pair containing the source register class for the</i></td></tr>
<tr><th id="527">527</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// copy, and the destination register class for the copy. If a register class</i></td></tr>
<tr><th id="528">528</th><td><i class="doc" data-doc="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">/// cannot be determined, then it will be nullptr.</i></td></tr>
<tr><th id="529">529</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="530">530</th><td><dfn class="tu decl def" id="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='getRegClassesForCopy' data-type='std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt; getRegClassesForCopy(llvm::MachineInstr &amp; I, const llvm::TargetInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">getRegClassesForCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="350I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="350I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="351TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="351TII">TII</dfn>,</td></tr>
<tr><th id="531">531</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="352MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="352MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="353TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="353TRI">TRI</dfn>,</td></tr>
<tr><th id="532">532</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col4 decl" id="354RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="354RBI">RBI</dfn>) {</td></tr>
<tr><th id="533">533</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="355DstReg" title='DstReg' data-type='unsigned int' data-ref="355DstReg">DstReg</dfn> = <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="534">534</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="356SrcReg" title='SrcReg' data-type='unsigned int' data-ref="356SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="535">535</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="357DstRegBank" title='DstRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="357DstRegBank">DstRegBank</dfn> = *<a class="local col4 ref" href="#354RBI" title='RBI' data-ref="354RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col5 ref" href="#355DstReg" title='DstReg' data-ref="355DstReg">DstReg</a>, <a class="local col2 ref" href="#352MRI" title='MRI' data-ref="352MRI">MRI</a>, <a class="local col3 ref" href="#353TRI" title='TRI' data-ref="353TRI">TRI</a>);</td></tr>
<tr><th id="536">536</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="358SrcRegBank" title='SrcRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="358SrcRegBank">SrcRegBank</dfn> = *<a class="local col4 ref" href="#354RBI" title='RBI' data-ref="354RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col6 ref" href="#356SrcReg" title='SrcReg' data-ref="356SrcReg">SrcReg</a>, <a class="local col2 ref" href="#352MRI" title='MRI' data-ref="352MRI">MRI</a>, <a class="local col3 ref" href="#353TRI" title='TRI' data-ref="353TRI">TRI</a>);</td></tr>
<tr><th id="537">537</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="359DstSize" title='DstSize' data-type='unsigned int' data-ref="359DstSize">DstSize</dfn> = <a class="local col4 ref" href="#354RBI" title='RBI' data-ref="354RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col5 ref" href="#355DstReg" title='DstReg' data-ref="355DstReg">DstReg</a>, <a class="local col2 ref" href="#352MRI" title='MRI' data-ref="352MRI">MRI</a>, <a class="local col3 ref" href="#353TRI" title='TRI' data-ref="353TRI">TRI</a>);</td></tr>
<tr><th id="538">538</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="360SrcSize" title='SrcSize' data-type='unsigned int' data-ref="360SrcSize">SrcSize</dfn> = <a class="local col4 ref" href="#354RBI" title='RBI' data-ref="354RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#356SrcReg" title='SrcReg' data-ref="356SrcReg">SrcReg</a>, <a class="local col2 ref" href="#352MRI" title='MRI' data-ref="352MRI">MRI</a>, <a class="local col3 ref" href="#353TRI" title='TRI' data-ref="353TRI">TRI</a>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Special casing for cross-bank copies of s1s. We can technically represent</i></td></tr>
<tr><th id="541">541</th><td><i>  // a 1-bit value with any size of register. The minimum size for a GPR is 32</i></td></tr>
<tr><th id="542">542</th><td><i>  // bits. So, we need to put the FPR on 32 bits as well.</i></td></tr>
<tr><th id="543">543</th><td><i>  //</i></td></tr>
<tr><th id="544">544</th><td><i>  // FIXME: I'm not sure if this case holds true outside of copies. If it does,</i></td></tr>
<tr><th id="545">545</th><td><i>  // then we can pull it into the helpers that get the appropriate class for a</i></td></tr>
<tr><th id="546">546</th><td><i>  // register bank. Or make a new helper that carries along some constraint</i></td></tr>
<tr><th id="547">547</th><td><i>  // information.</i></td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="local col8 ref" href="#358SrcRegBank" title='SrcRegBank' data-ref="358SrcRegBank">SrcRegBank</a> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankneERKS0_" title='llvm::RegisterBank::operator!=' data-ref="_ZNK4llvm12RegisterBankneERKS0_">!=</a> <a class="local col7 ref" href="#357DstRegBank" title='DstRegBank' data-ref="357DstRegBank">DstRegBank</a> &amp;&amp; (<a class="local col9 ref" href="#359DstSize" title='DstSize' data-ref="359DstSize">DstSize</a> == <var>1</var> &amp;&amp; <a class="local col0 ref" href="#360SrcSize" title='SrcSize' data-ref="360SrcSize">SrcSize</a> == <var>1</var>))</td></tr>
<tr><th id="549">549</th><td>    <a class="local col0 ref" href="#360SrcSize" title='SrcSize' data-ref="360SrcSize">SrcSize</a> = <a class="local col9 ref" href="#359DstSize" title='DstSize' data-ref="359DstSize">DstSize</a> = <var>32</var>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="tu ref" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col8 ref" href="#358SrcRegBank" title='SrcRegBank' data-ref="358SrcRegBank">SrcRegBank</a>, <a class="local col0 ref" href="#360SrcSize" title='SrcSize' data-ref="360SrcSize">SrcSize</a>, <b>true</b>),</td></tr>
<tr><th id="552">552</th><td>          <a class="tu ref" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col7 ref" href="#357DstRegBank" title='DstRegBank' data-ref="357DstRegBank">DstRegBank</a>, <a class="local col9 ref" href="#359DstSize" title='DstSize' data-ref="359DstSize">DstSize</a>, <b>true</b>)};</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-type='bool selectCopy(llvm::MachineInstr &amp; I, const llvm::TargetInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="361I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="362TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="362TII">TII</dfn>,</td></tr>
<tr><th id="556">556</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="363MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="363MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="364TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="364TRI">TRI</dfn>,</td></tr>
<tr><th id="557">557</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="365RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="365RBI">RBI</dfn>) {</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="366DstReg" title='DstReg' data-type='unsigned int' data-ref="366DstReg">DstReg</dfn> = <a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="367SrcReg" title='SrcReg' data-type='unsigned int' data-ref="367SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="561">561</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="368DstRegBank" title='DstRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="368DstRegBank">DstRegBank</dfn> = *<a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col6 ref" href="#366DstReg" title='DstReg' data-ref="366DstReg">DstReg</a>, <a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>);</td></tr>
<tr><th id="562">562</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="369SrcRegBank" title='SrcRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="369SrcRegBank">SrcRegBank</dfn> = *<a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col7 ref" href="#367SrcReg" title='SrcReg' data-ref="367SrcReg">SrcReg</a>, <a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>);</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i>// Find the correct register classes for the source and destination registers.</i></td></tr>
<tr><th id="565">565</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="370SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="370SrcRC">SrcRC</dfn>;</td></tr>
<tr><th id="566">566</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="371DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="371DstRC">DstRC</dfn>;</td></tr>
<tr><th id="567">567</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col0 ref" href="#370SrcRC" title='SrcRC' data-ref="370SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='getRegClassesForCopy' data-use='c' data-ref="_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">getRegClassesForCopy</a>(<span class='refarg'><a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a></span>, <a class="local col2 ref" href="#362TII" title='TII' data-ref="362TII">TII</a>, <span class='refarg'><a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a></span>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>, <a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (!<a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a>) {</td></tr>
<tr><th id="570">570</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unexpected dest size &quot; &lt;&lt; RBI.getSizeInBits(DstReg, MRI, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unexpected dest size "</q></td></tr>
<tr><th id="571">571</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#366DstReg" title='DstReg' data-ref="366DstReg">DstReg</a>, <a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <i>// A couple helpers below, for making sure that the copy we produce is valid.</i></td></tr>
<tr><th id="576">576</th><td><i></i></td></tr>
<tr><th id="577">577</th><td><i>  // Set to true if we insert a SUBREG_TO_REG. If we do this, then we don't want</i></td></tr>
<tr><th id="578">578</th><td><i>  // to verify that the src and dst are the same size, since that's handled by</i></td></tr>
<tr><th id="579">579</th><td><i>  // the SUBREG_TO_REG.</i></td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="local col2 decl" id="372KnownValid" title='KnownValid' data-type='bool' data-ref="372KnownValid">KnownValid</dfn> = <b>false</b>;</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <i>// Returns true, or asserts if something we don't expect happens. Instead of</i></td></tr>
<tr><th id="583">583</th><td><i>  // returning true, we return isValidCopy() to ensure that we verify the</i></td></tr>
<tr><th id="584">584</th><td><i>  // result.</i></td></tr>
<tr><th id="585">585</th><td>  <em>auto</em> <dfn class="local col3 decl" id="373CheckCopy" title='CheckCopy' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp:585:20)' data-ref="373CheckCopy">CheckCopy</dfn> = [&amp;]() {</td></tr>
<tr><th id="586">586</th><td>    <i>// If we have a bitcast or something, we can't have physical registers.</i></td></tr>
<tr><th id="587">587</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.isCopy() || (!TargetRegisterInfo::isPhysicalRegister(I.getOperand(0).getReg()) &amp;&amp; !TargetRegisterInfo::isPhysicalRegister(I.getOperand(1).getReg()))) &amp;&amp; &quot;No phys reg on generic operator!&quot;) ? void (0) : __assert_fail (&quot;(I.isCopy() || (!TargetRegisterInfo::isPhysicalRegister(I.getOperand(0).getReg()) &amp;&amp; !TargetRegisterInfo::isPhysicalRegister(I.getOperand(1).getReg()))) &amp;&amp; \&quot;No phys reg on generic operator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 591, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="588">588</th><td>        (<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() ||</td></tr>
<tr><th id="589">589</th><td>         (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="590">590</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))) &amp;&amp;</td></tr>
<tr><th id="591">591</th><td>        <q>"No phys reg on generic operator!"</q>);</td></tr>
<tr><th id="592">592</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (KnownValid || isValidCopy(I, DstRegBank, MRI, TRI, RBI)) ? void (0) : __assert_fail (&quot;KnownValid || isValidCopy(I, DstRegBank, MRI, TRI, RBI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 592, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#372KnownValid" title='KnownValid' data-ref="372KnownValid">KnownValid</a> || <a class="tu ref" href="#_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='isValidCopy' data-use='c' data-ref="_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">isValidCopy</a>(<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>, <a class="local col8 ref" href="#368DstRegBank" title='DstRegBank' data-ref="368DstRegBank">DstRegBank</a>, <a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>, <a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>));</td></tr>
<tr><th id="593">593</th><td>    (<em>void</em>)<a class="local col2 ref" href="#372KnownValid" title='KnownValid' data-ref="372KnownValid">KnownValid</a>;</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="595">595</th><td>  };</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i>// Is this a copy? If so, then we may need to insert a subregister copy, or</i></td></tr>
<tr><th id="598">598</th><td><i>  // a SUBREG_TO_REG.</i></td></tr>
<tr><th id="599">599</th><td>  <b>if</b> (<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="600">600</th><td>    <i>// Yes. Check if there's anything to fix up.</i></td></tr>
<tr><th id="601">601</th><td>    <b>if</b> (!<a class="local col0 ref" href="#370SrcRC" title='SrcRC' data-ref="370SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="602">602</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Couldn&apos;t determine source register class\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't determine source register class\n"</q>);</td></tr>
<tr><th id="603">603</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>    }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <i>// Is this a cross-bank copy?</i></td></tr>
<tr><th id="607">607</th><td>    <b>if</b> (<a class="local col8 ref" href="#368DstRegBank" title='DstRegBank' data-ref="368DstRegBank">DstRegBank</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <a class="local col9 ref" href="#369SrcRegBank" title='SrcRegBank' data-ref="369SrcRegBank">SrcRegBank</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="608">608</th><td>      <i>// If we're doing a cross-bank copy on different-sized registers, we need</i></td></tr>
<tr><th id="609">609</th><td><i>      // to do a bit more work.</i></td></tr>
<tr><th id="610">610</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="374SrcSize" title='SrcSize' data-type='unsigned int' data-ref="374SrcSize">SrcSize</dfn> = <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#370SrcRC" title='SrcRC' data-ref="370SrcRC">SrcRC</a>);</td></tr>
<tr><th id="611">611</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="375DstSize" title='DstSize' data-type='unsigned int' data-ref="375DstSize">DstSize</dfn> = <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>      <b>if</b> (<a class="local col4 ref" href="#374SrcSize" title='SrcSize' data-ref="374SrcSize">SrcSize</a> &gt; <a class="local col5 ref" href="#375DstSize" title='DstSize' data-ref="375DstSize">DstSize</a>) {</td></tr>
<tr><th id="614">614</th><td>        <i>// We're doing a cross-bank copy into a smaller register. We need a</i></td></tr>
<tr><th id="615">615</th><td><i>        // subregister copy. First, get a register class that's on the same bank</i></td></tr>
<tr><th id="616">616</th><td><i>        // as the destination, but the same size as the source.</i></td></tr>
<tr><th id="617">617</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="376SubregRC" title='SubregRC' data-type='const llvm::TargetRegisterClass *' data-ref="376SubregRC">SubregRC</dfn> =</td></tr>
<tr><th id="618">618</th><td>            <a class="tu ref" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col8 ref" href="#368DstRegBank" title='DstRegBank' data-ref="368DstRegBank">DstRegBank</a>, <a class="local col4 ref" href="#374SrcSize" title='SrcSize' data-ref="374SrcSize">SrcSize</a>, <b>true</b>);</td></tr>
<tr><th id="619">619</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubregRC &amp;&amp; &quot;Didn&apos;t get a register class for subreg?&quot;) ? void (0) : __assert_fail (&quot;SubregRC &amp;&amp; \&quot;Didn&apos;t get a register class for subreg?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 619, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#376SubregRC" title='SubregRC' data-ref="376SubregRC">SubregRC</a> &amp;&amp; <q>"Didn't get a register class for subreg?"</q>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>        <i>// Get the appropriate subregister for the destination.</i></td></tr>
<tr><th id="622">622</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="377SubReg" title='SubReg' data-type='unsigned int' data-ref="377SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="623">623</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj" title='getSubRegForClass' data-use='c' data-ref="_ZL17getSubRegForClassPKN4llvm19TargetRegisterClassERKNS_18TargetRegisterInfoERj">getSubRegForClass</a>(<a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#377SubReg" title='SubReg' data-ref="377SubReg">SubReg</a></span>)) {</td></tr>
<tr><th id="624">624</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Couldn&apos;t determine subregister for copy.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't determine subregister for copy.\n"</q>);</td></tr>
<tr><th id="625">625</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="626">626</th><td>        }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>        <i>// Now, insert a subregister copy using the new register class.</i></td></tr>
<tr><th id="629">629</th><td>        <a class="tu ref" href="#_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j" title='selectSubregisterCopy' data-use='c' data-ref="_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j">selectSubregisterCopy</a>(<span class='refarg'><a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a></span>, <a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>, <a class="local col7 ref" href="#367SrcReg" title='SrcReg' data-ref="367SrcReg">SrcReg</a>, <a class="local col6 ref" href="#376SubregRC" title='SubregRC' data-ref="376SubregRC">SubregRC</a>, <a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a>, <a class="local col7 ref" href="#377SubReg" title='SubReg' data-ref="377SubReg">SubReg</a>);</td></tr>
<tr><th id="630">630</th><td>        <b>return</b> <a class="local col3 ref" href="#373CheckCopy" title='CheckCopy' data-ref="373CheckCopy">CheckCopy</a>();</td></tr>
<tr><th id="631">631</th><td>      }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>      <b>else</b> <b>if</b> (DstRegBank.getID() == AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span> &amp;&amp; DstSize == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="634">634</th><td>               SrcSize == <var>16</var>) {</td></tr>
<tr><th id="635">635</th><td>        <i>// Special case for FPR16 to GPR32.</i></td></tr>
<tr><th id="636">636</th><td><i>        // FIXME: This can probably be generalized like the above case.</i></td></tr>
<tr><th id="637">637</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="378PromoteReg" title='PromoteReg' data-type='unsigned int' data-ref="378PromoteReg">PromoteReg</dfn> =</td></tr>
<tr><th id="638">638</th><td>            MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="639">639</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="640">640</th><td>                TII.get(AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>), PromoteReg)</td></tr>
<tr><th id="641">641</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="642">642</th><td>            .addUse(SrcReg)</td></tr>
<tr><th id="643">643</th><td>            .addImm(AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>);</td></tr>
<tr><th id="644">644</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="379RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="379RegOp">RegOp</dfn> = <a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="645">645</th><td>        <a class="local col9 ref" href="#379RegOp" title='RegOp' data-ref="379RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#378PromoteReg" title='PromoteReg' data-ref="378PromoteReg">PromoteReg</a>);</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>        <i>// Promise that the copy is implicitly validated by the SUBREG_TO_REG.</i></td></tr>
<tr><th id="648">648</th><td>        <a class="local col2 ref" href="#372KnownValid" title='KnownValid' data-ref="372KnownValid">KnownValid</a> = <b>true</b>;</td></tr>
<tr><th id="649">649</th><td>      }</td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>    <i>// If the destination is a physical register, then there's nothing to</i></td></tr>
<tr><th id="653">653</th><td><i>    // change, so we're done.</i></td></tr>
<tr><th id="654">654</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#366DstReg" title='DstReg' data-ref="366DstReg">DstReg</a>))</td></tr>
<tr><th id="655">655</th><td>      <b>return</b> <a class="local col3 ref" href="#373CheckCopy" title='CheckCopy' data-ref="373CheckCopy">CheckCopy</a>();</td></tr>
<tr><th id="656">656</th><td>  }</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <i>// No need to constrain SrcReg. It will get constrained when we hit another</i></td></tr>
<tr><th id="659">659</th><td><i>  // of its use or its defs. Copies do not have constraints.</i></td></tr>
<tr><th id="660">660</th><td>  <b>if</b> (!<a class="local col5 ref" href="#365RBI" title='RBI' data-ref="365RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col6 ref" href="#366DstReg" title='DstReg' data-ref="366DstReg">DstReg</a>, *<a class="local col1 ref" href="#371DstRC" title='DstRC' data-ref="371DstRC">DstRC</a>, <span class='refarg'><a class="local col3 ref" href="#363MRI" title='MRI' data-ref="363MRI">MRI</a></span>)) {</td></tr>
<tr><th id="661">661</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#362TII" title='TII' data-ref="362TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col1 ref" href="#361I" title='I' data-ref="361I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="662">662</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" operand\n"</q>);</td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>  I.setDesc(TII.get(AArch64::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AArch64&apos;">COPY</span>));</td></tr>
<tr><th id="666">666</th><td>  <b>return</b> <a class="local col3 ref" href="#373CheckCopy" title='CheckCopy' data-ref="373CheckCopy">CheckCopy</a>();</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15selectFPConvOpcjN4llvm3LLTES0_" title='selectFPConvOpc' data-type='unsigned int selectFPConvOpc(unsigned int GenericOpc, llvm::LLT DstTy, llvm::LLT SrcTy)' data-ref="_ZL15selectFPConvOpcjN4llvm3LLTES0_">selectFPConvOpc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="380GenericOpc" title='GenericOpc' data-type='unsigned int' data-ref="380GenericOpc">GenericOpc</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="381DstTy" title='DstTy' data-type='llvm::LLT' data-ref="381DstTy">DstTy</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="382SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="382SrcTy">SrcTy</dfn>) {</td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (!<a class="local col1 ref" href="#381DstTy" title='DstTy' data-ref="381DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || !<a class="local col2 ref" href="#382SrcTy" title='SrcTy' data-ref="382SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="671">671</th><td>    <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="383DstSize" title='DstSize' data-type='const unsigned int' data-ref="383DstSize">DstSize</dfn> = <a class="local col1 ref" href="#381DstTy" title='DstTy' data-ref="381DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="674">674</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="384SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="384SrcSize">SrcSize</dfn> = <a class="local col2 ref" href="#382SrcTy" title='SrcTy' data-ref="382SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>switch</b> (<a class="local col3 ref" href="#383DstSize" title='DstSize' data-ref="383DstSize">DstSize</a>) {</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="678">678</th><td>    <b>switch</b> (<a class="local col4 ref" href="#384SrcSize" title='SrcSize' data-ref="384SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="679">679</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="680">680</th><td>      <b>switch</b> (<a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="681">681</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="682">682</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;SCVTFUWSri&apos; in namespace &apos;llvm::AArch64&apos;">SCVTFUWSri</span>;</td></tr>
<tr><th id="683">683</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="684">684</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;UCVTFUWSri&apos; in namespace &apos;llvm::AArch64&apos;">UCVTFUWSri</span>;</td></tr>
<tr><th id="685">685</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="686">686</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZSUWSr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZSUWSr</span>;</td></tr>
<tr><th id="687">687</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="688">688</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZUUWSr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZUUWSr</span>;</td></tr>
<tr><th id="689">689</th><td>      <b>default</b>:</td></tr>
<tr><th id="690">690</th><td>        <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="691">691</th><td>      }</td></tr>
<tr><th id="692">692</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="693">693</th><td>      <b>switch</b> (<a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="694">694</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="695">695</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;SCVTFUXSri&apos; in namespace &apos;llvm::AArch64&apos;">SCVTFUXSri</span>;</td></tr>
<tr><th id="696">696</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="697">697</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;UCVTFUXSri&apos; in namespace &apos;llvm::AArch64&apos;">UCVTFUXSri</span>;</td></tr>
<tr><th id="698">698</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="699">699</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZSUWDr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZSUWDr</span>;</td></tr>
<tr><th id="700">700</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="701">701</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZUUWDr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZUUWDr</span>;</td></tr>
<tr><th id="702">702</th><td>      <b>default</b>:</td></tr>
<tr><th id="703">703</th><td>        <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="704">704</th><td>      }</td></tr>
<tr><th id="705">705</th><td>    <b>default</b>:</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="709">709</th><td>    <b>switch</b> (<a class="local col4 ref" href="#384SrcSize" title='SrcSize' data-ref="384SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="711">711</th><td>      <b>switch</b> (<a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="712">712</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="713">713</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;SCVTFUWDri&apos; in namespace &apos;llvm::AArch64&apos;">SCVTFUWDri</span>;</td></tr>
<tr><th id="714">714</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="715">715</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;UCVTFUWDri&apos; in namespace &apos;llvm::AArch64&apos;">UCVTFUWDri</span>;</td></tr>
<tr><th id="716">716</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="717">717</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZSUXSr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZSUXSr</span>;</td></tr>
<tr><th id="718">718</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="719">719</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZUUXSr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZUUXSr</span>;</td></tr>
<tr><th id="720">720</th><td>      <b>default</b>:</td></tr>
<tr><th id="721">721</th><td>        <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="722">722</th><td>      }</td></tr>
<tr><th id="723">723</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="724">724</th><td>      <b>switch</b> (<a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>) {</td></tr>
<tr><th id="725">725</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="726">726</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;SCVTFUXDri&apos; in namespace &apos;llvm::AArch64&apos;">SCVTFUXDri</span>;</td></tr>
<tr><th id="727">727</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="728">728</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;UCVTFUXDri&apos; in namespace &apos;llvm::AArch64&apos;">UCVTFUXDri</span>;</td></tr>
<tr><th id="729">729</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="730">730</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZSUXDr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZSUXDr</span>;</td></tr>
<tr><th id="731">731</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="732">732</th><td>        <b>return</b> AArch64::<span class='error' title="no member named &apos;FCVTZUUXDr&apos; in namespace &apos;llvm::AArch64&apos;">FCVTZUUXDr</span>;</td></tr>
<tr><th id="733">733</th><td>      <b>default</b>:</td></tr>
<tr><th id="734">734</th><td>        <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="735">735</th><td>      }</td></tr>
<tr><th id="736">736</th><td>    <b>default</b>:</td></tr>
<tr><th id="737">737</th><td>      <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="738">738</th><td>    }</td></tr>
<tr><th id="739">739</th><td>  <b>default</b>:</td></tr>
<tr><th id="740">740</th><td>    <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="741">741</th><td>  };</td></tr>
<tr><th id="742">742</th><td>  <b>return</b> <a class="local col0 ref" href="#380GenericOpc" title='GenericOpc' data-ref="380GenericOpc">GenericOpc</a>;</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE" title='selectSelectOpc' data-type='unsigned int selectSelectOpc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE">selectSelectOpc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="385I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="385I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="386MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="386MRI">MRI</dfn>,</td></tr>
<tr><th id="746">746</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col7 decl" id="387RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="387RBI">RBI</dfn>) {</td></tr>
<tr><th id="747">747</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="388TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="388TRI">TRI</dfn> = *<a class="local col6 ref" href="#386MRI" title='MRI' data-ref="386MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="748">748</th><td>  <em>bool</em> <dfn class="local col9 decl" id="389IsFP" title='IsFP' data-type='bool' data-ref="389IsFP">IsFP</dfn> = (RBI.getRegBank(I.getOperand(<var>0</var>).getReg(), MRI, TRI)-&gt;getID() !=</td></tr>
<tr><th id="749">749</th><td>               AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="750">750</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="390Ty" title='Ty' data-type='llvm::LLT' data-ref="390Ty">Ty</dfn> = <a class="local col6 ref" href="#386MRI" title='MRI' data-ref="386MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#385I" title='I' data-ref="385I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (Ty == LLT::scalar(<var>32</var>))</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> IsFP ? AArch64::<span class='error' title="no member named &apos;FCSELSrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELSrrr</span> : AArch64::<span class='error' title="no member named &apos;CSELWr&apos; in namespace &apos;llvm::AArch64&apos;">CSELWr</span>;</td></tr>
<tr><th id="753">753</th><td>  <b>else</b> <b>if</b> (Ty == LLT::scalar(<var>64</var>) || Ty == LLT::pointer(<var>0</var>, <var>64</var>))</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> IsFP ? AArch64::<span class='error' title="no member named &apos;FCSELDrrr&apos; in namespace &apos;llvm::AArch64&apos;">FCSELDrrr</span> : AArch64::<span class='error' title="no member named &apos;CSELXr&apos; in namespace &apos;llvm::AArch64&apos;">CSELXr</span>;</td></tr>
<tr><th id="755">755</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><i class="doc" data-doc="_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE">/// Helper function to select the opcode for a G_FCMP.</i></td></tr>
<tr><th id="759">759</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE" title='selectFCMPOpc' data-type='unsigned int selectFCMPOpc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE">selectFCMPOpc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="391I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="391I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="392MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="392MRI">MRI</dfn>) {</td></tr>
<tr><th id="760">760</th><td>  <i>// If this is a compare against +0.0, then we don't have to explicitly</i></td></tr>
<tr><th id="761">761</th><td><i>  // materialize a constant.</i></td></tr>
<tr><th id="762">762</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col3 decl" id="393FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="393FPImm">FPImm</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE">getConstantFPVRegVal</a>(<a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#392MRI" title='MRI' data-ref="392MRI">MRI</a>);</td></tr>
<tr><th id="763">763</th><td>  <em>bool</em> <dfn class="local col4 decl" id="394ShouldUseImm" title='ShouldUseImm' data-type='bool' data-ref="394ShouldUseImm">ShouldUseImm</dfn> = <a class="local col3 ref" href="#393FPImm" title='FPImm' data-ref="393FPImm">FPImm</a> &amp;&amp; (<a class="local col3 ref" href="#393FPImm" title='FPImm' data-ref="393FPImm">FPImm</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col3 ref" href="#393FPImm" title='FPImm' data-ref="393FPImm">FPImm</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>());</td></tr>
<tr><th id="764">764</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="395OpSize" title='OpSize' data-type='unsigned int' data-ref="395OpSize">OpSize</dfn> = <a class="local col2 ref" href="#392MRI" title='MRI' data-ref="392MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="765">765</th><td>  <b>if</b> (<a class="local col5 ref" href="#395OpSize" title='OpSize' data-ref="395OpSize">OpSize</a> != <var>32</var> &amp;&amp; <a class="local col5 ref" href="#395OpSize" title='OpSize' data-ref="395OpSize">OpSize</a> != <var>64</var>)</td></tr>
<tr><th id="766">766</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="767">767</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="396CmpOpcTbl" title='CmpOpcTbl' data-type='unsigned int [2][2]' data-ref="396CmpOpcTbl">CmpOpcTbl</dfn>[<var>2</var>][<var>2</var>] = {{AArch64::<span class='error' title="no member named &apos;FCMPSrr&apos; in namespace &apos;llvm::AArch64&apos;">FCMPSrr</span>, AArch64::<span class='error' title="no member named &apos;FCMPDrr&apos; in namespace &apos;llvm::AArch64&apos;">FCMPDrr</span>},</td></tr>
<tr><th id="768">768</th><td>                              {AArch64::<span class='error' title="no member named &apos;FCMPSri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPSri</span>, AArch64::<span class='error' title="no member named &apos;FCMPDri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPDri</span>}};</td></tr>
<tr><th id="769">769</th><td>  <b>return</b> <a class="local col6 ref" href="#396CmpOpcTbl" title='CmpOpcTbl' data-ref="396CmpOpcTbl">CmpOpcTbl</a>[<a class="local col4 ref" href="#394ShouldUseImm" title='ShouldUseImm' data-ref="394ShouldUseImm">ShouldUseImm</a>][<a class="local col5 ref" href="#395OpSize" title='OpSize' data-ref="395OpSize">OpSize</a> == <var>64</var>];</td></tr>
<tr><th id="770">770</th><td>}</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><em>static</em> <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="tu decl def" id="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-type='AArch64CC::CondCode changeICMPPredToAArch64CC(CmpInst::Predicate P)' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col7 decl" id="397P" title='P' data-type='CmpInst::Predicate' data-ref="397P">P</dfn>) {</td></tr>
<tr><th id="773">773</th><td>  <b>switch</b> (<a class="local col7 ref" href="#397P" title='P' data-ref="397P">P</a>) {</td></tr>
<tr><th id="774">774</th><td>  <b>default</b>:</td></tr>
<tr><th id="775">775</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown condition code!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 775)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown condition code!"</q>);</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GT" title='llvm::AArch64CC::CondCode::GT' data-ref="llvm::AArch64CC::CondCode::GT">GT</a>;</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GE" title='llvm::AArch64CC::CondCode::GE' data-ref="llvm::AArch64CC::CondCode::GE">GE</a>;</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LT" title='llvm::AArch64CC::CondCode::LT' data-ref="llvm::AArch64CC::CondCode::LT">LT</a>;</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LE" title='llvm::AArch64CC::CondCode::LE' data-ref="llvm::AArch64CC::CondCode::LE">LE</a>;</td></tr>
<tr><th id="788">788</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::HI" title='llvm::AArch64CC::CondCode::HI' data-ref="llvm::AArch64CC::CondCode::HI">HI</a>;</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::HS" title='llvm::AArch64CC::CondCode::HS' data-ref="llvm::AArch64CC::CondCode::HS">HS</a>;</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="793">793</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LO" title='llvm::AArch64CC::CondCode::LO' data-ref="llvm::AArch64CC::CondCode::LO">LO</a>;</td></tr>
<tr><th id="794">794</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LS" title='llvm::AArch64CC::CondCode::LS' data-ref="llvm::AArch64CC::CondCode::LS">LS</a>;</td></tr>
<tr><th id="796">796</th><td>  }</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-type='void changeFCMPPredToAArch64CC(CmpInst::Predicate P, AArch64CC::CondCode &amp; CondCode, AArch64CC::CondCode &amp; CondCode2)' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col8 decl" id="398P" title='P' data-type='CmpInst::Predicate' data-ref="398P">P</dfn>,</td></tr>
<tr><th id="800">800</th><td>                                      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col9 decl" id="399CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="399CondCode">CondCode</dfn>,</td></tr>
<tr><th id="801">801</th><td>                                      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col0 decl" id="400CondCode2" title='CondCode2' data-type='AArch64CC::CondCode &amp;' data-ref="400CondCode2">CondCode2</dfn>) {</td></tr>
<tr><th id="802">802</th><td>  <a class="local col0 ref" href="#400CondCode2" title='CondCode2' data-ref="400CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::AL" title='llvm::AArch64CC::CondCode::AL' data-ref="llvm::AArch64CC::CondCode::AL">AL</a>;</td></tr>
<tr><th id="803">803</th><td>  <b>switch</b> (<a class="local col8 ref" href="#398P" title='P' data-ref="398P">P</a>) {</td></tr>
<tr><th id="804">804</th><td>  <b>default</b>:</td></tr>
<tr><th id="805">805</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown FP condition!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 805)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown FP condition!"</q>);</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="807">807</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="808">808</th><td>    <b>break</b>;</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="810">810</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GT" title='llvm::AArch64CC::CondCode::GT' data-ref="llvm::AArch64CC::CondCode::GT">GT</a>;</td></tr>
<tr><th id="811">811</th><td>    <b>break</b>;</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="813">813</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GE" title='llvm::AArch64CC::CondCode::GE' data-ref="llvm::AArch64CC::CondCode::GE">GE</a>;</td></tr>
<tr><th id="814">814</th><td>    <b>break</b>;</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="816">816</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::MI" title='llvm::AArch64CC::CondCode::MI' data-ref="llvm::AArch64CC::CondCode::MI">MI</a>;</td></tr>
<tr><th id="817">817</th><td>    <b>break</b>;</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="819">819</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LS" title='llvm::AArch64CC::CondCode::LS' data-ref="llvm::AArch64CC::CondCode::LS">LS</a>;</td></tr>
<tr><th id="820">820</th><td>    <b>break</b>;</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="822">822</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::MI" title='llvm::AArch64CC::CondCode::MI' data-ref="llvm::AArch64CC::CondCode::MI">MI</a>;</td></tr>
<tr><th id="823">823</th><td>    <a class="local col0 ref" href="#400CondCode2" title='CondCode2' data-ref="400CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::GT" title='llvm::AArch64CC::CondCode::GT' data-ref="llvm::AArch64CC::CondCode::GT">GT</a>;</td></tr>
<tr><th id="824">824</th><td>    <b>break</b>;</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="826">826</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::VC" title='llvm::AArch64CC::CondCode::VC' data-ref="llvm::AArch64CC::CondCode::VC">VC</a>;</td></tr>
<tr><th id="827">827</th><td>    <b>break</b>;</td></tr>
<tr><th id="828">828</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="829">829</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::VS" title='llvm::AArch64CC::CondCode::VS' data-ref="llvm::AArch64CC::CondCode::VS">VS</a>;</td></tr>
<tr><th id="830">830</th><td>    <b>break</b>;</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="832">832</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="833">833</th><td>    <a class="local col0 ref" href="#400CondCode2" title='CondCode2' data-ref="400CondCode2">CondCode2</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::VS" title='llvm::AArch64CC::CondCode::VS' data-ref="llvm::AArch64CC::CondCode::VS">VS</a>;</td></tr>
<tr><th id="834">834</th><td>    <b>break</b>;</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="836">836</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::HI" title='llvm::AArch64CC::CondCode::HI' data-ref="llvm::AArch64CC::CondCode::HI">HI</a>;</td></tr>
<tr><th id="837">837</th><td>    <b>break</b>;</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="839">839</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::PL" title='llvm::AArch64CC::CondCode::PL' data-ref="llvm::AArch64CC::CondCode::PL">PL</a>;</td></tr>
<tr><th id="840">840</th><td>    <b>break</b>;</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="842">842</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LT" title='llvm::AArch64CC::CondCode::LT' data-ref="llvm::AArch64CC::CondCode::LT">LT</a>;</td></tr>
<tr><th id="843">843</th><td>    <b>break</b>;</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="845">845</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::LE" title='llvm::AArch64CC::CondCode::LE' data-ref="llvm::AArch64CC::CondCode::LE">LE</a>;</td></tr>
<tr><th id="846">846</th><td>    <b>break</b>;</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="848">848</th><td>    <a class="local col9 ref" href="#399CondCode" title='CondCode' data-ref="399CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>;</td></tr>
<tr><th id="849">849</th><td>    <b>break</b>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td>}</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectCompareBranch(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</dfn>(</td></tr>
<tr><th id="854">854</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="401I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="401I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="402MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="402MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="403MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="403MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="404CondReg" title='CondReg' data-type='const unsigned int' data-ref="404CondReg">CondReg</dfn> = <a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="405DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="405DestMBB">DestMBB</dfn> = <a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="406CCMI" title='CCMI' data-type='llvm::MachineInstr *' data-ref="406CCMI">CCMI</dfn> = <a class="local col3 ref" href="#403MRI" title='MRI' data-ref="403MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#404CondReg" title='CondReg' data-ref="404CondReg">CondReg</a>);</td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>)</td></tr>
<tr><th id="860">860</th><td>    <a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a> = <a class="local col3 ref" href="#403MRI" title='MRI' data-ref="403MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="861">861</th><td>  <b>if</b> (<a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>)</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="407LHS" title='LHS' data-type='unsigned int' data-ref="407LHS">LHS</dfn> = <a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="865">865</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="408RHS" title='RHS' data-type='unsigned int' data-ref="408RHS">RHS</dfn> = <a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="866">866</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col8 ref" href="#408RHS" title='RHS' data-ref="408RHS">RHS</a>, <a class="local col3 ref" href="#403MRI" title='MRI' data-ref="403MRI">MRI</a>))</td></tr>
<tr><th id="867">867</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#408RHS" title='RHS' data-ref="408RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#407LHS" title='LHS' data-ref="407LHS">LHS</a></span>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="409RHSImm" title='RHSImm' data-type='const llvm::Optional&lt;long&gt;' data-ref="409RHSImm">RHSImm</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col8 ref" href="#408RHS" title='RHS' data-ref="408RHS">RHS</a>, <a class="local col3 ref" href="#403MRI" title='MRI' data-ref="403MRI">MRI</a>);</td></tr>
<tr><th id="870">870</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#409RHSImm" title='RHSImm' data-ref="409RHSImm">RHSImm</a> || <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#409RHSImm" title='RHSImm' data-ref="409RHSImm">RHSImm</a> != <var>0</var>)</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="410RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="410RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(LHS, MRI, TRI);</td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="411Pred" title='Pred' data-type='const llvm::CmpInst::Predicate' data-ref="411Pred">Pred</dfn> = (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col6 ref" href="#406CCMI" title='CCMI' data-ref="406CCMI">CCMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="878">878</th><td>  <b>if</b> (<a class="local col1 ref" href="#411Pred" title='Pred' data-ref="411Pred">Pred</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a> &amp;&amp; <a class="local col1 ref" href="#411Pred" title='Pred' data-ref="411Pred">Pred</a> != <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>)</td></tr>
<tr><th id="879">879</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="412CmpWidth" title='CmpWidth' data-type='const unsigned int' data-ref="412CmpWidth">CmpWidth</dfn> = <a class="local col3 ref" href="#403MRI" title='MRI' data-ref="403MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#407LHS" title='LHS' data-ref="407LHS">LHS</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="882">882</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="413CBOpc" title='CBOpc' data-type='unsigned int' data-ref="413CBOpc">CBOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="883">883</th><td>  <b>if</b> (<a class="local col2 ref" href="#412CmpWidth" title='CmpWidth' data-ref="412CmpWidth">CmpWidth</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="884">884</th><td>    CBOpc = (Pred == CmpInst::ICMP_EQ ? AArch64::<span class='error' title="no member named &apos;CBZW&apos; in namespace &apos;llvm::AArch64&apos;">CBZW</span> : AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>);</td></tr>
<tr><th id="885">885</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#412CmpWidth" title='CmpWidth' data-ref="412CmpWidth">CmpWidth</a> == <var>64</var>)</td></tr>
<tr><th id="886">886</th><td>    CBOpc = (Pred == CmpInst::ICMP_EQ ? AArch64::<span class='error' title="no member named &apos;CBZX&apos; in namespace &apos;llvm::AArch64&apos;">CBZX</span> : AArch64::<span class='error' title="no member named &apos;CBNZX&apos; in namespace &apos;llvm::AArch64&apos;">CBNZX</span>);</td></tr>
<tr><th id="887">887</th><td>  <b>else</b></td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CBOpc))</td></tr>
<tr><th id="891">891</th><td>      .addUse(LHS)</td></tr>
<tr><th id="892">892</th><td>      .addMBB(DestMBB)</td></tr>
<tr><th id="893">893</th><td>      .constrainAllUses(TII, TRI, RBI);</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="896">896</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="897">897</th><td>}</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorSHL(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</dfn>(</td></tr>
<tr><th id="900">900</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="414I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="414I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="415MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="415MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="901">901</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_SHL) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_SHL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 901, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>);</td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416DstReg" title='DstReg' data-type='unsigned int' data-ref="416DstReg">DstReg</dfn> = <a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="903">903</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="417Ty" title='Ty' data-type='const llvm::LLT' data-ref="417Ty">Ty</dfn> = <a class="local col5 ref" href="#415MRI" title='MRI' data-ref="415MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#416DstReg" title='DstReg' data-ref="416DstReg">DstReg</a>);</td></tr>
<tr><th id="904">904</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="418Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="418Src1Reg">Src1Reg</dfn> = <a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="905">905</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="419Src2Reg">Src2Reg</dfn> = <a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (!<a class="local col7 ref" href="#417Ty" title='Ty' data-ref="417Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="908">908</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420Opc" title='Opc' data-type='unsigned int' data-ref="420Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="911">911</th><td>  <b>if</b> (<a class="local col7 ref" href="#417Ty" title='Ty' data-ref="417Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="912">912</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;USHLv4i32&apos; in namespace &apos;llvm::AArch64&apos;">USHLv4i32</span>;</td></tr>
<tr><th id="913">913</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#417Ty" title='Ty' data-ref="417Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>)) {</td></tr>
<tr><th id="914">914</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;USHLv2i32&apos; in namespace &apos;llvm::AArch64&apos;">USHLv2i32</span>;</td></tr>
<tr><th id="915">915</th><td>  } <b>else</b> {</td></tr>
<tr><th id="916">916</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unhandled G_SHL type&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled G_SHL type"</q>);</td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="918">918</th><td>  }</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="421MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="421MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>);</td></tr>
<tr><th id="921">921</th><td>  <em>auto</em> <dfn class="local col2 decl" id="422UShl" title='UShl' data-type='llvm::MachineInstrBuilder' data-ref="422UShl">UShl</dfn> = <a class="local col1 ref" href="#421MIB" title='MIB' data-ref="421MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col0 ref" href="#420Opc" title='Opc' data-ref="420Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#416DstReg" title='DstReg' data-ref="416DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#418Src1Reg" title='Src1Reg' data-ref="418Src1Reg">Src1Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col9 ref" href="#419Src2Reg" title='Src2Reg' data-ref="419Src2Reg">Src2Reg</a>});</td></tr>
<tr><th id="922">922</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*UShl, TII, TRI, RBI);</td></tr>
<tr><th id="923">923</th><td>  <a class="local col4 ref" href="#414I" title='I' data-ref="414I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="924">924</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="925">925</th><td>}</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorASHR' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorASHR(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorASHR</dfn>(</td></tr>
<tr><th id="928">928</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="423I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="423I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="424MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="424MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="929">929</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_ASHR) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_ASHR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 929, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>);</td></tr>
<tr><th id="930">930</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="425DstReg" title='DstReg' data-type='unsigned int' data-ref="425DstReg">DstReg</dfn> = <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="931">931</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="426Ty" title='Ty' data-type='const llvm::LLT' data-ref="426Ty">Ty</dfn> = <a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#425DstReg" title='DstReg' data-ref="425DstReg">DstReg</a>);</td></tr>
<tr><th id="932">932</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="427Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="427Src1Reg">Src1Reg</dfn> = <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="933">933</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="428Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="428Src2Reg">Src2Reg</dfn> = <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <b>if</b> (!<a class="local col6 ref" href="#426Ty" title='Ty' data-ref="426Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="936">936</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <i>// There is not a shift right register instruction, but the shift left</i></td></tr>
<tr><th id="939">939</th><td><i>  // register instruction takes a signed value, where negative numbers specify a</i></td></tr>
<tr><th id="940">940</th><td><i>  // right shift.</i></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="429Opc" title='Opc' data-type='unsigned int' data-ref="429Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="943">943</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="430NegOpc" title='NegOpc' data-type='unsigned int' data-ref="430NegOpc">NegOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="944">944</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="431RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="431RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="945">945</th><td>  <b>if</b> (<a class="local col6 ref" href="#426Ty" title='Ty' data-ref="426Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="946">946</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;SSHLv4i32&apos; in namespace &apos;llvm::AArch64&apos;">SSHLv4i32</span>;</td></tr>
<tr><th id="947">947</th><td>    NegOpc = AArch64::<span class='error' title="no member named &apos;NEGv4i32&apos; in namespace &apos;llvm::AArch64&apos;">NEGv4i32</span>;</td></tr>
<tr><th id="948">948</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="949">949</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#426Ty" title='Ty' data-ref="426Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>)) {</td></tr>
<tr><th id="950">950</th><td>    Opc = AArch64::<span class='error' title="no member named &apos;SSHLv2i32&apos; in namespace &apos;llvm::AArch64&apos;">SSHLv2i32</span>;</td></tr>
<tr><th id="951">951</th><td>    NegOpc = AArch64::<span class='error' title="no member named &apos;NEGv2i32&apos; in namespace &apos;llvm::AArch64&apos;">NEGv2i32</span>;</td></tr>
<tr><th id="952">952</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="953">953</th><td>  } <b>else</b> {</td></tr>
<tr><th id="954">954</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unhandled G_ASHR type&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled G_ASHR type"</q>);</td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="956">956</th><td>  }</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="432MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="432MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>);</td></tr>
<tr><th id="959">959</th><td>  <em>auto</em> <dfn class="local col3 decl" id="433Neg" title='Neg' data-type='llvm::MachineInstrBuilder' data-ref="433Neg">Neg</dfn> = <a class="local col2 ref" href="#432MIB" title='MIB' data-ref="432MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col0 ref" href="#430NegOpc" title='NegOpc' data-ref="430NegOpc">NegOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE"></a><a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC">RC</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col8 ref" href="#428Src2Reg" title='Src2Reg' data-ref="428Src2Reg">Src2Reg</a>});</td></tr>
<tr><th id="960">960</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Neg, TII, TRI, RBI);</td></tr>
<tr><th id="961">961</th><td>  <em>auto</em> <dfn class="local col4 decl" id="434SShl" title='SShl' data-type='llvm::MachineInstrBuilder' data-ref="434SShl">SShl</dfn> = <a class="local col2 ref" href="#432MIB" title='MIB' data-ref="432MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col9 ref" href="#429Opc" title='Opc' data-ref="429Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col5 ref" href="#425DstReg" title='DstReg' data-ref="425DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#427Src1Reg" title='Src1Reg' data-ref="427Src1Reg">Src1Reg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#433Neg" title='Neg' data-ref="433Neg">Neg</a>});</td></tr>
<tr><th id="962">962</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*SShl, TII, TRI, RBI);</td></tr>
<tr><th id="963">963</th><td>  <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</dfn>(</td></tr>
<tr><th id="968">968</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="435I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="435I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="436MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="436MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="437MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="437MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin(llvm::MachineInstr &amp; I, llvm::MachineFunction &amp; MF, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</dfn>(</td></tr>
<tr><th id="973">973</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="438I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="438I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="439MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="439MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="440MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="440MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="974">974</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col1 decl" id="441FuncInfo" title='FuncInfo' data-type='llvm::AArch64FunctionInfo *' data-ref="441FuncInfo">FuncInfo</dfn> = <a class="local col9 ref" href="#439MF" title='MF' data-ref="439MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="975">975</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="442ListReg" title='ListReg' data-type='unsigned int' data-ref="442ListReg">ListReg</dfn> = <a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="443ArgsAddrReg" title='ArgsAddrReg' data-type='unsigned int' data-ref="443ArgsAddrReg">ArgsAddrReg</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <em>auto</em> <dfn class="local col4 decl" id="444MIB" title='MIB' data-type='auto' data-ref="444MIB">MIB</dfn> =</td></tr>
<tr><th id="980">980</th><td>      BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="981">981</th><td>          .addDef(ArgsAddrReg)</td></tr>
<tr><th id="982">982</th><td>          .addFrameIndex(FuncInfo-&gt;getVarArgsStackIndex())</td></tr>
<tr><th id="983">983</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="984">984</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  constrainSelectedInstRegOperands(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  MIB = BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>))</td></tr>
<tr><th id="989">989</th><td>            .addUse(ArgsAddrReg)</td></tr>
<tr><th id="990">990</th><td>            .addUse(ListReg)</td></tr>
<tr><th id="991">991</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="992">992</th><td>            .addMemOperand(*I.memoperands_begin());</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  constrainSelectedInstRegOperands(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="995">995</th><td>  <a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="996">996</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="997">997</th><td>}</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-type='void (anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal(llvm::MachineInstr &amp; I, const llvm::Value * V, unsigned char OpFlags) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh">materializeLargeCMVal</dfn>(</td></tr>
<tr><th id="1000">1000</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="445I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="445I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="446V" title='V' data-type='const llvm::Value *' data-ref="446V">V</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col7 decl" id="447OpFlags" title='OpFlags' data-type='unsigned char' data-ref="447OpFlags">OpFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="1001">1001</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="448MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="448MBB">MBB</dfn> = *<a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1002">1002</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="449MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="449MF">MF</dfn> = *<a class="local col8 ref" href="#448MBB" title='MBB' data-ref="448MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="450MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="450MRI">MRI</dfn> = <a class="local col9 ref" href="#449MF" title='MF' data-ref="449MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1004">1004</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="451MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="451MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>);</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <em>auto</em> <dfn class="local col2 decl" id="452MovZ" title='MovZ' data-type='auto' data-ref="452MovZ">MovZ</dfn> = MIB.buildInstr(AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>, {&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>}, {});</td></tr>
<tr><th id="1007">1007</th><td>  MovZ-&gt;addOperand(MF, I.getOperand(<var>1</var>));</td></tr>
<tr><th id="1008">1008</th><td>  MovZ-&gt;getOperand(<var>1</var>).setTargetFlags(OpFlags | AArch64II::MO_G0 |</td></tr>
<tr><th id="1009">1009</th><td>                                     AArch64II::MO_NC);</td></tr>
<tr><th id="1010">1010</th><td>  MovZ-&gt;addOperand(MF, MachineOperand::CreateImm(<var>0</var>));</td></tr>
<tr><th id="1011">1011</th><td>  constrainSelectedInstRegOperands(*MovZ, TII, TRI, RBI);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <em>auto</em> <dfn class="local col3 decl" id="453BuildMovK" title='BuildMovK' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp:1013:20)' data-ref="453BuildMovK">BuildMovK</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col4 decl" id="454SrcReg" title='SrcReg' data-type='unsigned int' data-ref="454SrcReg">SrcReg</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="455Flags" title='Flags' data-type='unsigned char' data-ref="455Flags">Flags</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="456Offset" title='Offset' data-type='unsigned int' data-ref="456Offset">Offset</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="457ForceDstReg" title='ForceDstReg' data-type='unsigned int' data-ref="457ForceDstReg">ForceDstReg</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="458DstReg" title='DstReg' data-type='unsigned int' data-ref="458DstReg">DstReg</dfn> = ForceDstReg</td></tr>
<tr><th id="1016">1016</th><td>                          ? ForceDstReg</td></tr>
<tr><th id="1017">1017</th><td>                          : MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="1018">1018</th><td>    <em>auto</em> <dfn class="local col9 decl" id="459MovI" title='MovI' data-type='auto' data-ref="459MovI">MovI</dfn> = MIB.buildInstr(AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>).addDef(DstReg).addUse(SrcReg);</td></tr>
<tr><th id="1019">1019</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="460GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="460GV"><a class="local col0 ref" href="#460GV" title='GV' data-ref="460GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>)) {</td></tr>
<tr><th id="1020">1020</th><td>      MovI-&gt;addOperand(MF, MachineOperand::CreateGA(</td></tr>
<tr><th id="1021">1021</th><td>                               GV, MovZ-&gt;getOperand(<var>1</var>).getOffset(), Flags));</td></tr>
<tr><th id="1022">1022</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1023">1023</th><td>      MovI-&gt;addOperand(</td></tr>
<tr><th id="1024">1024</th><td>          MF, MachineOperand::CreateBA(cast&lt;BlockAddress&gt;(V),</td></tr>
<tr><th id="1025">1025</th><td>                                       MovZ-&gt;getOperand(<var>1</var>).getOffset(), Flags));</td></tr>
<tr><th id="1026">1026</th><td>    }</td></tr>
<tr><th id="1027">1027</th><td>    MovI-&gt;addOperand(MF, MachineOperand::CreateImm(Offset));</td></tr>
<tr><th id="1028">1028</th><td>    constrainSelectedInstRegOperands(*MovI, TII, TRI, RBI);</td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> <a class="local col8 ref" href="#458DstReg" title='DstReg' data-ref="458DstReg">DstReg</a>;</td></tr>
<tr><th id="1030">1030</th><td>  };</td></tr>
<tr><th id="1031">1031</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="461DstReg" title='DstReg' data-type='unsigned int' data-ref="461DstReg">DstReg</dfn> = BuildMovK(MovZ.getReg(<var>0</var>),</td></tr>
<tr><th id="1032">1032</th><td>                              AArch64II::MO_G1 | AArch64II::MO_NC, <var>16</var>, <var>0</var>);</td></tr>
<tr><th id="1033">1033</th><td>  <a class="local col1 ref" href="#461DstReg" title='DstReg' data-ref="461DstReg">DstReg</a> = <a class="local col3 ref" href="#453BuildMovK" title='BuildMovK' data-ref="453BuildMovK">BuildMovK</a>(<a class="local col1 ref" href="#461DstReg" title='DstReg' data-ref="461DstReg">DstReg</a>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G2" title='llvm::AArch64II::TOF::MO_G2' data-ref="llvm::AArch64II::TOF::MO_G2">MO_G2</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_NC" title='llvm::AArch64II::TOF::MO_NC' data-ref="llvm::AArch64II::TOF::MO_NC">MO_NC</a>, <var>32</var>, <var>0</var>);</td></tr>
<tr><th id="1034">1034</th><td>  <a class="local col3 ref" href="#453BuildMovK" title='BuildMovK' data-ref="453BuildMovK">BuildMovK</a>(<a class="local col1 ref" href="#461DstReg" title='DstReg' data-ref="461DstReg">DstReg</a>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_G3" title='llvm::AArch64II::TOF::MO_G3' data-ref="llvm::AArch64II::TOF::MO_G3">MO_G3</a>, <var>48</var>, <a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1035">1035</th><td>  <b>return</b>;</td></tr>
<tr><th id="1036">1036</th><td>}</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::select' data-type='bool (anonymous namespace)::AArch64InstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="462I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="462I">I</dfn>,</td></tr>
<tr><th id="1039">1039</th><td>                                        <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col3 decl" id="463CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="463CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="1040">1040</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent() &amp;&amp; &quot;Instruction should be in a basic block!&quot;) ? void (0) : __assert_fail (&quot;I.getParent() &amp;&amp; \&quot;Instruction should be in a basic block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1040, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a basic block!"</q>);</td></tr>
<tr><th id="1041">1041</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent()-&gt;getParent() &amp;&amp; &quot;Instruction should be in a function!&quot;) ? void (0) : __assert_fail (&quot;I.getParent()-&gt;getParent() &amp;&amp; \&quot;Instruction should be in a function!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1041, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a function!"</q>);</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="464MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="464MBB">MBB</dfn> = *<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1044">1044</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="465MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="465MF">MF</dfn> = *<a class="local col4 ref" href="#464MBB" title='MBB' data-ref="464MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1045">1045</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="466MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="466MRI">MRI</dfn> = <a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="467Opcode" title='Opcode' data-type='unsigned int' data-ref="467Opcode">Opcode</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1048">1048</th><td>  <i>// G_PHI requires same handling as PHI</i></td></tr>
<tr><th id="1049">1049</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a>) || <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="1050">1050</th><td>    <i>// Certain non-generic instructions also need some special handling.</i></td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (Opcode ==  TargetOpcode::LOAD_STACK_GUARD)</td></tr>
<tr><th id="1053">1053</th><td>      <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>    <b>if</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a> || <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="1056">1056</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="468DefReg" title='DefReg' data-type='const unsigned int' data-ref="468DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1057">1057</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="469DefTy" title='DefTy' data-type='const llvm::LLT' data-ref="469DefTy">DefTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#468DefReg" title='DefReg' data-ref="468DefReg">DefReg</a>);</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="470DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="470DefRC">DefRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1060">1060</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#468DefReg" title='DefReg' data-ref="468DefReg">DefReg</a>)) {</td></tr>
<tr><th id="1061">1061</th><td>        DefRC = TRI.<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::AArch64RegisterInfo&apos;">getRegClass</span>(DefReg);</td></tr>
<tr><th id="1062">1062</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1063">1063</th><td>        <em>const</em> <a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col1 decl" id="471RegClassOrBank" title='RegClassOrBank' data-type='const RegClassOrRegBank &amp;' data-ref="471RegClassOrBank">RegClassOrBank</dfn> =</td></tr>
<tr><th id="1064">1064</th><td>            <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</a>(<a class="local col8 ref" href="#468DefReg" title='DefReg' data-ref="468DefReg">DefReg</a>);</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>        <a class="local col0 ref" href="#470DefRC" title='DefRC' data-ref="470DefRC">DefRC</a> = <a class="local col1 ref" href="#471RegClassOrBank" title='RegClassOrBank' data-ref="471RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;();</td></tr>
<tr><th id="1067">1067</th><td>        <b>if</b> (!<a class="local col0 ref" href="#470DefRC" title='DefRC' data-ref="470DefRC">DefRC</a>) {</td></tr>
<tr><th id="1068">1068</th><td>          <b>if</b> (!<a class="local col9 ref" href="#469DefTy" title='DefTy' data-ref="469DefTy">DefTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1069">1069</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;PHI operand has no type, not a gvreg?\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PHI operand has no type, not a gvreg?\n"</q>);</td></tr>
<tr><th id="1070">1070</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td>          }</td></tr>
<tr><th id="1072">1072</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="472RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="472RB">RB</dfn> = *<a class="local col1 ref" href="#471RegClassOrBank" title='RegClassOrBank' data-ref="471RegClassOrBank">RegClassOrBank</a>.<a class="ref" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="1073">1073</th><td>          <a class="local col0 ref" href="#470DefRC" title='DefRC' data-ref="470DefRC">DefRC</a> = <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#469DefTy" title='DefTy' data-ref="469DefTy">DefTy</a>, <a class="local col2 ref" href="#472RB" title='RB' data-ref="472RB">RB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="1074">1074</th><td>          <b>if</b> (!<a class="local col0 ref" href="#470DefRC" title='DefRC' data-ref="470DefRC">DefRC</a>) {</td></tr>
<tr><th id="1075">1075</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;PHI operand has unexpected size/bank\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PHI operand has unexpected size/bank\n"</q>);</td></tr>
<tr><th id="1076">1076</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1077">1077</th><td>          }</td></tr>
<tr><th id="1078">1078</th><td>        }</td></tr>
<tr><th id="1079">1079</th><td>      }</td></tr>
<tr><th id="1080">1080</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::PHI));</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#468DefReg" title='DefReg' data-ref="468DefReg">DefReg</a>, *<a class="local col0 ref" href="#470DefRC" title='DefRC' data-ref="470DefRC">DefRC</a>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1083">1083</th><td>    }</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <b>if</b> (I.isCopy())</td></tr>
<tr><th id="1086">1086</th><td>      <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1089">1089</th><td>  }</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <b>if</b> (<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()) {</td></tr>
<tr><th id="1093">1093</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Generic instruction has unexpected implicit operands\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1094">1094</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Generic instruction has unexpected implicit operands\n"</q>);</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1096">1096</th><td>  }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::AArch64InstructionSelector::selectImpl' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#463CoverageInfo" title='CoverageInfo' data-ref="463CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="473Ty" title='Ty' data-type='llvm::LLT' data-ref="473Ty">Ty</dfn> =</td></tr>
<tr><th id="1102">1102</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev">{</a>};</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="474MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="474MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>);</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <b>switch</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a>) {</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>) {</td></tr>
<tr><th id="1109">1109</th><td>      <i>// We shouldn't need this on AArch64, but it would be implemented as an</i></td></tr>
<tr><th id="1110">1110</th><td><i>      // EXTRACT_SUBREG followed by a TBNZW because TBNZX has no encoding if the</i></td></tr>
<tr><th id="1111">1111</th><td><i>      // bit being tested is &lt; 32.</i></td></tr>
<tr><th id="1112">1112</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_BRCOND has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected at most 32-bits&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_BRCOND has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1113">1113</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected at most 32-bits"</q>);</td></tr>
<tr><th id="1114">1114</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1115">1115</th><td>    }</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="475CondReg" title='CondReg' data-type='const unsigned int' data-ref="475CondReg">CondReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1118">1118</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="476DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="476DestMBB">DestMBB</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>    <i>// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</i></td></tr>
<tr><th id="1121">1121</th><td><i>    // instructions will not be produced, as they are conditional branch</i></td></tr>
<tr><th id="1122">1122</th><td><i>    // instructions that do not set flags.</i></td></tr>
<tr><th id="1123">1123</th><td>    <em>bool</em> <dfn class="local col7 decl" id="477ProduceNonFlagSettingCondBr" title='ProduceNonFlagSettingCondBr' data-type='bool' data-ref="477ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</dfn> =</td></tr>
<tr><th id="1124">1124</th><td>        !MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;SpeculativeLoadHardening&apos; in &apos;llvm::Attribute&apos;">SpeculativeLoadHardening</span>);</td></tr>
<tr><th id="1125">1125</th><td>    <b>if</b> (<a class="local col7 ref" href="#477ProduceNonFlagSettingCondBr" title='ProduceNonFlagSettingCondBr' data-ref="477ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectCompareBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectCompareBranchERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectCompareBranch</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>))</td></tr>
<tr><th id="1126">1126</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>    <b>if</b> (<a class="local col7 ref" href="#477ProduceNonFlagSettingCondBr" title='ProduceNonFlagSettingCondBr' data-ref="477ProduceNonFlagSettingCondBr">ProduceNonFlagSettingCondBr</a>) {</td></tr>
<tr><th id="1129">1129</th><td>      <em>auto</em> <dfn class="local col8 decl" id="478MIB" title='MIB' data-type='auto' data-ref="478MIB">MIB</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;TBNZW&apos; in namespace &apos;llvm::AArch64&apos;">TBNZW</span>))</td></tr>
<tr><th id="1130">1130</th><td>                     .addUse(CondReg)</td></tr>
<tr><th id="1131">1131</th><td>                     .addImm(<i>/*bit offset=*/</i><var>0</var>)</td></tr>
<tr><th id="1132">1132</th><td>                     .addMBB(DestMBB);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1135">1135</th><td>      <b>return</b> constrainSelectedInstRegOperands(*MIB.getInstr(), TII, TRI, RBI);</td></tr>
<tr><th id="1136">1136</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1137">1137</th><td>      <em>auto</em> <dfn class="local col9 decl" id="479CMP" title='CMP' data-type='auto' data-ref="479CMP">CMP</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>))</td></tr>
<tr><th id="1138">1138</th><td>                     .addDef(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1139">1139</th><td>                     .addUse(CondReg)</td></tr>
<tr><th id="1140">1140</th><td>                     .addImm(<var>1</var>);</td></tr>
<tr><th id="1141">1141</th><td>      constrainSelectedInstRegOperands(*CMP.getInstr(), TII, TRI, RBI);</td></tr>
<tr><th id="1142">1142</th><td>      <em>auto</em> <dfn class="local col0 decl" id="480Bcc" title='Bcc' data-type='auto' data-ref="480Bcc">Bcc</dfn> =</td></tr>
<tr><th id="1143">1143</th><td>          BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>))</td></tr>
<tr><th id="1144">1144</th><td>              .addImm(AArch64CC::EQ)</td></tr>
<tr><th id="1145">1145</th><td>              .addMBB(DestMBB);</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1148">1148</th><td>      <b>return</b> constrainSelectedInstRegOperands(*Bcc.getInstr(), TII, TRI, RBI);</td></tr>
<tr><th id="1149">1149</th><td>    }</td></tr>
<tr><th id="1150">1150</th><td>  }</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#323" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT">G_BRINDIRECT</a>: {</td></tr>
<tr><th id="1153">1153</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;BR&apos; in namespace &apos;llvm::AArch64&apos;">BR</span>));</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1155">1155</th><td>  }</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#540" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP">G_BSWAP</a>: {</td></tr>
<tr><th id="1158">1158</th><td>    <i>// Handle vector types for G_BSWAP directly.</i></td></tr>
<tr><th id="1159">1159</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="481DstReg" title='DstReg' data-type='unsigned int' data-ref="481DstReg">DstReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1160">1160</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="482DstTy" title='DstTy' data-type='llvm::LLT' data-ref="482DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#481DstReg" title='DstReg' data-ref="481DstReg">DstReg</a>);</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>    <i>// We should only get vector types here; everything else is handled by the</i></td></tr>
<tr><th id="1163">1163</th><td><i>    // importer right now.</i></td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (!<a class="local col2 ref" href="#482DstTy" title='DstTy' data-ref="482DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col2 ref" href="#482DstTy" title='DstTy' data-ref="482DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>128</var>) {</td></tr>
<tr><th id="1165">1165</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Dst type for G_BSWAP currently unsupported.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dst type for G_BSWAP currently unsupported.\n"</q>);</td></tr>
<tr><th id="1166">1166</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1167">1167</th><td>    }</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>    <i>// Only handle 4 and 2 element vectors for now.</i></td></tr>
<tr><th id="1170">1170</th><td><i>    // TODO: 16-bit elements.</i></td></tr>
<tr><th id="1171">1171</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="483NumElts" title='NumElts' data-type='unsigned int' data-ref="483NumElts">NumElts</dfn> = <a class="local col2 ref" href="#482DstTy" title='DstTy' data-ref="482DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="1172">1172</th><td>    <b>if</b> (<a class="local col3 ref" href="#483NumElts" title='NumElts' data-ref="483NumElts">NumElts</a> != <var>4</var> &amp;&amp; <a class="local col3 ref" href="#483NumElts" title='NumElts' data-ref="483NumElts">NumElts</a> != <var>2</var>) {</td></tr>
<tr><th id="1173">1173</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported number of elements for G_BSWAP.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported number of elements for G_BSWAP.\n"</q>);</td></tr>
<tr><th id="1174">1174</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1175">1175</th><td>    }</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>    <i>// Choose the correct opcode for the supported types. Right now, that's</i></td></tr>
<tr><th id="1178">1178</th><td><i>    // v2s32, v4s32, and v2s64.</i></td></tr>
<tr><th id="1179">1179</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="484Opc" title='Opc' data-type='unsigned int' data-ref="484Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1180">1180</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="485EltSize" title='EltSize' data-type='unsigned int' data-ref="485EltSize">EltSize</dfn> = <a class="local col2 ref" href="#482DstTy" title='DstTy' data-ref="482DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (EltSize == <var>32</var>)</td></tr>
<tr><th id="1182">1182</th><td>      Opc = (DstTy.getNumElements() == <var>2</var>) ? AArch64::<span class='error' title="no member named &apos;REV32v8i8&apos; in namespace &apos;llvm::AArch64&apos;">REV32v8i8</span></td></tr>
<tr><th id="1183">1183</th><td>                                          : AArch64::<span class='error' title="no member named &apos;REV32v16i8&apos; in namespace &apos;llvm::AArch64&apos;">REV32v16i8</span>;</td></tr>
<tr><th id="1184">1184</th><td>    <b>else</b> <b>if</b> (EltSize == <var>64</var>)</td></tr>
<tr><th id="1185">1185</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;REV64v16i8&apos; in namespace &apos;llvm::AArch64&apos;">REV64v16i8</span>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>    <i>// We should always get something by the time we get here...</i></td></tr>
<tr><th id="1188">1188</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc != 0 &amp;&amp; &quot;Didn&apos;t get an opcode for G_BSWAP?&quot;) ? void (0) : __assert_fail (&quot;Opc != 0 &amp;&amp; \&quot;Didn&apos;t get an opcode for G_BSWAP?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1188, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#484Opc" title='Opc' data-ref="484Opc">Opc</a> != <var>0</var> &amp;&amp; <q>"Didn't get an opcode for G_BSWAP?"</q>);</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="1191">1191</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1192">1192</th><td>  }</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="1195">1195</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="1196">1196</th><td>    <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="486isFP" title='isFP' data-type='const bool' data-ref="486isFP">isFP</dfn> = <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>;</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="487s32" title='s32' data-type='const llvm::LLT' data-ref="487s32">s32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1199">1199</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="488s64" title='s64' data-type='const llvm::LLT' data-ref="488s64">s64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="1200">1200</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="489p0" title='p0' data-type='const llvm::LLT' data-ref="489p0">p0</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>);</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="490DefReg" title='DefReg' data-type='const unsigned int' data-ref="490DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1203">1203</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="491DefTy" title='DefTy' data-type='const llvm::LLT' data-ref="491DefTy">DefTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#490DefReg" title='DefReg' data-ref="490DefReg">DefReg</a>);</td></tr>
<tr><th id="1204">1204</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="492DefSize" title='DefSize' data-type='const unsigned int' data-ref="492DefSize">DefSize</dfn> = <a class="local col1 ref" href="#491DefTy" title='DefTy' data-ref="491DefTy">DefTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1205">1205</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="493RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="493RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI);</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>    <i>// FIXME: Redundant check, but even less readable when factored out.</i></td></tr>
<tr><th id="1208">1208</th><td>    <b>if</b> (<a class="local col6 ref" href="#486isFP" title='isFP' data-ref="486isFP">isFP</a>) {</td></tr>
<tr><th id="1209">1209</th><td>      <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#487s32" title='s32' data-ref="487s32">s32</a> &amp;&amp; <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#488s64" title='s64' data-ref="488s64">s64</a>) {</td></tr>
<tr><th id="1210">1210</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unable to materialize FP &quot; &lt;&lt; Ty &lt;&lt; &quot; constant, expected: &quot; &lt;&lt; s32 &lt;&lt; &quot; or &quot; &lt;&lt; s64 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to materialize FP "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1211">1211</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" constant, expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col7 ref" href="#487s32" title='s32' data-ref="487s32">s32</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" or "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col8 ref" href="#488s64" title='s64' data-ref="488s64">s64</a></td></tr>
<tr><th id="1212">1212</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1213">1213</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1214">1214</th><td>      }</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>      <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="1217">1217</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unable to materialize FP &quot; &lt;&lt; Ty &lt;&lt; &quot; constant on bank: &quot; &lt;&lt; RB &lt;&lt; &quot;, expected: FPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to materialize FP "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1218">1218</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" constant on bank: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col3 ref" href="#493RB" title='RB' data-ref="493RB">RB</a></td></tr>
<tr><th id="1219">1219</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: FPR\n"</q>);</td></tr>
<tr><th id="1220">1220</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1221">1221</th><td>      }</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>      <i>// The case when we have 0.0 is covered by tablegen. Reject it here so we</i></td></tr>
<tr><th id="1224">1224</th><td><i>      // can be sure tablegen works correctly and isn't rescued by this code.</i></td></tr>
<tr><th id="1225">1225</th><td>      <b>if</b> (<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14isExactlyValueEd" title='llvm::APFloat::isExactlyValue' data-ref="_ZNK4llvm7APFloat14isExactlyValueEd">isExactlyValue</a>(<var>0.0</var>))</td></tr>
<tr><th id="1226">1226</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1227">1227</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1228">1228</th><td>      <i>// s32 and s64 are covered by tablegen.</i></td></tr>
<tr><th id="1229">1229</th><td>      <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col9 ref" href="#489p0" title='p0' data-ref="489p0">p0</a>) {</td></tr>
<tr><th id="1230">1230</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unable to materialize integer &quot; &lt;&lt; Ty &lt;&lt; &quot; constant, expected: &quot; &lt;&lt; s32 &lt;&lt; &quot;, &quot; &lt;&lt; s64 &lt;&lt; &quot;, or &quot; &lt;&lt; p0 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to materialize integer "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1231">1231</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" constant, expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col7 ref" href="#487s32" title='s32' data-ref="487s32">s32</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col8 ref" href="#488s64" title='s64' data-ref="488s64">s64</a></td></tr>
<tr><th id="1232">1232</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", or "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col9 ref" href="#489p0" title='p0' data-ref="489p0">p0</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1233">1233</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1234">1234</th><td>      }</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>      <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1237">1237</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unable to materialize integer &quot; &lt;&lt; Ty &lt;&lt; &quot; constant on bank: &quot; &lt;&lt; RB &lt;&lt; &quot;, expected: GPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to materialize integer "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1238">1238</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" constant on bank: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col3 ref" href="#493RB" title='RB' data-ref="493RB">RB</a></td></tr>
<tr><th id="1239">1239</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="1240">1240</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1241">1241</th><td>      }</td></tr>
<tr><th id="1242">1242</th><td>    }</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="494MovOpc" title='MovOpc' data-type='const unsigned int' data-ref="494MovOpc">MovOpc</dfn> =</td></tr>
<tr><th id="1245">1245</th><td>        DefSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi32imm</span> : AArch64::<span class='error' title="no member named &apos;MOVi64imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi64imm</span>;</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>    <b>if</b> (<a class="local col6 ref" href="#486isFP" title='isFP' data-ref="486isFP">isFP</a>) {</td></tr>
<tr><th id="1248">1248</th><td>      <i>// Either emit a FMOV, or emit a copy to emit a normal mov.</i></td></tr>
<tr><th id="1249">1249</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="495GPRRC" title='GPRRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="495GPRRC">GPRRC</dfn> =</td></tr>
<tr><th id="1250">1250</th><td>          DefSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span> : AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="1251">1251</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="496FPRRC" title='FPRRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="496FPRRC">FPRRC</dfn> =</td></tr>
<tr><th id="1252">1252</th><td>          DefSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span> : AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>      <i>// Can we use a FMOV instruction to represent the immediate?</i></td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>))</td></tr>
<tr><th id="1256">1256</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>      <i>// Nope. Emit a copy and use a normal mov instead.</i></td></tr>
<tr><th id="1259">1259</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="497DefGPRReg" title='DefGPRReg' data-type='const unsigned int' data-ref="497DefGPRReg">DefGPRReg</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col5 ref" href="#495GPRRC" title='GPRRC' data-ref="495GPRRC">GPRRC</a>);</td></tr>
<tr><th id="1260">1260</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="498RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="498RegOp">RegOp</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1261">1261</th><td>      <a class="local col8 ref" href="#498RegOp" title='RegOp' data-ref="498RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#497DefGPRReg" title='DefGPRReg' data-ref="497DefGPRReg">DefGPRReg</a>);</td></tr>
<tr><th id="1262">1262</th><td>      <a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="1263">1263</th><td>      <a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej">{</a><a class="local col0 ref" href="#490DefReg" title='DefReg' data-ref="490DefReg">DefReg</a>}, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej">{</a><a class="local col7 ref" href="#497DefGPRReg" title='DefGPRReg' data-ref="497DefGPRReg">DefGPRReg</a>});</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col0 ref" href="#490DefReg" title='DefReg' data-ref="490DefReg">DefReg</a>, <a class="local col6 ref" href="#496FPRRC" title='FPRRC' data-ref="496FPRRC">FPRRC</a>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1266">1266</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain G_FCONSTANT def operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain G_FCONSTANT def operand\n"</q>);</td></tr>
<tr><th id="1267">1267</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1268">1268</th><td>      }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="499ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="499ImmOp">ImmOp</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1271">1271</th><td>      <i>// FIXME: Is going through int64_t always correct?</i></td></tr>
<tr><th id="1272">1272</th><td>      <a class="local col9 ref" href="#499ImmOp" title='ImmOp' data-ref="499ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(</td></tr>
<tr><th id="1273">1273</th><td>          <a class="local col9 ref" href="#499ImmOp" title='ImmOp' data-ref="499ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="1274">1274</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="1275">1275</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="500Val" title='Val' data-type='uint64_t' data-ref="500Val">Val</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1276">1276</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#500Val" title='Val' data-ref="500Val">Val</a>);</td></tr>
<tr><th id="1277">1277</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1278">1278</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="501Val" title='Val' data-type='uint64_t' data-ref="501Val">Val</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1279">1279</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col1 ref" href="#501Val" title='Val' data-ref="501Val">Val</a>);</td></tr>
<tr><th id="1280">1280</th><td>    }</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(MovOpc));</td></tr>
<tr><th id="1283">1283</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1285">1285</th><td>  }</td></tr>
<tr><th id="1286">1286</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>: {</td></tr>
<tr><th id="1287">1287</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="502SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="502SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1288">1288</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="503DstTy" title='DstTy' data-type='llvm::LLT' data-ref="503DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1289">1289</th><td>    (<em>void</em>)<a class="local col3 ref" href="#503DstTy" title='DstTy' data-ref="503DstTy">DstTy</a>;</td></tr>
<tr><th id="1290">1290</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="504SrcSize" title='SrcSize' data-type='unsigned int' data-ref="504SrcSize">SrcSize</dfn> = <a class="local col2 ref" href="#502SrcTy" title='SrcTy' data-ref="502SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1291">1291</th><td>    <i>// Larger extracts are vectors, same-size extracts should be something else</i></td></tr>
<tr><th id="1292">1292</th><td><i>    // by now (either split up or simplified to a COPY).</i></td></tr>
<tr><th id="1293">1293</th><td>    <b>if</b> (<a class="local col2 ref" href="#502SrcTy" title='SrcTy' data-ref="502SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var> || <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>)</td></tr>
<tr><th id="1294">1294</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(SrcSize == <var>64</var> ? AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span> : AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>));</td></tr>
<tr><th id="1297">1297</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() +</td></tr>
<tr><th id="1298">1298</th><td>                                      <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>);</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>    <b>if</b> (<a class="local col4 ref" href="#504SrcSize" title='SrcSize' data-ref="504SrcSize">SrcSize</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="1301">1301</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcSize == 32 &amp;&amp; DstTy.getSizeInBits() == 16 &amp;&amp; &quot;unexpected G_EXTRACT types&quot;) ? void (0) : __assert_fail (&quot;SrcSize == 32 &amp;&amp; DstTy.getSizeInBits() == 16 &amp;&amp; \&quot;unexpected G_EXTRACT types\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1302, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#504SrcSize" title='SrcSize' data-ref="504SrcSize">SrcSize</a> == <var>32</var> &amp;&amp; <a class="local col3 ref" href="#503DstTy" title='DstTy' data-ref="503DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var> &amp;&amp;</td></tr>
<tr><th id="1302">1302</th><td>             <q>"unexpected G_EXTRACT types"</q>);</td></tr>
<tr><th id="1303">1303</th><td>      <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1304">1304</th><td>    }</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="505DstReg" title='DstReg' data-type='unsigned int' data-ref="505DstReg">DstReg</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="1307">1307</th><td>    <a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col4 ref" href="#474MIB" title='MIB' data-ref="474MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="1308">1308</th><td>    MIB.buildInstr(TargetOpcode::COPY, {I.getOperand(<var>0</var>).getReg()}, {})</td></tr>
<tr><th id="1309">1309</th><td>        .addReg(DstReg, <var>0</var>, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1310">1310</th><td>    RBI.constrainGenericRegister(I.getOperand(<var>0</var>).getReg(),</td></tr>
<tr><th id="1311">1311</th><td>                                 AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>, MRI);</td></tr>
<tr><th id="1312">1312</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#505DstReg" title='DstReg' data-ref="505DstReg">DstReg</a>);</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1315">1315</th><td>  }</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>: {</td></tr>
<tr><th id="1318">1318</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="506SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="506SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1319">1319</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="507DstTy" title='DstTy' data-type='llvm::LLT' data-ref="507DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1320">1320</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="508DstSize" title='DstSize' data-type='unsigned int' data-ref="508DstSize">DstSize</dfn> = <a class="local col7 ref" href="#507DstTy" title='DstTy' data-ref="507DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1321">1321</th><td>    <i>// Larger inserts are vectors, same-size ones should be something else by</i></td></tr>
<tr><th id="1322">1322</th><td><i>    // now (split up or turned into COPYs).</i></td></tr>
<tr><th id="1323">1323</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var> || <a class="local col6 ref" href="#506SrcTy" title='SrcTy' data-ref="506SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var>)</td></tr>
<tr><th id="1324">1324</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(DstSize == <var>64</var> ? AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span> : AArch64::<span class='error' title="no member named &apos;BFMWri&apos; in namespace &apos;llvm::AArch64&apos;">BFMWri</span>));</td></tr>
<tr><th id="1327">1327</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="509LSB" title='LSB' data-type='unsigned int' data-ref="509LSB">LSB</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1328">1328</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="510Width" title='Width' data-type='unsigned int' data-ref="510Width">Width</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1329">1329</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col8 ref" href="#508DstSize" title='DstSize' data-ref="508DstSize">DstSize</a> - <a class="local col9 ref" href="#509LSB" title='LSB' data-ref="509LSB">LSB</a>) % <a class="local col8 ref" href="#508DstSize" title='DstSize' data-ref="508DstSize">DstSize</a>);</td></tr>
<tr><th id="1330">1330</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#510Width" title='Width' data-ref="510Width">Width</a> - <var>1</var>);</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> (<a class="local col8 ref" href="#508DstSize" title='DstSize' data-ref="508DstSize">DstSize</a> &lt; <var>64</var>) {</td></tr>
<tr><th id="1333">1333</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstSize == 32 &amp;&amp; SrcTy.getSizeInBits() == 16 &amp;&amp; &quot;unexpected G_INSERT types&quot;) ? void (0) : __assert_fail (&quot;DstSize == 32 &amp;&amp; SrcTy.getSizeInBits() == 16 &amp;&amp; \&quot;unexpected G_INSERT types\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#508DstSize" title='DstSize' data-ref="508DstSize">DstSize</a> == <var>32</var> &amp;&amp; <a class="local col6 ref" href="#506SrcTy" title='SrcTy' data-ref="506SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var> &amp;&amp;</td></tr>
<tr><th id="1334">1334</th><td>             <q>"unexpected G_INSERT types"</q>);</td></tr>
<tr><th id="1335">1335</th><td>      <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1336">1336</th><td>    }</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="511SrcReg" title='SrcReg' data-type='unsigned int' data-ref="511SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>));</td></tr>
<tr><th id="1339">1339</th><td>    BuildMI(MBB, I.getIterator(), I.getDebugLoc(),</td></tr>
<tr><th id="1340">1340</th><td>            TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>))</td></tr>
<tr><th id="1341">1341</th><td>        .addDef(SrcReg)</td></tr>
<tr><th id="1342">1342</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1343">1343</th><td>        .addUse(I.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="1344">1344</th><td>        .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1345">1345</th><td>    RBI.constrainGenericRegister(I.getOperand(<var>2</var>).getReg(),</td></tr>
<tr><th id="1346">1346</th><td>                                 AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>, MRI);</td></tr>
<tr><th id="1347">1347</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#511SrcReg" title='SrcReg' data-ref="511SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1350">1350</th><td>  }</td></tr>
<tr><th id="1351">1351</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>: {</td></tr>
<tr><th id="1352">1352</th><td>    <i>// allocas and G_FRAME_INDEX are only supported in addrspace(0).</i></td></tr>
<tr><th id="1353">1353</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>)) {</td></tr>
<tr><th id="1354">1354</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_FRAME_INDEX pointer has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::pointer(0, 64) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_FRAME_INDEX pointer has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1355">1355</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1356">1356</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1357">1357</th><td>    }</td></tr>
<tr><th id="1358">1358</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>));</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>    <i>// MOs for a #0 shifted immediate.</i></td></tr>
<tr><th id="1361">1361</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="1362">1362</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1365">1365</th><td>  }</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>: {</td></tr>
<tr><th id="1368">1368</th><td>    <em>auto</em> <dfn class="local col2 decl" id="512GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="512GV">GV</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="1369">1369</th><td>    <b>if</b> (<a class="local col2 ref" href="#512GV" title='GV' data-ref="512GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>()) {</td></tr>
<tr><th id="1370">1370</th><td>      <i>// FIXME: we don't support TLS yet.</i></td></tr>
<tr><th id="1371">1371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1372">1372</th><td>    }</td></tr>
<tr><th id="1373">1373</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col3 decl" id="513OpFlags" title='OpFlags' data-type='unsigned char' data-ref="513OpFlags">OpFlags</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI">STI</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col2 ref" href="#512GV" title='GV' data-ref="512GV">GV</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>);</td></tr>
<tr><th id="1374">1374</th><td>    <b>if</b> (<a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a> &amp; <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_GOT" title='llvm::AArch64II::TOF::MO_GOT' data-ref="llvm::AArch64II::TOF::MO_GOT">MO_GOT</a>) {</td></tr>
<tr><th id="1375">1375</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;LOADgot&apos; in namespace &apos;llvm::AArch64&apos;">LOADgot</span>));</td></tr>
<tr><th id="1376">1376</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a>);</td></tr>
<tr><th id="1377">1377</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>) {</td></tr>
<tr><th id="1378">1378</th><td>      <i>// Materialize the global using movz/movk instructions.</i></td></tr>
<tr><th id="1379">1379</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh">materializeLargeCMVal</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <a class="local col2 ref" href="#512GV" title='GV' data-ref="512GV">GV</a>, <a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a>);</td></tr>
<tr><th id="1380">1380</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1381">1381</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1382">1382</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Tiny" title='llvm::CodeModel::Model::Tiny' data-ref="llvm::CodeModel::Model::Tiny">Tiny</a>) {</td></tr>
<tr><th id="1383">1383</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADR&apos; in namespace &apos;llvm::AArch64&apos;">ADR</span>));</td></tr>
<tr><th id="1384">1384</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a>);</td></tr>
<tr><th id="1385">1385</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1386">1386</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;MOVaddr&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddr</span>));</td></tr>
<tr><th id="1387">1387</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_PAGE" title='llvm::AArch64II::TOF::MO_PAGE' data-ref="llvm::AArch64II::TOF::MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="1388">1388</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="514MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="514MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>);</td></tr>
<tr><th id="1389">1389</th><td>      <a class="local col4 ref" href="#514MIB" title='MIB' data-ref="514MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col2 ref" href="#512GV" title='GV' data-ref="512GV">GV</a>, <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="1390">1390</th><td>                           <a class="local col3 ref" href="#513OpFlags" title='OpFlags' data-ref="513OpFlags">OpFlags</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_PAGEOFF" title='llvm::AArch64II::TOF::MO_PAGEOFF' data-ref="llvm::AArch64II::TOF::MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_NC" title='llvm::AArch64II::TOF::MO_NC' data-ref="llvm::AArch64II::TOF::MO_NC">MO_NC</a>);</td></tr>
<tr><th id="1391">1391</th><td>    }</td></tr>
<tr><th id="1392">1392</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1393">1393</th><td>  }</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#295" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="1396">1396</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="1397">1397</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>: {</td></tr>
<tr><th id="1398">1398</th><td>    <em>bool</em> <dfn class="local col5 decl" id="515IsZExtLoad" title='IsZExtLoad' data-type='bool' data-ref="515IsZExtLoad">IsZExtLoad</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#295" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</a>;</td></tr>
<tr><th id="1399">1399</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="516MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="516MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>);</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="517PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="517PtrTy">PtrTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>    <b>if</b> (<a class="local col7 ref" href="#517PtrTy" title='PtrTy' data-ref="517PtrTy">PtrTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>)) {</td></tr>
<tr><th id="1404">1404</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Load/Store pointer has type: &quot; &lt;&lt; PtrTy &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::pointer(0, 64) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Load/Store pointer has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col7 ref" href="#517PtrTy" title='PtrTy' data-ref="517PtrTy">PtrTy</a></td></tr>
<tr><th id="1405">1405</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1406">1406</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1407">1407</th><td>    }</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="518MemOp" title='MemOp' data-type='llvm::MachineMemOperand &amp;' data-ref="518MemOp">MemOp</dfn> = **<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1410">1410</th><td>    <b>if</b> (<a class="local col8 ref" href="#518MemOp" title='MemOp' data-ref="518MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11getOrderingEv" title='llvm::MachineMemOperand::getOrdering' data-ref="_ZNK4llvm17MachineMemOperand11getOrderingEv">getOrdering</a>() != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>) {</td></tr>
<tr><th id="1411">1411</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Atomic load/store not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Atomic load/store not supported yet\n"</q>);</td></tr>
<tr><th id="1412">1412</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1413">1413</th><td>    }</td></tr>
<tr><th id="1414">1414</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="519MemSizeInBits" title='MemSizeInBits' data-type='unsigned int' data-ref="519MemSizeInBits">MemSizeInBits</dfn> = <a class="local col8 ref" href="#518MemOp" title='MemOp' data-ref="518MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() * <var>8</var>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="520PtrReg" title='PtrReg' data-type='const unsigned int' data-ref="520PtrReg">PtrReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1417">1417</th><td><u>#<span data-ppcond="1417">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1418">1418</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="521PtrRB" title='PtrRB' data-type='const llvm::RegisterBank &amp;' data-ref="521PtrRB">PtrRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(PtrReg, MRI, TRI);</td></tr>
<tr><th id="1419">1419</th><td>    <i>// Sanity-check the pointer register.</i></td></tr>
<tr><th id="1420">1420</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PtrRB.getID() == AArch64::GPRRegBankID &amp;&amp; &quot;Load/Store pointer operand isn&apos;t a GPR&quot;) ? void (0) : __assert_fail (&quot;PtrRB.getID() == AArch64::GPRRegBankID &amp;&amp; \&quot;Load/Store pointer operand isn&apos;t a GPR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1421, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(PtrRB.getID() == AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="1421">1421</th><td>           <q>"Load/Store pointer operand isn't a GPR"</q>);</td></tr>
<tr><th id="1422">1422</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(PtrReg).isPointer() &amp;&amp; &quot;Load/Store pointer operand isn&apos;t a pointer&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(PtrReg).isPointer() &amp;&amp; \&quot;Load/Store pointer operand isn&apos;t a pointer\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1423, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#520PtrReg" title='PtrReg' data-ref="520PtrReg">PtrReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp;</td></tr>
<tr><th id="1423">1423</th><td>           <q>"Load/Store pointer operand isn't a pointer"</q>);</td></tr>
<tr><th id="1424">1424</th><td><u>#<span data-ppcond="1417">endif</span></u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="522ValReg" title='ValReg' data-type='const unsigned int' data-ref="522ValReg">ValReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1427">1427</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="523RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="523RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(ValReg, MRI, TRI);</td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="524NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="524NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="1430">1430</th><td>        <a class="tu ref" href="#_ZL19selectLoadStoreUIOpjjj" title='selectLoadStoreUIOp' data-use='c' data-ref="_ZL19selectLoadStoreUIOpjjj">selectLoadStoreUIOp</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col3 ref" href="#523RB" title='RB' data-ref="523RB">RB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col9 ref" href="#519MemSizeInBits" title='MemSizeInBits' data-ref="519MemSizeInBits">MemSizeInBits</a>);</td></tr>
<tr><th id="1431">1431</th><td>    <b>if</b> (<a class="local col4 ref" href="#524NewOpc" title='NewOpc' data-ref="524NewOpc">NewOpc</a> == <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1432">1432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="525Offset" title='Offset' data-type='uint64_t' data-ref="525Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1437">1437</th><td>    <em>auto</em> *<dfn class="local col6 decl" id="526PtrMI" title='PtrMI' data-type='llvm::MachineInstr *' data-ref="526PtrMI">PtrMI</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#520PtrReg" title='PtrReg' data-ref="520PtrReg">PtrReg</a>);</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>    <i>// Try to fold a GEP into our unsigned immediate addressing mode.</i></td></tr>
<tr><th id="1440">1440</th><td>    <b>if</b> (<a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>) {</td></tr>
<tr><th id="1441">1441</th><td>      <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="527COff" title='COff' data-type='llvm::Optional&lt;long&gt;' data-ref="527COff"><a class="local col7 ref" href="#527COff" title='COff' data-ref="527COff">COff</a></dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>)) {</td></tr>
<tr><th id="1442">1442</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="528Imm" title='Imm' data-type='int64_t' data-ref="528Imm">Imm</dfn> = <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#527COff" title='COff' data-ref="527COff">COff</a>;</td></tr>
<tr><th id="1443">1443</th><td>        <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="529Size" title='Size' data-type='const unsigned int' data-ref="529Size">Size</dfn> = <a class="local col9 ref" href="#519MemSizeInBits" title='MemSizeInBits' data-ref="519MemSizeInBits">MemSizeInBits</a> / <var>8</var>;</td></tr>
<tr><th id="1444">1444</th><td>        <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="530Scale" title='Scale' data-type='const unsigned int' data-ref="530Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col9 ref" href="#529Size" title='Size' data-ref="529Size">Size</a>);</td></tr>
<tr><th id="1445">1445</th><td>        <b>if</b> ((<a class="local col8 ref" href="#528Imm" title='Imm' data-ref="528Imm">Imm</a> &amp; (<a class="local col9 ref" href="#529Size" title='Size' data-ref="529Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#528Imm" title='Imm' data-ref="528Imm">Imm</a> &gt;= <var>0</var> &amp;&amp; <a class="local col8 ref" href="#528Imm" title='Imm' data-ref="528Imm">Imm</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col0 ref" href="#530Scale" title='Scale' data-ref="530Scale">Scale</a>)) {</td></tr>
<tr><th id="1446">1446</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="531Ptr2Reg" title='Ptr2Reg' data-type='unsigned int' data-ref="531Ptr2Reg">Ptr2Reg</dfn> = <a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1447">1447</th><td>          <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#531Ptr2Reg" title='Ptr2Reg' data-ref="531Ptr2Reg">Ptr2Reg</a>);</td></tr>
<tr><th id="1448">1448</th><td>          <a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#531Ptr2Reg" title='Ptr2Reg' data-ref="531Ptr2Reg">Ptr2Reg</a>);</td></tr>
<tr><th id="1449">1449</th><td>          <a class="local col5 ref" href="#525Offset" title='Offset' data-ref="525Offset">Offset</a> = <a class="local col8 ref" href="#528Imm" title='Imm' data-ref="528Imm">Imm</a> / <a class="local col9 ref" href="#529Size" title='Size' data-ref="529Size">Size</a>;</td></tr>
<tr><th id="1450">1450</th><td>        }</td></tr>
<tr><th id="1451">1451</th><td>      }</td></tr>
<tr><th id="1452">1452</th><td>    }</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>    <i>// If we haven't folded anything into our addressing mode yet, try to fold</i></td></tr>
<tr><th id="1455">1455</th><td><i>    // a frame index into the base+offset.</i></td></tr>
<tr><th id="1456">1456</th><td>    <b>if</b> (!<a class="local col5 ref" href="#525Offset" title='Offset' data-ref="525Offset">Offset</a> &amp;&amp; <a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="1457">1457</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</a>(<a class="local col6 ref" href="#526PtrMI" title='PtrMI' data-ref="526PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col5 ref" href="#525Offset" title='Offset' data-ref="525Offset">Offset</a>));</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>    <i>// If we're storing a 0, use WZR/XZR.</i></td></tr>
<tr><th id="1462">1462</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col2 decl" id="532CVal" title='CVal' data-type='llvm::Optional&lt;long&gt;' data-ref="532CVal"><a class="local col2 ref" href="#532CVal" title='CVal' data-ref="532CVal">CVal</a></dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col2 ref" href="#522ValReg" title='ValReg' data-ref="522ValReg">ValReg</a>, <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>)) {</td></tr>
<tr><th id="1463">1463</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#532CVal" title='CVal' data-ref="532CVal">CVal</a> == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>) {</td></tr>
<tr><th id="1464">1464</th><td>        <b>if</b> (I.getOpcode() == AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>)</td></tr>
<tr><th id="1465">1465</th><td>          I.getOperand(<var>0</var>).setReg(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>);</td></tr>
<tr><th id="1466">1466</th><td>        <b>else</b> <b>if</b> (I.getOpcode() == AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>)</td></tr>
<tr><th id="1467">1467</th><td>          I.getOperand(<var>0</var>).setReg(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>);</td></tr>
<tr><th id="1468">1468</th><td>      }</td></tr>
<tr><th id="1469">1469</th><td>    }</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>    <b>if</b> (<a class="local col5 ref" href="#515IsZExtLoad" title='IsZExtLoad' data-ref="515IsZExtLoad">IsZExtLoad</a>) {</td></tr>
<tr><th id="1472">1472</th><td>      <i>// The zextload from a smaller type to i32 should be handled by the importer.</i></td></tr>
<tr><th id="1473">1473</th><td>      <b>if</b> (<a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#522ValReg" title='ValReg' data-ref="522ValReg">ValReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="1474">1474</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1475">1475</th><td>      <i>// If we have a ZEXTLOAD then change the load's type to be a narrower reg</i></td></tr>
<tr><th id="1476">1476</th><td><i>      //and zero_extend with SUBREG_TO_REG.</i></td></tr>
<tr><th id="1477">1477</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="533LdReg" title='LdReg' data-type='unsigned int' data-ref="533LdReg">LdReg</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="1478">1478</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="534DstReg" title='DstReg' data-type='unsigned int' data-ref="534DstReg">DstReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1479">1479</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#533LdReg" title='LdReg' data-ref="533LdReg">LdReg</a>);</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>      <a class="local col6 ref" href="#516MIB" title='MIB' data-ref="516MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col6 ref" href="#516MIB" title='MIB' data-ref="516MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="1482">1482</th><td>      MIB.buildInstr(AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>, {DstReg}, {})</td></tr>
<tr><th id="1483">1483</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1484">1484</th><td>          .addUse(LdReg)</td></tr>
<tr><th id="1485">1485</th><td>          .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1486">1486</th><td>      <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1487">1487</th><td>      <b>return</b> RBI.constrainGenericRegister(DstReg, AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>,</td></tr>
<tr><th id="1488">1488</th><td>                                          MRI);</td></tr>
<tr><th id="1489">1489</th><td>    }</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#422" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH">G_SMULH</a>:</td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#418" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH">G_UMULH</a>: {</td></tr>
<tr><th id="1495">1495</th><td>    <i>// Reject the various things we don't support yet.</i></td></tr>
<tr><th id="1496">1496</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-use='c' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>, <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI">TRI</a>))</td></tr>
<tr><th id="1497">1497</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="535DefReg" title='DefReg' data-type='const unsigned int' data-ref="535DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1500">1500</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="536RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="536RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI);</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>    <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1503">1503</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_[SU]MULH on bank: &quot; &lt;&lt; RB &lt;&lt; &quot;, expected: GPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_[SU]MULH on bank: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col6 ref" href="#536RB" title='RB' data-ref="536RB">RB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="1504">1504</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1505">1505</th><td>    }</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)) {</td></tr>
<tr><th id="1508">1508</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_[SU]MULH has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::scalar(64) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_[SU]MULH has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1509">1509</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1510">1510</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1511">1511</th><td>    }</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="537NewOpc" title='NewOpc' data-type='unsigned int' data-ref="537NewOpc">NewOpc</dfn> = I.getOpcode() == TargetOpcode::G_SMULH ? AArch64::<span class='error' title="no member named &apos;SMULHrr&apos; in namespace &apos;llvm::AArch64&apos;">SMULHrr</span></td></tr>
<tr><th id="1514">1514</th><td>                                                             : AArch64::<span class='error' title="no member named &apos;UMULHrr&apos; in namespace &apos;llvm::AArch64&apos;">UMULHrr</span>;</td></tr>
<tr><th id="1515">1515</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>    <i>// Now that we selected an opcode, we need to constrain the register</i></td></tr>
<tr><th id="1518">1518</th><td><i>    // operands to use appropriate classes.</i></td></tr>
<tr><th id="1519">1519</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1520">1520</th><td>  }</td></tr>
<tr><th id="1521">1521</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>:</td></tr>
<tr><th id="1522">1522</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="1523">1523</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="1524">1524</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#437" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1527">1527</th><td>    <b>if</b> (<a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1528">1528</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorASHR' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorASHRERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorASHR</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1529">1529</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1530">1530</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="1531">1531</th><td>    <b>if</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a> &amp;&amp;</td></tr>
<tr><th id="1532">1532</th><td>        <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1533">1533</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorSHL' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectVectorSHLERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorSHL</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1534">1534</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1535">1535</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="1536">1536</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="1537">1537</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>: {</td></tr>
<tr><th id="1538">1538</th><td>    <i>// Reject the various things we don't support yet.</i></td></tr>
<tr><th id="1539">1539</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE" title='unsupportedBinOp' data-use='c' data-ref="_ZL16unsupportedBinOpRKN4llvm12MachineInstrERKNS_23AArch64RegisterBankInfoERKNS_19MachineRegisterInfoERKNS_19AArch64RegisterInfoE">unsupportedBinOp</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>, <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TRI" title='(anonymous namespace)::AArch64InstructionSelector::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TRI">TRI</a>))</td></tr>
<tr><th id="1540">1540</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="538OpSize" title='OpSize' data-type='const unsigned int' data-ref="538OpSize">OpSize</dfn> = <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="539DefReg" title='DefReg' data-type='const unsigned int' data-ref="539DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1545">1545</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="540RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="540RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI);</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="541NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="541NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL14selectBinaryOpjjj" title='selectBinaryOp' data-use='c' data-ref="_ZL14selectBinaryOpjjj">selectBinaryOp</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#540RB" title='RB' data-ref="540RB">RB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col8 ref" href="#538OpSize" title='OpSize' data-ref="538OpSize">OpSize</a>);</td></tr>
<tr><th id="1548">1548</th><td>    <b>if</b> (<a class="local col1 ref" href="#541NewOpc" title='NewOpc' data-ref="541NewOpc">NewOpc</a> == <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1549">1549</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1552">1552</th><td>    <i>// FIXME: Should the type be always reset in setDesc?</i></td></tr>
<tr><th id="1553">1553</th><td><i></i></td></tr>
<tr><th id="1554">1554</th><td><i>    // Now that we selected an opcode, we need to constrain the register</i></td></tr>
<tr><th id="1555">1555</th><td><i>    // operands to use appropriate classes.</i></td></tr>
<tr><th id="1556">1556</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1557">1557</th><td>  }</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#378" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO">G_UADDO</a>: {</td></tr>
<tr><th id="1560">1560</th><td>    <i>// TODO: Support other types.</i></td></tr>
<tr><th id="1561">1561</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="542OpSize" title='OpSize' data-type='unsigned int' data-ref="542OpSize">OpSize</dfn> = <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1562">1562</th><td>    <b>if</b> (<a class="local col2 ref" href="#542OpSize" title='OpSize' data-ref="542OpSize">OpSize</a> != <var>32</var> &amp;&amp; <a class="local col2 ref" href="#542OpSize" title='OpSize' data-ref="542OpSize">OpSize</a> != <var>64</var>) {</td></tr>
<tr><th id="1563">1563</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_UADDO currently only supported for 32 and 64 b types.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1564">1564</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1565">1565</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_UADDO currently only supported for 32 and 64 b types.\n"</q>);</td></tr>
<tr><th id="1566">1566</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1567">1567</th><td>    }</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>    <i>// TODO: Support vectors.</i></td></tr>
<tr><th id="1570">1570</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="1571">1571</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_UADDO currently only supported for scalars.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_UADDO currently only supported for scalars.\n"</q>);</td></tr>
<tr><th id="1572">1572</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1573">1573</th><td>    }</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>    <i>// Add and set the set condition flag.</i></td></tr>
<tr><th id="1576">1576</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="543AddsOpc" title='AddsOpc' data-type='unsigned int' data-ref="543AddsOpc">AddsOpc</dfn> = OpSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span> : AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>;</td></tr>
<tr><th id="1577">1577</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="544MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="544MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>);</td></tr>
<tr><th id="1578">1578</th><td>    <em>auto</em> <dfn class="local col5 decl" id="545AddsMI" title='AddsMI' data-type='llvm::MachineInstrBuilder' data-ref="545AddsMI">AddsMI</dfn> = <a class="local col4 ref" href="#544MIRBuilder" title='MIRBuilder' data-ref="544MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(</td></tr>
<tr><th id="1579">1579</th><td>        <a class="local col3 ref" href="#543AddsOpc" title='AddsOpc' data-ref="543AddsOpc">AddsOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()},</td></tr>
<tr><th id="1580">1580</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="1581">1581</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*AddsMI, TII, TRI, RBI);</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>    <i>// Now, put the overflow result in the register given by the first operand</i></td></tr>
<tr><th id="1584">1584</th><td><i>    // to the G_UADDO. CSINC increments the result when the predicate is false,</i></td></tr>
<tr><th id="1585">1585</th><td><i>    // so to get the increment when it's true, we need to use the inverse. In</i></td></tr>
<tr><th id="1586">1586</th><td><i>    // this case, we want to increment when carry is set.</i></td></tr>
<tr><th id="1587">1587</th><td>    <em>auto</em> <dfn class="local col6 decl" id="546CsetMI" title='CsetMI' data-type='auto' data-ref="546CsetMI">CsetMI</dfn> = MIRBuilder</td></tr>
<tr><th id="1588">1588</th><td>                      .buildInstr(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>, {I.getOperand(<var>1</var>).getReg()},</td></tr>
<tr><th id="1589">1589</th><td>                                  {AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>})</td></tr>
<tr><th id="1590">1590</th><td>                      .addImm(getInvertedCondCode(AArch64CC::HS));</td></tr>
<tr><th id="1591">1591</th><td>    constrainSelectedInstRegOperands(*CsetMI, TII, TRI, RBI);</td></tr>
<tr><th id="1592">1592</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1593">1593</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1594">1594</th><td>  }</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#498" title='llvm::TargetOpcode::G_PTR_MASK' data-ref="llvm::TargetOpcode::G_PTR_MASK">G_PTR_MASK</a>: {</td></tr>
<tr><th id="1597">1597</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="547Align" title='Align' data-type='uint64_t' data-ref="547Align">Align</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1598">1598</th><td>    <b>if</b> (<a class="local col7 ref" href="#547Align" title='Align' data-ref="547Align">Align</a> &gt;= <var>64</var> || <a class="local col7 ref" href="#547Align" title='Align' data-ref="547Align">Align</a> == <var>0</var>)</td></tr>
<tr><th id="1599">1599</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="548Mask" title='Mask' data-type='uint64_t' data-ref="548Mask">Mask</dfn> = ~((<var>1ULL</var> &lt;&lt; <a class="local col7 ref" href="#547Align" title='Align' data-ref="547Align">Align</a>) - <var>1</var>);</td></tr>
<tr><th id="1602">1602</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span>));</td></tr>
<tr><th id="1603">1603</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col8 ref" href="#548Mask" title='Mask' data-ref="548Mask">Mask</a>, <var>64</var>));</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1606">1606</th><td>  }</td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="1608">1608</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>: {</td></tr>
<tr><th id="1609">1609</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="549DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="549DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1610">1610</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="550SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="550SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="551DstReg" title='DstReg' data-type='const unsigned int' data-ref="551DstReg">DstReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1613">1613</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="552SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="552SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="553DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="553DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1616">1616</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="554SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="554SrcRB">SrcRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>    <b>if</b> (<a class="local col3 ref" href="#553DstRB" title='DstRB' data-ref="553DstRB">DstRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <a class="local col4 ref" href="#554SrcRB" title='SrcRB' data-ref="554SrcRB">SrcRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="1619">1619</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_TRUNC/G_PTRTOINT input/output on different banks\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1620">1620</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_TRUNC/G_PTRTOINT input/output on different banks\n"</q>);</td></tr>
<tr><th id="1621">1621</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1622">1622</th><td>    }</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>    <b>if</b> (DstRB.getID() == AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1625">1625</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="555DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="555DstRC">DstRC</dfn> =</td></tr>
<tr><th id="1626">1626</th><td>          <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#549DstTy" title='DstTy' data-ref="549DstTy">DstTy</a>, <a class="local col3 ref" href="#553DstRB" title='DstRB' data-ref="553DstRB">DstRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="1627">1627</th><td>      <b>if</b> (!<a class="local col5 ref" href="#555DstRC" title='DstRC' data-ref="555DstRC">DstRC</a>)</td></tr>
<tr><th id="1628">1628</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="556SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="556SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="1631">1631</th><td>          <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#550SrcTy" title='SrcTy' data-ref="550SrcTy">SrcTy</a>, <a class="local col4 ref" href="#554SrcRB" title='SrcRB' data-ref="554SrcRB">SrcRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="1632">1632</th><td>      <b>if</b> (!<a class="local col6 ref" href="#556SrcRC" title='SrcRC' data-ref="556SrcRC">SrcRC</a>)</td></tr>
<tr><th id="1633">1633</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#552SrcReg" title='SrcReg' data-ref="552SrcReg">SrcReg</a>, *<a class="local col6 ref" href="#556SrcRC" title='SrcRC' data-ref="556SrcRC">SrcRC</a>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1636">1636</th><td>          !<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#551DstReg" title='DstReg' data-ref="551DstReg">DstReg</a>, *<a class="local col5 ref" href="#555DstRC" title='DstRC' data-ref="555DstRC">DstRC</a>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1637">1637</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain G_TRUNC/G_PTRTOINT\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain G_TRUNC/G_PTRTOINT\n"</q>);</td></tr>
<tr><th id="1638">1638</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1639">1639</th><td>      }</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>      <b>if</b> (<a class="local col5 ref" href="#555DstRC" title='DstRC' data-ref="555DstRC">DstRC</a> == <a class="local col6 ref" href="#556SrcRC" title='SrcRC' data-ref="556SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="1642">1642</th><td>        <i>// Nothing to be done</i></td></tr>
<tr><th id="1643">1643</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a> &amp;&amp; <a class="local col9 ref" href="#549DstTy" title='DstTy' data-ref="549DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) &amp;&amp;</td></tr>
<tr><th id="1644">1644</th><td>                 <a class="local col0 ref" href="#550SrcTy" title='SrcTy' data-ref="550SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)) {</td></tr>
<tr><th id="1645">1645</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;TableGen can import this case&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 1645)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"TableGen can import this case"</q>);</td></tr>
<tr><th id="1646">1646</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1647">1647</th><td>      } <b>else</b> <b>if</b> (DstRC == &amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span> &amp;&amp;</td></tr>
<tr><th id="1648">1648</th><td>                 SrcRC == &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>) {</td></tr>
<tr><th id="1649">1649</th><td>        I.getOperand(<var>1</var>).setSubReg(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1650">1650</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1651">1651</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unhandled mismatched classes in G_TRUNC/G_PTRTOINT\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1652">1652</th><td>            <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled mismatched classes in G_TRUNC/G_PTRTOINT\n"</q>);</td></tr>
<tr><th id="1653">1653</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1654">1654</th><td>      }</td></tr>
<tr><th id="1655">1655</th><td></td></tr>
<tr><th id="1656">1656</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::COPY));</td></tr>
<tr><th id="1657">1657</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1658">1658</th><td>    } <b>else</b> <b>if</b> (DstRB.getID() == AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="1659">1659</th><td>      <b>if</b> (<a class="local col9 ref" href="#549DstTy" title='DstTy' data-ref="549DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>16</var>) &amp;&amp; <a class="local col0 ref" href="#550SrcTy" title='SrcTy' data-ref="550SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>)) {</td></tr>
<tr><th id="1660">1660</th><td>        I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;XTNv4i16&apos; in namespace &apos;llvm::AArch64&apos;">XTNv4i16</span>));</td></tr>
<tr><th id="1661">1661</th><td>        <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1662">1662</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1663">1663</th><td>      }</td></tr>
<tr><th id="1664">1664</th><td>    }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1667">1667</th><td>  }</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>: {</td></tr>
<tr><th id="1670">1670</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="557DstReg" title='DstReg' data-type='const unsigned int' data-ref="557DstReg">DstReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1671">1671</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="558SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="558SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="559RBDst" title='RBDst' data-type='const llvm::RegisterBank &amp;' data-ref="559RBDst">RBDst</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1674">1674</th><td>    <b>if</b> (RBDst.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1675">1675</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_ANYEXT on bank: &quot; &lt;&lt; RBDst &lt;&lt; &quot;, expected: GPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_ANYEXT on bank: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col9 ref" href="#559RBDst" title='RBDst' data-ref="559RBDst">RBDst</a></td></tr>
<tr><th id="1676">1676</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="1677">1677</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1678">1678</th><td>    }</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="560RBSrc" title='RBSrc' data-type='const llvm::RegisterBank &amp;' data-ref="560RBSrc">RBSrc</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="1681">1681</th><td>    <b>if</b> (RBSrc.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1682">1682</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_ANYEXT on bank: &quot; &lt;&lt; RBSrc &lt;&lt; &quot;, expected: GPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_ANYEXT on bank: "</q> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE">&lt;&lt;</a> <a class="local col0 ref" href="#560RBSrc" title='RBSrc' data-ref="560RBSrc">RBSrc</a></td></tr>
<tr><th id="1683">1683</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="1684">1684</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1685">1685</th><td>    }</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="561DstSize" title='DstSize' data-type='const unsigned int' data-ref="561DstSize">DstSize</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#557DstReg" title='DstReg' data-ref="557DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>    <b>if</b> (<a class="local col1 ref" href="#561DstSize" title='DstSize' data-ref="561DstSize">DstSize</a> == <var>0</var>) {</td></tr>
<tr><th id="1690">1690</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_ANYEXT operand has no size, not a gvreg?\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_ANYEXT operand has no size, not a gvreg?\n"</q>);</td></tr>
<tr><th id="1691">1691</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1692">1692</th><td>    }</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>    <b>if</b> (<a class="local col1 ref" href="#561DstSize" title='DstSize' data-ref="561DstSize">DstSize</a> != <var>64</var> &amp;&amp; <a class="local col1 ref" href="#561DstSize" title='DstSize' data-ref="561DstSize">DstSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="1695">1695</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_ANYEXT to size: &quot; &lt;&lt; DstSize &lt;&lt; &quot;, expected: 32 or 64\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_ANYEXT to size: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#561DstSize" title='DstSize' data-ref="561DstSize">DstSize</a></td></tr>
<tr><th id="1696">1696</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: 32 or 64\n"</q>);</td></tr>
<tr><th id="1697">1697</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1698">1698</th><td>    }</td></tr>
<tr><th id="1699">1699</th><td>    <i>// At this point G_ANYEXT is just like a plain COPY, but we need</i></td></tr>
<tr><th id="1700">1700</th><td><i>    // to explicitly form the 64-bit value if any.</i></td></tr>
<tr><th id="1701">1701</th><td>    <b>if</b> (<a class="local col1 ref" href="#561DstSize" title='DstSize' data-ref="561DstSize">DstSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="1702">1702</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="562ExtSrc" title='ExtSrc' data-type='unsigned int' data-ref="562ExtSrc">ExtSrc</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>);</td></tr>
<tr><th id="1703">1703</th><td>      BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>))</td></tr>
<tr><th id="1704">1704</th><td>          .addDef(ExtSrc)</td></tr>
<tr><th id="1705">1705</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1706">1706</th><td>          .addUse(SrcReg)</td></tr>
<tr><th id="1707">1707</th><td>          .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1708">1708</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#562ExtSrc" title='ExtSrc' data-ref="562ExtSrc">ExtSrc</a>);</td></tr>
<tr><th id="1709">1709</th><td>    }</td></tr>
<tr><th id="1710">1710</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="1711">1711</th><td>  }</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>: {</td></tr>
<tr><th id="1715">1715</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="563Opcode" title='Opcode' data-type='unsigned int' data-ref="563Opcode">Opcode</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1716">1716</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="564DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="564DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="1717">1717</th><td>              <dfn class="local col5 decl" id="565SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="565SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1718">1718</th><td>    <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="566isSigned" title='isSigned' data-type='const bool' data-ref="566isSigned">isSigned</dfn> = <a class="local col3 ref" href="#563Opcode" title='Opcode' data-ref="563Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="1719">1719</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="567DefReg" title='DefReg' data-type='const unsigned int' data-ref="567DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1720">1720</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="568SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="568SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1721">1721</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="569RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="569RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI);</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>    <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1724">1724</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; on bank: &quot; &lt;&lt; RB &lt;&lt; &quot;, expected: GPR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::AArch64InstrInfo&apos;">getName</span>(I.getOpcode()) &lt;&lt; <q>" on bank: "</q> &lt;&lt; RB</td></tr>
<tr><th id="1725">1725</th><td>                        &lt;&lt; <q>", expected: GPR\n"</q>);</td></tr>
<tr><th id="1726">1726</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1727">1727</th><td>    }</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="570ExtI" title='ExtI' data-type='llvm::MachineInstr *' data-ref="570ExtI">ExtI</dfn>;</td></tr>
<tr><th id="1730">1730</th><td>    <b>if</b> (<a class="local col4 ref" href="#564DstTy" title='DstTy' data-ref="564DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>)) {</td></tr>
<tr><th id="1731">1731</th><td>      <i>// FIXME: Can we avoid manually doing this?</i></td></tr>
<tr><th id="1732">1732</th><td>      <b>if</b> (!RBI.constrainGenericRegister(SrcReg, AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>, MRI)) {</td></tr>
<tr><th id="1733">1733</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(Opcode) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::AArch64InstrInfo&apos;">getName</span>(Opcode)</td></tr>
<tr><th id="1734">1734</th><td>                          &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="1735">1735</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1736">1736</th><td>      }</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="571SrcXReg" title='SrcXReg' data-type='const unsigned int' data-ref="571SrcXReg">SrcXReg</dfn> =</td></tr>
<tr><th id="1739">1739</th><td>          MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="1740">1740</th><td>      BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::AArch64&apos;">SUBREG_TO_REG</span>))</td></tr>
<tr><th id="1741">1741</th><td>          .addDef(SrcXReg)</td></tr>
<tr><th id="1742">1742</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1743">1743</th><td>          .addUse(SrcReg)</td></tr>
<tr><th id="1744">1744</th><td>          .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="572NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="572NewOpc">NewOpc</dfn> = isSigned ? AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span> : AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span>;</td></tr>
<tr><th id="1747">1747</th><td>      ExtI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1748">1748</th><td>                 .addDef(DefReg)</td></tr>
<tr><th id="1749">1749</th><td>                 .addUse(SrcXReg)</td></tr>
<tr><th id="1750">1750</th><td>                 .addImm(<var>0</var>)</td></tr>
<tr><th id="1751">1751</th><td>                 .addImm(SrcTy.getSizeInBits() - <var>1</var>);</td></tr>
<tr><th id="1752">1752</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#564DstTy" title='DstTy' data-ref="564DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <a class="local col4 ref" href="#564DstTy" title='DstTy' data-ref="564DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var>) {</td></tr>
<tr><th id="1753">1753</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="573NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="573NewOpc">NewOpc</dfn> = isSigned ? AArch64::<span class='error' title="no member named &apos;SBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMWri</span> : AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>;</td></tr>
<tr><th id="1754">1754</th><td>      ExtI = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1755">1755</th><td>                 .addDef(DefReg)</td></tr>
<tr><th id="1756">1756</th><td>                 .addUse(SrcReg)</td></tr>
<tr><th id="1757">1757</th><td>                 .addImm(<var>0</var>)</td></tr>
<tr><th id="1758">1758</th><td>                 .addImm(SrcTy.getSizeInBits() - <var>1</var>);</td></tr>
<tr><th id="1759">1759</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1760">1760</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1761">1761</th><td>    }</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*ExtI, TII, TRI, RBI);</td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1766">1766</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1767">1767</th><td>  }</td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="1770">1770</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="1771">1771</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="1772">1772</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>: {</td></tr>
<tr><th id="1773">1773</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="574DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="574DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="1774">1774</th><td>              <dfn class="local col5 decl" id="575SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="575SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1775">1775</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="576NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="576NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL15selectFPConvOpcjN4llvm3LLTES0_" title='selectFPConvOpc' data-use='c' data-ref="_ZL15selectFPConvOpcjN4llvm3LLTES0_">selectFPConvOpc</a>(<a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#574DstTy" title='DstTy' data-ref="574DstTy">DstTy</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#575SrcTy" title='SrcTy' data-ref="575SrcTy">SrcTy</a>);</td></tr>
<tr><th id="1776">1776</th><td>    <b>if</b> (<a class="local col6 ref" href="#576NewOpc" title='NewOpc' data-ref="576NewOpc">NewOpc</a> == <a class="local col7 ref" href="#467Opcode" title='Opcode' data-ref="467Opcode">Opcode</a>)</td></tr>
<tr><th id="1777">1777</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1780">1780</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1783">1783</th><td>  }</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="1787">1787</th><td>    <i>// The importer is currently unable to import pointer types since they</i></td></tr>
<tr><th id="1788">1788</th><td><i>    // didn't exist in SelectionDAG.</i></td></tr>
<tr><th id="1789">1789</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="1792">1792</th><td>    <i>// Imported SelectionDAG rules can handle every bitcast except those that</i></td></tr>
<tr><th id="1793">1793</th><td><i>    // bitcast from a type to the same type. Ideally, these shouldn't occur</i></td></tr>
<tr><th id="1794">1794</th><td><i>    // but we might not run an optimizer that deletes them. The other exception</i></td></tr>
<tr><th id="1795">1795</th><td><i>    // is bitcasts involving pointer types, as SelectionDAG has no knowledge</i></td></tr>
<tr><th id="1796">1796</th><td><i>    // of them.</i></td></tr>
<tr><th id="1797">1797</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="1800">1800</th><td>    <b>if</b> (<a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>)) {</td></tr>
<tr><th id="1801">1801</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_SELECT cond has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::scalar(1) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_SELECT cond has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1802">1802</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1803">1803</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1804">1804</th><td>    }</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="577CondReg" title='CondReg' data-type='const unsigned int' data-ref="577CondReg">CondReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1807">1807</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="578TReg" title='TReg' data-type='const unsigned int' data-ref="578TReg">TReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1808">1808</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="579FReg" title='FReg' data-type='const unsigned int' data-ref="579FReg">FReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>    <i>// If we have a floating-point result, then we should use a floating point</i></td></tr>
<tr><th id="1811">1811</th><td><i>    // select instead of an integer select.</i></td></tr>
<tr><th id="1812">1812</th><td>    <em>bool</em> <dfn class="local col0 decl" id="580IsFP" title='IsFP' data-type='bool' data-ref="580IsFP">IsFP</dfn> = (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>0</var>).getReg(), MRI, TRI)-&gt;getID() !=</td></tr>
<tr><th id="1813">1813</th><td>                 AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="1814">1814</th><td></td></tr>
<tr><th id="1815">1815</th><td>    <b>if</b> (<a class="local col0 ref" href="#580IsFP" title='IsFP' data-ref="580IsFP">IsFP</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>))</td></tr>
<tr><th id="1816">1816</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="581CSelOpc" title='CSelOpc' data-type='unsigned int' data-ref="581CSelOpc">CSelOpc</dfn> = <a class="tu ref" href="#_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE" title='selectSelectOpc' data-use='c' data-ref="_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE">selectSelectOpc</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="1819">1819</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="582TstMI" title='TstMI' data-type='llvm::MachineInstr &amp;' data-ref="582TstMI">TstMI</dfn> =</td></tr>
<tr><th id="1820">1820</th><td>        *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ANDSWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWri</span>))</td></tr>
<tr><th id="1821">1821</th><td>             .addDef(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1822">1822</th><td>             .addUse(CondReg)</td></tr>
<tr><th id="1823">1823</th><td>             .addImm(AArch64_AM::encodeLogicalImmediate(<var>1</var>, <var>32</var>));</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="583CSelMI" title='CSelMI' data-type='llvm::MachineInstr &amp;' data-ref="583CSelMI">CSelMI</dfn> = *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CSelOpc))</td></tr>
<tr><th id="1826">1826</th><td>                                .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1827">1827</th><td>                                .addUse(TReg)</td></tr>
<tr><th id="1828">1828</th><td>                                .addUse(FReg)</td></tr>
<tr><th id="1829">1829</th><td>                                .addImm(AArch64CC::NE);</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(TstMI, TII, TRI, RBI);</td></tr>
<tr><th id="1832">1832</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CSelMI, TII, TRI, RBI);</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1835">1835</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1836">1836</th><td>  }</td></tr>
<tr><th id="1837">1837</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="1838">1838</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1839">1839</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) {</td></tr>
<tr><th id="1842">1842</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_ICMP result has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::scalar(32) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_ICMP result has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1843">1843</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1844">1844</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1845">1845</th><td>    }</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="584CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="584CmpOpc">CmpOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1848">1848</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="585ZReg" title='ZReg' data-type='unsigned int' data-ref="585ZReg">ZReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="586CmpTy" title='CmpTy' data-type='llvm::LLT' data-ref="586CmpTy">CmpTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1851">1851</th><td>    <b>if</b> (<a class="local col6 ref" href="#586CmpTy" title='CmpTy' data-ref="586CmpTy">CmpTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) {</td></tr>
<tr><th id="1852">1852</th><td>      CmpOpc = AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>;</td></tr>
<tr><th id="1853">1853</th><td>      ZReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="1854">1854</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#586CmpTy" title='CmpTy' data-ref="586CmpTy">CmpTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) || <a class="local col6 ref" href="#586CmpTy" title='CmpTy' data-ref="586CmpTy">CmpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) {</td></tr>
<tr><th id="1855">1855</th><td>      CmpOpc = AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>;</td></tr>
<tr><th id="1856">1856</th><td>      ZReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="1857">1857</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1858">1858</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1859">1859</th><td>    }</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>    <i>// Try to match immediate forms.</i></td></tr>
<tr><th id="1862">1862</th><td>    <em>auto</em> <dfn class="local col7 decl" id="587ImmFns" title='ImmFns' data-type='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="587ImmFns">ImmFns</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)</span>);</td></tr>
<tr><th id="1863">1863</th><td>    <b>if</b> (ImmFns)</td></tr>
<tr><th id="1864">1864</th><td>      CmpOpc = CmpOpc == AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span> ? AArch64::<span class='error' title="no member named &apos;SUBSWri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWri</span> : AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>;</td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td>    <i>// CSINC increments the result by one when the condition code is false.</i></td></tr>
<tr><th id="1867">1867</th><td><i>    // Therefore, we have to invert the predicate to get an increment by 1 when</i></td></tr>
<tr><th id="1868">1868</th><td><i>    // the predicate is true.</i></td></tr>
<tr><th id="1869">1869</th><td>    <em>const</em> <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col8 decl" id="588invCC" title='invCC' data-type='const AArch64CC::CondCode' data-ref="588invCC">invCC</dfn> =</td></tr>
<tr><th id="1870">1870</th><td>        <a class="tu ref" href="#_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE" title='changeICMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeICMPPredToAArch64CCN4llvm7CmpInst9PredicateE">changeICMPPredToAArch64CC</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>(</td></tr>
<tr><th id="1871">1871</th><td>            (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>()));</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td>    <em>auto</em> <dfn class="local col9 decl" id="589CmpMI" title='CmpMI' data-type='auto' data-ref="589CmpMI">CmpMI</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CmpOpc))</td></tr>
<tr><th id="1874">1874</th><td>                     .addDef(ZReg)</td></tr>
<tr><th id="1875">1875</th><td>                     .addUse(I.getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td>    <i>// If we matched a valid constant immediate, add those operands.</i></td></tr>
<tr><th id="1878">1878</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#587ImmFns" title='ImmFns' data-ref="587ImmFns">ImmFns</a>) {</td></tr>
<tr><th id="1879">1879</th><td>      <b>for</b> (<em>auto</em> &amp;RenderFn : *ImmFns)</td></tr>
<tr><th id="1880">1880</th><td>        RenderFn(CmpMI);</td></tr>
<tr><th id="1881">1881</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1882">1882</th><td>      CmpMI.addUse(I.getOperand(<var>3</var>).getReg());</td></tr>
<tr><th id="1883">1883</th><td>    }</td></tr>
<tr><th id="1884">1884</th><td></td></tr>
<tr><th id="1885">1885</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="590CSetMI" title='CSetMI' data-type='llvm::MachineInstr &amp;' data-ref="590CSetMI">CSetMI</dfn> =</td></tr>
<tr><th id="1886">1886</th><td>        *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>))</td></tr>
<tr><th id="1887">1887</th><td>             .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1888">1888</th><td>             .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1889">1889</th><td>             .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1890">1890</th><td>             .addImm(invCC);</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td>    constrainSelectedInstRegOperands(*CmpMI, TII, TRI, RBI);</td></tr>
<tr><th id="1893">1893</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CSetMI, TII, TRI, RBI);</td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1896">1896</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1897">1897</th><td>  }</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="1900">1900</th><td>    <b>if</b> (<a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) {</td></tr>
<tr><th id="1901">1901</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;G_FCMP result has type: &quot; &lt;&lt; Ty &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::scalar(32) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_FCMP result has type: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col3 ref" href="#473Ty" title='Ty' data-ref="473Ty">Ty</a></td></tr>
<tr><th id="1902">1902</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", expected: "</q> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1903">1903</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1904">1904</th><td>    }</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="591CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="591CmpOpc">CmpOpc</dfn> = <a class="tu ref" href="#_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE" title='selectFCMPOpc' data-use='c' data-ref="_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE">selectFCMPOpc</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1907">1907</th><td>    <b>if</b> (!<a class="local col1 ref" href="#591CmpOpc" title='CmpOpc' data-ref="591CmpOpc">CmpOpc</a>)</td></tr>
<tr><th id="1908">1908</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td>    <i>// FIXME: regbank</i></td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col2 decl" id="592CC1" title='CC1' data-type='AArch64CC::CondCode' data-ref="592CC1">CC1</dfn>, <dfn class="local col3 decl" id="593CC2" title='CC2' data-type='AArch64CC::CondCode' data-ref="593CC2">CC2</dfn>;</td></tr>
<tr><th id="1913">1913</th><td>    <a class="tu ref" href="#_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</a>(</td></tr>
<tr><th id="1914">1914</th><td>        (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>(), <span class='refarg'><a class="local col2 ref" href="#592CC1" title='CC1' data-ref="592CC1">CC1</a></span>, <span class='refarg'><a class="local col3 ref" href="#593CC2" title='CC2' data-ref="593CC2">CC2</a></span>);</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>    <i>// Partially build the compare. Decide if we need to add a use for the</i></td></tr>
<tr><th id="1917">1917</th><td><i>    // third operand based off whether or not we're comparing against 0.0.</i></td></tr>
<tr><th id="1918">1918</th><td>    <em>auto</em> <dfn class="local col4 decl" id="594CmpMI" title='CmpMI' data-type='auto' data-ref="594CmpMI">CmpMI</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CmpOpc))</td></tr>
<tr><th id="1919">1919</th><td>                     .addUse(I.getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>    <i>// If we don't have an immediate compare, then we need to add a use of the</i></td></tr>
<tr><th id="1922">1922</th><td><i>    // register which wasn't used for the immediate.</i></td></tr>
<tr><th id="1923">1923</th><td><i>    // Note that the immediate will always be the last operand.</i></td></tr>
<tr><th id="1924">1924</th><td>    <b>if</b> (CmpOpc != AArch64::<span class='error' title="no member named &apos;FCMPSri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPSri</span> &amp;&amp; CmpOpc != AArch64::<span class='error' title="no member named &apos;FCMPDri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPDri</span>)</td></tr>
<tr><th id="1925">1925</th><td>      CmpMI = CmpMI.addUse(I.getOperand(<var>3</var>).getReg());</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="595DefReg" title='DefReg' data-type='const unsigned int' data-ref="595DefReg">DefReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1928">1928</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="596Def1Reg" title='Def1Reg' data-type='unsigned int' data-ref="596Def1Reg">Def1Reg</dfn> = <a class="local col5 ref" href="#595DefReg" title='DefReg' data-ref="595DefReg">DefReg</a>;</td></tr>
<tr><th id="1929">1929</th><td>    <b>if</b> (CC2 != AArch64CC::AL)</td></tr>
<tr><th id="1930">1930</th><td>      Def1Reg = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="597CSetMI" title='CSetMI' data-type='llvm::MachineInstr &amp;' data-ref="597CSetMI">CSetMI</dfn> =</td></tr>
<tr><th id="1933">1933</th><td>        *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>))</td></tr>
<tr><th id="1934">1934</th><td>             .addDef(Def1Reg)</td></tr>
<tr><th id="1935">1935</th><td>             .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1936">1936</th><td>             .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1937">1937</th><td>             .addImm(getInvertedCondCode(CC1));</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>    <b>if</b> (<a class="local col3 ref" href="#593CC2" title='CC2' data-ref="593CC2">CC2</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::AL" title='llvm::AArch64CC::CondCode::AL' data-ref="llvm::AArch64CC::CondCode::AL">AL</a>) {</td></tr>
<tr><th id="1940">1940</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="598Def2Reg" title='Def2Reg' data-type='unsigned int' data-ref="598Def2Reg">Def2Reg</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>);</td></tr>
<tr><th id="1941">1941</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="599CSet2MI" title='CSet2MI' data-type='llvm::MachineInstr &amp;' data-ref="599CSet2MI">CSet2MI</dfn> =</td></tr>
<tr><th id="1942">1942</th><td>          *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>))</td></tr>
<tr><th id="1943">1943</th><td>               .addDef(Def2Reg)</td></tr>
<tr><th id="1944">1944</th><td>               .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1945">1945</th><td>               .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="1946">1946</th><td>               .addImm(getInvertedCondCode(CC2));</td></tr>
<tr><th id="1947">1947</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="600OrMI" title='OrMI' data-type='llvm::MachineInstr &amp;' data-ref="600OrMI">OrMI</dfn> =</td></tr>
<tr><th id="1948">1948</th><td>          *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ORRWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrr</span>))</td></tr>
<tr><th id="1949">1949</th><td>               .addDef(DefReg)</td></tr>
<tr><th id="1950">1950</th><td>               .addUse(Def1Reg)</td></tr>
<tr><th id="1951">1951</th><td>               .addUse(Def2Reg);</td></tr>
<tr><th id="1952">1952</th><td>      <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(OrMI, TII, TRI, RBI);</td></tr>
<tr><th id="1953">1953</th><td>      <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CSet2MI, TII, TRI, RBI);</td></tr>
<tr><th id="1954">1954</th><td>    }</td></tr>
<tr><th id="1955">1955</th><td>    constrainSelectedInstRegOperands(*CmpMI, TII, TRI, RBI);</td></tr>
<tr><th id="1956">1956</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CSetMI, TII, TRI, RBI);</td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td>    <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1959">1959</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1960">1960</th><td>  }</td></tr>
<tr><th id="1961">1961</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#347" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART">G_VASTART</a>:</td></tr>
<tr><th id="1962">1962</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::STI" title='(anonymous namespace)::AArch64InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::STI">STI</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>() ? <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartDarwin' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartDarwin</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>)</td></tr>
<tr><th id="1963">1963</th><td>                                : <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVaStartAAPCS' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18selectVaStartAAPCSERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE">selectVaStartAAPCS</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#465MF" title='MF' data-ref="465MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#326" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC">G_INTRINSIC</a>:</td></tr>
<tr><th id="1965">1965</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1966">1966</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="1967">1967</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1968">1968</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="1969">1969</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF));</td></tr>
<tr><th id="1970">1970</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="601DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="601DstTy">DstTy</dfn> = <a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1971">1971</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="602DstReg" title='DstReg' data-type='const unsigned int' data-ref="602DstReg">DstReg</dfn> = <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1972">1972</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="603DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="603DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1973">1973</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="604DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="604DstRC">DstRC</dfn> =</td></tr>
<tr><th id="1974">1974</th><td>        <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#601DstTy" title='DstTy' data-ref="601DstTy">DstTy</a>, <a class="local col3 ref" href="#603DstRB" title='DstRB' data-ref="603DstRB">DstRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="1975">1975</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#602DstReg" title='DstReg' data-ref="602DstReg">DstReg</a>, *<a class="local col4 ref" href="#604DstRC" title='DstRC' data-ref="604DstRC">DstRC</a>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1976">1976</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1977">1977</th><td>  }</td></tr>
<tr><th id="1978">1978</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_BLOCK_ADDR' data-ref="llvm::TargetOpcode::G_BLOCK_ADDR">G_BLOCK_ADDR</a>: {</td></tr>
<tr><th id="1979">1979</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>) {</td></tr>
<tr><th id="1980">1980</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh" title='(anonymous namespace)::AArch64InstructionSelector::materializeLargeCMVal' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEh">materializeLargeCMVal</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>(), <var>0</var>);</td></tr>
<tr><th id="1981">1981</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1982">1982</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1983">1983</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1984">1984</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;MOVaddrBA&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrBA</span>));</td></tr>
<tr><th id="1985">1985</th><td>      <em>auto</em> <dfn class="local col5 decl" id="605MovMI" title='MovMI' data-type='auto' data-ref="605MovMI">MovMI</dfn> = BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;MOVaddrBA&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrBA</span>),</td></tr>
<tr><th id="1986">1986</th><td>                           I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1987">1987</th><td>                       .addBlockAddress(I.getOperand(<var>1</var>).getBlockAddress(),</td></tr>
<tr><th id="1988">1988</th><td>                                        <i>/* Offset */</i> <var>0</var>, AArch64II::MO_PAGE)</td></tr>
<tr><th id="1989">1989</th><td>                       .addBlockAddress(</td></tr>
<tr><th id="1990">1990</th><td>                           I.getOperand(<var>1</var>).getBlockAddress(), <i>/* Offset */</i> <var>0</var>,</td></tr>
<tr><th id="1991">1991</th><td>                           AArch64II::MO_NC | AArch64II::MO_PAGEOFF);</td></tr>
<tr><th id="1992">1992</th><td>      <a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1993">1993</th><td>      <b>return</b> constrainSelectedInstRegOperands(*MovMI, TII, TRI, RBI);</td></tr>
<tr><th id="1994">1994</th><td>    }</td></tr>
<tr><th id="1995">1995</th><td>  }</td></tr>
<tr><th id="1996">1996</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#283" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>:</td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="1998">1998</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_INTRINSIC_ROUND' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</a>:</td></tr>
<tr><th id="1999">1999</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2000">2000</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="2001">2001</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2002">2002</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="2003">2003</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2004">2004</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="2005">2005</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2006">2006</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>:</td></tr>
<tr><th id="2007">2007</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2008">2008</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="2009">2009</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2010">2010</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="2011">2011</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>:</td></tr>
<tr><th id="2013">2013</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</a>(<span class='refarg'><a class="local col2 ref" href="#462I" title='I' data-ref="462I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#466MRI" title='MRI' data-ref="466MRI">MRI</a></span>);</td></tr>
<tr><th id="2014">2014</th><td>  }</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2017">2017</th><td>}</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicTrunc(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicTrunc</dfn>(</td></tr>
<tr><th id="2020">2020</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="606I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="606I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="607MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="607MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2021">2021</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="608SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="608SrcTy">SrcTy</dfn> = <a class="local col7 ref" href="#607MRI" title='MRI' data-ref="607MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#606I" title='I' data-ref="606I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <i>// Select the correct opcode.</i></td></tr>
<tr><th id="2024">2024</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="609Opc" title='Opc' data-type='unsigned int' data-ref="609Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2025">2025</th><td>  <b>if</b> (!<a class="local col8 ref" href="#608SrcTy" title='SrcTy' data-ref="608SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="2026">2026</th><td>    <b>switch</b> (<a class="local col8 ref" href="#608SrcTy" title='SrcTy' data-ref="608SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2027">2027</th><td>    <b>default</b>:</td></tr>
<tr><th id="2028">2028</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2029">2029</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTZHr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZHr</span>;</td></tr>
<tr><th id="2030">2030</th><td>      <b>break</b>;</td></tr>
<tr><th id="2031">2031</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2032">2032</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTZSr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZSr</span>;</td></tr>
<tr><th id="2033">2033</th><td>      <b>break</b>;</td></tr>
<tr><th id="2034">2034</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2035">2035</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTZDr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZDr</span>;</td></tr>
<tr><th id="2036">2036</th><td>      <b>break</b>;</td></tr>
<tr><th id="2037">2037</th><td>    }</td></tr>
<tr><th id="2038">2038</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2039">2039</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="610NumElts" title='NumElts' data-type='unsigned int' data-ref="610NumElts">NumElts</dfn> = <a class="local col8 ref" href="#608SrcTy" title='SrcTy' data-ref="608SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2040">2040</th><td>    <b>switch</b> (<a class="local col8 ref" href="#608SrcTy" title='SrcTy' data-ref="608SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2041">2041</th><td>    <b>default</b>:</td></tr>
<tr><th id="2042">2042</th><td>      <b>break</b>;</td></tr>
<tr><th id="2043">2043</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2044">2044</th><td>      <b>if</b> (NumElts == <var>4</var>)</td></tr>
<tr><th id="2045">2045</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTZv4f16&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZv4f16</span>;</td></tr>
<tr><th id="2046">2046</th><td>      <b>else</b> <b>if</b> (NumElts == <var>8</var>)</td></tr>
<tr><th id="2047">2047</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTZv8f16&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZv8f16</span>;</td></tr>
<tr><th id="2048">2048</th><td>      <b>break</b>;</td></tr>
<tr><th id="2049">2049</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2050">2050</th><td>      <b>if</b> (NumElts == <var>2</var>)</td></tr>
<tr><th id="2051">2051</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTZv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZv2f32</span>;</td></tr>
<tr><th id="2052">2052</th><td>      <b>else</b> <b>if</b> (NumElts == <var>4</var>)</td></tr>
<tr><th id="2053">2053</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTZv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZv4f32</span>;</td></tr>
<tr><th id="2054">2054</th><td>      <b>break</b>;</td></tr>
<tr><th id="2055">2055</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2056">2056</th><td>      <b>if</b> (NumElts == <var>2</var>)</td></tr>
<tr><th id="2057">2057</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTZv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FRINTZv2f64</span>;</td></tr>
<tr><th id="2058">2058</th><td>      <b>break</b>;</td></tr>
<tr><th id="2059">2059</th><td>    }</td></tr>
<tr><th id="2060">2060</th><td>  }</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>  <b>if</b> (!<a class="local col9 ref" href="#609Opc" title='Opc' data-ref="609Opc">Opc</a>) {</td></tr>
<tr><th id="2063">2063</th><td>    <i>// Didn't get an opcode above, bail.</i></td></tr>
<tr><th id="2064">2064</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported type for G_INTRINSIC_TRUNC!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported type for G_INTRINSIC_TRUNC!\n"</q>);</td></tr>
<tr><th id="2065">2065</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2066">2066</th><td>  }</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td>  <i>// Legalization would have set us up perfectly for this; we just need to</i></td></tr>
<tr><th id="2069">2069</th><td><i>  // set the opcode and move on.</i></td></tr>
<tr><th id="2070">2070</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="2071">2071</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="2072">2072</th><td>}</td></tr>
<tr><th id="2073">2073</th><td></td></tr>
<tr><th id="2074">2074</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicRound(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicRound</dfn>(</td></tr>
<tr><th id="2075">2075</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="611I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="611I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="612MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="612MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2076">2076</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="613SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="613SrcTy">SrcTy</dfn> = <a class="local col2 ref" href="#612MRI" title='MRI' data-ref="612MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#611I" title='I' data-ref="611I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td>  <i>// Select the correct opcode.</i></td></tr>
<tr><th id="2079">2079</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="614Opc" title='Opc' data-type='unsigned int' data-ref="614Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2080">2080</th><td>  <b>if</b> (!<a class="local col3 ref" href="#613SrcTy" title='SrcTy' data-ref="613SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="2081">2081</th><td>    <b>switch</b> (<a class="local col3 ref" href="#613SrcTy" title='SrcTy' data-ref="613SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2082">2082</th><td>    <b>default</b>:</td></tr>
<tr><th id="2083">2083</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2084">2084</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTAHr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAHr</span>;</td></tr>
<tr><th id="2085">2085</th><td>      <b>break</b>;</td></tr>
<tr><th id="2086">2086</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2087">2087</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTASr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTASr</span>;</td></tr>
<tr><th id="2088">2088</th><td>      <b>break</b>;</td></tr>
<tr><th id="2089">2089</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2090">2090</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;FRINTADr&apos; in namespace &apos;llvm::AArch64&apos;">FRINTADr</span>;</td></tr>
<tr><th id="2091">2091</th><td>      <b>break</b>;</td></tr>
<tr><th id="2092">2092</th><td>    }</td></tr>
<tr><th id="2093">2093</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2094">2094</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="615NumElts" title='NumElts' data-type='unsigned int' data-ref="615NumElts">NumElts</dfn> = <a class="local col3 ref" href="#613SrcTy" title='SrcTy' data-ref="613SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2095">2095</th><td>    <b>switch</b> (<a class="local col3 ref" href="#613SrcTy" title='SrcTy' data-ref="613SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2096">2096</th><td>    <b>default</b>:</td></tr>
<tr><th id="2097">2097</th><td>      <b>break</b>;</td></tr>
<tr><th id="2098">2098</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2099">2099</th><td>      <b>if</b> (NumElts == <var>4</var>)</td></tr>
<tr><th id="2100">2100</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTAv4f16&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAv4f16</span>;</td></tr>
<tr><th id="2101">2101</th><td>      <b>else</b> <b>if</b> (NumElts == <var>8</var>)</td></tr>
<tr><th id="2102">2102</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTAv8f16&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAv8f16</span>;</td></tr>
<tr><th id="2103">2103</th><td>      <b>break</b>;</td></tr>
<tr><th id="2104">2104</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2105">2105</th><td>      <b>if</b> (NumElts == <var>2</var>)</td></tr>
<tr><th id="2106">2106</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTAv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAv2f32</span>;</td></tr>
<tr><th id="2107">2107</th><td>      <b>else</b> <b>if</b> (NumElts == <var>4</var>)</td></tr>
<tr><th id="2108">2108</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAv4f32</span>;</td></tr>
<tr><th id="2109">2109</th><td>      <b>break</b>;</td></tr>
<tr><th id="2110">2110</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2111">2111</th><td>      <b>if</b> (NumElts == <var>2</var>)</td></tr>
<tr><th id="2112">2112</th><td>        Opc = AArch64::<span class='error' title="no member named &apos;FRINTAv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FRINTAv2f64</span>;</td></tr>
<tr><th id="2113">2113</th><td>      <b>break</b>;</td></tr>
<tr><th id="2114">2114</th><td>    }</td></tr>
<tr><th id="2115">2115</th><td>  }</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>  <b>if</b> (!<a class="local col4 ref" href="#614Opc" title='Opc' data-ref="614Opc">Opc</a>) {</td></tr>
<tr><th id="2118">2118</th><td>    <i>// Didn't get an opcode above, bail.</i></td></tr>
<tr><th id="2119">2119</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported type for G_INTRINSIC_ROUND!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported type for G_INTRINSIC_ROUND!\n"</q>);</td></tr>
<tr><th id="2120">2120</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2121">2121</th><td>  }</td></tr>
<tr><th id="2122">2122</th><td></td></tr>
<tr><th id="2123">2123</th><td>  <i>// Legalization would have set us up perfectly for this; we just need to</i></td></tr>
<tr><th id="2124">2124</th><td><i>  // set the opcode and move on.</i></td></tr>
<tr><th id="2125">2125</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="2126">2126</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="2127">2127</th><td>}</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectVectorICmp' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectVectorICmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectVectorICmp</dfn>(</td></tr>
<tr><th id="2130">2130</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="616I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="616I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="617MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="617MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2131">2131</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618DstReg" title='DstReg' data-type='unsigned int' data-ref="618DstReg">DstReg</dfn> = <a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2132">2132</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="619DstTy" title='DstTy' data-type='llvm::LLT' data-ref="619DstTy">DstTy</dfn> = <a class="local col7 ref" href="#617MRI" title='MRI' data-ref="617MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#618DstReg" title='DstReg' data-ref="618DstReg">DstReg</a>);</td></tr>
<tr><th id="2133">2133</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="620SrcReg" title='SrcReg' data-type='unsigned int' data-ref="620SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2134">2134</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="621Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="621Src2Reg">Src2Reg</dfn> = <a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2135">2135</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="622SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="622SrcTy">SrcTy</dfn> = <a class="local col7 ref" href="#617MRI" title='MRI' data-ref="617MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#620SrcReg" title='SrcReg' data-ref="620SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="623SrcEltSize" title='SrcEltSize' data-type='unsigned int' data-ref="623SrcEltSize">SrcEltSize</dfn> = <a class="local col2 ref" href="#622SrcTy" title='SrcTy' data-ref="622SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2138">2138</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="624NumElts" title='NumElts' data-type='unsigned int' data-ref="624NumElts">NumElts</dfn> = <a class="local col9 ref" href="#619DstTy" title='DstTy' data-ref="619DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td>  <i>// First index is element size, 0 == 8b, 1 == 16b, 2 == 32b, 3 == 64b</i></td></tr>
<tr><th id="2141">2141</th><td><i>  // Second index is num elts, 0 == v2, 1 == v4, 2 == v8, 3 == v16</i></td></tr>
<tr><th id="2142">2142</th><td><i>  // Third index is cc opcode:</i></td></tr>
<tr><th id="2143">2143</th><td><i>  // 0 == eq</i></td></tr>
<tr><th id="2144">2144</th><td><i>  // 1 == ugt</i></td></tr>
<tr><th id="2145">2145</th><td><i>  // 2 == uge</i></td></tr>
<tr><th id="2146">2146</th><td><i>  // 3 == ult</i></td></tr>
<tr><th id="2147">2147</th><td><i>  // 4 == ule</i></td></tr>
<tr><th id="2148">2148</th><td><i>  // 5 == sgt</i></td></tr>
<tr><th id="2149">2149</th><td><i>  // 6 == sge</i></td></tr>
<tr><th id="2150">2150</th><td><i>  // 7 == slt</i></td></tr>
<tr><th id="2151">2151</th><td><i>  // 8 == sle</i></td></tr>
<tr><th id="2152">2152</th><td><i>  // ne is done by negating 'eq' result.</i></td></tr>
<tr><th id="2153">2153</th><td><i></i></td></tr>
<tr><th id="2154">2154</th><td><i>  // This table below assumes that for some comparisons the operands will be</i></td></tr>
<tr><th id="2155">2155</th><td><i>  // commuted.</i></td></tr>
<tr><th id="2156">2156</th><td><i>  // ult op == commute + ugt op</i></td></tr>
<tr><th id="2157">2157</th><td><i>  // ule op == commute + uge op</i></td></tr>
<tr><th id="2158">2158</th><td><i>  // slt op == commute + sgt op</i></td></tr>
<tr><th id="2159">2159</th><td><i>  // sle op == commute + sge op</i></td></tr>
<tr><th id="2160">2160</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="625PredIdx" title='PredIdx' data-type='unsigned int' data-ref="625PredIdx">PredIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2161">2161</th><td>  <em>bool</em> <dfn class="local col6 decl" id="626SwapOperands" title='SwapOperands' data-type='bool' data-ref="626SwapOperands">SwapOperands</dfn> = <b>false</b>;</td></tr>
<tr><th id="2162">2162</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col7 decl" id="627Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="627Pred">Pred</dfn> = (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="2163">2163</th><td>  <b>switch</b> (<a class="local col7 ref" href="#627Pred" title='Pred' data-ref="627Pred">Pred</a>) {</td></tr>
<tr><th id="2164">2164</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="2165">2165</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="2166">2166</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>0</var>;</td></tr>
<tr><th id="2167">2167</th><td>    <b>break</b>;</td></tr>
<tr><th id="2168">2168</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="2169">2169</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>1</var>;</td></tr>
<tr><th id="2170">2170</th><td>    <b>break</b>;</td></tr>
<tr><th id="2171">2171</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="2172">2172</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>2</var>;</td></tr>
<tr><th id="2173">2173</th><td>    <b>break</b>;</td></tr>
<tr><th id="2174">2174</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="2175">2175</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>3</var>;</td></tr>
<tr><th id="2176">2176</th><td>    <a class="local col6 ref" href="#626SwapOperands" title='SwapOperands' data-ref="626SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2177">2177</th><td>    <b>break</b>;</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="2179">2179</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>4</var>;</td></tr>
<tr><th id="2180">2180</th><td>    <a class="local col6 ref" href="#626SwapOperands" title='SwapOperands' data-ref="626SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2181">2181</th><td>    <b>break</b>;</td></tr>
<tr><th id="2182">2182</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="2183">2183</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>5</var>;</td></tr>
<tr><th id="2184">2184</th><td>    <b>break</b>;</td></tr>
<tr><th id="2185">2185</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="2186">2186</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>6</var>;</td></tr>
<tr><th id="2187">2187</th><td>    <b>break</b>;</td></tr>
<tr><th id="2188">2188</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="2189">2189</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>7</var>;</td></tr>
<tr><th id="2190">2190</th><td>    <a class="local col6 ref" href="#626SwapOperands" title='SwapOperands' data-ref="626SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>break</b>;</td></tr>
<tr><th id="2192">2192</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="2193">2193</th><td>    <a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a> = <var>8</var>;</td></tr>
<tr><th id="2194">2194</th><td>    <a class="local col6 ref" href="#626SwapOperands" title='SwapOperands' data-ref="626SwapOperands">SwapOperands</a> = <b>true</b>;</td></tr>
<tr><th id="2195">2195</th><td>    <b>break</b>;</td></tr>
<tr><th id="2196">2196</th><td>  <b>default</b>:</td></tr>
<tr><th id="2197">2197</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled icmp predicate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2197)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled icmp predicate"</q>);</td></tr>
<tr><th id="2198">2198</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2199">2199</th><td>  }</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>  <i>// This table obviously should be tablegen'd when we have our GISel native</i></td></tr>
<tr><th id="2202">2202</th><td><i>  // tablegen selector.</i></td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="628OpcTable" title='OpcTable' data-type='const unsigned int [4][4][9]' data-ref="628OpcTable">OpcTable</dfn>[<var>4</var>][<var>4</var>][<var>9</var>] = {</td></tr>
<tr><th id="2205">2205</th><td>      {</td></tr>
<tr><th id="2206">2206</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2207">2207</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2208">2208</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2209">2209</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2210">2210</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2211">2211</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2212">2212</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMHIv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMHSv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv8i8</span>,</td></tr>
<tr><th id="2213">2213</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMHSv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMGTv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv8i8</span>,</td></tr>
<tr><th id="2214">2214</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMGTv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv8i8</span>, AArch64::<span class='error' title="no member named &apos;CMGEv8i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv8i8</span>},</td></tr>
<tr><th id="2215">2215</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMHIv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMHSv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv16i8</span>,</td></tr>
<tr><th id="2216">2216</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMHSv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMGTv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv16i8</span>,</td></tr>
<tr><th id="2217">2217</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMGTv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv16i8</span>, AArch64::<span class='error' title="no member named &apos;CMGEv16i8&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv16i8</span>}</td></tr>
<tr><th id="2218">2218</th><td>      },</td></tr>
<tr><th id="2219">2219</th><td>      {</td></tr>
<tr><th id="2220">2220</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2221">2221</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2222">2222</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2223">2223</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMHIv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMHSv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv4i16</span>,</td></tr>
<tr><th id="2224">2224</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMHSv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMGTv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv4i16</span>,</td></tr>
<tr><th id="2225">2225</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMGTv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv4i16</span>, AArch64::<span class='error' title="no member named &apos;CMGEv4i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv4i16</span>},</td></tr>
<tr><th id="2226">2226</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMHIv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMHSv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv8i16</span>,</td></tr>
<tr><th id="2227">2227</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMHSv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMGTv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv8i16</span>,</td></tr>
<tr><th id="2228">2228</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMGTv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv8i16</span>, AArch64::<span class='error' title="no member named &apos;CMGEv8i16&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv8i16</span>},</td></tr>
<tr><th id="2229">2229</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2230">2230</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2231">2231</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="2232">2232</th><td>      },</td></tr>
<tr><th id="2233">2233</th><td>      {</td></tr>
<tr><th id="2234">2234</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMHIv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMHSv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv2i32</span>,</td></tr>
<tr><th id="2235">2235</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMHSv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMGTv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv2i32</span>,</td></tr>
<tr><th id="2236">2236</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMGTv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv2i32</span>, AArch64::<span class='error' title="no member named &apos;CMGEv2i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv2i32</span>},</td></tr>
<tr><th id="2237">2237</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMHIv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMHSv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv4i32</span>,</td></tr>
<tr><th id="2238">2238</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMHSv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMGTv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv4i32</span>,</td></tr>
<tr><th id="2239">2239</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMGTv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv4i32</span>, AArch64::<span class='error' title="no member named &apos;CMGEv4i32&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv4i32</span>},</td></tr>
<tr><th id="2240">2240</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2241">2241</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2242">2242</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2243">2243</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2244">2244</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2245">2245</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="2246">2246</th><td>      },</td></tr>
<tr><th id="2247">2247</th><td>      {</td></tr>
<tr><th id="2248">2248</th><td>          {AArch64::<span class='error' title="no member named &apos;CMEQv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMEQv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMHIv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMHSv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv2i64</span>,</td></tr>
<tr><th id="2249">2249</th><td>           AArch64::<span class='error' title="no member named &apos;CMHIv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMHIv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMHSv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMHSv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMGTv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv2i64</span>,</td></tr>
<tr><th id="2250">2250</th><td>           AArch64::<span class='error' title="no member named &apos;CMGEv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMGTv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMGTv2i64</span>, AArch64::<span class='error' title="no member named &apos;CMGEv2i64&apos; in namespace &apos;llvm::AArch64&apos;">CMGEv2i64</span>},</td></tr>
<tr><th id="2251">2251</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2252">2252</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2253">2253</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2254">2254</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2255">2255</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2256">2256</th><td>           <var>0</var> <i>/* invalid */</i>},</td></tr>
<tr><th id="2257">2257</th><td>          {<var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2258">2258</th><td>           <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>, <var>0</var> <i>/* invalid */</i>,</td></tr>
<tr><th id="2259">2259</th><td>           <var>0</var> <i>/* invalid */</i>}</td></tr>
<tr><th id="2260">2260</th><td>      },</td></tr>
<tr><th id="2261">2261</th><td>  };</td></tr>
<tr><th id="2262">2262</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="629EltIdx" title='EltIdx' data-type='unsigned int' data-ref="629EltIdx">EltIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col3 ref" href="#623SrcEltSize" title='SrcEltSize' data-ref="623SrcEltSize">SrcEltSize</a> / <var>8</var>);</td></tr>
<tr><th id="2263">2263</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="630NumEltsIdx" title='NumEltsIdx' data-type='unsigned int' data-ref="630NumEltsIdx">NumEltsIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col4 ref" href="#624NumElts" title='NumElts' data-ref="624NumElts">NumElts</a> / <var>2</var>);</td></tr>
<tr><th id="2264">2264</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="631Opc" title='Opc' data-type='unsigned int' data-ref="631Opc">Opc</dfn> = <a class="local col8 ref" href="#628OpcTable" title='OpcTable' data-ref="628OpcTable">OpcTable</a>[<a class="local col9 ref" href="#629EltIdx" title='EltIdx' data-ref="629EltIdx">EltIdx</a>][<a class="local col0 ref" href="#630NumEltsIdx" title='NumEltsIdx' data-ref="630NumEltsIdx">NumEltsIdx</a>][<a class="local col5 ref" href="#625PredIdx" title='PredIdx' data-ref="625PredIdx">PredIdx</a>];</td></tr>
<tr><th id="2265">2265</th><td>  <b>if</b> (!<a class="local col1 ref" href="#631Opc" title='Opc' data-ref="631Opc">Opc</a>) {</td></tr>
<tr><th id="2266">2266</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not map G_ICMP to cmp opcode&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not map G_ICMP to cmp opcode"</q>);</td></tr>
<tr><th id="2267">2267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2268">2268</th><td>  }</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="632VecRB" title='VecRB' data-type='const llvm::RegisterBank &amp;' data-ref="632VecRB">VecRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="2271">2271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="633SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="633SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="2272">2272</th><td>      <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#622SrcTy" title='SrcTy' data-ref="622SrcTy">SrcTy</a>, <a class="local col2 ref" href="#632VecRB" title='VecRB' data-ref="632VecRB">VecRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="2273">2273</th><td>  <b>if</b> (!<a class="local col3 ref" href="#633SrcRC" title='SrcRC' data-ref="633SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="2274">2274</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not determine source register class.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not determine source register class.\n"</q>);</td></tr>
<tr><th id="2275">2275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2276">2276</th><td>  }</td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="634NotOpc" title='NotOpc' data-type='unsigned int' data-ref="634NotOpc">NotOpc</dfn> = Pred == ICmpInst::ICMP_NE ? AArch64::<span class='error' title="no member named &apos;NOTv8i8&apos; in namespace &apos;llvm::AArch64&apos;">NOTv8i8</span> : <var>0</var>;</td></tr>
<tr><th id="2279">2279</th><td>  <b>if</b> (SrcTy.getSizeInBits() == <var>128</var>)</td></tr>
<tr><th id="2280">2280</th><td>    NotOpc = NotOpc ? AArch64::<span class='error' title="no member named &apos;NOTv16i8&apos; in namespace &apos;llvm::AArch64&apos;">NOTv16i8</span> : <var>0</var>;</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <b>if</b> (<a class="local col6 ref" href="#626SwapOperands" title='SwapOperands' data-ref="626SwapOperands">SwapOperands</a>)</td></tr>
<tr><th id="2283">2283</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#620SrcReg" title='SrcReg' data-ref="620SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#621Src2Reg" title='Src2Reg' data-ref="621Src2Reg">Src2Reg</a></span>);</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="635MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="635MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>);</td></tr>
<tr><th id="2286">2286</th><td>  <em>auto</em> <dfn class="local col6 decl" id="636Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="636Cmp">Cmp</dfn> = <a class="local col5 ref" href="#635MIB" title='MIB' data-ref="635MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#631Opc" title='Opc' data-ref="631Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE"></a><a class="local col3 ref" href="#633SrcRC" title='SrcRC' data-ref="633SrcRC">SrcRC</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col0 ref" href="#620SrcReg" title='SrcReg' data-ref="620SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col1 ref" href="#621Src2Reg" title='Src2Reg' data-ref="621Src2Reg">Src2Reg</a>});</td></tr>
<tr><th id="2287">2287</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Cmp, TII, TRI, RBI);</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>  <i>// Invert if we had a 'ne' cc.</i></td></tr>
<tr><th id="2290">2290</th><td>  <b>if</b> (<a class="local col4 ref" href="#634NotOpc" title='NotOpc' data-ref="634NotOpc">NotOpc</a>) {</td></tr>
<tr><th id="2291">2291</th><td>    <a class="local col6 ref" href="#636Cmp" title='Cmp' data-ref="636Cmp">Cmp</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col5 ref" href="#635MIB" title='MIB' data-ref="635MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col4 ref" href="#634NotOpc" title='NotOpc' data-ref="634NotOpc">NotOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col8 ref" href="#618DstReg" title='DstReg' data-ref="618DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#636Cmp" title='Cmp' data-ref="636Cmp">Cmp</a>});</td></tr>
<tr><th id="2292">2292</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Cmp, TII, TRI, RBI);</td></tr>
<tr><th id="2293">2293</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2294">2294</th><td>    <a class="local col5 ref" href="#635MIB" title='MIB' data-ref="635MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col8 ref" href="#618DstReg" title='DstReg' data-ref="618DstReg">DstReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col6 ref" href="#636Cmp" title='Cmp' data-ref="636Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2295">2295</th><td>  }</td></tr>
<tr><th id="2296">2296</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#618DstReg" title='DstReg' data-ref="618DstReg">DstReg</a>, *<a class="local col3 ref" href="#633SrcRC" title='SrcRC' data-ref="633SrcRC">SrcRC</a>, <span class='refarg'><a class="local col7 ref" href="#617MRI" title='MRI' data-ref="617MRI">MRI</a></span>);</td></tr>
<tr><th id="2297">2297</th><td>  <a class="local col6 ref" href="#616I" title='I' data-ref="616I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2298">2298</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2299">2299</th><td>}</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitScalarToVector(unsigned int EltSize, const llvm::TargetRegisterClass * DstRC, unsigned int Scalar, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</dfn>(</td></tr>
<tr><th id="2302">2302</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="637EltSize" title='EltSize' data-type='unsigned int' data-ref="637EltSize">EltSize</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="638DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="638DstRC">DstRC</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="639Scalar" title='Scalar' data-type='unsigned int' data-ref="639Scalar">Scalar</dfn>,</td></tr>
<tr><th id="2303">2303</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="640MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="640MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="2304">2304</th><td>  <em>auto</em> <dfn class="local col1 decl" id="641Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="641Undef">Undef</dfn> = <a class="local col0 ref" href="#640MIRBuilder" title='MIRBuilder' data-ref="640MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE"></a><a class="local col8 ref" href="#638DstRC" title='DstRC' data-ref="638DstRC">DstRC</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td>  <em>auto</em> <dfn class="local col2 decl" id="642BuildFn" title='BuildFn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp:2306:18)' data-ref="642BuildFn">BuildFn</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col3 decl" id="643SubregIndex" title='SubregIndex' data-type='unsigned int' data-ref="643SubregIndex">SubregIndex</dfn>) {</td></tr>
<tr><th id="2307">2307</th><td>    <em>auto</em> <dfn class="local col4 decl" id="644Ins" title='Ins' data-type='llvm::MachineInstrBuilder' data-ref="644Ins">Ins</dfn> =</td></tr>
<tr><th id="2308">2308</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#640MIRBuilder" title='MIRBuilder' data-ref="640MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="2309">2309</th><td>            .<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1EPKNS_19TargetRegisterClassE"></a><a class="local col8 ref" href="#638DstRC" title='DstRC' data-ref="638DstRC">DstRC</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#641Undef" title='Undef' data-ref="641Undef">Undef</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col9 ref" href="#639Scalar" title='Scalar' data-ref="639Scalar">Scalar</a>})</td></tr>
<tr><th id="2310">2310</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#643SubregIndex" title='SubregIndex' data-ref="643SubregIndex">SubregIndex</a>);</td></tr>
<tr><th id="2311">2311</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Undef, TII, TRI, RBI);</td></tr>
<tr><th id="2312">2312</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Ins, TII, TRI, RBI);</td></tr>
<tr><th id="2313">2313</th><td>    <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#644Ins" title='Ins' data-ref="644Ins">Ins</a>;</td></tr>
<tr><th id="2314">2314</th><td>  };</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td>  <b>switch</b> (<a class="local col7 ref" href="#637EltSize" title='EltSize' data-ref="637EltSize">EltSize</a>) {</td></tr>
<tr><th id="2317">2317</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2318">2318</th><td>    <b>return</b> BuildFn(AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>);</td></tr>
<tr><th id="2319">2319</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2320">2320</th><td>    <b>return</b> BuildFn(AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>);</td></tr>
<tr><th id="2321">2321</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2322">2322</th><td>    <b>return</b> BuildFn(AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>);</td></tr>
<tr><th id="2323">2323</th><td>  <b>default</b>:</td></tr>
<tr><th id="2324">2324</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2325">2325</th><td>  }</td></tr>
<tr><th id="2326">2326</th><td>}</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectMergeValues</dfn>(</td></tr>
<tr><th id="2329">2329</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="645I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="645I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="646MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="646MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2330">2330</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_MERGE_VALUES &amp;&amp; &quot;unexpected opcode&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_MERGE_VALUES &amp;&amp; \&quot;unexpected opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#645I" title='I' data-ref="645I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a> &amp;&amp; <q>"unexpected opcode"</q>);</td></tr>
<tr><th id="2331">2331</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="647DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="647DstTy">DstTy</dfn> = <a class="local col6 ref" href="#646MRI" title='MRI' data-ref="646MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#645I" title='I' data-ref="645I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2332">2332</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="648SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="648SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#646MRI" title='MRI' data-ref="646MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#645I" title='I' data-ref="645I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2333">2333</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DstTy.isVector() &amp;&amp; !SrcTy.isVector() &amp;&amp; &quot;invalid merge operation&quot;) ? void (0) : __assert_fail (&quot;!DstTy.isVector() &amp;&amp; !SrcTy.isVector() &amp;&amp; \&quot;invalid merge operation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2333, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#647DstTy" title='DstTy' data-ref="647DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; !<a class="local col8 ref" href="#648SrcTy" title='SrcTy' data-ref="648SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"invalid merge operation"</q>);</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>  <i>// At the moment we only support merging two s32s into an s64.</i></td></tr>
<tr><th id="2336">2336</th><td>  <b>if</b> (<a class="local col5 ref" href="#645I" title='I' data-ref="645I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2338">2338</th><td>  <b>if</b> (<a class="local col7 ref" href="#647DstTy" title='DstTy' data-ref="647DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var> || <a class="local col8 ref" href="#648SrcTy" title='SrcTy' data-ref="648SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="2339">2339</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2340">2340</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="649RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="649RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>1</var>).getReg(), MRI, TRI);</td></tr>
<tr><th id="2341">2341</th><td>  <b>if</b> (RB.getID() != AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="2342">2342</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="650DstRC" title='DstRC' data-type='auto *' data-ref="650DstRC">DstRC</dfn> = &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>;</td></tr>
<tr><th id="2345">2345</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="651SubToRegDef" title='SubToRegDef' data-type='unsigned int' data-ref="651SubToRegDef">SubToRegDef</dfn> = MRI.createVirtualRegister(DstRC);</td></tr>
<tr><th id="2346">2346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="652SubRegMI" title='SubRegMI' data-type='llvm::MachineInstr &amp;' data-ref="652SubRegMI">SubRegMI</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="2347">2347</th><td>                                    TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="2348">2348</th><td>                                .addDef(SubToRegDef)</td></tr>
<tr><th id="2349">2349</th><td>                                .addImm(<var>0</var>)</td></tr>
<tr><th id="2350">2350</th><td>                                .addUse(I.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="2351">2351</th><td>                                .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="2352">2352</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="653SubToRegDef2" title='SubToRegDef2' data-type='unsigned int' data-ref="653SubToRegDef2">SubToRegDef2</dfn> = MRI.createVirtualRegister(DstRC);</td></tr>
<tr><th id="2353">2353</th><td>  <i>// Need to anyext the second scalar before we can use bfm</i></td></tr>
<tr><th id="2354">2354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="654SubRegMI2" title='SubRegMI2' data-type='llvm::MachineInstr &amp;' data-ref="654SubRegMI2">SubRegMI2</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="2355">2355</th><td>                                    TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="2356">2356</th><td>                                .addDef(SubToRegDef2)</td></tr>
<tr><th id="2357">2357</th><td>                                .addImm(<var>0</var>)</td></tr>
<tr><th id="2358">2358</th><td>                                .addUse(I.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="2359">2359</th><td>                                .addImm(AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="2360">2360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="655BFM" title='BFM' data-type='llvm::MachineInstr &amp;' data-ref="655BFM">BFM</dfn> =</td></tr>
<tr><th id="2361">2361</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;BFMXri&apos; in namespace &apos;llvm::AArch64&apos;">BFMXri</span>))</td></tr>
<tr><th id="2362">2362</th><td>           .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="2363">2363</th><td>           .addUse(SubToRegDef)</td></tr>
<tr><th id="2364">2364</th><td>           .addUse(SubToRegDef2)</td></tr>
<tr><th id="2365">2365</th><td>           .addImm(<var>32</var>)</td></tr>
<tr><th id="2366">2366</th><td>           .addImm(<var>31</var>);</td></tr>
<tr><th id="2367">2367</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(SubRegMI, TII, TRI, RBI);</td></tr>
<tr><th id="2368">2368</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(SubRegMI2, TII, TRI, RBI);</td></tr>
<tr><th id="2369">2369</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(BFM, TII, TRI, RBI);</td></tr>
<tr><th id="2370">2370</th><td>  <a class="local col5 ref" href="#645I" title='I' data-ref="645I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2371">2371</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2372">2372</th><td>}</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-type='bool getLaneCopyOpcode(unsigned int &amp; CopyOpc, unsigned int &amp; ExtractSubReg, const unsigned int EltSize)' data-ref="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</dfn>(<em>unsigned</em> &amp;<dfn class="local col6 decl" id="656CopyOpc" title='CopyOpc' data-type='unsigned int &amp;' data-ref="656CopyOpc">CopyOpc</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="657ExtractSubReg" title='ExtractSubReg' data-type='unsigned int &amp;' data-ref="657ExtractSubReg">ExtractSubReg</dfn>,</td></tr>
<tr><th id="2375">2375</th><td>                              <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="658EltSize" title='EltSize' data-type='const unsigned int' data-ref="658EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="2376">2376</th><td>  <i>// Choose a lane copy opcode and subregister based off of the size of the</i></td></tr>
<tr><th id="2377">2377</th><td><i>  // vector's elements.</i></td></tr>
<tr><th id="2378">2378</th><td>  <b>switch</b> (<a class="local col8 ref" href="#658EltSize" title='EltSize' data-ref="658EltSize">EltSize</a>) {</td></tr>
<tr><th id="2379">2379</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2380">2380</th><td>    CopyOpc = AArch64::<span class='error' title="no member named &apos;CPYi16&apos; in namespace &apos;llvm::AArch64&apos;">CPYi16</span>;</td></tr>
<tr><th id="2381">2381</th><td>    ExtractSubReg = AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>;</td></tr>
<tr><th id="2382">2382</th><td>    <b>break</b>;</td></tr>
<tr><th id="2383">2383</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="2384">2384</th><td>    CopyOpc = AArch64::<span class='error' title="no member named &apos;CPYi32&apos; in namespace &apos;llvm::AArch64&apos;">CPYi32</span>;</td></tr>
<tr><th id="2385">2385</th><td>    ExtractSubReg = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="2386">2386</th><td>    <b>break</b>;</td></tr>
<tr><th id="2387">2387</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="2388">2388</th><td>    CopyOpc = AArch64::<span class='error' title="no member named &apos;CPYi64&apos; in namespace &apos;llvm::AArch64&apos;">CPYi64</span>;</td></tr>
<tr><th id="2389">2389</th><td>    ExtractSubReg = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="2390">2390</th><td>    <b>break</b>;</td></tr>
<tr><th id="2391">2391</th><td>  <b>default</b>:</td></tr>
<tr><th id="2392">2392</th><td>    <i>// Unknown size, bail out.</i></td></tr>
<tr><th id="2393">2393</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Elt size &apos;&quot; &lt;&lt; EltSize &lt;&lt; &quot;&apos; unsupported.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Elt size '"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#658EltSize" title='EltSize' data-ref="658EltSize">EltSize</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' unsupported.\n"</q>);</td></tr>
<tr><th id="2394">2394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2395">2395</th><td>  }</td></tr>
<tr><th id="2396">2396</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2397">2397</th><td>}</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt(Optional&lt;unsigned int&gt; DstReg, const llvm::RegisterBank &amp; DstRB, llvm::LLT ScalarTy, unsigned int VecReg, unsigned int LaneIdx, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE">emitExtractVectorElt</dfn>(</td></tr>
<tr><th id="2400">2400</th><td>    <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="659DstReg" title='DstReg' data-type='Optional&lt;unsigned int&gt;' data-ref="659DstReg">DstReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="660DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="660DstRB">DstRB</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="661ScalarTy" title='ScalarTy' data-type='llvm::LLT' data-ref="661ScalarTy">ScalarTy</dfn>,</td></tr>
<tr><th id="2401">2401</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="662VecReg" title='VecReg' data-type='unsigned int' data-ref="662VecReg">VecReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="663LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="663LaneIdx">LaneIdx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="664MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="664MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="2402">2402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="665MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="665MRI">MRI</dfn> = *<a class="local col4 ref" href="#664MIRBuilder" title='MIRBuilder' data-ref="664MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="2403">2403</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="666CopyOpc" title='CopyOpc' data-type='unsigned int' data-ref="666CopyOpc">CopyOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2404">2404</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="667ExtractSubReg" title='ExtractSubReg' data-type='unsigned int' data-ref="667ExtractSubReg">ExtractSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2405">2405</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-use='c' data-ref="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</a>(<span class='refarg'><a class="local col6 ref" href="#666CopyOpc" title='CopyOpc' data-ref="666CopyOpc">CopyOpc</a></span>, <span class='refarg'><a class="local col7 ref" href="#667ExtractSubReg" title='ExtractSubReg' data-ref="667ExtractSubReg">ExtractSubReg</a></span>, <a class="local col1 ref" href="#661ScalarTy" title='ScalarTy' data-ref="661ScalarTy">ScalarTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())) {</td></tr>
<tr><th id="2406">2406</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Couldn&apos;t determine lane copy opcode for instruction.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2407">2407</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't determine lane copy opcode for instruction.\n"</q>);</td></tr>
<tr><th id="2408">2408</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2409">2409</th><td>  }</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="668DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="668DstRC">DstRC</dfn> =</td></tr>
<tr><th id="2412">2412</th><td>      <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#661ScalarTy" title='ScalarTy' data-ref="661ScalarTy">ScalarTy</a>, <a class="local col0 ref" href="#660DstRB" title='DstRB' data-ref="660DstRB">DstRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="2413">2413</th><td>  <b>if</b> (!<a class="local col8 ref" href="#668DstRC" title='DstRC' data-ref="668DstRC">DstRC</a>) {</td></tr>
<tr><th id="2414">2414</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not determine destination register class.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not determine destination register class.\n"</q>);</td></tr>
<tr><th id="2415">2415</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2416">2416</th><td>  }</td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="669VecRB" title='VecRB' data-type='const llvm::RegisterBank &amp;' data-ref="669VecRB">VecRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(VecReg, MRI, TRI);</td></tr>
<tr><th id="2419">2419</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col0 decl" id="670VecTy" title='VecTy' data-type='const llvm::LLT &amp;' data-ref="670VecTy">VecTy</dfn> = <a class="local col5 ref" href="#665MRI" title='MRI' data-ref="665MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#662VecReg" title='VecReg' data-ref="662VecReg">VecReg</a>);</td></tr>
<tr><th id="2420">2420</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="671VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="671VecRC">VecRC</dfn> =</td></tr>
<tr><th id="2421">2421</th><td>      <a class="tu ref" href="#_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb" title='getRegClassForTypeOnBank' data-use='c' data-ref="_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb">getRegClassForTypeOnBank</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#670VecTy" title='VecTy' data-ref="670VecTy">VecTy</a>, <a class="local col9 ref" href="#669VecRB" title='VecRB' data-ref="669VecRB">VecRB</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>, <b>true</b>);</td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (!<a class="local col1 ref" href="#671VecRC" title='VecRC' data-ref="671VecRC">VecRC</a>) {</td></tr>
<tr><th id="2423">2423</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not determine source register class.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not determine source register class.\n"</q>);</td></tr>
<tr><th id="2424">2424</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2425">2425</th><td>  }</td></tr>
<tr><th id="2426">2426</th><td></td></tr>
<tr><th id="2427">2427</th><td>  <i>// The register that we're going to copy into.</i></td></tr>
<tr><th id="2428">2428</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="672InsertReg" title='InsertReg' data-type='unsigned int' data-ref="672InsertReg">InsertReg</dfn> = <a class="local col2 ref" href="#662VecReg" title='VecReg' data-ref="662VecReg">VecReg</a>;</td></tr>
<tr><th id="2429">2429</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a>)</td></tr>
<tr><th id="2430">2430</th><td>    <a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col5 ref" href="#665MRI" title='MRI' data-ref="665MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#668DstRC" title='DstRC' data-ref="668DstRC">DstRC</a>);</td></tr>
<tr><th id="2431">2431</th><td>  <i>// If the lane index is 0, we just use a subregister COPY.</i></td></tr>
<tr><th id="2432">2432</th><td>  <b>if</b> (<a class="local col3 ref" href="#663LaneIdx" title='LaneIdx' data-ref="663LaneIdx">LaneIdx</a> == <var>0</var>) {</td></tr>
<tr><th id="2433">2433</th><td>    <em>auto</em> <dfn class="local col3 decl" id="673Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="673Copy">Copy</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#664MIRBuilder" title='MIRBuilder' data-ref="664MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2434">2434</th><td>                    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#662VecReg" title='VecReg' data-ref="662VecReg">VecReg</a>, <var>0</var>, <a class="local col7 ref" href="#667ExtractSubReg" title='ExtractSubReg' data-ref="667ExtractSubReg">ExtractSubReg</a>);</td></tr>
<tr><th id="2435">2435</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a>, *<a class="local col8 ref" href="#668DstRC" title='DstRC' data-ref="668DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#665MRI" title='MRI' data-ref="665MRI">MRI</a></span>);</td></tr>
<tr><th id="2436">2436</th><td>    <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#673Copy" title='Copy' data-ref="673Copy">Copy</a>;</td></tr>
<tr><th id="2437">2437</th><td>  }</td></tr>
<tr><th id="2438">2438</th><td></td></tr>
<tr><th id="2439">2439</th><td>  <i>// Lane copies require 128-bit wide registers. If we're dealing with an</i></td></tr>
<tr><th id="2440">2440</th><td><i>  // unpacked vector, then we need to move up to that width. Insert an implicit</i></td></tr>
<tr><th id="2441">2441</th><td><i>  // def and a subregister insert to get us there.</i></td></tr>
<tr><th id="2442">2442</th><td>  <b>if</b> (<a class="local col0 ref" href="#670VecTy" title='VecTy' data-ref="670VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>) {</td></tr>
<tr><th id="2443">2443</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="674ScalarToVector" title='ScalarToVector' data-type='llvm::MachineInstr *' data-ref="674ScalarToVector">ScalarToVector</dfn> = emitScalarToVector(</td></tr>
<tr><th id="2444">2444</th><td>        VecTy.getSizeInBits(), &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>, VecReg, MIRBuilder);</td></tr>
<tr><th id="2445">2445</th><td>    <b>if</b> (!<a class="local col4 ref" href="#674ScalarToVector" title='ScalarToVector' data-ref="674ScalarToVector">ScalarToVector</a>)</td></tr>
<tr><th id="2446">2446</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2447">2447</th><td>    <a class="local col2 ref" href="#672InsertReg" title='InsertReg' data-ref="672InsertReg">InsertReg</a> = <a class="local col4 ref" href="#674ScalarToVector" title='ScalarToVector' data-ref="674ScalarToVector">ScalarToVector</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2448">2448</th><td>  }</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="675LaneCopyMI" title='LaneCopyMI' data-type='llvm::MachineInstr *' data-ref="675LaneCopyMI">LaneCopyMI</dfn> =</td></tr>
<tr><th id="2451">2451</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#664MIRBuilder" title='MIRBuilder' data-ref="664MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#666CopyOpc" title='CopyOpc' data-ref="666CopyOpc">CopyOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#672InsertReg" title='InsertReg' data-ref="672InsertReg">InsertReg</a>}).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#663LaneIdx" title='LaneIdx' data-ref="663LaneIdx">LaneIdx</a>);</td></tr>
<tr><th id="2452">2452</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LaneCopyMI, TII, TRI, RBI);</td></tr>
<tr><th id="2453">2453</th><td></td></tr>
<tr><th id="2454">2454</th><td>  <i>// Make sure that we actually constrain the initial copy.</i></td></tr>
<tr><th id="2455">2455</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#659DstReg" title='DstReg' data-ref="659DstReg">DstReg</a>, *<a class="local col8 ref" href="#668DstRC" title='DstRC' data-ref="668DstRC">DstRC</a>, <span class='refarg'><a class="local col5 ref" href="#665MRI" title='MRI' data-ref="665MRI">MRI</a></span>);</td></tr>
<tr><th id="2456">2456</th><td>  <b>return</b> <a class="local col5 ref" href="#675LaneCopyMI" title='LaneCopyMI' data-ref="675LaneCopyMI">LaneCopyMI</a>;</td></tr>
<tr><th id="2457">2457</th><td>}</td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectExtractElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectExtractElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectExtractElt</dfn>(</td></tr>
<tr><th id="2460">2460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="676I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="676I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="677MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="677MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2461">2461</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_EXTRACT_VECTOR_ELT &amp;&amp; &quot;unexpected opcode!&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_EXTRACT_VECTOR_ELT &amp;&amp; \&quot;unexpected opcode!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2462, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a> &amp;&amp;</td></tr>
<tr><th id="2462">2462</th><td>         <q>"unexpected opcode!"</q>);</td></tr>
<tr><th id="2463">2463</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="678DstReg" title='DstReg' data-type='unsigned int' data-ref="678DstReg">DstReg</dfn> = <a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2464">2464</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="679NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="679NarrowTy">NarrowTy</dfn> = <a class="local col7 ref" href="#677MRI" title='MRI' data-ref="677MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#678DstReg" title='DstReg' data-ref="678DstReg">DstReg</a>);</td></tr>
<tr><th id="2465">2465</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="680SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="680SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2466">2466</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="681WideTy" title='WideTy' data-type='const llvm::LLT' data-ref="681WideTy">WideTy</dfn> = <a class="local col7 ref" href="#677MRI" title='MRI' data-ref="677MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#680SrcReg" title='SrcReg' data-ref="680SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2467">2467</th><td>  (<em>void</em>)<a class="local col1 ref" href="#681WideTy" title='WideTy' data-ref="681WideTy">WideTy</a>;</td></tr>
<tr><th id="2468">2468</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WideTy.getSizeInBits() &gt;= NarrowTy.getSizeInBits() &amp;&amp; &quot;source register size too small!&quot;) ? void (0) : __assert_fail (&quot;WideTy.getSizeInBits() &gt;= NarrowTy.getSizeInBits() &amp;&amp; \&quot;source register size too small!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2469, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#681WideTy" title='WideTy' data-ref="681WideTy">WideTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <a class="local col9 ref" href="#679NarrowTy" title='NarrowTy' data-ref="679NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="2469">2469</th><td>         <q>"source register size too small!"</q>);</td></tr>
<tr><th id="2470">2470</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NarrowTy.isScalar() &amp;&amp; &quot;cannot extract vector into vector!&quot;) ? void (0) : __assert_fail (&quot;NarrowTy.isScalar() &amp;&amp; \&quot;cannot extract vector into vector!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2470, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#679NarrowTy" title='NarrowTy' data-ref="679NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; <q>"cannot extract vector into vector!"</q>);</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td>  <i>// Need the lane index to determine the correct copy opcode.</i></td></tr>
<tr><th id="2473">2473</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="682LaneIdxOp" title='LaneIdxOp' data-type='llvm::MachineOperand &amp;' data-ref="682LaneIdxOp">LaneIdxOp</dfn> = <a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2474">2474</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LaneIdxOp.isReg() &amp;&amp; &quot;Lane index operand was not a register?&quot;) ? void (0) : __assert_fail (&quot;LaneIdxOp.isReg() &amp;&amp; \&quot;Lane index operand was not a register?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2474, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#682LaneIdxOp" title='LaneIdxOp' data-ref="682LaneIdxOp">LaneIdxOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Lane index operand was not a register?"</q>);</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>  <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI)-&gt;getID() != AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="2477">2477</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Cannot extract into GPR.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot extract into GPR.\n"</q>);</td></tr>
<tr><th id="2478">2478</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2479">2479</th><td>  }</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>  <i>// Find the index to extract from.</i></td></tr>
<tr><th id="2482">2482</th><td>  <em>auto</em> <dfn class="local col3 decl" id="683VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="683VRegAndVal">VRegAndVal</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb">getConstantVRegValWithLookThrough</a>(<a class="local col2 ref" href="#682LaneIdxOp" title='LaneIdxOp' data-ref="682LaneIdxOp">LaneIdxOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#677MRI" title='MRI' data-ref="677MRI">MRI</a>);</td></tr>
<tr><th id="2483">2483</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#683VRegAndVal" title='VRegAndVal' data-ref="683VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="2484">2484</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2485">2485</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="684LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="684LaneIdx">LaneIdx</dfn> = <a class="local col3 ref" href="#683VRegAndVal" title='VRegAndVal' data-ref="683VRegAndVal">VRegAndVal</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value">Value</a>;</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="685MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="685MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>);</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="686DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="686DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="2490">2490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="687Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="687Extract">Extract</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col8 ref" href="#678DstReg" title='DstReg' data-ref="678DstReg">DstReg</a>, <a class="local col6 ref" href="#686DstRB" title='DstRB' data-ref="686DstRB">DstRB</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#679NarrowTy" title='NarrowTy' data-ref="679NarrowTy">NarrowTy</a>, <a class="local col0 ref" href="#680SrcReg" title='SrcReg' data-ref="680SrcReg">SrcReg</a>,</td></tr>
<tr><th id="2491">2491</th><td>                                               <a class="local col4 ref" href="#684LaneIdx" title='LaneIdx' data-ref="684LaneIdx">LaneIdx</a>, <span class='refarg'><a class="local col5 ref" href="#685MIRBuilder" title='MIRBuilder' data-ref="685MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2492">2492</th><td>  <b>if</b> (!<a class="local col7 ref" href="#687Extract" title='Extract' data-ref="687Extract">Extract</a>)</td></tr>
<tr><th id="2493">2493</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td>  <a class="local col6 ref" href="#676I" title='I' data-ref="676I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2496">2496</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2497">2497</th><td>}</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</dfn>(</td></tr>
<tr><th id="2500">2500</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="688I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="688I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="689MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="689MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2501">2501</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="690NumElts" title='NumElts' data-type='unsigned int' data-ref="690NumElts">NumElts</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="2502">2502</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="691SrcReg" title='SrcReg' data-type='unsigned int' data-ref="691SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#690NumElts" title='NumElts' data-ref="690NumElts">NumElts</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2503">2503</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="692NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="692NarrowTy">NarrowTy</dfn> = <a class="local col9 ref" href="#689MRI" title='MRI' data-ref="689MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2504">2504</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="693SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="693SrcTy">SrcTy</dfn> = <a class="local col9 ref" href="#689MRI" title='MRI' data-ref="689MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#691SrcReg" title='SrcReg' data-ref="691SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NarrowTy.isVector() &amp;&amp; &quot;Expected an unmerge into vectors&quot;) ? void (0) : __assert_fail (&quot;NarrowTy.isVector() &amp;&amp; \&quot;Expected an unmerge into vectors\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#692NarrowTy" title='NarrowTy' data-ref="692NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"Expected an unmerge into vectors"</q>);</td></tr>
<tr><th id="2507">2507</th><td>  <b>if</b> (<a class="local col3 ref" href="#693SrcTy" title='SrcTy' data-ref="693SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>128</var>) {</td></tr>
<tr><th id="2508">2508</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unexpected vector type for vec split unmerge&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unexpected vector type for vec split unmerge"</q>);</td></tr>
<tr><th id="2509">2509</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2510">2510</th><td>  }</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="694MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="694MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>);</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>  <i>// We implement a split vector operation by treating the sub-vectors as</i></td></tr>
<tr><th id="2515">2515</th><td><i>  // scalars and extracting them.</i></td></tr>
<tr><th id="2516">2516</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="695DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="695DstRB">DstRB</dfn> =</td></tr>
<tr><th id="2517">2517</th><td>      *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>0</var>).getReg(), MRI, TRI);</td></tr>
<tr><th id="2518">2518</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="696OpIdx" title='OpIdx' data-type='unsigned int' data-ref="696OpIdx">OpIdx</dfn> = <var>0</var>; <a class="local col6 ref" href="#696OpIdx" title='OpIdx' data-ref="696OpIdx">OpIdx</a> &lt; <a class="local col0 ref" href="#690NumElts" title='NumElts' data-ref="690NumElts">NumElts</a>; ++<a class="local col6 ref" href="#696OpIdx" title='OpIdx' data-ref="696OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="2519">2519</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="697Dst" title='Dst' data-type='unsigned int' data-ref="697Dst">Dst</dfn> = <a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#696OpIdx" title='OpIdx' data-ref="696OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2520">2520</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="698Extract" title='Extract' data-type='llvm::MachineInstr *' data-ref="698Extract">Extract</dfn> =</td></tr>
<tr><th id="2521">2521</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitExtractVectorElt' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitExtractVectorEltEN4llvm8OptionalIjEERKNS1_12RegisterBankENS1_3LLTEjjRNS1_16MachineIRBuilderE">emitExtractVectorElt</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col7 ref" href="#697Dst" title='Dst' data-ref="697Dst">Dst</a>, <a class="local col5 ref" href="#695DstRB" title='DstRB' data-ref="695DstRB">DstRB</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#692NarrowTy" title='NarrowTy' data-ref="692NarrowTy">NarrowTy</a>, <a class="local col1 ref" href="#691SrcReg" title='SrcReg' data-ref="691SrcReg">SrcReg</a>, <a class="local col6 ref" href="#696OpIdx" title='OpIdx' data-ref="696OpIdx">OpIdx</a>, <span class='refarg'><a class="local col4 ref" href="#694MIB" title='MIB' data-ref="694MIB">MIB</a></span>);</td></tr>
<tr><th id="2522">2522</th><td>    <b>if</b> (!<a class="local col8 ref" href="#698Extract" title='Extract' data-ref="698Extract">Extract</a>)</td></tr>
<tr><th id="2523">2523</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2524">2524</th><td>  }</td></tr>
<tr><th id="2525">2525</th><td>  <a class="local col8 ref" href="#688I" title='I' data-ref="688I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2526">2526</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2527">2527</th><td>}</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectUnmergeValues</dfn>(</td></tr>
<tr><th id="2530">2530</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="699I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="699I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="700MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="700MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2531">2531</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_UNMERGE_VALUES &amp;&amp; &quot;unexpected opcode&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_UNMERGE_VALUES &amp;&amp; \&quot;unexpected opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2532, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a> &amp;&amp;</td></tr>
<tr><th id="2532">2532</th><td>         <q>"unexpected opcode"</q>);</td></tr>
<tr><th id="2533">2533</th><td></td></tr>
<tr><th id="2534">2534</th><td>  <i>// TODO: Handle unmerging into GPRs and from scalars to scalars.</i></td></tr>
<tr><th id="2535">2535</th><td>  <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>0</var>).getReg(), MRI, TRI)-&gt;getID() !=</td></tr>
<tr><th id="2536">2536</th><td>          AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span> ||</td></tr>
<tr><th id="2537">2537</th><td>      RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>1</var>).getReg(), MRI, TRI)-&gt;getID() !=</td></tr>
<tr><th id="2538">2538</th><td>          AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="2539">2539</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unmerging vector-to-gpr and scalar-to-scalar &quot; &quot;currently unsupported.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unmerging vector-to-gpr and scalar-to-scalar "</q></td></tr>
<tr><th id="2540">2540</th><td>                         <q>"currently unsupported.\n"</q>);</td></tr>
<tr><th id="2541">2541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2542">2542</th><td>  }</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <i>// The last operand is the vector source register, and every other operand is</i></td></tr>
<tr><th id="2545">2545</th><td><i>  // a register to unpack into.</i></td></tr>
<tr><th id="2546">2546</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="701NumElts" title='NumElts' data-type='unsigned int' data-ref="701NumElts">NumElts</dfn> = <a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="2547">2547</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="702SrcReg" title='SrcReg' data-type='unsigned int' data-ref="702SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#701NumElts" title='NumElts' data-ref="701NumElts">NumElts</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2548">2548</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="703NarrowTy" title='NarrowTy' data-type='const llvm::LLT' data-ref="703NarrowTy">NarrowTy</dfn> = <a class="local col0 ref" href="#700MRI" title='MRI' data-ref="700MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2549">2549</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="704WideTy" title='WideTy' data-type='const llvm::LLT' data-ref="704WideTy">WideTy</dfn> = <a class="local col0 ref" href="#700MRI" title='MRI' data-ref="700MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#702SrcReg" title='SrcReg' data-ref="702SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2550">2550</th><td>  (<em>void</em>)<a class="local col4 ref" href="#704WideTy" title='WideTy' data-ref="704WideTy">WideTy</a>;</td></tr>
<tr><th id="2551">2551</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WideTy.isVector() &amp;&amp; &quot;can only unmerge from vector types!&quot;) ? void (0) : __assert_fail (&quot;WideTy.isVector() &amp;&amp; \&quot;can only unmerge from vector types!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2551, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#704WideTy" title='WideTy' data-ref="704WideTy">WideTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"can only unmerge from vector types!"</q>);</td></tr>
<tr><th id="2552">2552</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WideTy.getSizeInBits() &gt; NarrowTy.getSizeInBits() &amp;&amp; &quot;source register size too small!&quot;) ? void (0) : __assert_fail (&quot;WideTy.getSizeInBits() &gt; NarrowTy.getSizeInBits() &amp;&amp; \&quot;source register size too small!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2553, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#704WideTy" title='WideTy' data-ref="704WideTy">WideTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col3 ref" href="#703NarrowTy" title='NarrowTy' data-ref="703NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="2553">2553</th><td>         <q>"source register size too small!"</q>);</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td>  <b>if</b> (!<a class="local col3 ref" href="#703NarrowTy" title='NarrowTy' data-ref="703NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>())</td></tr>
<tr><th id="2556">2556</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectSplitVectorUnmerge' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24selectSplitVectorUnmergeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectSplitVectorUnmerge</a>(<span class='refarg'><a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#700MRI" title='MRI' data-ref="700MRI">MRI</a></span>);</td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="705MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="705MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>);</td></tr>
<tr><th id="2559">2559</th><td></td></tr>
<tr><th id="2560">2560</th><td>  <i>// Choose a lane copy opcode and subregister based off of the size of the</i></td></tr>
<tr><th id="2561">2561</th><td><i>  // vector's elements.</i></td></tr>
<tr><th id="2562">2562</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="706CopyOpc" title='CopyOpc' data-type='unsigned int' data-ref="706CopyOpc">CopyOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2563">2563</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="707ExtractSubReg" title='ExtractSubReg' data-type='unsigned int' data-ref="707ExtractSubReg">ExtractSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2564">2564</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL17getLaneCopyOpcodeRjS_j" title='getLaneCopyOpcode' data-use='c' data-ref="_ZL17getLaneCopyOpcodeRjS_j">getLaneCopyOpcode</a>(<span class='refarg'><a class="local col6 ref" href="#706CopyOpc" title='CopyOpc' data-ref="706CopyOpc">CopyOpc</a></span>, <span class='refarg'><a class="local col7 ref" href="#707ExtractSubReg" title='ExtractSubReg' data-ref="707ExtractSubReg">ExtractSubReg</a></span>, <a class="local col3 ref" href="#703NarrowTy" title='NarrowTy' data-ref="703NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()))</td></tr>
<tr><th id="2565">2565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td>  <i>// Set up for the lane copies.</i></td></tr>
<tr><th id="2568">2568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="708MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="708MBB">MBB</dfn> = *<a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>  <i>// Stores the registers we'll be copying from.</i></td></tr>
<tr><th id="2571">2571</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="709InsertRegs" title='InsertRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="709InsertRegs">InsertRegs</dfn>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <i>// We'll use the first register twice, so we only need NumElts-1 registers.</i></td></tr>
<tr><th id="2574">2574</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="710NumInsertRegs" title='NumInsertRegs' data-type='unsigned int' data-ref="710NumInsertRegs">NumInsertRegs</dfn> = <a class="local col1 ref" href="#701NumElts" title='NumElts' data-ref="701NumElts">NumElts</a> - <var>1</var>;</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td>  <i>// If our elements fit into exactly 128 bits, then we can copy from the source</i></td></tr>
<tr><th id="2577">2577</th><td><i>  // directly. Otherwise, we need to do a bit of setup with some subregister</i></td></tr>
<tr><th id="2578">2578</th><td><i>  // inserts.</i></td></tr>
<tr><th id="2579">2579</th><td>  <b>if</b> (<a class="local col3 ref" href="#703NarrowTy" title='NarrowTy' data-ref="703NarrowTy">NarrowTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * <a class="local col1 ref" href="#701NumElts" title='NumElts' data-ref="701NumElts">NumElts</a> == <var>128</var>) {</td></tr>
<tr><th id="2580">2580</th><td>    <a class="local col9 ref" href="#709InsertRegs" title='InsertRegs' data-ref="709InsertRegs">InsertRegs</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSEONS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSEONS_11SmallVectorIT_XT0_EEE">=</a> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#710NumInsertRegs" title='NumInsertRegs' data-ref="710NumInsertRegs">NumInsertRegs</a>, <a class="local col2 ref" href="#702SrcReg" title='SrcReg' data-ref="702SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2581">2581</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2582">2582</th><td>    <i>// No. We have to perform subregister inserts. For each insert, create an</i></td></tr>
<tr><th id="2583">2583</th><td><i>    // implicit def and a subregister insert, and save the register we create.</i></td></tr>
<tr><th id="2584">2584</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="711Idx" title='Idx' data-type='unsigned int' data-ref="711Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#711Idx" title='Idx' data-ref="711Idx">Idx</a> &lt; <a class="local col0 ref" href="#710NumInsertRegs" title='NumInsertRegs' data-ref="710NumInsertRegs">NumInsertRegs</a>; ++<a class="local col1 ref" href="#711Idx" title='Idx' data-ref="711Idx">Idx</a>) {</td></tr>
<tr><th id="2585">2585</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="712ImpDefReg" title='ImpDefReg' data-type='unsigned int' data-ref="712ImpDefReg">ImpDefReg</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2586">2586</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="713ImpDefMI" title='ImpDefMI' data-type='llvm::MachineInstr &amp;' data-ref="713ImpDefMI">ImpDefMI</dfn> =</td></tr>
<tr><th id="2587">2587</th><td>          *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF),</td></tr>
<tr><th id="2588">2588</th><td>                   ImpDefReg);</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>      <i>// Now, create the subregister insert from SrcReg.</i></td></tr>
<tr><th id="2591">2591</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="714InsertReg" title='InsertReg' data-type='unsigned int' data-ref="714InsertReg">InsertReg</dfn> = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>);</td></tr>
<tr><th id="2592">2592</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="715InsMI" title='InsMI' data-type='llvm::MachineInstr &amp;' data-ref="715InsMI">InsMI</dfn> =</td></tr>
<tr><th id="2593">2593</th><td>          *BuildMI(MBB, I, I.getDebugLoc(),</td></tr>
<tr><th id="2594">2594</th><td>                   TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::INSERT_SUBREG), InsertReg)</td></tr>
<tr><th id="2595">2595</th><td>               .addUse(ImpDefReg)</td></tr>
<tr><th id="2596">2596</th><td>               .addUse(SrcReg)</td></tr>
<tr><th id="2597">2597</th><td>               .addImm(AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>);</td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td>      <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(ImpDefMI, TII, TRI, RBI);</td></tr>
<tr><th id="2600">2600</th><td>      <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(InsMI, TII, TRI, RBI);</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>      <i>// Save the register so that we can copy from it after.</i></td></tr>
<tr><th id="2603">2603</th><td>      <a class="local col9 ref" href="#709InsertRegs" title='InsertRegs' data-ref="709InsertRegs">InsertRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#714InsertReg" title='InsertReg' data-ref="714InsertReg">InsertReg</a>);</td></tr>
<tr><th id="2604">2604</th><td>    }</td></tr>
<tr><th id="2605">2605</th><td>  }</td></tr>
<tr><th id="2606">2606</th><td></td></tr>
<tr><th id="2607">2607</th><td>  <i>// Now that we've created any necessary subregister inserts, we can</i></td></tr>
<tr><th id="2608">2608</th><td><i>  // create the copies.</i></td></tr>
<tr><th id="2609">2609</th><td><i>  //</i></td></tr>
<tr><th id="2610">2610</th><td><i>  // Perform the first copy separately as a subregister copy.</i></td></tr>
<tr><th id="2611">2611</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="716CopyTo" title='CopyTo' data-type='unsigned int' data-ref="716CopyTo">CopyTo</dfn> = <a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2612">2612</th><td>  <em>auto</em> <dfn class="local col7 decl" id="717FirstCopy" title='FirstCopy' data-type='llvm::MachineInstrBuilder' data-ref="717FirstCopy">FirstCopy</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#705MIB" title='MIB' data-ref="705MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#716CopyTo" title='CopyTo' data-ref="716CopyTo">CopyTo</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="2613">2613</th><td>                       .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#709InsertRegs" title='InsertRegs' data-ref="709InsertRegs">InsertRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <var>0</var>, <a class="local col7 ref" href="#707ExtractSubReg" title='ExtractSubReg' data-ref="707ExtractSubReg">ExtractSubReg</a>);</td></tr>
<tr><th id="2614">2614</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*FirstCopy, TII, TRI, RBI);</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <i>// Now, perform the remaining copies as vector lane copies.</i></td></tr>
<tr><th id="2617">2617</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="718LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="718LaneIdx">LaneIdx</dfn> = <var>1</var>;</td></tr>
<tr><th id="2618">2618</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="719InsReg" title='InsReg' data-type='unsigned int' data-ref="719InsReg">InsReg</dfn> : <a class="local col9 ref" href="#709InsertRegs" title='InsertRegs' data-ref="709InsertRegs">InsertRegs</a>) {</td></tr>
<tr><th id="2619">2619</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="720CopyTo" title='CopyTo' data-type='unsigned int' data-ref="720CopyTo">CopyTo</dfn> = <a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#718LaneIdx" title='LaneIdx' data-ref="718LaneIdx">LaneIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2620">2620</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="721CopyInst" title='CopyInst' data-type='llvm::MachineInstr &amp;' data-ref="721CopyInst">CopyInst</dfn> =</td></tr>
<tr><th id="2621">2621</th><td>        *BuildMI(MBB, I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CopyOpc), CopyTo)</td></tr>
<tr><th id="2622">2622</th><td>             .addUse(InsReg)</td></tr>
<tr><th id="2623">2623</th><td>             .addImm(LaneIdx);</td></tr>
<tr><th id="2624">2624</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CopyInst, TII, TRI, RBI);</td></tr>
<tr><th id="2625">2625</th><td>    ++<a class="local col8 ref" href="#718LaneIdx" title='LaneIdx' data-ref="718LaneIdx">LaneIdx</a>;</td></tr>
<tr><th id="2626">2626</th><td>  }</td></tr>
<tr><th id="2627">2627</th><td></td></tr>
<tr><th id="2628">2628</th><td>  <i>// Separately constrain the first copy's destination. Because of the</i></td></tr>
<tr><th id="2629">2629</th><td><i>  // limitation in constrainOperandRegClass, we can't guarantee that this will</i></td></tr>
<tr><th id="2630">2630</th><td><i>  // actually be constrained. So, do it ourselves using the second operand.</i></td></tr>
<tr><th id="2631">2631</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="722RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="722RC">RC</dfn> =</td></tr>
<tr><th id="2632">2632</th><td>      <a class="local col0 ref" href="#700MRI" title='MRI' data-ref="700MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2633">2633</th><td>  <b>if</b> (!<a class="local col2 ref" href="#722RC" title='RC' data-ref="722RC">RC</a>) {</td></tr>
<tr><th id="2634">2634</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Couldn&apos;t constrain copy destination.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Couldn't constrain copy destination.\n"</q>);</td></tr>
<tr><th id="2635">2635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2636">2636</th><td>  }</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col6 ref" href="#716CopyTo" title='CopyTo' data-ref="716CopyTo">CopyTo</a>, *<a class="local col2 ref" href="#722RC" title='RC' data-ref="722RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#700MRI" title='MRI' data-ref="700MRI">MRI</a></span>);</td></tr>
<tr><th id="2639">2639</th><td>  <a class="local col9 ref" href="#699I" title='I' data-ref="699I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2640">2640</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2641">2641</th><td>}</td></tr>
<tr><th id="2642">2642</th><td></td></tr>
<tr><th id="2643">2643</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectConcatVectors' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectConcatVectors(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectConcatVectorsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectConcatVectors</dfn>(</td></tr>
<tr><th id="2644">2644</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="723I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="723I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="724MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="724MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2645">2645</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_CONCAT_VECTORS &amp;&amp; &quot;Unexpected opcode&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_CONCAT_VECTORS &amp;&amp; \&quot;Unexpected opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2646, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a> &amp;&amp;</td></tr>
<tr><th id="2646">2646</th><td>         <q>"Unexpected opcode"</q>);</td></tr>
<tr><th id="2647">2647</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="725Dst" title='Dst' data-type='unsigned int' data-ref="725Dst">Dst</dfn> = <a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2648">2648</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="726Op1" title='Op1' data-type='unsigned int' data-ref="726Op1">Op1</dfn> = <a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2649">2649</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="727Op2" title='Op2' data-type='unsigned int' data-ref="727Op2">Op2</dfn> = <a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2650">2650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="728MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="728MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>);</td></tr>
<tr><th id="2651">2651</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="729ConcatMI" title='ConcatMI' data-type='llvm::MachineInstr *' data-ref="729ConcatMI">ConcatMI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col5 ref" href="#725Dst" title='Dst' data-ref="725Dst">Dst</a>, <a class="local col6 ref" href="#726Op1" title='Op1' data-ref="726Op1">Op1</a>, <a class="local col7 ref" href="#727Op2" title='Op2' data-ref="727Op2">Op2</a>, <span class='refarg'><a class="local col8 ref" href="#728MIRBuilder" title='MIRBuilder' data-ref="728MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2652">2652</th><td>  <b>if</b> (!<a class="local col9 ref" href="#729ConcatMI" title='ConcatMI' data-ref="729ConcatMI">ConcatMI</a>)</td></tr>
<tr><th id="2653">2653</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2654">2654</th><td>  <a class="local col3 ref" href="#723I" title='I' data-ref="723I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2655">2655</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2656">2656</th><td>}</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE" title='(anonymous namespace)::AArch64InstructionSelector::collectShuffleMaskIndices' data-type='void (anonymous namespace)::AArch64InstructionSelector::collectShuffleMaskIndices(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, SmallVectorImpl&lt;Optional&lt;int&gt; &gt; &amp; Idxs) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE">collectShuffleMaskIndices</dfn>(</td></tr>
<tr><th id="2659">2659</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="730I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="730I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="731MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="731MRI">MRI</dfn>,</td></tr>
<tr><th id="2660">2660</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="732Idxs" title='Idxs' data-type='SmallVectorImpl&lt;Optional&lt;int&gt; &gt; &amp;' data-ref="732Idxs">Idxs</dfn>) <em>const</em> {</td></tr>
<tr><th id="2661">2661</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="733MaskDef" title='MaskDef' data-type='llvm::MachineInstr *' data-ref="733MaskDef">MaskDef</dfn> = <a class="local col1 ref" href="#731MRI" title='MRI' data-ref="731MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#730I" title='I' data-ref="730I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2662">2662</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MaskDef-&gt;getOpcode() == TargetOpcode::G_BUILD_VECTOR &amp;&amp; &quot;G_SHUFFLE_VECTOR should have a constant mask operand as G_BUILD_VECTOR&quot;) ? void (0) : __assert_fail (&quot;MaskDef-&gt;getOpcode() == TargetOpcode::G_BUILD_VECTOR &amp;&amp; \&quot;G_SHUFFLE_VECTOR should have a constant mask operand as G_BUILD_VECTOR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2664, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="2663">2663</th><td>      <a class="local col3 ref" href="#733MaskDef" title='MaskDef' data-ref="733MaskDef">MaskDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a> &amp;&amp;</td></tr>
<tr><th id="2664">2664</th><td>      <q>"G_SHUFFLE_VECTOR should have a constant mask operand as G_BUILD_VECTOR"</q>);</td></tr>
<tr><th id="2665">2665</th><td>  <i>// Find the constant indices.</i></td></tr>
<tr><th id="2666">2666</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="734i" title='i' data-type='unsigned int' data-ref="734i">i</dfn> = <var>1</var>, <dfn class="local col5 decl" id="735e" title='e' data-type='unsigned int' data-ref="735e">e</dfn> = <a class="local col3 ref" href="#733MaskDef" title='MaskDef' data-ref="733MaskDef">MaskDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#734i" title='i' data-ref="734i">i</a> &lt; <a class="local col5 ref" href="#735e" title='e' data-ref="735e">e</a>; ++<a class="local col4 ref" href="#734i" title='i' data-ref="734i">i</a>) {</td></tr>
<tr><th id="2667">2667</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="736ScalarDef" title='ScalarDef' data-type='llvm::MachineInstr *' data-ref="736ScalarDef">ScalarDef</dfn> = <a class="local col1 ref" href="#731MRI" title='MRI' data-ref="731MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#733MaskDef" title='MaskDef' data-ref="733MaskDef">MaskDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#734i" title='i' data-ref="734i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2668">2668</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ScalarDef &amp;&amp; &quot;Could not find vreg def of shufflevec index op&quot;) ? void (0) : __assert_fail (&quot;ScalarDef &amp;&amp; \&quot;Could not find vreg def of shufflevec index op\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2668, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a> &amp;&amp; <q>"Could not find vreg def of shufflevec index op"</q>);</td></tr>
<tr><th id="2669">2669</th><td>    <i>// Look through copies.</i></td></tr>
<tr><th id="2670">2670</th><td>    <b>while</b> (<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>) {</td></tr>
<tr><th id="2671">2671</th><td>      <a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a> = <a class="local col1 ref" href="#731MRI" title='MRI' data-ref="731MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2672">2672</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ScalarDef &amp;&amp; &quot;Could not find def of copy operand&quot;) ? void (0) : __assert_fail (&quot;ScalarDef &amp;&amp; \&quot;Could not find def of copy operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2672, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a> &amp;&amp; <q>"Could not find def of copy operand"</q>);</td></tr>
<tr><th id="2673">2673</th><td>    }</td></tr>
<tr><th id="2674">2674</th><td>    <b>if</b> (<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>) {</td></tr>
<tr><th id="2675">2675</th><td>      <i>// This be an undef if not a constant.</i></td></tr>
<tr><th id="2676">2676</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ScalarDef-&gt;getOpcode() == TargetOpcode::G_IMPLICIT_DEF) ? void (0) : __assert_fail (&quot;ScalarDef-&gt;getOpcode() == TargetOpcode::G_IMPLICIT_DEF&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2676, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>);</td></tr>
<tr><th id="2677">2677</th><td>      <a class="local col2 ref" href="#732Idxs" title='Idxs' data-ref="732Idxs">Idxs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>);</td></tr>
<tr><th id="2678">2678</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2679">2679</th><td>      <a class="local col2 ref" href="#732Idxs" title='Idxs' data-ref="732Idxs">Idxs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col6 ref" href="#736ScalarDef" title='ScalarDef' data-ref="736ScalarDef">ScalarDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="2680">2680</th><td>    }</td></tr>
<tr><th id="2681">2681</th><td>  }</td></tr>
<tr><th id="2682">2682</th><td>}</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td><em>unsigned</em></td></tr>
<tr><th id="2685">2685</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-type='unsigned int (anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry(llvm::Constant * CPVal, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</dfn>(<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col7 decl" id="737CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="737CPVal">CPVal</dfn>,</td></tr>
<tr><th id="2686">2686</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="738MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="738MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2687">2687</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="739CPTy" title='CPTy' data-type='llvm::Type *' data-ref="739CPTy">CPTy</dfn> = <a class="local col7 ref" href="#737CPVal" title='CPVal' data-ref="737CPVal">CPVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2688">2688</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="740Align" title='Align' data-type='unsigned int' data-ref="740Align">Align</dfn> = <a class="local col8 ref" href="#738MF" title='MF' data-ref="738MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col9 ref" href="#739CPTy" title='CPTy' data-ref="739CPTy">CPTy</a>);</td></tr>
<tr><th id="2689">2689</th><td>  <b>if</b> (<a class="local col0 ref" href="#740Align" title='Align' data-ref="740Align">Align</a> == <var>0</var>)</td></tr>
<tr><th id="2690">2690</th><td>    <a class="local col0 ref" href="#740Align" title='Align' data-ref="740Align">Align</a> = <a class="local col8 ref" href="#738MF" title='MF' data-ref="738MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col9 ref" href="#739CPTy" title='CPTy' data-ref="739CPTy">CPTy</a>);</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> *<dfn class="local col1 decl" id="741MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="741MCP">MCP</dfn> = <a class="local col8 ref" href="#738MF" title='MF' data-ref="738MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="2693">2693</th><td>  <b>return</b> <a class="local col1 ref" href="#741MCP" title='MCP' data-ref="741MCP">MCP</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col7 ref" href="#737CPVal" title='CPVal' data-ref="737CPVal">CPVal</a>, <a class="local col0 ref" href="#740Align" title='Align' data-ref="740Align">Align</a>);</td></tr>
<tr><th id="2694">2694</th><td>}</td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool(llvm::Constant * CPVal, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</dfn>(</td></tr>
<tr><th id="2697">2697</th><td>    <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="742CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="742CPVal">CPVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="743MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="743MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="2698">2698</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="744CPIdx" title='CPIdx' data-type='unsigned int' data-ref="744CPIdx">CPIdx</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE" title='(anonymous namespace)::AArch64InstructionSelector::emitConstantPoolEntry' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21emitConstantPoolEntryEPN4llvm8ConstantERNS1_15MachineFunctionE">emitConstantPoolEntry</a>(<a class="local col2 ref" href="#742CPVal" title='CPVal' data-ref="742CPVal">CPVal</a>, <span class='refarg'><a class="local col3 ref" href="#743MIRBuilder" title='MIRBuilder' data-ref="743MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>);</td></tr>
<tr><th id="2699">2699</th><td></td></tr>
<tr><th id="2700">2700</th><td>  <em>auto</em> <dfn class="local col5 decl" id="745Adrp" title='Adrp' data-type='auto' data-ref="745Adrp">Adrp</dfn> =</td></tr>
<tr><th id="2701">2701</th><td>      MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>, {&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>}, {})</td></tr>
<tr><th id="2702">2702</th><td>          .addConstantPoolIndex(CPIdx, <var>0</var>, AArch64II::MO_PAGE);</td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="746LoadMI" title='LoadMI' data-type='llvm::MachineInstr *' data-ref="746LoadMI">LoadMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2705">2705</th><td>  <b>switch</b> (<a class="local col3 ref" href="#743MIRBuilder" title='MIRBuilder' data-ref="743MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeStoreSize' data-ref="_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE">getTypeStoreSize</a>(<a class="local col2 ref" href="#742CPVal" title='CPVal' data-ref="742CPVal">CPVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>())) {</td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="2707">2707</th><td>    LoadMI =</td></tr>
<tr><th id="2708">2708</th><td>        &amp;*MIRBuilder</td></tr>
<tr><th id="2709">2709</th><td>              .buildInstr(AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>, {&amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>}, {Adrp})</td></tr>
<tr><th id="2710">2710</th><td>              .addConstantPoolIndex(CPIdx, <var>0</var>,</td></tr>
<tr><th id="2711">2711</th><td>                                    AArch64II::MO_PAGEOFF | AArch64II::MO_NC);</td></tr>
<tr><th id="2712">2712</th><td>    <b>break</b>;</td></tr>
<tr><th id="2713">2713</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="2714">2714</th><td>    LoadMI = &amp;*MIRBuilder</td></tr>
<tr><th id="2715">2715</th><td>                 .buildInstr(AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>, {&amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>}, {Adrp})</td></tr>
<tr><th id="2716">2716</th><td>                 .addConstantPoolIndex(</td></tr>
<tr><th id="2717">2717</th><td>                     CPIdx, <var>0</var>, AArch64II::MO_PAGEOFF | AArch64II::MO_NC);</td></tr>
<tr><th id="2718">2718</th><td>    <b>break</b>;</td></tr>
<tr><th id="2719">2719</th><td>  <b>default</b>:</td></tr>
<tr><th id="2720">2720</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not load from constant pool of type &quot; &lt;&lt; *CPVal-&gt;getType(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not load from constant pool of type "</q></td></tr>
<tr><th id="2721">2721</th><td>                      <a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_4TypeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_4TypeE">&lt;&lt;</a> *<a class="local col2 ref" href="#742CPVal" title='CPVal' data-ref="742CPVal">CPVal</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2722">2722</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2723">2723</th><td>  }</td></tr>
<tr><th id="2724">2724</th><td>  constrainSelectedInstRegOperands(*Adrp, TII, TRI, RBI);</td></tr>
<tr><th id="2725">2725</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LoadMI, TII, TRI, RBI);</td></tr>
<tr><th id="2726">2726</th><td>  <b>return</b> <a class="local col6 ref" href="#746LoadMI" title='LoadMI' data-ref="746LoadMI">LoadMI</a>;</td></tr>
<tr><th id="2727">2727</th><td>}</td></tr>
<tr><th id="2728">2728</th><td></td></tr>
<tr><th id="2729">2729</th><td><i class="doc" data-doc="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">/// Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given</i></td></tr>
<tr><th id="2730">2730</th><td><i class="doc" data-doc="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">/// size and RB.</i></td></tr>
<tr><th id="2731">2731</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="2732">2732</th><td><dfn class="tu decl def" id="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt; getInsertVecEltOpInfo(const llvm::RegisterBank &amp; RB, unsigned int EltSize)' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="747RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="747RB">RB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="748EltSize" title='EltSize' data-type='unsigned int' data-ref="748EltSize">EltSize</dfn>) {</td></tr>
<tr><th id="2733">2733</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="749Opc" title='Opc' data-type='unsigned int' data-ref="749Opc">Opc</dfn>, <dfn class="local col0 decl" id="750SubregIdx" title='SubregIdx' data-type='unsigned int' data-ref="750SubregIdx">SubregIdx</dfn>;</td></tr>
<tr><th id="2734">2734</th><td>  <b>if</b> (RB.getID() == AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="2735">2735</th><td>    <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>32</var>) {</td></tr>
<tr><th id="2736">2736</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi32gpr&apos; in namespace &apos;llvm::AArch64&apos;">INSvi32gpr</span>;</td></tr>
<tr><th id="2737">2737</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="2738">2738</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>64</var>) {</td></tr>
<tr><th id="2739">2739</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi64gpr&apos; in namespace &apos;llvm::AArch64&apos;">INSvi64gpr</span>;</td></tr>
<tr><th id="2740">2740</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="2741">2741</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2742">2742</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid elt size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2742)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid elt size!"</q>);</td></tr>
<tr><th id="2743">2743</th><td>    }</td></tr>
<tr><th id="2744">2744</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2745">2745</th><td>    <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>8</var>) {</td></tr>
<tr><th id="2746">2746</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi8lane&apos; in namespace &apos;llvm::AArch64&apos;">INSvi8lane</span>;</td></tr>
<tr><th id="2747">2747</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;bsub&apos; in namespace &apos;llvm::AArch64&apos;">bsub</span>;</td></tr>
<tr><th id="2748">2748</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>16</var>) {</td></tr>
<tr><th id="2749">2749</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi16lane&apos; in namespace &apos;llvm::AArch64&apos;">INSvi16lane</span>;</td></tr>
<tr><th id="2750">2750</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;hsub&apos; in namespace &apos;llvm::AArch64&apos;">hsub</span>;</td></tr>
<tr><th id="2751">2751</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>32</var>) {</td></tr>
<tr><th id="2752">2752</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi32lane&apos; in namespace &apos;llvm::AArch64&apos;">INSvi32lane</span>;</td></tr>
<tr><th id="2753">2753</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span>;</td></tr>
<tr><th id="2754">2754</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#748EltSize" title='EltSize' data-ref="748EltSize">EltSize</a> == <var>64</var>) {</td></tr>
<tr><th id="2755">2755</th><td>      Opc = AArch64::<span class='error' title="no member named &apos;INSvi64lane&apos; in namespace &apos;llvm::AArch64&apos;">INSvi64lane</span>;</td></tr>
<tr><th id="2756">2756</th><td>      SubregIdx = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="2757">2757</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2758">2758</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid elt size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2758)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid elt size!"</q>);</td></tr>
<tr><th id="2759">2759</th><td>    }</td></tr>
<tr><th id="2760">2760</th><td>  }</td></tr>
<tr><th id="2761">2761</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#749Opc" title='Opc' data-ref="749Opc">Opc</a></span>, <span class='refarg'><a class="local col0 ref" href="#750SubregIdx" title='SubregIdx' data-ref="750SubregIdx">SubregIdx</a></span>);</td></tr>
<tr><th id="2762">2762</th><td>}</td></tr>
<tr><th id="2763">2763</th><td></td></tr>
<tr><th id="2764">2764</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitVectorConcat(Optional&lt;unsigned int&gt; Dst, unsigned int Op1, unsigned int Op2, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE">emitVectorConcat</dfn>(</td></tr>
<tr><th id="2765">2765</th><td>    <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="751Dst" title='Dst' data-type='Optional&lt;unsigned int&gt;' data-ref="751Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="752Op1" title='Op1' data-type='unsigned int' data-ref="752Op1">Op1</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="753Op2" title='Op2' data-type='unsigned int' data-ref="753Op2">Op2</dfn>,</td></tr>
<tr><th id="2766">2766</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="754MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="754MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="2767">2767</th><td>  <i>// We implement a vector concat by:</i></td></tr>
<tr><th id="2768">2768</th><td><i>  // 1. Use scalar_to_vector to insert the lower vector into the larger dest</i></td></tr>
<tr><th id="2769">2769</th><td><i>  // 2. Insert the upper vector into the destination's upper element</i></td></tr>
<tr><th id="2770">2770</th><td><i>  // TODO: some of this code is common with G_BUILD_VECTOR handling.</i></td></tr>
<tr><th id="2771">2771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="755MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="755MRI">MRI</dfn> = <a class="local col4 ref" href="#754MIRBuilder" title='MIRBuilder' data-ref="754MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="756Op1Ty" title='Op1Ty' data-type='const llvm::LLT' data-ref="756Op1Ty">Op1Ty</dfn> = <a class="local col5 ref" href="#755MRI" title='MRI' data-ref="755MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#752Op1" title='Op1' data-ref="752Op1">Op1</a>);</td></tr>
<tr><th id="2774">2774</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="757Op2Ty" title='Op2Ty' data-type='const llvm::LLT' data-ref="757Op2Ty">Op2Ty</dfn> = <a class="local col5 ref" href="#755MRI" title='MRI' data-ref="755MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#753Op2" title='Op2' data-ref="753Op2">Op2</a>);</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td>  <b>if</b> (<a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#757Op2Ty" title='Op2Ty' data-ref="757Op2Ty">Op2Ty</a>) {</td></tr>
<tr><th id="2777">2777</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not do vector concat of differing vector tys&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not do vector concat of differing vector tys"</q>);</td></tr>
<tr><th id="2778">2778</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2779">2779</th><td>  }</td></tr>
<tr><th id="2780">2780</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op1Ty.isVector() &amp;&amp; &quot;Expected a vector for vector concat&quot;) ? void (0) : __assert_fail (&quot;Op1Ty.isVector() &amp;&amp; \&quot;Expected a vector for vector concat\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2780, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <q>"Expected a vector for vector concat"</q>);</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <b>if</b> (<a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>128</var>) {</td></tr>
<tr><th id="2783">2783</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Vector concat not supported for full size vectors&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Vector concat not supported for full size vectors"</q>);</td></tr>
<tr><th id="2784">2784</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2785">2785</th><td>  }</td></tr>
<tr><th id="2786">2786</th><td></td></tr>
<tr><th id="2787">2787</th><td>  <i>// At the moment we just support 64 bit vector concats.</i></td></tr>
<tr><th id="2788">2788</th><td>  <b>if</b> (<a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>) {</td></tr>
<tr><th id="2789">2789</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Vector concat supported for 64b vectors&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Vector concat supported for 64b vectors"</q>);</td></tr>
<tr><th id="2790">2790</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2791">2791</th><td>  }</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="758ScalarTy" title='ScalarTy' data-type='const llvm::LLT' data-ref="758ScalarTy">ScalarTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="2794">2794</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="759FPRBank" title='FPRBank' data-type='const llvm::RegisterBank &amp;' data-ref="759FPRBank">FPRBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Op1, MRI, TRI);</td></tr>
<tr><th id="2795">2795</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="760DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="760DstRC">DstRC</dfn> =</td></tr>
<tr><th id="2796">2796</th><td>      <a class="tu ref" href="#_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb" title='getMinClassForRegBank' data-use='c' data-ref="_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb">getMinClassForRegBank</a>(<a class="local col9 ref" href="#759FPRBank" title='FPRBank' data-ref="759FPRBank">FPRBank</a>, <a class="local col6 ref" href="#756Op1Ty" title='Op1Ty' data-ref="756Op1Ty">Op1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * <var>2</var>);</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="761WidenedOp1" title='WidenedOp1' data-type='llvm::MachineInstr *' data-ref="761WidenedOp1">WidenedOp1</dfn> =</td></tr>
<tr><th id="2799">2799</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col8 ref" href="#758ScalarTy" title='ScalarTy' data-ref="758ScalarTy">ScalarTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col0 ref" href="#760DstRC" title='DstRC' data-ref="760DstRC">DstRC</a>, <a class="local col2 ref" href="#752Op1" title='Op1' data-ref="752Op1">Op1</a>, <span class='refarg'><a class="local col4 ref" href="#754MIRBuilder" title='MIRBuilder' data-ref="754MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2800">2800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="762WidenedOp2" title='WidenedOp2' data-type='llvm::MachineInstr *' data-ref="762WidenedOp2">WidenedOp2</dfn> =</td></tr>
<tr><th id="2801">2801</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col8 ref" href="#758ScalarTy" title='ScalarTy' data-ref="758ScalarTy">ScalarTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col0 ref" href="#760DstRC" title='DstRC' data-ref="760DstRC">DstRC</a>, <a class="local col3 ref" href="#753Op2" title='Op2' data-ref="753Op2">Op2</a>, <span class='refarg'><a class="local col4 ref" href="#754MIRBuilder" title='MIRBuilder' data-ref="754MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="2802">2802</th><td>  <b>if</b> (!<a class="local col1 ref" href="#761WidenedOp1" title='WidenedOp1' data-ref="761WidenedOp1">WidenedOp1</a> || !<a class="local col2 ref" href="#762WidenedOp2" title='WidenedOp2' data-ref="762WidenedOp2">WidenedOp2</a>) {</td></tr>
<tr><th id="2803">2803</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not emit a vector from scalar value&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not emit a vector from scalar value"</q>);</td></tr>
<tr><th id="2804">2804</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2805">2805</th><td>  }</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>  <i>// Now do the insert of the upper element.</i></td></tr>
<tr><th id="2808">2808</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="763InsertOpc" title='InsertOpc' data-type='unsigned int' data-ref="763InsertOpc">InsertOpc</dfn>, <dfn class="local col4 decl" id="764InsSubRegIdx" title='InsSubRegIdx' data-type='unsigned int' data-ref="764InsSubRegIdx">InsSubRegIdx</dfn>;</td></tr>
<tr><th id="2809">2809</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#763InsertOpc" title='InsertOpc' data-ref="763InsertOpc">InsertOpc</a></span>, <span class='refarg'><a class="local col4 ref" href="#764InsSubRegIdx" title='InsSubRegIdx' data-ref="764InsSubRegIdx">InsSubRegIdx</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="2810">2810</th><td>      <a class="tu ref" href="#_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-use='c' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</a>(<a class="local col9 ref" href="#759FPRBank" title='FPRBank' data-ref="759FPRBank">FPRBank</a>, <a class="local col8 ref" href="#758ScalarTy" title='ScalarTy' data-ref="758ScalarTy">ScalarTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#751Dst" title='Dst' data-ref="751Dst">Dst</a>)</td></tr>
<tr><th id="2813">2813</th><td>    <a class="local col1 ref" href="#751Dst" title='Dst' data-ref="751Dst">Dst</a> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col5 ref" href="#755MRI" title='MRI' data-ref="755MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#760DstRC" title='DstRC' data-ref="760DstRC">DstRC</a>);</td></tr>
<tr><th id="2814">2814</th><td>  <em>auto</em> <dfn class="local col5 decl" id="765InsElt" title='InsElt' data-type='llvm::MachineInstrBuilder' data-ref="765InsElt">InsElt</dfn> =</td></tr>
<tr><th id="2815">2815</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#754MIRBuilder" title='MIRBuilder' data-ref="754MIRBuilder">MIRBuilder</a></td></tr>
<tr><th id="2816">2816</th><td>          .<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col3 ref" href="#763InsertOpc" title='InsertOpc' data-ref="763InsertOpc">InsertOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#751Dst" title='Dst' data-ref="751Dst">Dst</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col1 ref" href="#761WidenedOp1" title='WidenedOp1' data-ref="761WidenedOp1">WidenedOp1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()})</td></tr>
<tr><th id="2817">2817</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>) <i>/* Lane index */</i></td></tr>
<tr><th id="2818">2818</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col2 ref" href="#762WidenedOp2" title='WidenedOp2' data-ref="762WidenedOp2">WidenedOp2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2819">2819</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2820">2820</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*InsElt, TII, TRI, RBI);</td></tr>
<tr><th id="2821">2821</th><td>  <b>return</b> &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#765InsElt" title='InsElt' data-ref="765InsElt">InsElt</a>;</td></tr>
<tr><th id="2822">2822</th><td>}</td></tr>
<tr><th id="2823">2823</th><td></td></tr>
<tr><th id="2824">2824</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitFMovForFConstant(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector20emitFMovForFConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">emitFMovForFConstant</dfn>(</td></tr>
<tr><th id="2825">2825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="766I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="766I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="767MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="767MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2826">2826</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; &quot;Expected a G_FCONSTANT!&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; \&quot;Expected a G_FCONSTANT!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 2827, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#766I" title='I' data-ref="766I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a> &amp;&amp;</td></tr>
<tr><th id="2827">2827</th><td>         <q>"Expected a G_FCONSTANT!"</q>);</td></tr>
<tr><th id="2828">2828</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="768ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="768ImmOp">ImmOp</dfn> = <a class="local col6 ref" href="#766I" title='I' data-ref="766I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2829">2829</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="769DefSize" title='DefSize' data-type='unsigned int' data-ref="769DefSize">DefSize</dfn> = <a class="local col7 ref" href="#767MRI" title='MRI' data-ref="767MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#766I" title='I' data-ref="766I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td>  <i>// Only handle 32 and 64 bit defs for now.</i></td></tr>
<tr><th id="2832">2832</th><td>  <b>if</b> (<a class="local col9 ref" href="#769DefSize" title='DefSize' data-ref="769DefSize">DefSize</a> != <var>32</var> &amp;&amp; <a class="local col9 ref" href="#769DefSize" title='DefSize' data-ref="769DefSize">DefSize</a> != <var>64</var>)</td></tr>
<tr><th id="2833">2833</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2834">2834</th><td></td></tr>
<tr><th id="2835">2835</th><td>  <i>// Don't handle null values using FMOV.</i></td></tr>
<tr><th id="2836">2836</th><td>  <b>if</b> (<a class="local col8 ref" href="#768ImmOp" title='ImmOp' data-ref="768ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="2837">2837</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td>  <i>// Get the immediate representation for the FMOV.</i></td></tr>
<tr><th id="2840">2840</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col0 decl" id="770ImmValAPF" title='ImmValAPF' data-type='const llvm::APFloat &amp;' data-ref="770ImmValAPF">ImmValAPF</dfn> = <a class="local col8 ref" href="#768ImmOp" title='ImmOp' data-ref="768ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="2841">2841</th><td>  <em>int</em> <dfn class="local col1 decl" id="771Imm" title='Imm' data-type='int' data-ref="771Imm">Imm</dfn> = <a class="local col9 ref" href="#769DefSize" title='DefSize' data-ref="769DefSize">DefSize</a> == <var>32</var> ? <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP32Imm' data-ref="_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE">getFP32Imm</a>(<a class="local col0 ref" href="#770ImmValAPF" title='ImmValAPF' data-ref="770ImmValAPF">ImmValAPF</a>)</td></tr>
<tr><th id="2842">2842</th><td>                          : <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP64Imm' data-ref="_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE">getFP64Imm</a>(<a class="local col0 ref" href="#770ImmValAPF" title='ImmValAPF' data-ref="770ImmValAPF">ImmValAPF</a>);</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td>  <i>// If this is -1, it means the immediate can't be represented as the requested</i></td></tr>
<tr><th id="2845">2845</th><td><i>  // floating point value. Bail.</i></td></tr>
<tr><th id="2846">2846</th><td>  <b>if</b> (<a class="local col1 ref" href="#771Imm" title='Imm' data-ref="771Imm">Imm</a> == -<var>1</var>)</td></tr>
<tr><th id="2847">2847</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td>  <i>// Update MI to represent the new FMOV instruction, constrain it, and return.</i></td></tr>
<tr><th id="2850">2850</th><td>  <a class="local col8 ref" href="#768ImmOp" title='ImmOp' data-ref="768ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col1 ref" href="#771Imm" title='Imm' data-ref="771Imm">Imm</a>);</td></tr>
<tr><th id="2851">2851</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="772MovOpc" title='MovOpc' data-type='unsigned int' data-ref="772MovOpc">MovOpc</dfn> = DefSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;FMOVSi&apos; in namespace &apos;llvm::AArch64&apos;">FMOVSi</span> : AArch64::<span class='error' title="no member named &apos;FMOVDi&apos; in namespace &apos;llvm::AArch64&apos;">FMOVDi</span>;</td></tr>
<tr><th id="2852">2852</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(MovOpc));</td></tr>
<tr><th id="2853">2853</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="2854">2854</th><td>  <b>return</b> &amp;<a class="local col6 ref" href="#766I" title='I' data-ref="766I">I</a>;</td></tr>
<tr><th id="2855">2855</th><td>}</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptSelect' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptSelect(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector12tryOptSelectERN4llvm12MachineInstrE">tryOptSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="773I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="773I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2858">2858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="774MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="774MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>);</td></tr>
<tr><th id="2859">2859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="775MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="775MRI">MRI</dfn> = *<a class="local col4 ref" href="#774MIB" title='MIB' data-ref="774MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="2860">2860</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="776TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="776TRI">TRI</dfn> = *<a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td>  <i>// We want to recognize this pattern:</i></td></tr>
<tr><th id="2863">2863</th><td><i>  //</i></td></tr>
<tr><th id="2864">2864</th><td><i>  // $z = G_FCMP pred, $x, $y</i></td></tr>
<tr><th id="2865">2865</th><td><i>  // ...</i></td></tr>
<tr><th id="2866">2866</th><td><i>  // $w = G_SELECT $z, $a, $b</i></td></tr>
<tr><th id="2867">2867</th><td><i>  //</i></td></tr>
<tr><th id="2868">2868</th><td><i>  // Where the value of $z is *only* ever used by the G_SELECT (possibly with</i></td></tr>
<tr><th id="2869">2869</th><td><i>  // some copies/truncs in between.)</i></td></tr>
<tr><th id="2870">2870</th><td><i>  //</i></td></tr>
<tr><th id="2871">2871</th><td><i>  // If we see this, then we can emit something like this:</i></td></tr>
<tr><th id="2872">2872</th><td><i>  //</i></td></tr>
<tr><th id="2873">2873</th><td><i>  // fcmp $x, $y</i></td></tr>
<tr><th id="2874">2874</th><td><i>  // fcsel $w, $a, $b, pred</i></td></tr>
<tr><th id="2875">2875</th><td><i>  //</i></td></tr>
<tr><th id="2876">2876</th><td><i>  // Rather than emitting both of the rather long sequences in the standard</i></td></tr>
<tr><th id="2877">2877</th><td><i>  // G_FCMP/G_SELECT select methods.</i></td></tr>
<tr><th id="2878">2878</th><td><i></i></td></tr>
<tr><th id="2879">2879</th><td><i>  // First, check if the condition is defined by a compare.</i></td></tr>
<tr><th id="2880">2880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="777CondDef" title='CondDef' data-type='llvm::MachineInstr *' data-ref="777CondDef">CondDef</dfn> = <a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2881">2881</th><td>  <b>while</b> (<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>) {</td></tr>
<tr><th id="2882">2882</th><td>    <i>// We can only fold if all of the defs have one use.</i></td></tr>
<tr><th id="2883">2883</th><td>    <b>if</b> (!<a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2884">2884</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>    <i>// We can skip over G_TRUNC since the condition is 1-bit.</i></td></tr>
<tr><th id="2887">2887</th><td><i>    // Truncating/extending can have no impact on the value.</i></td></tr>
<tr><th id="2888">2888</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="778Opc" title='Opc' data-type='unsigned int' data-ref="778Opc">Opc</dfn> = <a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2889">2889</th><td>    <b>if</b> (<a class="local col8 ref" href="#778Opc" title='Opc' data-ref="778Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> &amp;&amp; <a class="local col8 ref" href="#778Opc" title='Opc' data-ref="778Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>)</td></tr>
<tr><th id="2890">2890</th><td>      <b>break</b>;</td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>    <i>// Can't see past copies from physregs.</i></td></tr>
<tr><th id="2893">2893</th><td>    <b>if</b> (<a class="local col8 ref" href="#778Opc" title='Opc' data-ref="778Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="2894">2894</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2895">2895</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td>    <a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a> = <a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2898">2898</th><td>  }</td></tr>
<tr><th id="2899">2899</th><td></td></tr>
<tr><th id="2900">2900</th><td>  <i>// Is the condition defined by a compare?</i></td></tr>
<tr><th id="2901">2901</th><td><i>  // TODO: Handle G_ICMP.</i></td></tr>
<tr><th id="2902">2902</th><td>  <b>if</b> (!<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a> || <a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>)</td></tr>
<tr><th id="2903">2903</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2904">2904</th><td></td></tr>
<tr><th id="2905">2905</th><td>  <i>// Get the condition code for the select.</i></td></tr>
<tr><th id="2906">2906</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col9 decl" id="779CondCode" title='CondCode' data-type='AArch64CC::CondCode' data-ref="779CondCode">CondCode</dfn>;</td></tr>
<tr><th id="2907">2907</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col0 decl" id="780CondCode2" title='CondCode2' data-type='AArch64CC::CondCode' data-ref="780CondCode2">CondCode2</dfn>;</td></tr>
<tr><th id="2908">2908</th><td>  <a class="tu ref" href="#_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_" title='changeFCMPPredToAArch64CC' data-use='c' data-ref="_ZL25changeFCMPPredToAArch64CCN4llvm7CmpInst9PredicateERNS_9AArch64CC8CondCodeES4_">changeFCMPPredToAArch64CC</a>(</td></tr>
<tr><th id="2909">2909</th><td>      (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>(), <span class='refarg'><a class="local col9 ref" href="#779CondCode" title='CondCode' data-ref="779CondCode">CondCode</a></span>,</td></tr>
<tr><th id="2910">2910</th><td>      <span class='refarg'><a class="local col0 ref" href="#780CondCode2" title='CondCode2' data-ref="780CondCode2">CondCode2</a></span>);</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td>  <i>// changeFCMPPredToAArch64CC sets CondCode2 to AL when we require two</i></td></tr>
<tr><th id="2913">2913</th><td><i>  // instructions to emit the comparison.</i></td></tr>
<tr><th id="2914">2914</th><td><i>  // TODO: Handle FCMP_UEQ and FCMP_ONE. After that, this check will be</i></td></tr>
<tr><th id="2915">2915</th><td><i>  // unnecessary.</i></td></tr>
<tr><th id="2916">2916</th><td>  <b>if</b> (<a class="local col0 ref" href="#780CondCode2" title='CondCode2' data-ref="780CondCode2">CondCode2</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::AL" title='llvm::AArch64CC::CondCode::AL' data-ref="llvm::AArch64CC::CondCode::AL">AL</a>)</td></tr>
<tr><th id="2917">2917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td>  <i>// Make sure we'll be able to select the compare.</i></td></tr>
<tr><th id="2920">2920</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="781CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="781CmpOpc">CmpOpc</dfn> = <a class="tu ref" href="#_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE" title='selectFCMPOpc' data-use='c' data-ref="_ZL13selectFCMPOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoE">selectFCMPOpc</a>(<span class='refarg'>*<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a></span>, <span class='refarg'><a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a></span>);</td></tr>
<tr><th id="2921">2921</th><td>  <b>if</b> (!<a class="local col1 ref" href="#781CmpOpc" title='CmpOpc' data-ref="781CmpOpc">CmpOpc</a>)</td></tr>
<tr><th id="2922">2922</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2923">2923</th><td></td></tr>
<tr><th id="2924">2924</th><td>  <i>// Emit a new compare.</i></td></tr>
<tr><th id="2925">2925</th><td>  <em>auto</em> <dfn class="local col2 decl" id="782Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="782Cmp">Cmp</dfn> = <a class="local col4 ref" href="#774MIB" title='MIB' data-ref="774MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#781CmpOpc" title='CmpOpc' data-ref="781CmpOpc">CmpOpc</a>, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="2926">2926</th><td>  <b>if</b> (CmpOpc != AArch64::<span class='error' title="no member named &apos;FCMPSri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPSri</span> &amp;&amp; CmpOpc != AArch64::<span class='error' title="no member named &apos;FCMPDri&apos; in namespace &apos;llvm::AArch64&apos;">FCMPDri</span>)</td></tr>
<tr><th id="2927">2927</th><td>    <a class="local col2 ref" href="#782Cmp" title='Cmp' data-ref="782Cmp">Cmp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col7 ref" href="#777CondDef" title='CondDef' data-ref="777CondDef">CondDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td>  <i>// Emit the select.</i></td></tr>
<tr><th id="2930">2930</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="783CSelOpc" title='CSelOpc' data-type='unsigned int' data-ref="783CSelOpc">CSelOpc</dfn> = <a class="tu ref" href="#_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE" title='selectSelectOpc' data-use='c' data-ref="_ZL15selectSelectOpcRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoE">selectSelectOpc</a>(<span class='refarg'><a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#775MRI" title='MRI' data-ref="775MRI">MRI</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='r' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>);</td></tr>
<tr><th id="2931">2931</th><td>  <em>auto</em> <dfn class="local col4 decl" id="784CSel" title='CSel' data-type='llvm::MachineInstrBuilder' data-ref="784CSel">CSel</dfn> =</td></tr>
<tr><th id="2932">2932</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#774MIB" title='MIB' data-ref="774MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col3 ref" href="#783CSelOpc" title='CSelOpc' data-ref="783CSelOpc">CSelOpc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()},</td></tr>
<tr><th id="2933">2933</th><td>                     <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()})</td></tr>
<tr><th id="2934">2934</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#779CondCode" title='CondCode' data-ref="779CondCode">CondCode</a>);</td></tr>
<tr><th id="2935">2935</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Cmp, TII, TRI, RBI);</td></tr>
<tr><th id="2936">2936</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*CSel, TII, TRI, RBI);</td></tr>
<tr><th id="2937">2937</th><td>  <a class="local col3 ref" href="#773I" title='I' data-ref="773I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2938">2938</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2939">2939</th><td>}</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorDup' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptVectorDup(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE">tryOptVectorDup</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="785I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="785I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="2942">2942</th><td>  <i>// Try to match a vector splat operation into a dup instruction.</i></td></tr>
<tr><th id="2943">2943</th><td><i>  // We're looking for this pattern:</i></td></tr>
<tr><th id="2944">2944</th><td><i>  //    %scalar:gpr(s64) = COPY $x0</i></td></tr>
<tr><th id="2945">2945</th><td><i>  //    %undef:fpr(&lt;2 x s64&gt;) = G_IMPLICIT_DEF</i></td></tr>
<tr><th id="2946">2946</th><td><i>  //    %cst0:gpr(s32) = G_CONSTANT i32 0</i></td></tr>
<tr><th id="2947">2947</th><td><i>  //    %zerovec:fpr(&lt;2 x s32&gt;) = G_BUILD_VECTOR %cst0(s32), %cst0(s32)</i></td></tr>
<tr><th id="2948">2948</th><td><i>  //    %ins:fpr(&lt;2 x s64&gt;) = G_INSERT_VECTOR_ELT %undef, %scalar(s64), %cst0(s32)</i></td></tr>
<tr><th id="2949">2949</th><td><i>  //    %splat:fpr(&lt;2 x s64&gt;) = G_SHUFFLE_VECTOR %ins(&lt;2 x s64&gt;), %undef,</i></td></tr>
<tr><th id="2950">2950</th><td><i>  //                                             %zerovec(&lt;2 x s32&gt;)</i></td></tr>
<tr><th id="2951">2951</th><td><i>  //</i></td></tr>
<tr><th id="2952">2952</th><td><i>  // ...into:</i></td></tr>
<tr><th id="2953">2953</th><td><i>  // %splat = DUP %scalar</i></td></tr>
<tr><th id="2954">2954</th><td><i>  // We use the regbank of the scalar to determine which kind of dup to use.</i></td></tr>
<tr><th id="2955">2955</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="786MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="786MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>);</td></tr>
<tr><th id="2956">2956</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="787MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="787MRI">MRI</dfn> = *<a class="local col6 ref" href="#786MIB" title='MIB' data-ref="786MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="2957">2957</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="788TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="788TRI">TRI</dfn> = *<a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="2958">2958</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="2959">2959</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="2960">2960</th><td></td></tr>
<tr><th id="2961">2961</th><td>  <i>// Begin matching the insert.</i></td></tr>
<tr><th id="2962">2962</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="789InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="789InsMI">InsMI</dfn> =</td></tr>
<tr><th id="2963">2963</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::findMIFromReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">findMIFromReg</a>(<a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>, <span class='refarg'><a class="local col6 ref" href="#786MIB" title='MIB' data-ref="786MIB">MIB</a></span>);</td></tr>
<tr><th id="2964">2964</th><td>  <b>if</b> (!<a class="local col9 ref" href="#789InsMI" title='InsMI' data-ref="789InsMI">InsMI</a>)</td></tr>
<tr><th id="2965">2965</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2966">2966</th><td>  <i>// Match the undef vector operand.</i></td></tr>
<tr><th id="2967">2967</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="790UndefMI" title='UndefMI' data-type='llvm::MachineInstr *' data-ref="790UndefMI">UndefMI</dfn> =</td></tr>
<tr><th id="2968">2968</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::findMIFromReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">findMIFromReg</a>(<a class="local col9 ref" href="#789InsMI" title='InsMI' data-ref="789InsMI">InsMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>, <span class='refarg'><a class="local col6 ref" href="#786MIB" title='MIB' data-ref="786MIB">MIB</a></span>);</td></tr>
<tr><th id="2969">2969</th><td>  <b>if</b> (!<a class="local col0 ref" href="#790UndefMI" title='UndefMI' data-ref="790UndefMI">UndefMI</a>)</td></tr>
<tr><th id="2970">2970</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2971">2971</th><td>  <i>// Match the scalar being splatted.</i></td></tr>
<tr><th id="2972">2972</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="791ScalarReg" title='ScalarReg' data-type='unsigned int' data-ref="791ScalarReg">ScalarReg</dfn> = <a class="local col9 ref" href="#789InsMI" title='InsMI' data-ref="789InsMI">InsMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2973">2973</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="792ScalarRB" title='ScalarRB' data-type='const llvm::RegisterBank *' data-ref="792ScalarRB">ScalarRB</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col1 ref" href="#791ScalarReg" title='ScalarReg' data-ref="791ScalarReg">ScalarReg</a>, <a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI">MRI</a>, <a class="local col8 ref" href="#788TRI" title='TRI' data-ref="788TRI">TRI</a>);</td></tr>
<tr><th id="2974">2974</th><td>  <i>// Match the index constant 0.</i></td></tr>
<tr><th id="2975">2975</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="793Index" title='Index' data-type='int64_t' data-ref="793Index">Index</dfn> = <var>0</var>;</td></tr>
<tr><th id="2976">2976</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col9 ref" href="#789InsMI" title='InsMI' data-ref="789InsMI">InsMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI">MRI</a></span>, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col3 ref" href="#793Index" title='Index' data-ref="793Index">Index</a></span>)) || <a class="local col3 ref" href="#793Index" title='Index' data-ref="793Index">Index</a>)</td></tr>
<tr><th id="2977">2977</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2978">2978</th><td></td></tr>
<tr><th id="2979">2979</th><td>  <i>// The shuffle's second operand doesn't matter if the mask is all zero.</i></td></tr>
<tr><th id="2980">2980</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="794ZeroVec" title='ZeroVec' data-type='llvm::MachineInstr *' data-ref="794ZeroVec">ZeroVec</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::findMIFromReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector13findMIFromRegEjjRN4llvm16MachineIRBuilderE">findMIFromReg</a>(<a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>, <span class='refarg'><a class="local col6 ref" href="#786MIB" title='MIB' data-ref="786MIB">MIB</a></span>);</td></tr>
<tr><th id="2981">2981</th><td>  <b>if</b> (!<a class="local col4 ref" href="#794ZeroVec" title='ZeroVec' data-ref="794ZeroVec">ZeroVec</a>)</td></tr>
<tr><th id="2982">2982</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2983">2983</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="795Zero" title='Zero' data-type='int64_t' data-ref="795Zero">Zero</dfn> = <var>0</var>;</td></tr>
<tr><th id="2984">2984</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col4 ref" href="#794ZeroVec" title='ZeroVec' data-ref="794ZeroVec">ZeroVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI">MRI</a></span>, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col5 ref" href="#795Zero" title='Zero' data-ref="795Zero">Zero</a></span>)) || <a class="local col5 ref" href="#795Zero" title='Zero' data-ref="795Zero">Zero</a>)</td></tr>
<tr><th id="2985">2985</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2986">2986</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="796i" title='i' data-type='unsigned int' data-ref="796i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="797e" title='e' data-type='unsigned int' data-ref="797e">e</dfn> = <a class="local col4 ref" href="#794ZeroVec" title='ZeroVec' data-ref="794ZeroVec">ZeroVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col6 ref" href="#796i" title='i' data-ref="796i">i</a> &lt; <a class="local col7 ref" href="#797e" title='e' data-ref="797e">e</a>; ++<a class="local col6 ref" href="#796i" title='i' data-ref="796i">i</a>) {</td></tr>
<tr><th id="2987">2987</th><td>    <b>if</b> (<a class="local col4 ref" href="#794ZeroVec" title='ZeroVec' data-ref="794ZeroVec">ZeroVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#796i" title='i' data-ref="796i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col4 ref" href="#794ZeroVec" title='ZeroVec' data-ref="794ZeroVec">ZeroVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2988">2988</th><td>      <b>return</b> <b>false</b>; <i>// This wasn't an all zeros vector.</i></td></tr>
<tr><th id="2989">2989</th><td>  }</td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td>  <i>// We're done, now find out what kind of splat we need.</i></td></tr>
<tr><th id="2992">2992</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="798VecTy" title='VecTy' data-type='llvm::LLT' data-ref="798VecTy">VecTy</dfn> = <a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2993">2993</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="799EltTy" title='EltTy' data-type='llvm::LLT' data-ref="799EltTy">EltTy</dfn> = <a class="local col8 ref" href="#798VecTy" title='VecTy' data-ref="798VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="2994">2994</th><td>  <b>if</b> (<a class="local col8 ref" href="#798VecTy" title='VecTy' data-ref="798VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var> || <a class="local col9 ref" href="#799EltTy" title='EltTy' data-ref="799EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="2995">2995</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not optimize splat pattern &lt; 128b yet&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not optimize splat pattern &lt; 128b yet"</q>);</td></tr>
<tr><th id="2996">2996</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2997">2997</th><td>  }</td></tr>
<tr><th id="2998">2998</th><td>  <em>bool</em> <dfn class="local col0 decl" id="800IsFP" title='IsFP' data-type='bool' data-ref="800IsFP">IsFP</dfn> = ScalarRB-&gt;getID() == AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>;</td></tr>
<tr><th id="2999">2999</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="801OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="801OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="3000">3000</th><td>      {AArch64::<span class='error' title="no member named &apos;DUPv4i32gpr&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32gpr</span>, AArch64::<span class='error' title="no member named &apos;DUPv2i64gpr&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64gpr</span>},</td></tr>
<tr><th id="3001">3001</th><td>      {AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>, AArch64::<span class='error' title="no member named &apos;DUPv2i64lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64lane</span>}};</td></tr>
<tr><th id="3002">3002</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="802Opc" title='Opc' data-type='unsigned int' data-ref="802Opc">Opc</dfn> = <a class="local col1 ref" href="#801OpcTable" title='OpcTable' data-ref="801OpcTable">OpcTable</a>[<a class="local col0 ref" href="#800IsFP" title='IsFP' data-ref="800IsFP">IsFP</a>][<a class="local col9 ref" href="#799EltTy" title='EltTy' data-ref="799EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>];</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>  <i>// For FP splats, we need to widen the scalar reg via undef too.</i></td></tr>
<tr><th id="3005">3005</th><td>  <b>if</b> (<a class="local col0 ref" href="#800IsFP" title='IsFP' data-ref="800IsFP">IsFP</a>) {</td></tr>
<tr><th id="3006">3006</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="803Widen" title='Widen' data-type='llvm::MachineInstr *' data-ref="803Widen">Widen</dfn> = emitScalarToVector(</td></tr>
<tr><th id="3007">3007</th><td>        EltTy.getSizeInBits(), &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>, ScalarReg, MIB);</td></tr>
<tr><th id="3008">3008</th><td>    <b>if</b> (!<a class="local col3 ref" href="#803Widen" title='Widen' data-ref="803Widen">Widen</a>)</td></tr>
<tr><th id="3009">3009</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3010">3010</th><td>    <a class="local col1 ref" href="#791ScalarReg" title='ScalarReg' data-ref="791ScalarReg">ScalarReg</a> = <a class="local col3 ref" href="#803Widen" title='Widen' data-ref="803Widen">Widen</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3011">3011</th><td>  }</td></tr>
<tr><th id="3012">3012</th><td>  <em>auto</em> <dfn class="local col4 decl" id="804Dup" title='Dup' data-type='llvm::MachineInstrBuilder' data-ref="804Dup">Dup</dfn> = <a class="local col6 ref" href="#786MIB" title='MIB' data-ref="786MIB">MIB</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col2 ref" href="#802Opc" title='Opc' data-ref="802Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col1 ref" href="#791ScalarReg" title='ScalarReg' data-ref="791ScalarReg">ScalarReg</a>});</td></tr>
<tr><th id="3013">3013</th><td>  <b>if</b> (<a class="local col0 ref" href="#800IsFP" title='IsFP' data-ref="800IsFP">IsFP</a>)</td></tr>
<tr><th id="3014">3014</th><td>    <a class="local col4 ref" href="#804Dup" title='Dup' data-ref="804Dup">Dup</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3015">3015</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Dup, TII, TRI, RBI);</td></tr>
<tr><th id="3016">3016</th><td>  <a class="local col5 ref" href="#785I" title='I' data-ref="785I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3017">3017</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3018">3018</th><td>}</td></tr>
<tr><th id="3019">3019</th><td></td></tr>
<tr><th id="3020">3020</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorShuffle' data-type='bool (anonymous namespace)::AArch64InstructionSelector::tryOptVectorShuffle(llvm::MachineInstr &amp; I) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE">tryOptVectorShuffle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="805I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="805I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="3021">3021</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::TM" title='(anonymous namespace)::AArch64InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="3022">3022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3023">3023</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorDup' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15tryOptVectorDupERN4llvm12MachineInstrE">tryOptVectorDup</a>(<span class='refarg'><a class="local col5 ref" href="#805I" title='I' data-ref="805I">I</a></span>))</td></tr>
<tr><th id="3024">3024</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3025">3025</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3026">3026</th><td>}</td></tr>
<tr><th id="3027">3027</th><td></td></tr>
<tr><th id="3028">3028</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectShuffleVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectShuffleVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectShuffleVector</dfn>(</td></tr>
<tr><th id="3029">3029</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="806I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="806I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="807MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="807MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3030">3030</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::tryOptVectorShuffle' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector19tryOptVectorShuffleERN4llvm12MachineInstrE">tryOptVectorShuffle</a>(<span class='refarg'><a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a></span>))</td></tr>
<tr><th id="3031">3031</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3032">3032</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="808DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="808DstTy">DstTy</dfn> = <a class="local col7 ref" href="#807MRI" title='MRI' data-ref="807MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3033">3033</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="809Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="809Src1Reg">Src1Reg</dfn> = <a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3034">3034</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="810Src1Ty" title='Src1Ty' data-type='const llvm::LLT' data-ref="810Src1Ty">Src1Ty</dfn> = <a class="local col7 ref" href="#807MRI" title='MRI' data-ref="807MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#809Src1Reg" title='Src1Reg' data-ref="809Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="3035">3035</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="811Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="811Src2Reg">Src2Reg</dfn> = <a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3036">3036</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="812Src2Ty" title='Src2Ty' data-type='const llvm::LLT' data-ref="812Src2Ty">Src2Ty</dfn> = <a class="local col7 ref" href="#807MRI" title='MRI' data-ref="807MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#811Src2Reg" title='Src2Reg' data-ref="811Src2Reg">Src2Reg</a>);</td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="813MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="813MBB">MBB</dfn> = *<a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3039">3039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="814MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="814MF">MF</dfn> = *<a class="local col3 ref" href="#813MBB" title='MBB' data-ref="813MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3040">3040</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col5 decl" id="815Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="815Ctx">Ctx</dfn> = <a class="local col4 ref" href="#814MF" title='MF' data-ref="814MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td>  <i>// G_SHUFFLE_VECTOR doesn't really have a strictly enforced constant mask</i></td></tr>
<tr><th id="3043">3043</th><td><i>  // operand, it comes in as a normal vector value which we have to analyze to</i></td></tr>
<tr><th id="3044">3044</th><td><i>  // find the mask indices. If the mask element is undef, then</i></td></tr>
<tr><th id="3045">3045</th><td><i>  // collectShuffleMaskIndices() will add a None entry for that index into</i></td></tr>
<tr><th id="3046">3046</th><td><i>  // the list.</i></td></tr>
<tr><th id="3047">3047</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>int</em>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="816Mask" title='Mask' data-type='SmallVector&lt;Optional&lt;int&gt;, 8&gt;' data-ref="816Mask">Mask</dfn>;</td></tr>
<tr><th id="3048">3048</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE" title='(anonymous namespace)::AArch64InstructionSelector::collectShuffleMaskIndices' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE">collectShuffleMaskIndices</a>(<span class='refarg'><a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a></span>, <span class='refarg'><a class="local col7 ref" href="#807MRI" title='MRI' data-ref="807MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#816Mask" title='Mask' data-ref="816Mask">Mask</a></span>);</td></tr>
<tr><th id="3049">3049</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Mask.empty() &amp;&amp; &quot;Expected to find mask indices&quot;) ? void (0) : __assert_fail (&quot;!Mask.empty() &amp;&amp; \&quot;Expected to find mask indices\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3049, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#816Mask" title='Mask' data-ref="816Mask">Mask</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Expected to find mask indices"</q>);</td></tr>
<tr><th id="3050">3050</th><td></td></tr>
<tr><th id="3051">3051</th><td>  <i>// G_SHUFFLE_VECTOR is weird in that the source operands can be scalars, if</i></td></tr>
<tr><th id="3052">3052</th><td><i>  // it's originated from a &lt;1 x T&gt; type. Those should have been lowered into</i></td></tr>
<tr><th id="3053">3053</th><td><i>  // G_BUILD_VECTOR earlier.</i></td></tr>
<tr><th id="3054">3054</th><td>  <b>if</b> (!<a class="local col0 ref" href="#810Src1Ty" title='Src1Ty' data-ref="810Src1Ty">Src1Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || !<a class="local col2 ref" href="#812Src2Ty" title='Src2Ty' data-ref="812Src2Ty">Src2Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3055">3055</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not select a \&quot;scalar\&quot; G_SHUFFLE_VECTOR\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not select a \"scalar\" G_SHUFFLE_VECTOR\n"</q>);</td></tr>
<tr><th id="3056">3056</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3057">3057</th><td>  }</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="817BytesPerElt" title='BytesPerElt' data-type='unsigned int' data-ref="817BytesPerElt">BytesPerElt</dfn> = <a class="local col8 ref" href="#808DstTy" title='DstTy' data-ref="808DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="3060">3060</th><td></td></tr>
<tr><th id="3061">3061</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *, <var>64</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="818CstIdxs" title='CstIdxs' data-type='SmallVector&lt;llvm::Constant *, 64&gt;' data-ref="818CstIdxs">CstIdxs</dfn>;</td></tr>
<tr><th id="3062">3062</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="819MaybeVal" title='MaybeVal' data-type='llvm::Optional&lt;int&gt; &amp;' data-ref="819MaybeVal">MaybeVal</dfn> : <a class="local col6 ref" href="#816Mask" title='Mask' data-ref="816Mask">Mask</a>) {</td></tr>
<tr><th id="3063">3063</th><td>    <i>// For now, any undef indexes we'll just assume to be 0. This should be</i></td></tr>
<tr><th id="3064">3064</th><td><i>    // optimized in future, e.g. to select DUP etc.</i></td></tr>
<tr><th id="3065">3065</th><td>    <em>int</em> <dfn class="local col0 decl" id="820Val" title='Val' data-type='int' data-ref="820Val">Val</dfn> = <a class="local col9 ref" href="#819MaybeVal" title='MaybeVal' data-ref="819MaybeVal">MaybeVal</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>() ? <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#819MaybeVal" title='MaybeVal' data-ref="819MaybeVal">MaybeVal</a> : <var>0</var>;</td></tr>
<tr><th id="3066">3066</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="821Byte" title='Byte' data-type='unsigned int' data-ref="821Byte">Byte</dfn> = <var>0</var>; <a class="local col1 ref" href="#821Byte" title='Byte' data-ref="821Byte">Byte</a> &lt; <a class="local col7 ref" href="#817BytesPerElt" title='BytesPerElt' data-ref="817BytesPerElt">BytesPerElt</a>; ++<a class="local col1 ref" href="#821Byte" title='Byte' data-ref="821Byte">Byte</a>) {</td></tr>
<tr><th id="3067">3067</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="822Offset" title='Offset' data-type='unsigned int' data-ref="822Offset">Offset</dfn> = <a class="local col1 ref" href="#821Byte" title='Byte' data-ref="821Byte">Byte</a> + <a class="local col0 ref" href="#820Val" title='Val' data-ref="820Val">Val</a> * <a class="local col7 ref" href="#817BytesPerElt" title='BytesPerElt' data-ref="817BytesPerElt">BytesPerElt</a>;</td></tr>
<tr><th id="3068">3068</th><td>      <a class="local col8 ref" href="#818CstIdxs" title='CstIdxs' data-ref="818CstIdxs">CstIdxs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_">emplace_back</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE" title='llvm::Type::getInt8Ty' data-ref="_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE">getInt8Ty</a>(<span class='refarg'><a class="local col5 ref" href="#815Ctx" title='Ctx' data-ref="815Ctx">Ctx</a></span>), <a class="local col2 ref" href="#822Offset" title='Offset' data-ref="822Offset">Offset</a>));</td></tr>
<tr><th id="3069">3069</th><td>    }</td></tr>
<tr><th id="3070">3070</th><td>  }</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="823MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="823MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>);</td></tr>
<tr><th id="3073">3073</th><td></td></tr>
<tr><th id="3074">3074</th><td>  <i>// Use a constant pool to load the index vector for TBL.</i></td></tr>
<tr><th id="3075">3075</th><td>  <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="824CPVal" title='CPVal' data-type='llvm::Constant *' data-ref="824CPVal">CPVal</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantVector" title='llvm::ConstantVector' data-ref="llvm::ConstantVector">ConstantVector</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE" title='llvm::ConstantVector::get' data-ref="_ZN4llvm14ConstantVector3getENS_8ArrayRefIPNS_8ConstantEEE">get</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#818CstIdxs" title='CstIdxs' data-ref="818CstIdxs">CstIdxs</a>);</td></tr>
<tr><th id="3076">3076</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="825IndexLoad" title='IndexLoad' data-type='llvm::MachineInstr *' data-ref="825IndexLoad">IndexLoad</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLoadFromConstantPool' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector24emitLoadFromConstantPoolEPN4llvm8ConstantERNS1_16MachineIRBuilderE">emitLoadFromConstantPool</a>(<a class="local col4 ref" href="#824CPVal" title='CPVal' data-ref="824CPVal">CPVal</a>, <span class='refarg'><a class="local col3 ref" href="#823MIRBuilder" title='MIRBuilder' data-ref="823MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3077">3077</th><td>  <b>if</b> (!<a class="local col5 ref" href="#825IndexLoad" title='IndexLoad' data-ref="825IndexLoad">IndexLoad</a>) {</td></tr>
<tr><th id="3078">3078</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not load from a constant pool&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not load from a constant pool"</q>);</td></tr>
<tr><th id="3079">3079</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3080">3080</th><td>  }</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  <b>if</b> (<a class="local col8 ref" href="#808DstTy" title='DstTy' data-ref="808DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>) {</td></tr>
<tr><th id="3083">3083</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.getSizeInBits() == 64 &amp;&amp; &quot;Unexpected shuffle result ty&quot;) ? void (0) : __assert_fail (&quot;DstTy.getSizeInBits() == 64 &amp;&amp; \&quot;Unexpected shuffle result ty\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3083, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#808DstTy" title='DstTy' data-ref="808DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var> &amp;&amp; <q>"Unexpected shuffle result ty"</q>);</td></tr>
<tr><th id="3084">3084</th><td>    <i>// This case can be done with TBL1.</i></td></tr>
<tr><th id="3085">3085</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="826Concat" title='Concat' data-type='llvm::MachineInstr *' data-ref="826Concat">Concat</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitVectorConcat' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16emitVectorConcatEN4llvm8OptionalIjEEjjRNS1_16MachineIRBuilderE">emitVectorConcat</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>, <a class="local col9 ref" href="#809Src1Reg" title='Src1Reg' data-ref="809Src1Reg">Src1Reg</a>, <a class="local col1 ref" href="#811Src2Reg" title='Src2Reg' data-ref="811Src2Reg">Src2Reg</a>, <span class='refarg'><a class="local col3 ref" href="#823MIRBuilder" title='MIRBuilder' data-ref="823MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3086">3086</th><td>    <b>if</b> (!<a class="local col6 ref" href="#826Concat" title='Concat' data-ref="826Concat">Concat</a>) {</td></tr>
<tr><th id="3087">3087</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Could not do vector concat for tbl1&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not do vector concat for tbl1"</q>);</td></tr>
<tr><th id="3088">3088</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3089">3089</th><td>    }</td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td>    <i>// The constant pool load will be 64 bits, so need to convert to FPR128 reg.</i></td></tr>
<tr><th id="3092">3092</th><td>    IndexLoad =</td></tr>
<tr><th id="3093">3093</th><td>        emitScalarToVector(<var>64</var>, &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>,</td></tr>
<tr><th id="3094">3094</th><td>                           IndexLoad-&gt;getOperand(<var>0</var>).getReg(), MIRBuilder);</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>    <em>auto</em> <dfn class="local col7 decl" id="827TBL1" title='TBL1' data-type='auto' data-ref="827TBL1">TBL1</dfn> = MIRBuilder.buildInstr(</td></tr>
<tr><th id="3097">3097</th><td>        AArch64::<span class='error' title="no member named &apos;TBLv16i8One&apos; in namespace &apos;llvm::AArch64&apos;">TBLv16i8One</span>, {&amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>},</td></tr>
<tr><th id="3098">3098</th><td>        {Concat-&gt;getOperand(<var>0</var>).getReg(), IndexLoad-&gt;getOperand(<var>0</var>).getReg()});</td></tr>
<tr><th id="3099">3099</th><td>    constrainSelectedInstRegOperands(*TBL1, TII, TRI, RBI);</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td>    <em>auto</em> <dfn class="local col8 decl" id="828Copy" title='Copy' data-type='auto' data-ref="828Copy">Copy</dfn> =</td></tr>
<tr><th id="3102">3102</th><td>        MIRBuilder</td></tr>
<tr><th id="3103">3103</th><td>            .buildInstr(TargetOpcode::COPY, {I.getOperand(<var>0</var>).getReg()}, {})</td></tr>
<tr><th id="3104">3104</th><td>            .addReg(TBL1.getReg(<var>0</var>), <var>0</var>, AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>);</td></tr>
<tr><th id="3105">3105</th><td>    RBI.constrainGenericRegister(Copy.getReg(<var>0</var>), AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>, MRI);</td></tr>
<tr><th id="3106">3106</th><td>    <a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3107">3107</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3108">3108</th><td>  }</td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td>  <i>// For TBL2 we need to emit a REG_SEQUENCE to tie together two consecutive</i></td></tr>
<tr><th id="3111">3111</th><td><i>  // Q registers for regalloc.</i></td></tr>
<tr><th id="3112">3112</th><td>  <em>auto</em> <dfn class="local col9 decl" id="829RegSeq" title='RegSeq' data-type='auto' data-ref="829RegSeq">RegSeq</dfn> = MIRBuilder</td></tr>
<tr><th id="3113">3113</th><td>                    .buildInstr(TargetOpcode::REG_SEQUENCE,</td></tr>
<tr><th id="3114">3114</th><td>                                {&amp;AArch64::<span class='error' title="no member named &apos;QQRegClass&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClass</span>}, {Src1Reg})</td></tr>
<tr><th id="3115">3115</th><td>                    .addImm(AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>)</td></tr>
<tr><th id="3116">3116</th><td>                    .addUse(Src2Reg)</td></tr>
<tr><th id="3117">3117</th><td>                    .addImm(AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>);</td></tr>
<tr><th id="3118">3118</th><td></td></tr>
<tr><th id="3119">3119</th><td>  <em>auto</em> <dfn class="local col0 decl" id="830TBL2" title='TBL2' data-type='auto' data-ref="830TBL2">TBL2</dfn> =</td></tr>
<tr><th id="3120">3120</th><td>      MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;TBLv16i8Two&apos; in namespace &apos;llvm::AArch64&apos;">TBLv16i8Two</span>, {I.getOperand(<var>0</var>).getReg()},</td></tr>
<tr><th id="3121">3121</th><td>                            {RegSeq, IndexLoad-&gt;getOperand(<var>0</var>).getReg()});</td></tr>
<tr><th id="3122">3122</th><td>  constrainSelectedInstRegOperands(*RegSeq, TII, TRI, RBI);</td></tr>
<tr><th id="3123">3123</th><td>  constrainSelectedInstRegOperands(*TBL2, TII, TRI, RBI);</td></tr>
<tr><th id="3124">3124</th><td>  <a class="local col6 ref" href="#806I" title='I' data-ref="806I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3125">3125</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td>}</td></tr>
<tr><th id="3127">3127</th><td></td></tr>
<tr><th id="3128">3128</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-type='llvm::MachineInstr * (anonymous namespace)::AArch64InstructionSelector::emitLaneInsert(Optional&lt;unsigned int&gt; DstReg, unsigned int SrcReg, unsigned int EltReg, unsigned int LaneIdx, const llvm::RegisterBank &amp; RB, llvm::MachineIRBuilder &amp; MIRBuilder) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</dfn>(</td></tr>
<tr><th id="3129">3129</th><td>    <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="831DstReg" title='DstReg' data-type='Optional&lt;unsigned int&gt;' data-ref="831DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="832SrcReg" title='SrcReg' data-type='unsigned int' data-ref="832SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="833EltReg" title='EltReg' data-type='unsigned int' data-ref="833EltReg">EltReg</dfn>,</td></tr>
<tr><th id="3130">3130</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="834LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="834LaneIdx">LaneIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="835RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="835RB">RB</dfn>,</td></tr>
<tr><th id="3131">3131</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="836MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="836MIRBuilder">MIRBuilder</dfn>) <em>const</em> {</td></tr>
<tr><th id="3132">3132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="837InsElt" title='InsElt' data-type='llvm::MachineInstr *' data-ref="837InsElt">InsElt</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3133">3133</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="838DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="838DstRC">DstRC</dfn> = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="3134">3134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="839MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="839MRI">MRI</dfn> = *<a class="local col6 ref" href="#836MIRBuilder" title='MIRBuilder' data-ref="836MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="3135">3135</th><td></td></tr>
<tr><th id="3136">3136</th><td>  <i>// Create a register to define with the insert if one wasn't passed in.</i></td></tr>
<tr><th id="3137">3137</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col1 ref" href="#831DstReg" title='DstReg' data-ref="831DstReg">DstReg</a>)</td></tr>
<tr><th id="3138">3138</th><td>    <a class="local col1 ref" href="#831DstReg" title='DstReg' data-ref="831DstReg">DstReg</a> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#838DstRC" title='DstRC' data-ref="838DstRC">DstRC</a>);</td></tr>
<tr><th id="3139">3139</th><td></td></tr>
<tr><th id="3140">3140</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="840EltSize" title='EltSize' data-type='unsigned int' data-ref="840EltSize">EltSize</dfn> = <a class="local col9 ref" href="#839MRI" title='MRI' data-ref="839MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#833EltReg" title='EltReg' data-ref="833EltReg">EltReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3141">3141</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="841Opc" title='Opc' data-type='unsigned int' data-ref="841Opc">Opc</dfn> = <a class="tu ref" href="#_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj" title='getInsertVecEltOpInfo' data-use='c' data-ref="_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj">getInsertVecEltOpInfo</a>(<a class="local col5 ref" href="#835RB" title='RB' data-ref="835RB">RB</a>, <a class="local col0 ref" href="#840EltSize" title='EltSize' data-ref="840EltSize">EltSize</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="3142">3142</th><td></td></tr>
<tr><th id="3143">3143</th><td>  <b>if</b> (RB.getID() == AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="3144">3144</th><td>    <em>auto</em> <dfn class="local col2 decl" id="842InsSub" title='InsSub' data-type='llvm::MachineInstr *' data-ref="842InsSub">InsSub</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col0 ref" href="#840EltSize" title='EltSize' data-ref="840EltSize">EltSize</a>, <a class="local col8 ref" href="#838DstRC" title='DstRC' data-ref="838DstRC">DstRC</a>, <a class="local col3 ref" href="#833EltReg" title='EltReg' data-ref="833EltReg">EltReg</a>, <span class='refarg'><a class="local col6 ref" href="#836MIRBuilder" title='MIRBuilder' data-ref="836MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3145">3145</th><td>    <a class="local col7 ref" href="#837InsElt" title='InsElt' data-ref="837InsElt">InsElt</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#836MIRBuilder" title='MIRBuilder' data-ref="836MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#841Opc" title='Opc' data-ref="841Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#831DstReg" title='DstReg' data-ref="831DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#832SrcReg" title='SrcReg' data-ref="832SrcReg">SrcReg</a>})</td></tr>
<tr><th id="3146">3146</th><td>                 .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#834LaneIdx" title='LaneIdx' data-ref="834LaneIdx">LaneIdx</a>)</td></tr>
<tr><th id="3147">3147</th><td>                 .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col2 ref" href="#842InsSub" title='InsSub' data-ref="842InsSub">InsSub</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3148">3148</th><td>                 .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3149">3149</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3150">3150</th><td>    <a class="local col7 ref" href="#837InsElt" title='InsElt' data-ref="837InsElt">InsElt</a> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#836MIRBuilder" title='MIRBuilder' data-ref="836MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col1 ref" href="#841Opc" title='Opc' data-ref="841Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col1 ref" href="#831DstReg" title='DstReg' data-ref="831DstReg">DstReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#832SrcReg" title='SrcReg' data-ref="832SrcReg">SrcReg</a>})</td></tr>
<tr><th id="3151">3151</th><td>                 .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#834LaneIdx" title='LaneIdx' data-ref="834LaneIdx">LaneIdx</a>)</td></tr>
<tr><th id="3152">3152</th><td>                 .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col3 ref" href="#833EltReg" title='EltReg' data-ref="833EltReg">EltReg</a>);</td></tr>
<tr><th id="3153">3153</th><td>  }</td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*InsElt, TII, TRI, RBI);</td></tr>
<tr><th id="3156">3156</th><td>  <b>return</b> <a class="local col7 ref" href="#837InsElt" title='InsElt' data-ref="837InsElt">InsElt</a>;</td></tr>
<tr><th id="3157">3157</th><td>}</td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectInsertElt' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectInsertElt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectInsertEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectInsertElt</dfn>(</td></tr>
<tr><th id="3160">3160</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="843I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="843I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="844MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="844MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3161">3161</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_INSERT_VECTOR_ELT) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_INSERT_VECTOR_ELT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3161, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>);</td></tr>
<tr><th id="3162">3162</th><td></td></tr>
<tr><th id="3163">3163</th><td>  <i>// Get information on the destination.</i></td></tr>
<tr><th id="3164">3164</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="845DstReg" title='DstReg' data-type='unsigned int' data-ref="845DstReg">DstReg</dfn> = <a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3165">3165</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="846DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="846DstTy">DstTy</dfn> = <a class="local col4 ref" href="#844MRI" title='MRI' data-ref="844MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#845DstReg" title='DstReg' data-ref="845DstReg">DstReg</a>);</td></tr>
<tr><th id="3166">3166</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="847VecSize" title='VecSize' data-type='unsigned int' data-ref="847VecSize">VecSize</dfn> = <a class="local col6 ref" href="#846DstTy" title='DstTy' data-ref="846DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3167">3167</th><td></td></tr>
<tr><th id="3168">3168</th><td>  <i>// Get information on the element we want to insert into the destination.</i></td></tr>
<tr><th id="3169">3169</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="848EltReg" title='EltReg' data-type='unsigned int' data-ref="848EltReg">EltReg</dfn> = <a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3170">3170</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="849EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="849EltTy">EltTy</dfn> = <a class="local col4 ref" href="#844MRI" title='MRI' data-ref="844MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#848EltReg" title='EltReg' data-ref="848EltReg">EltReg</a>);</td></tr>
<tr><th id="3171">3171</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="850EltSize" title='EltSize' data-type='unsigned int' data-ref="850EltSize">EltSize</dfn> = <a class="local col9 ref" href="#849EltTy" title='EltTy' data-ref="849EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3172">3172</th><td>  <b>if</b> (<a class="local col0 ref" href="#850EltSize" title='EltSize' data-ref="850EltSize">EltSize</a> &lt; <var>16</var> || <a class="local col0 ref" href="#850EltSize" title='EltSize' data-ref="850EltSize">EltSize</a> &gt; <var>64</var>)</td></tr>
<tr><th id="3173">3173</th><td>    <b>return</b> <b>false</b>; <i>// Don't support all element types yet.</i></td></tr>
<tr><th id="3174">3174</th><td></td></tr>
<tr><th id="3175">3175</th><td>  <i>// Find the definition of the index. Bail out if it's not defined by a</i></td></tr>
<tr><th id="3176">3176</th><td><i>  // G_CONSTANT.</i></td></tr>
<tr><th id="3177">3177</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="851IdxReg" title='IdxReg' data-type='unsigned int' data-ref="851IdxReg">IdxReg</dfn> = <a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3178">3178</th><td>  <em>auto</em> <dfn class="local col2 decl" id="852VRegAndVal" title='VRegAndVal' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="852VRegAndVal">VRegAndVal</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb">getConstantVRegValWithLookThrough</a>(<a class="local col1 ref" href="#851IdxReg" title='IdxReg' data-ref="851IdxReg">IdxReg</a>, <a class="local col4 ref" href="#844MRI" title='MRI' data-ref="844MRI">MRI</a>);</td></tr>
<tr><th id="3179">3179</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#852VRegAndVal" title='VRegAndVal' data-ref="852VRegAndVal">VRegAndVal</a>)</td></tr>
<tr><th id="3180">3180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3181">3181</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="853LaneIdx" title='LaneIdx' data-type='unsigned int' data-ref="853LaneIdx">LaneIdx</dfn> = <a class="local col2 ref" href="#852VRegAndVal" title='VRegAndVal' data-ref="852VRegAndVal">VRegAndVal</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value">Value</a>;</td></tr>
<tr><th id="3182">3182</th><td></td></tr>
<tr><th id="3183">3183</th><td>  <i>// Perform the lane insert.</i></td></tr>
<tr><th id="3184">3184</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="854SrcReg" title='SrcReg' data-type='unsigned int' data-ref="854SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3185">3185</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="855EltRB" title='EltRB' data-type='const llvm::RegisterBank &amp;' data-ref="855EltRB">EltRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(EltReg, MRI, TRI);</td></tr>
<tr><th id="3186">3186</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="856MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="856MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>);</td></tr>
<tr><th id="3187">3187</th><td></td></tr>
<tr><th id="3188">3188</th><td>  <b>if</b> (<a class="local col7 ref" href="#847VecSize" title='VecSize' data-ref="847VecSize">VecSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="3189">3189</th><td>    <i>// If the vector we're inserting into is smaller than 128 bits, widen it</i></td></tr>
<tr><th id="3190">3190</th><td><i>    // to 128 to do the insert.</i></td></tr>
<tr><th id="3191">3191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="857ScalarToVec" title='ScalarToVec' data-type='llvm::MachineInstr *' data-ref="857ScalarToVec">ScalarToVec</dfn> = emitScalarToVector(</td></tr>
<tr><th id="3192">3192</th><td>        VecSize, &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>, SrcReg, MIRBuilder);</td></tr>
<tr><th id="3193">3193</th><td>    <b>if</b> (!<a class="local col7 ref" href="#857ScalarToVec" title='ScalarToVec' data-ref="857ScalarToVec">ScalarToVec</a>)</td></tr>
<tr><th id="3194">3194</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3195">3195</th><td>    <a class="local col4 ref" href="#854SrcReg" title='SrcReg' data-ref="854SrcReg">SrcReg</a> = <a class="local col7 ref" href="#857ScalarToVec" title='ScalarToVec' data-ref="857ScalarToVec">ScalarToVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3196">3196</th><td>  }</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <i>// Create an insert into a new FPR128 register.</i></td></tr>
<tr><th id="3199">3199</th><td><i>  // Note that if our vector is already 128 bits, we end up emitting an extra</i></td></tr>
<tr><th id="3200">3200</th><td><i>  // register.</i></td></tr>
<tr><th id="3201">3201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="858InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="858InsMI">InsMI</dfn> =</td></tr>
<tr><th id="3202">3202</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>, <a class="local col4 ref" href="#854SrcReg" title='SrcReg' data-ref="854SrcReg">SrcReg</a>, <a class="local col8 ref" href="#848EltReg" title='EltReg' data-ref="848EltReg">EltReg</a>, <a class="local col3 ref" href="#853LaneIdx" title='LaneIdx' data-ref="853LaneIdx">LaneIdx</a>, <a class="local col5 ref" href="#855EltRB" title='EltRB' data-ref="855EltRB">EltRB</a>, <span class='refarg'><a class="local col6 ref" href="#856MIRBuilder" title='MIRBuilder' data-ref="856MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3203">3203</th><td></td></tr>
<tr><th id="3204">3204</th><td>  <b>if</b> (<a class="local col7 ref" href="#847VecSize" title='VecSize' data-ref="847VecSize">VecSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="3205">3205</th><td>    <i>// If we had to widen to perform the insert, then we have to demote back to</i></td></tr>
<tr><th id="3206">3206</th><td><i>    // the original size to get the result we want.</i></td></tr>
<tr><th id="3207">3207</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="859DemoteVec" title='DemoteVec' data-type='unsigned int' data-ref="859DemoteVec">DemoteVec</dfn> = <a class="local col8 ref" href="#858InsMI" title='InsMI' data-ref="858InsMI">InsMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3208">3208</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="860RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="860RC">RC</dfn> =</td></tr>
<tr><th id="3209">3209</th><td>        getMinClassForRegBank(*RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DemoteVec, MRI, TRI), VecSize);</td></tr>
<tr><th id="3210">3210</th><td>    <b>if</b> (RC != &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span> &amp;&amp; RC != &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>) {</td></tr>
<tr><th id="3211">3211</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported register class!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported register class!\n"</q>);</td></tr>
<tr><th id="3212">3212</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3213">3213</th><td>    }</td></tr>
<tr><th id="3214">3214</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="861SubReg" title='SubReg' data-type='unsigned int' data-ref="861SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3215">3215</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;getSubRegForClass&apos;">getSubRegForClass</span>(RC, TRI, SubReg))</td></tr>
<tr><th id="3216">3216</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3217">3217</th><td>    <b>if</b> (SubReg != AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span> &amp;&amp; SubReg != AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>) {</td></tr>
<tr><th id="3218">3218</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported destination size! (&quot; &lt;&lt; VecSize &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported destination size! ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#847VecSize" title='VecSize' data-ref="847VecSize">VecSize</a></td></tr>
<tr><th id="3219">3219</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3220">3220</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3221">3221</th><td>    }</td></tr>
<tr><th id="3222">3222</th><td>    <a class="local col6 ref" href="#856MIRBuilder" title='MIRBuilder' data-ref="856MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col5 ref" href="#845DstReg" title='DstReg' data-ref="845DstReg">DstReg</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3223">3223</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#859DemoteVec" title='DemoteVec' data-ref="859DemoteVec">DemoteVec</a>, <var>0</var>, <a class="local col1 ref" href="#861SubReg" title='SubReg' data-ref="861SubReg">SubReg</a>);</td></tr>
<tr><th id="3224">3224</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col5 ref" href="#845DstReg" title='DstReg' data-ref="845DstReg">DstReg</a>, *<a class="local col0 ref" href="#860RC" title='RC' data-ref="860RC">RC</a>, <span class='refarg'><a class="local col4 ref" href="#844MRI" title='MRI' data-ref="844MRI">MRI</a></span>);</td></tr>
<tr><th id="3225">3225</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3226">3226</th><td>    <i>// No widening needed.</i></td></tr>
<tr><th id="3227">3227</th><td>    <a class="local col8 ref" href="#858InsMI" title='InsMI' data-ref="858InsMI">InsMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#845DstReg" title='DstReg' data-ref="845DstReg">DstReg</a>);</td></tr>
<tr><th id="3228">3228</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*InsMI, TII, TRI, RBI);</td></tr>
<tr><th id="3229">3229</th><td>  }</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td>  <a class="local col3 ref" href="#843I" title='I' data-ref="843I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3232">3232</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3233">3233</th><td>}</td></tr>
<tr><th id="3234">3234</th><td></td></tr>
<tr><th id="3235">3235</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectBuildVector' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectBuildVector(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectBuildVector</dfn>(</td></tr>
<tr><th id="3236">3236</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="862I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="862I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="863MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="863MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3237">3237</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_BUILD_VECTOR) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_BUILD_VECTOR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3237, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>);</td></tr>
<tr><th id="3238">3238</th><td>  <i>// Until we port more of the optimized selections, for now just use a vector</i></td></tr>
<tr><th id="3239">3239</th><td><i>  // insert sequence.</i></td></tr>
<tr><th id="3240">3240</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="864DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="864DstTy">DstTy</dfn> = <a class="local col3 ref" href="#863MRI" title='MRI' data-ref="863MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3241">3241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="865EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="865EltTy">EltTy</dfn> = <a class="local col3 ref" href="#863MRI" title='MRI' data-ref="863MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3242">3242</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="866EltSize" title='EltSize' data-type='unsigned int' data-ref="866EltSize">EltSize</dfn> = <a class="local col5 ref" href="#865EltTy" title='EltTy' data-ref="865EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3243">3243</th><td>  <b>if</b> (<a class="local col6 ref" href="#866EltSize" title='EltSize' data-ref="866EltSize">EltSize</a> &lt; <var>16</var> || <a class="local col6 ref" href="#866EltSize" title='EltSize' data-ref="866EltSize">EltSize</a> &gt; <var>64</var>)</td></tr>
<tr><th id="3244">3244</th><td>    <b>return</b> <b>false</b>; <i>// Don't support all element types yet.</i></td></tr>
<tr><th id="3245">3245</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="867RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="867RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(I.getOperand(<var>1</var>).getReg(), MRI, TRI);</td></tr>
<tr><th id="3246">3246</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="868MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="868MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>);</td></tr>
<tr><th id="3247">3247</th><td></td></tr>
<tr><th id="3248">3248</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="869DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="869DstRC">DstRC</dfn> = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="3249">3249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="870ScalarToVec" title='ScalarToVec' data-type='llvm::MachineInstr *' data-ref="870ScalarToVec">ScalarToVec</dfn> =</td></tr>
<tr><th id="3250">3250</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitScalarToVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE">emitScalarToVector</a>(<a class="local col4 ref" href="#864DstTy" title='DstTy' data-ref="864DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col9 ref" href="#869DstRC" title='DstRC' data-ref="869DstRC">DstRC</a>,</td></tr>
<tr><th id="3251">3251</th><td>                         <a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col8 ref" href="#868MIRBuilder" title='MIRBuilder' data-ref="868MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3252">3252</th><td>  <b>if</b> (!<a class="local col0 ref" href="#870ScalarToVec" title='ScalarToVec' data-ref="870ScalarToVec">ScalarToVec</a>)</td></tr>
<tr><th id="3253">3253</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3254">3254</th><td></td></tr>
<tr><th id="3255">3255</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="871DstVec" title='DstVec' data-type='unsigned int' data-ref="871DstVec">DstVec</dfn> = <a class="local col0 ref" href="#870ScalarToVec" title='ScalarToVec' data-ref="870ScalarToVec">ScalarToVec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3256">3256</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="872DstSize" title='DstSize' data-type='unsigned int' data-ref="872DstSize">DstSize</dfn> = <a class="local col4 ref" href="#864DstTy" title='DstTy' data-ref="864DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>  <i>// Keep track of the last MI we inserted. Later on, we might be able to save</i></td></tr>
<tr><th id="3259">3259</th><td><i>  // a copy using it.</i></td></tr>
<tr><th id="3260">3260</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="873PrevMI" title='PrevMI' data-type='llvm::MachineInstr *' data-ref="873PrevMI">PrevMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3261">3261</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="874i" title='i' data-type='unsigned int' data-ref="874i">i</dfn> = <var>2</var>, <dfn class="local col5 decl" id="875e" title='e' data-type='unsigned int' data-ref="875e">e</dfn> = <a class="local col2 ref" href="#872DstSize" title='DstSize' data-ref="872DstSize">DstSize</a> / <a class="local col6 ref" href="#866EltSize" title='EltSize' data-ref="866EltSize">EltSize</a> + <var>1</var>; <a class="local col4 ref" href="#874i" title='i' data-ref="874i">i</a> &lt; <a class="local col5 ref" href="#875e" title='e' data-ref="875e">e</a>; ++<a class="local col4 ref" href="#874i" title='i' data-ref="874i">i</a>) {</td></tr>
<tr><th id="3262">3262</th><td>    <i>// Note that if we don't do a subregister copy, we can end up making an</i></td></tr>
<tr><th id="3263">3263</th><td><i>    // extra register.</i></td></tr>
<tr><th id="3264">3264</th><td>    <a class="local col3 ref" href="#873PrevMI" title='PrevMI' data-ref="873PrevMI">PrevMI</a> = &amp;*<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64InstructionSelector::emitLaneInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalIjEEjjjRKNS1_12RegisterBankERNS1_16MachineIRBuilderE">emitLaneInsert</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>, <a class="local col1 ref" href="#871DstVec" title='DstVec' data-ref="871DstVec">DstVec</a>, <a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#874i" title='i' data-ref="874i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#874i" title='i' data-ref="874i">i</a> - <var>1</var>, <a class="local col7 ref" href="#867RB" title='RB' data-ref="867RB">RB</a>,</td></tr>
<tr><th id="3265">3265</th><td>                              <span class='refarg'><a class="local col8 ref" href="#868MIRBuilder" title='MIRBuilder' data-ref="868MIRBuilder">MIRBuilder</a></span>);</td></tr>
<tr><th id="3266">3266</th><td>    <a class="local col1 ref" href="#871DstVec" title='DstVec' data-ref="871DstVec">DstVec</a> = <a class="local col3 ref" href="#873PrevMI" title='PrevMI' data-ref="873PrevMI">PrevMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3267">3267</th><td>  }</td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>  <i>// If DstTy's size in bits is less than 128, then emit a subregister copy</i></td></tr>
<tr><th id="3270">3270</th><td><i>  // from DstVec to the last register we've defined.</i></td></tr>
<tr><th id="3271">3271</th><td>  <b>if</b> (<a class="local col2 ref" href="#872DstSize" title='DstSize' data-ref="872DstSize">DstSize</a> &lt; <var>128</var>) {</td></tr>
<tr><th id="3272">3272</th><td>    <i>// Force this to be FPR using the destination vector.</i></td></tr>
<tr><th id="3273">3273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="876RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="876RC">RC</dfn> =</td></tr>
<tr><th id="3274">3274</th><td>        getMinClassForRegBank(*RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstVec, MRI, TRI), DstSize);</td></tr>
<tr><th id="3275">3275</th><td>    <b>if</b> (!<a class="local col6 ref" href="#876RC" title='RC' data-ref="876RC">RC</a>)</td></tr>
<tr><th id="3276">3276</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3277">3277</th><td>    <b>if</b> (RC != &amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span> &amp;&amp; RC != &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>) {</td></tr>
<tr><th id="3278">3278</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported register class!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported register class!\n"</q>);</td></tr>
<tr><th id="3279">3279</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3280">3280</th><td>    }</td></tr>
<tr><th id="3281">3281</th><td></td></tr>
<tr><th id="3282">3282</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="877SubReg" title='SubReg' data-type='unsigned int' data-ref="877SubReg">SubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3283">3283</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;getSubRegForClass&apos;">getSubRegForClass</span>(RC, TRI, SubReg))</td></tr>
<tr><th id="3284">3284</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3285">3285</th><td>    <b>if</b> (SubReg != AArch64::<span class='error' title="no member named &apos;ssub&apos; in namespace &apos;llvm::AArch64&apos;">ssub</span> &amp;&amp; SubReg != AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>) {</td></tr>
<tr><th id="3286">3286</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported destination size! (&quot; &lt;&lt; DstSize &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported destination size! ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#872DstSize" title='DstSize' data-ref="872DstSize">DstSize</a></td></tr>
<tr><th id="3287">3287</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3288">3288</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3289">3289</th><td>    }</td></tr>
<tr><th id="3290">3290</th><td></td></tr>
<tr><th id="3291">3291</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="878Reg" title='Reg' data-type='unsigned int' data-ref="878Reg">Reg</dfn> = <a class="local col3 ref" href="#863MRI" title='MRI' data-ref="863MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#876RC" title='RC' data-ref="876RC">RC</a>);</td></tr>
<tr><th id="3292">3292</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="879DstReg" title='DstReg' data-type='unsigned int' data-ref="879DstReg">DstReg</dfn> = <a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3293">3293</th><td></td></tr>
<tr><th id="3294">3294</th><td>    <a class="local col8 ref" href="#868MIRBuilder" title='MIRBuilder' data-ref="868MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col9 ref" href="#879DstReg" title='DstReg' data-ref="879DstReg">DstReg</a>}, <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>})</td></tr>
<tr><th id="3295">3295</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#871DstVec" title='DstVec' data-ref="871DstVec">DstVec</a>, <var>0</var>, <a class="local col7 ref" href="#877SubReg" title='SubReg' data-ref="877SubReg">SubReg</a>);</td></tr>
<tr><th id="3296">3296</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="880RegOp" title='RegOp' data-type='llvm::MachineOperand &amp;' data-ref="880RegOp">RegOp</dfn> = <a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3297">3297</th><td>    <a class="local col0 ref" href="#880RegOp" title='RegOp' data-ref="880RegOp">RegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#878Reg" title='Reg' data-ref="878Reg">Reg</a>);</td></tr>
<tr><th id="3298">3298</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64InstructionSelector::RBI" title='(anonymous namespace)::AArch64InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::AArch64InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#879DstReg" title='DstReg' data-ref="879DstReg">DstReg</a>, *<a class="local col6 ref" href="#876RC" title='RC' data-ref="876RC">RC</a>, <span class='refarg'><a class="local col3 ref" href="#863MRI" title='MRI' data-ref="863MRI">MRI</a></span>);</td></tr>
<tr><th id="3299">3299</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3300">3300</th><td>    <i>// We don't need a subregister copy. Save a copy by re-using the</i></td></tr>
<tr><th id="3301">3301</th><td><i>    // destination register on the final insert.</i></td></tr>
<tr><th id="3302">3302</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PrevMI &amp;&amp; &quot;PrevMI was null?&quot;) ? void (0) : __assert_fail (&quot;PrevMI &amp;&amp; \&quot;PrevMI was null?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3302, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#873PrevMI" title='PrevMI' data-ref="873PrevMI">PrevMI</a> &amp;&amp; <q>"PrevMI was null?"</q>);</td></tr>
<tr><th id="3303">3303</th><td>    <a class="local col3 ref" href="#873PrevMI" title='PrevMI' data-ref="873PrevMI">PrevMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3304">3304</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*PrevMI, TII, TRI, RBI);</td></tr>
<tr><th id="3305">3305</th><td>  }</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>  <a class="local col2 ref" href="#862I" title='I' data-ref="862I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3308">3308</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3309">3309</th><td>}</td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td><i class="doc" data-doc="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">/// Helper function to find an intrinsic ID on an a MachineInstr. Returns the</i></td></tr>
<tr><th id="3312">3312</th><td><i class="doc" data-doc="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">/// ID if it exists, and 0 otherwise.</i></td></tr>
<tr><th id="3313">3313</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-type='unsigned int findIntrinsicID(llvm::MachineInstr &amp; I)' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="881I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="881I">I</dfn>) {</td></tr>
<tr><th id="3314">3314</th><td>  <em>auto</em> <dfn class="local col2 decl" id="882IntrinOp" title='IntrinOp' data-type='llvm::MachineOperand *' data-ref="882IntrinOp">IntrinOp</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col1 ref" href="#881I" title='I' data-ref="881I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>(), [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="883Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="883Op">Op</dfn>) {</td></tr>
<tr><th id="3315">3315</th><td>    <b>return</b> <a class="local col3 ref" href="#883Op" title='Op' data-ref="883Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIntrinsicIDEv" title='llvm::MachineOperand::isIntrinsicID' data-ref="_ZNK4llvm14MachineOperand13isIntrinsicIDEv">isIntrinsicID</a>();</td></tr>
<tr><th id="3316">3316</th><td>  });</td></tr>
<tr><th id="3317">3317</th><td>  <b>if</b> (<a class="local col2 ref" href="#882IntrinOp" title='IntrinOp' data-ref="882IntrinOp">IntrinOp</a> == <a class="local col1 ref" href="#881I" title='I' data-ref="881I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>())</td></tr>
<tr><th id="3318">3318</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3319">3319</th><td>  <b>return</b> <a class="local col2 ref" href="#882IntrinOp" title='IntrinOp' data-ref="882IntrinOp">IntrinOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="3320">3320</th><td>}</td></tr>
<tr><th id="3321">3321</th><td></td></tr>
<tr><th id="3322">3322</th><td><i class="doc" data-doc="_ZL14getStlxrOpcodej">/// Helper function to emit the correct opcode for a llvm.aarch64.stlxr</i></td></tr>
<tr><th id="3323">3323</th><td><i class="doc" data-doc="_ZL14getStlxrOpcodej">/// intrinsic.</i></td></tr>
<tr><th id="3324">3324</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL14getStlxrOpcodej" title='getStlxrOpcode' data-type='unsigned int getStlxrOpcode(unsigned int NumBytesToStore)' data-ref="_ZL14getStlxrOpcodej">getStlxrOpcode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="884NumBytesToStore" title='NumBytesToStore' data-type='unsigned int' data-ref="884NumBytesToStore">NumBytesToStore</dfn>) {</td></tr>
<tr><th id="3325">3325</th><td>  <b>switch</b> (<a class="local col4 ref" href="#884NumBytesToStore" title='NumBytesToStore' data-ref="884NumBytesToStore">NumBytesToStore</a>) {</td></tr>
<tr><th id="3326">3326</th><td>  <i>// TODO: 1, 2, and 4 byte stores.</i></td></tr>
<tr><th id="3327">3327</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3328">3328</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STLXRX&apos; in namespace &apos;llvm::AArch64&apos;">STLXRX</span>;</td></tr>
<tr><th id="3329">3329</th><td>  <b>default</b>:</td></tr>
<tr><th id="3330">3330</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Unexpected number of bytes to store! (&quot; &lt;&lt; NumBytesToStore &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unexpected number of bytes to store! ("</q></td></tr>
<tr><th id="3331">3331</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#884NumBytesToStore" title='NumBytesToStore' data-ref="884NumBytesToStore">NumBytesToStore</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="3332">3332</th><td>    <b>break</b>;</td></tr>
<tr><th id="3333">3333</th><td>  }</td></tr>
<tr><th id="3334">3334</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3335">3335</th><td>}</td></tr>
<tr><th id="3336">3336</th><td></td></tr>
<tr><th id="3337">3337</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsicWithSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector30selectIntrinsicWithSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsicWithSideEffects</dfn>(</td></tr>
<tr><th id="3338">3338</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="885I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="885I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="886MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="886MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3339">3339</th><td>  <i>// Find the intrinsic ID.</i></td></tr>
<tr><th id="3340">3340</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="887IntrinID" title='IntrinID' data-type='unsigned int' data-ref="887IntrinID">IntrinID</dfn> = <a class="tu ref" href="#_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-use='c' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</a>(<span class='refarg'><a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a></span>);</td></tr>
<tr><th id="3341">3341</th><td>  <b>if</b> (!<a class="local col7 ref" href="#887IntrinID" title='IntrinID' data-ref="887IntrinID">IntrinID</a>)</td></tr>
<tr><th id="3342">3342</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3343">3343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="888MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="888MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>);</td></tr>
<tr><th id="3344">3344</th><td></td></tr>
<tr><th id="3345">3345</th><td>  <i>// Select the instruction.</i></td></tr>
<tr><th id="3346">3346</th><td>  <b>switch</b> (<a class="local col7 ref" href="#887IntrinID" title='IntrinID' data-ref="887IntrinID">IntrinID</a>) {</td></tr>
<tr><th id="3347">3347</th><td>  <b>default</b>:</td></tr>
<tr><th id="3348">3348</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3349">3349</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;trap&apos; in namespace &apos;llvm::Intrinsic&apos;">trap</span>:</td></tr>
<tr><th id="3350">3350</th><td>    MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;BRK&apos; in namespace &apos;llvm::AArch64&apos;">BRK</span>, {}, {}).addImm(<var>1</var>);</td></tr>
<tr><th id="3351">3351</th><td>    <b>break</b>;</td></tr>
<tr><th id="3352">3352</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_stlxr&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_stlxr</span>:</td></tr>
<tr><th id="3353">3353</th><td>    <em>unsigned</em> StatReg = I.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3354">3354</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBI.getSizeInBits(StatReg, MRI, TRI) == 32 &amp;&amp; &quot;Status register must be 32 bits!&quot;) ? void (0) : __assert_fail (&quot;RBI.getSizeInBits(StatReg, MRI, TRI) == 32 &amp;&amp; \&quot;Status register must be 32 bits!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3355, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBI.getSizeInBits(StatReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::AArch64RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>) == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="3355">3355</th><td>           <q>"Status register must be 32 bits!"</q>);</td></tr>
<tr><th id="3356">3356</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="889SrcReg" title='SrcReg' data-type='unsigned int' data-ref="889SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td>    <b>if</b> (RBI.getSizeInBits(SrcReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::AArch64RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>) != <var>64</var>) {</td></tr>
<tr><th id="3359">3359</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-isel&quot;)) { dbgs() &lt;&lt; &quot;Only support 64-bit sources right now.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Only support 64-bit sources right now.\n"</q>);</td></tr>
<tr><th id="3360">3360</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3361">3361</th><td>    }</td></tr>
<tr><th id="3362">3362</th><td></td></tr>
<tr><th id="3363">3363</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="890PtrReg" title='PtrReg' data-type='unsigned int' data-ref="890PtrReg">PtrReg</dfn> = <a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3364">3364</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(PtrReg).isPointer() &amp;&amp; &quot;Expected pointer operand&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(PtrReg).isPointer() &amp;&amp; \&quot;Expected pointer operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#886MRI" title='MRI' data-ref="886MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#890PtrReg" title='PtrReg' data-ref="890PtrReg">PtrReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp; <q>"Expected pointer operand"</q>);</td></tr>
<tr><th id="3365">3365</th><td></td></tr>
<tr><th id="3366">3366</th><td>    <i>// Expect only one memory operand.</i></td></tr>
<tr><th id="3367">3367</th><td>    <b>if</b> (!<a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="3368">3368</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3369">3369</th><td></td></tr>
<tr><th id="3370">3370</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="891MemOp" title='MemOp' data-type='const llvm::MachineMemOperand *' data-ref="891MemOp">MemOp</dfn> = *<a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3371">3371</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="892NumBytesToStore" title='NumBytesToStore' data-type='unsigned int' data-ref="892NumBytesToStore">NumBytesToStore</dfn> = <a class="local col1 ref" href="#891MemOp" title='MemOp' data-ref="891MemOp">MemOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3372">3372</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="893Opc" title='Opc' data-type='unsigned int' data-ref="893Opc">Opc</dfn> = <a class="tu ref" href="#_ZL14getStlxrOpcodej" title='getStlxrOpcode' data-use='c' data-ref="_ZL14getStlxrOpcodej">getStlxrOpcode</a>(<a class="local col2 ref" href="#892NumBytesToStore" title='NumBytesToStore' data-ref="892NumBytesToStore">NumBytesToStore</a>);</td></tr>
<tr><th id="3373">3373</th><td>    <b>if</b> (!<a class="local col3 ref" href="#893Opc" title='Opc' data-ref="893Opc">Opc</a>)</td></tr>
<tr><th id="3374">3374</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td>    <em>auto</em> <dfn class="local col4 decl" id="894StoreMI" title='StoreMI' data-type='llvm::MachineInstrBuilder' data-ref="894StoreMI">StoreMI</dfn> = <a class="local col8 ref" href="#888MIRBuilder" title='MIRBuilder' data-ref="888MIRBuilder">MIRBuilder</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col3 ref" href="#893Opc" title='Opc' data-ref="893Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col5 ref" href="#895StatReg" title='StatReg' data-ref="895StatReg">StatReg</a>}, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col9 ref" href="#889SrcReg" title='SrcReg' data-ref="889SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col0 ref" href="#890PtrReg" title='PtrReg' data-ref="890PtrReg">PtrReg</a>});</td></tr>
<tr><th id="3377">3377</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*StoreMI, TII, TRI, RBI);</td></tr>
<tr><th id="3378">3378</th><td>  }</td></tr>
<tr><th id="3379">3379</th><td></td></tr>
<tr><th id="3380">3380</th><td>  <a class="local col5 ref" href="#885I" title='I' data-ref="885I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3381">3381</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3382">3382</th><td>}</td></tr>
<tr><th id="3383">3383</th><td></td></tr>
<tr><th id="3384">3384</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::AArch64InstructionSelector::selectIntrinsic' data-type='bool (anonymous namespace)::AArch64InstructionSelector::selectIntrinsic(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectIntrinsic</dfn>(</td></tr>
<tr><th id="3385">3385</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="896I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="896I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="897MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="897MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3386">3386</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="898IntrinID" title='IntrinID' data-type='unsigned int' data-ref="898IntrinID">IntrinID</dfn> = <a class="tu ref" href="#_ZL15findIntrinsicIDRN4llvm12MachineInstrE" title='findIntrinsicID' data-use='c' data-ref="_ZL15findIntrinsicIDRN4llvm12MachineInstrE">findIntrinsicID</a>(<span class='refarg'><a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a></span>);</td></tr>
<tr><th id="3387">3387</th><td>  <b>if</b> (!<a class="local col8 ref" href="#898IntrinID" title='IntrinID' data-ref="898IntrinID">IntrinID</a>)</td></tr>
<tr><th id="3388">3388</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3389">3389</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="899MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="899MIRBuilder">MIRBuilder</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>);</td></tr>
<tr><th id="3390">3390</th><td></td></tr>
<tr><th id="3391">3391</th><td>  <b>switch</b> (<a class="local col8 ref" href="#898IntrinID" title='IntrinID' data-ref="898IntrinID">IntrinID</a>) {</td></tr>
<tr><th id="3392">3392</th><td>  <b>default</b>:</td></tr>
<tr><th id="3393">3393</th><td>    <b>break</b>;</td></tr>
<tr><th id="3394">3394</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;aarch64_crypto_sha1h&apos; in namespace &apos;llvm::Intrinsic&apos;">aarch64_crypto_sha1h</span>:</td></tr>
<tr><th id="3395">3395</th><td>    <em>unsigned</em> DstReg = I.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="3396">3396</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="900SrcReg" title='SrcReg' data-type='unsigned int' data-ref="900SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3397">3397</th><td></td></tr>
<tr><th id="3398">3398</th><td>    <i>// FIXME: Should this be an assert?</i></td></tr>
<tr><th id="3399">3399</th><td>    <b>if</b> (<a class="local col7 ref" href="#897MRI" title='MRI' data-ref="897MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#901DstReg" title='DstReg' data-ref="901DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> ||</td></tr>
<tr><th id="3400">3400</th><td>        <a class="local col7 ref" href="#897MRI" title='MRI' data-ref="897MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#900SrcReg" title='SrcReg' data-ref="900SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var>)</td></tr>
<tr><th id="3401">3401</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td>    <i>// The operation has to happen on FPRs. Set up some new FPR registers for</i></td></tr>
<tr><th id="3404">3404</th><td><i>    // the source and destination if they are on GPRs.</i></td></tr>
<tr><th id="3405">3405</th><td>    <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI)-&gt;getID() != AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="3406">3406</th><td>      SrcReg = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="3407">3407</th><td>      <a class="local col9 ref" href="#899MIRBuilder" title='MIRBuilder' data-ref="899MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej">{</a><a class="local col0 ref" href="#900SrcReg" title='SrcReg' data-ref="900SrcReg">SrcReg</a>}, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE">{</a><a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)});</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>      <i>// Make sure the copy ends up getting constrained properly.</i></td></tr>
<tr><th id="3410">3410</th><td>      RBI.constrainGenericRegister(I.getOperand(<var>2</var>).getReg(),</td></tr>
<tr><th id="3411">3411</th><td>                                   AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>, MRI);</td></tr>
<tr><th id="3412">3412</th><td>    }</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td>    <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI)-&gt;getID() != AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>)</td></tr>
<tr><th id="3415">3415</th><td>      DstReg = MRI.createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClass</span>);</td></tr>
<tr><th id="3416">3416</th><td></td></tr>
<tr><th id="3417">3417</th><td>    <i>// Actually insert the instruction.</i></td></tr>
<tr><th id="3418">3418</th><td>    <em>auto</em> <dfn class="local col2 decl" id="902SHA1Inst" title='SHA1Inst' data-type='auto' data-ref="902SHA1Inst">SHA1Inst</dfn> = MIRBuilder.buildInstr(AArch64::<span class='error' title="no member named &apos;SHA1Hrr&apos; in namespace &apos;llvm::AArch64&apos;">SHA1Hrr</span>, {DstReg}, {SrcReg});</td></tr>
<tr><th id="3419">3419</th><td>    constrainSelectedInstRegOperands(*SHA1Inst, TII, TRI, RBI);</td></tr>
<tr><th id="3420">3420</th><td></td></tr>
<tr><th id="3421">3421</th><td>    <i>// Did we create a new register for the destination?</i></td></tr>
<tr><th id="3422">3422</th><td>    <b>if</b> (<a class="local col1 ref" href="#901DstReg" title='DstReg' data-ref="901DstReg">DstReg</a> != <a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="3423">3423</th><td>      <i>// Yep. Copy the result of the instruction back into the original</i></td></tr>
<tr><th id="3424">3424</th><td><i>      // destination.</i></td></tr>
<tr><th id="3425">3425</th><td>      <a class="local col9 ref" href="#899MIRBuilder" title='MIRBuilder' data-ref="899MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE">{</a><a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej">{</a><a class="local col1 ref" href="#901DstReg" title='DstReg' data-ref="901DstReg">DstReg</a>});</td></tr>
<tr><th id="3426">3426</th><td>      RBI.constrainGenericRegister(I.getOperand(<var>0</var>).getReg(),</td></tr>
<tr><th id="3427">3427</th><td>                                   AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>, MRI);</td></tr>
<tr><th id="3428">3428</th><td>    }</td></tr>
<tr><th id="3429">3429</th><td></td></tr>
<tr><th id="3430">3430</th><td>    <a class="local col6 ref" href="#896I" title='I' data-ref="896I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3431">3431</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3432">3432</th><td>  }</td></tr>
<tr><th id="3433">3433</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3434">3434</th><td>}</td></tr>
<tr><th id="3435">3435</th><td></td></tr>
<tr><th id="3436">3436</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// SelectArithImmed - Select an immediate value that can be represented as</i></td></tr>
<tr><th id="3437">3437</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</i></td></tr>
<tr><th id="3438">3438</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">/// Val set to the 12-bit value and Shift set to the shifter operand.</i></td></tr>
<tr><th id="3439">3439</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3440">3440</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE" title='(anonymous namespace)::AArch64InstructionSelector::selectArithImmed' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectArithImmed(llvm::MachineOperand &amp; Root) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE">selectArithImmed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="903Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="903Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="3441">3441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="904MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="904MI">MI</dfn> = *<a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="3442">3442</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="905MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="905MBB">MBB</dfn> = *<a class="local col4 ref" href="#904MI" title='MI' data-ref="904MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3443">3443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="906MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="906MF">MF</dfn> = *<a class="local col5 ref" href="#905MBB" title='MBB' data-ref="905MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3444">3444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="907MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="907MRI">MRI</dfn> = <a class="local col6 ref" href="#906MF" title='MF' data-ref="906MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3445">3445</th><td></td></tr>
<tr><th id="3446">3446</th><td>  <i>// This function is called from the addsub_shifted_imm ComplexPattern,</i></td></tr>
<tr><th id="3447">3447</th><td><i>  // which lists [imm] as the list of opcode it's interested in, however</i></td></tr>
<tr><th id="3448">3448</th><td><i>  // we still need to check whether the operand is actually an immediate</i></td></tr>
<tr><th id="3449">3449</th><td><i>  // here because the ComplexPattern opcode list is only used in</i></td></tr>
<tr><th id="3450">3450</th><td><i>  // root-level opcode matching.</i></td></tr>
<tr><th id="3451">3451</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="908Immed" title='Immed' data-type='uint64_t' data-ref="908Immed">Immed</dfn>;</td></tr>
<tr><th id="3452">3452</th><td>  <b>if</b> (<a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3453">3453</th><td>    <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> = <a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3454">3454</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>())</td></tr>
<tr><th id="3455">3455</th><td>    <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> = <a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3456">3456</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="3457">3457</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="909Def" title='Def' data-type='llvm::MachineInstr *' data-ref="909Def">Def</dfn> = <a class="local col7 ref" href="#907MRI" title='MRI' data-ref="907MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#903Root" title='Root' data-ref="903Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3458">3458</th><td>    <b>if</b> (<a class="local col9 ref" href="#909Def" title='Def' data-ref="909Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="3459">3459</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3460">3460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="910Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="910Op1">Op1</dfn> = <a class="local col9 ref" href="#909Def" title='Def' data-ref="909Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3461">3461</th><td>    <b>if</b> (!<a class="local col0 ref" href="#910Op1" title='Op1' data-ref="910Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>() || <a class="local col0 ref" href="#910Op1" title='Op1' data-ref="910Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="3462">3462</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3463">3463</th><td>    <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> = <a class="local col0 ref" href="#910Op1" title='Op1' data-ref="910Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3464">3464</th><td>  } <b>else</b></td></tr>
<tr><th id="3465">3465</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3466">3466</th><td></td></tr>
<tr><th id="3467">3467</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="911ShiftAmt" title='ShiftAmt' data-type='unsigned int' data-ref="911ShiftAmt">ShiftAmt</dfn>;</td></tr>
<tr><th id="3468">3468</th><td></td></tr>
<tr><th id="3469">3469</th><td>  <b>if</b> (<a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> &gt;&gt; <var>12</var> == <var>0</var>) {</td></tr>
<tr><th id="3470">3470</th><td>    <a class="local col1 ref" href="#911ShiftAmt" title='ShiftAmt' data-ref="911ShiftAmt">ShiftAmt</a> = <var>0</var>;</td></tr>
<tr><th id="3471">3471</th><td>  } <b>else</b> <b>if</b> ((<a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> &amp; <var>0xfff</var>) == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> &gt;&gt; <var>24</var> == <var>0</var>) {</td></tr>
<tr><th id="3472">3472</th><td>    <a class="local col1 ref" href="#911ShiftAmt" title='ShiftAmt' data-ref="911ShiftAmt">ShiftAmt</a> = <var>12</var>;</td></tr>
<tr><th id="3473">3473</th><td>    <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> = <a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a> &gt;&gt; <var>12</var>;</td></tr>
<tr><th id="3474">3474</th><td>  } <b>else</b></td></tr>
<tr><th id="3475">3475</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3476">3476</th><td></td></tr>
<tr><th id="3477">3477</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="912ShVal" title='ShVal' data-type='unsigned int' data-ref="912ShVal">ShVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <a class="local col1 ref" href="#911ShiftAmt" title='ShiftAmt' data-ref="911ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="3478">3478</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3479">3479</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="913MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="913MIB">MIB</dfn>) { <a class="local col3 ref" href="#913MIB" title='MIB' data-ref="913MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#908Immed" title='Immed' data-ref="908Immed">Immed</a>); },</td></tr>
<tr><th id="3480">3480</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="914MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="914MIB">MIB</dfn>) { <a class="local col4 ref" href="#914MIB" title='MIB' data-ref="914MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#912ShVal" title='ShVal' data-ref="912ShVal">ShVal</a>); },</td></tr>
<tr><th id="3481">3481</th><td>  }};</td></tr>
<tr><th id="3482">3482</th><td>}</td></tr>
<tr><th id="3483">3483</th><td></td></tr>
<tr><th id="3484">3484</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// Select a "register plus unscaled signed 9-bit immediate" address.  This</i></td></tr>
<tr><th id="3485">3485</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// should only match when there is an offset that is not valid for a scaled</i></td></tr>
<tr><th id="3486">3486</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// immediate addressing mode.  The "Size" argument is the size in bytes of the</i></td></tr>
<tr><th id="3487">3487</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// memory reference, which is needed here to know what is valid for a scaled</i></td></tr>
<tr><th id="3488">3488</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">/// immediate.</i></td></tr>
<tr><th id="3489">3489</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3490">3490</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="915Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="915Root">Root</dfn>,</td></tr>
<tr><th id="3491">3491</th><td>                                                   <em>unsigned</em> <dfn class="local col6 decl" id="916Size" title='Size' data-type='unsigned int' data-ref="916Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="3492">3492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="917MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="917MRI">MRI</dfn> =</td></tr>
<tr><th id="3493">3493</th><td>      <a class="local col5 ref" href="#915Root" title='Root' data-ref="915Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3494">3494</th><td></td></tr>
<tr><th id="3495">3495</th><td>  <b>if</b> (!<a class="local col5 ref" href="#915Root" title='Root' data-ref="915Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3496">3496</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3497">3497</th><td></td></tr>
<tr><th id="3498">3498</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</a>(<a class="local col5 ref" href="#915Root" title='Root' data-ref="915Root">Root</a>, <a class="local col7 ref" href="#917MRI" title='MRI' data-ref="917MRI">MRI</a>))</td></tr>
<tr><th id="3499">3499</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3500">3500</th><td></td></tr>
<tr><th id="3501">3501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="918RootDef" title='RootDef' data-type='llvm::MachineInstr *' data-ref="918RootDef">RootDef</dfn> = <a class="local col7 ref" href="#917MRI" title='MRI' data-ref="917MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#915Root" title='Root' data-ref="915Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3502">3502</th><td>  <b>if</b> (!<a class="local col8 ref" href="#918RootDef" title='RootDef' data-ref="918RootDef">RootDef</a>)</td></tr>
<tr><th id="3503">3503</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3504">3504</th><td></td></tr>
<tr><th id="3505">3505</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="919OffImm" title='OffImm' data-type='llvm::MachineOperand &amp;' data-ref="919OffImm">OffImm</dfn> = <a class="local col8 ref" href="#918RootDef" title='RootDef' data-ref="918RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3506">3506</th><td>  <b>if</b> (!<a class="local col9 ref" href="#919OffImm" title='OffImm' data-ref="919OffImm">OffImm</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3507">3507</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3508">3508</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="920RHS" title='RHS' data-type='llvm::MachineInstr *' data-ref="920RHS">RHS</dfn> = <a class="local col7 ref" href="#917MRI" title='MRI' data-ref="917MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#919OffImm" title='OffImm' data-ref="919OffImm">OffImm</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3509">3509</th><td>  <b>if</b> (!<a class="local col0 ref" href="#920RHS" title='RHS' data-ref="920RHS">RHS</a> || <a class="local col0 ref" href="#920RHS" title='RHS' data-ref="920RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="3510">3510</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3511">3511</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="921RHSC" title='RHSC' data-type='int64_t' data-ref="921RHSC">RHSC</dfn>;</td></tr>
<tr><th id="3512">3512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="922RHSOp1" title='RHSOp1' data-type='llvm::MachineOperand &amp;' data-ref="922RHSOp1">RHSOp1</dfn> = <a class="local col0 ref" href="#920RHS" title='RHS' data-ref="920RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3513">3513</th><td>  <b>if</b> (!<a class="local col2 ref" href="#922RHSOp1" title='RHSOp1' data-ref="922RHSOp1">RHSOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>() || <a class="local col2 ref" href="#922RHSOp1" title='RHSOp1' data-ref="922RHSOp1">RHSOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="3514">3514</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3515">3515</th><td>  <a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> = <a class="local col2 ref" href="#922RHSOp1" title='RHSOp1' data-ref="922RHSOp1">RHSOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td>  <i>// If the offset is valid as a scaled immediate, don't match here.</i></td></tr>
<tr><th id="3518">3518</th><td>  <b>if</b> ((<a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> &amp; (<a class="local col6 ref" href="#916Size" title='Size' data-ref="916Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col6 ref" href="#916Size" title='Size' data-ref="916Size">Size</a>)))</td></tr>
<tr><th id="3519">3519</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3520">3520</th><td>  <b>if</b> (<a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> &gt;= -<var>256</var> &amp;&amp; <a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a> &lt; <var>256</var>) {</td></tr>
<tr><th id="3521">3521</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="923Base" title='Base' data-type='llvm::MachineOperand &amp;' data-ref="923Base">Base</dfn> = <a class="local col8 ref" href="#918RootDef" title='RootDef' data-ref="918RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3522">3522</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3523">3523</th><td>        <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="924MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="924MIB">MIB</dfn>) { <a class="local col4 ref" href="#924MIB" title='MIB' data-ref="924MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#923Base" title='Base' data-ref="923Base">Base</a>); },</td></tr>
<tr><th id="3524">3524</th><td>        <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="925MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="925MIB">MIB</dfn>) { <a class="local col5 ref" href="#925MIB" title='MIB' data-ref="925MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#921RHSC" title='RHSC' data-ref="921RHSC">RHSC</a>); },</td></tr>
<tr><th id="3525">3525</th><td>    }};</td></tr>
<tr><th id="3526">3526</th><td>  }</td></tr>
<tr><th id="3527">3527</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3528">3528</th><td>}</td></tr>
<tr><th id="3529">3529</th><td></td></tr>
<tr><th id="3530">3530</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// Select a "register plus scaled unsigned 12-bit immediate" address.  The</i></td></tr>
<tr><th id="3531">3531</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// "Size" argument is the size in bytes of the memory reference, which</i></td></tr>
<tr><th id="3532">3532</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">/// determines the scale.</i></td></tr>
<tr><th id="3533">3533</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="3534">3534</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed' data-type='InstructionSelector::ComplexRendererFns (anonymous namespace)::AArch64InstructionSelector::selectAddrModeIndexed(llvm::MachineOperand &amp; Root, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj">selectAddrModeIndexed</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="926Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="926Root">Root</dfn>,</td></tr>
<tr><th id="3535">3535</th><td>                                                  <em>unsigned</em> <dfn class="local col7 decl" id="927Size" title='Size' data-type='unsigned int' data-ref="927Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="3536">3536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="928MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="928MRI">MRI</dfn> =</td></tr>
<tr><th id="3537">3537</th><td>      <a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3538">3538</th><td></td></tr>
<tr><th id="3539">3539</th><td>  <b>if</b> (!<a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3540">3540</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3541">3541</th><td></td></tr>
<tr><th id="3542">3542</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="929RootDef" title='RootDef' data-type='llvm::MachineInstr *' data-ref="929RootDef">RootDef</dfn> = <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3543">3543</th><td>  <b>if</b> (!<a class="local col9 ref" href="#929RootDef" title='RootDef' data-ref="929RootDef">RootDef</a>)</td></tr>
<tr><th id="3544">3544</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3545">3545</th><td></td></tr>
<tr><th id="3546">3546</th><td>  <b>if</b> (<a class="local col9 ref" href="#929RootDef" title='RootDef' data-ref="929RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="3547">3547</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3548">3548</th><td>        <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="930MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="930MIB">MIB</dfn>) { <a class="local col0 ref" href="#930MIB" title='MIB' data-ref="930MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#929RootDef" title='RootDef' data-ref="929RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); },</td></tr>
<tr><th id="3549">3549</th><td>        <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="931MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="931MIB">MIB</dfn>) { <a class="local col1 ref" href="#931MIB" title='MIB' data-ref="931MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },</td></tr>
<tr><th id="3550">3550</th><td>    }};</td></tr>
<tr><th id="3551">3551</th><td>  }</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</a>(<a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a>, <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI">MRI</a>)) {</td></tr>
<tr><th id="3554">3554</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="932LHS" title='LHS' data-type='llvm::MachineOperand &amp;' data-ref="932LHS">LHS</dfn> = <a class="local col9 ref" href="#929RootDef" title='RootDef' data-ref="929RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3555">3555</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="933RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="933RHS">RHS</dfn> = <a class="local col9 ref" href="#929RootDef" title='RootDef' data-ref="929RootDef">RootDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3556">3556</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="934LHSDef" title='LHSDef' data-type='llvm::MachineInstr *' data-ref="934LHSDef">LHSDef</dfn> = <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#932LHS" title='LHS' data-ref="932LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3557">3557</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="935RHSDef" title='RHSDef' data-type='llvm::MachineInstr *' data-ref="935RHSDef">RHSDef</dfn> = <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#933RHS" title='RHS' data-ref="933RHS">RHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3558">3558</th><td>    <b>if</b> (<a class="local col4 ref" href="#934LHSDef" title='LHSDef' data-ref="934LHSDef">LHSDef</a> &amp;&amp; <a class="local col5 ref" href="#935RHSDef" title='RHSDef' data-ref="935RHSDef">RHSDef</a>) {</td></tr>
<tr><th id="3559">3559</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="936RHSC" title='RHSC' data-type='int64_t' data-ref="936RHSC">RHSC</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col5 ref" href="#935RHSDef" title='RHSDef' data-ref="935RHSDef">RHSDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3560">3560</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="937Scale" title='Scale' data-type='unsigned int' data-ref="937Scale">Scale</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col7 ref" href="#927Size" title='Size' data-ref="927Size">Size</a>);</td></tr>
<tr><th id="3561">3561</th><td>      <b>if</b> ((<a class="local col6 ref" href="#936RHSC" title='RHSC' data-ref="936RHSC">RHSC</a> &amp; (<a class="local col7 ref" href="#927Size" title='Size' data-ref="927Size">Size</a> - <var>1</var>)) == <var>0</var> &amp;&amp; <a class="local col6 ref" href="#936RHSC" title='RHSC' data-ref="936RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col6 ref" href="#936RHSC" title='RHSC' data-ref="936RHSC">RHSC</a> &lt; (<var>0x1000</var> &lt;&lt; <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale">Scale</a>)) {</td></tr>
<tr><th id="3562">3562</th><td>        <b>if</b> (<a class="local col4 ref" href="#934LHSDef" title='LHSDef' data-ref="934LHSDef">LHSDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="3563">3563</th><td>          <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3564">3564</th><td>              <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="938MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="938MIB">MIB</dfn>) { <a class="local col8 ref" href="#938MIB" title='MIB' data-ref="938MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#934LHSDef" title='LHSDef' data-ref="934LHSDef">LHSDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); },</td></tr>
<tr><th id="3565">3565</th><td>              <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="939MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="939MIB">MIB</dfn>) { <a class="local col9 ref" href="#939MIB" title='MIB' data-ref="939MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#936RHSC" title='RHSC' data-ref="936RHSC">RHSC</a> &gt;&gt; <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale">Scale</a>); },</td></tr>
<tr><th id="3566">3566</th><td>          }};</td></tr>
<tr><th id="3567">3567</th><td></td></tr>
<tr><th id="3568">3568</th><td>        <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3569">3569</th><td>            <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="940MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="940MIB">MIB</dfn>) { <a class="local col0 ref" href="#940MIB" title='MIB' data-ref="940MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#932LHS" title='LHS' data-ref="932LHS">LHS</a>); },</td></tr>
<tr><th id="3570">3570</th><td>            <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="941MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="941MIB">MIB</dfn>) { <a class="local col1 ref" href="#941MIB" title='MIB' data-ref="941MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#936RHSC" title='RHSC' data-ref="936RHSC">RHSC</a> &gt;&gt; <a class="local col7 ref" href="#937Scale" title='Scale' data-ref="937Scale">Scale</a>); },</td></tr>
<tr><th id="3571">3571</th><td>        }};</td></tr>
<tr><th id="3572">3572</th><td>      }</td></tr>
<tr><th id="3573">3573</th><td>    }</td></tr>
<tr><th id="3574">3574</th><td>  }</td></tr>
<tr><th id="3575">3575</th><td></td></tr>
<tr><th id="3576">3576</th><td>  <i>// Before falling back to our general case, check if the unscaled</i></td></tr>
<tr><th id="3577">3577</th><td><i>  // instructions can handle this. If so, that's preferable.</i></td></tr>
<tr><th id="3578">3578</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj" title='(anonymous namespace)::AArch64InstructionSelector::selectAddrModeUnscaled' data-use='c' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj">selectAddrModeUnscaled</a>(<span class='refarg'><a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a></span>, <a class="local col7 ref" href="#927Size" title='Size' data-ref="927Size">Size</a>).<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="3579">3579</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="3582">3582</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="942MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="942MIB">MIB</dfn>) { <a class="local col2 ref" href="#942MIB" title='MIB' data-ref="942MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#926Root" title='Root' data-ref="926Root">Root</a>); },</td></tr>
<tr><th id="3583">3583</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="943MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="943MIB">MIB</dfn>) { <a class="local col3 ref" href="#943MIB" title='MIB' data-ref="943MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); },</td></tr>
<tr><th id="3584">3584</th><td>  }};</td></tr>
<tr><th id="3585">3585</th><td>}</td></tr>
<tr><th id="3586">3586</th><td></td></tr>
<tr><th id="3587">3587</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::AArch64InstructionSelector::renderTruncImm' data-type='void (anonymous namespace)::AArch64InstructionSelector::renderTruncImm(llvm::MachineInstrBuilder &amp; MIB, const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderTruncImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="944MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="944MIB">MIB</dfn>,</td></tr>
<tr><th id="3588">3588</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="945MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="945MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3589">3589</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="946MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="946MRI">MRI</dfn> = <a class="local col5 ref" href="#945MI" title='MI' data-ref="945MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3590">3590</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; &quot;Expected G_CONSTANT&quot;) ? void (0) : __assert_fail (&quot;MI.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; \&quot;Expected G_CONSTANT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3590, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#945MI" title='MI' data-ref="945MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a> &amp;&amp; <q>"Expected G_CONSTANT"</q>);</td></tr>
<tr><th id="3591">3591</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <dfn class="local col7 decl" id="947CstVal" title='CstVal' data-type='Optional&lt;int64_t&gt;' data-ref="947CstVal">CstVal</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col5 ref" href="#945MI" title='MI' data-ref="945MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#946MRI" title='MRI' data-ref="946MRI">MRI</a>);</td></tr>
<tr><th id="3592">3592</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CstVal &amp;&amp; &quot;Expected constant value&quot;) ? void (0) : __assert_fail (&quot;CstVal &amp;&amp; \&quot;Expected constant value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp&quot;, 3592, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#947CstVal" title='CstVal' data-ref="947CstVal">CstVal</a> &amp;&amp; <q>"Expected constant value"</q>);</td></tr>
<tr><th id="3593">3593</th><td>  <a class="local col4 ref" href="#944MIB" title='MIB' data-ref="944MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#947CstVal" title='CstVal' data-ref="947CstVal">CstVal</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="3594">3594</th><td>}</td></tr>
<tr><th id="3595">3595</th><td></td></tr>
<tr><th id="3596">3596</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="3597">3597</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *</td></tr>
<tr><th id="3598">3598</th><td><dfn class="decl def" id="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE" title='llvm::createAArch64InstructionSelector' data-ref="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE">createAArch64InstructionSelector</dfn>(<em>const</em> <a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine">AArch64TargetMachine</a> &amp;<dfn class="local col8 decl" id="948TM" title='TM' data-type='const llvm::AArch64TargetMachine &amp;' data-ref="948TM">TM</dfn>,</td></tr>
<tr><th id="3599">3599</th><td>                                 <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col9 decl" id="949Subtarget" title='Subtarget' data-type='llvm::AArch64Subtarget &amp;' data-ref="949Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="3600">3600</th><td>                                 <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="950RBI" title='RBI' data-type='llvm::AArch64RegisterBankInfo &amp;' data-ref="950RBI">RBI</dfn>) {</td></tr>
<tr><th id="3601">3601</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64InstructionSelector" title='(anonymous namespace)::AArch64InstructionSelector' data-ref="(anonymousnamespace)::AArch64InstructionSelector">AArch64InstructionSelector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE" title='(anonymous namespace)::AArch64InstructionSelector::AArch64InstructionSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE">(</a><a class="local col8 ref" href="#948TM" title='TM' data-ref="948TM">TM</a>, <a class="local col9 ref" href="#949Subtarget" title='Subtarget' data-ref="949Subtarget">Subtarget</a>, <a class="local col0 ref" href="#950RBI" title='RBI' data-ref="950RBI">RBI</a>);</td></tr>
<tr><th id="3602">3602</th><td>}</td></tr>
<tr><th id="3603">3603</th><td>}</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
