abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 3774543686
maxLevel = 2
n283 is replaced by n281 with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit appNtk/c1908_1_0_756_37.3.blif
time = 7854399 us
--------------- round 2 ---------------
seed = 3592486808
maxLevel = 2
n220 is replaced by n206 with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit appNtk/c1908_2_0_754_37.3.blif
time = 13507199 us
--------------- round 3 ---------------
seed = 286431437
maxLevel = 2
n129 is replaced by n213 with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit appNtk/c1908_3_0_752_37.3.blif
time = 19053542 us
--------------- round 4 ---------------
seed = 3051139609
maxLevel = 2
n187 is replaced by n194 with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit appNtk/c1908_4_0_750_37.3.blif
time = 24302663 us
--------------- round 5 ---------------
seed = 888396756
maxLevel = 2
n253 is replaced by n248 with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit appNtk/c1908_5_0_748_37.3.blif
time = 29416377 us
--------------- round 6 ---------------
seed = 4246967188
maxLevel = 2
n271 is replaced by n265 with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit appNtk/c1908_6_0_746_37.3.blif
time = 34617210 us
--------------- round 7 ---------------
seed = 4042423553
maxLevel = 2
n269 is replaced by n265 with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit appNtk/c1908_7_0_744_37.3.blif
time = 39788574 us
--------------- round 8 ---------------
seed = 3227164
maxLevel = 2
n226 is replaced by n230 with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit appNtk/c1908_8_0_742_37.3.blif
time = 45475623 us
--------------- round 9 ---------------
seed = 3538477510
maxLevel = 2
n273 is replaced by n127 with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit appNtk/c1908_9_0_741_37.3.blif
time = 50651984 us
--------------- round 10 ---------------
seed = 2036320052
maxLevel = 2
n286 is replaced by n224 with estimated error 0.00013
error = 0.00013
area = 738
delay = 37.3
#gates = 280
output circuit appNtk/c1908_10_0.00013_738_37.3.blif
time = 55850788 us
--------------- round 11 ---------------
seed = 1588438325
maxLevel = 2
n267 is replaced by one with estimated error 8e-05
error = 0.00175
area = 731
delay = 37.3
#gates = 278
output circuit appNtk/c1908_11_0.00175_731_37.3.blif
time = 60832144 us
--------------- round 12 ---------------
seed = 2666546959
maxLevel = 2
n288 is replaced by n246 with estimated error 0.0018
error = 0.0018
area = 728
delay = 37.3
#gates = 277
output circuit appNtk/c1908_12_0.0018_728_37.3.blif
time = 66024608 us
--------------- round 13 ---------------
seed = 1869670229
maxLevel = 2
n287 is replaced by zero with estimated error 0.00209
error = 0.00209
area = 725
delay = 37.3
#gates = 276
output circuit appNtk/c1908_13_0.00209_725_37.3.blif
time = 71114372 us
--------------- round 14 ---------------
seed = 2236365679
maxLevel = 2
n289 is replaced by one with estimated error 0.00313
error = 0.00313
area = 718
delay = 37.3
#gates = 274
output circuit appNtk/c1908_14_0.00313_718_37.3.blif
time = 75925726 us
--------------- round 15 ---------------
seed = 4168784925
maxLevel = 2
n180 is replaced by n265 with estimated error 0.00333
error = 0.00333
area = 715
delay = 37.3
#gates = 273
output circuit appNtk/c1908_15_0.00333_715_37.3.blif
time = 80904570 us
--------------- round 16 ---------------
seed = 880610057
maxLevel = 2
n278 is replaced by zero with estimated error 0.00417
error = 0.00417
area = 708
delay = 37.3
#gates = 270
output circuit appNtk/c1908_16_0.00417_708_37.3.blif
time = 86085147 us
--------------- round 17 ---------------
seed = 767701022
maxLevel = 2
n280 is replaced by n238 with estimated error 0.00424
error = 0.00424
area = 705
delay = 37.3
#gates = 269
output circuit appNtk/c1908_17_0.00424_705_37.3.blif
time = 90910157 us
--------------- round 18 ---------------
seed = 427762624
maxLevel = 2
n290 is replaced by n272 with estimated error 0.00895
error = 0.00895
area = 679
delay = 37.3
#gates = 261
output circuit appNtk/c1908_18_0.00895_679_37.3.blif
time = 95353138 us
--------------- round 19 ---------------
seed = 544182713
maxLevel = 2
n239 is replaced by one with estimated error 0.01109
error = 0.01109
area = 673
delay = 37.3
#gates = 259
output circuit appNtk/c1908_19_0.01109_673_37.3.blif
time = 99716459 us
--------------- round 20 ---------------
seed = 4097817713
maxLevel = 2
n241 is replaced by n137 with inverter with estimated error 0.01069
error = 0.01069
area = 669
delay = 37.3
#gates = 258
output circuit appNtk/c1908_20_0.01069_669_37.3.blif
time = 104343651 us
--------------- round 21 ---------------
seed = 1180725514
maxLevel = 2
n217 is replaced by one with estimated error 0.01209
error = 0.01209
area = 661
delay = 37.3
#gates = 255
output circuit appNtk/c1908_21_0.01209_661_37.3.blif
time = 108421794 us
--------------- round 22 ---------------
seed = 3244928457
maxLevel = 2
n219 is replaced by n74 with inverter with estimated error 0.01229
error = 0.01229
area = 657
delay = 37.3
#gates = 254
output circuit appNtk/c1908_22_0.01229_657_37.3.blif
time = 112702188 us
--------------- round 23 ---------------
seed = 670173428
maxLevel = 2
n262 is replaced by one with estimated error 0.01335
error = 0.01335
area = 651
delay = 37.3
#gates = 252
output circuit appNtk/c1908_23_0.01335_651_37.3.blif
time = 117077418 us
--------------- round 24 ---------------
seed = 675237307
maxLevel = 2
n264 is replaced by n64 with inverter with estimated error 0.0138
error = 0.0138
area = 647
delay = 37.3
#gates = 251
output circuit appNtk/c1908_24_0.0138_647_37.3.blif
time = 121579071 us
--------------- round 25 ---------------
seed = 1553240039
maxLevel = 2
n202 is replaced by one with estimated error 0.01524
error = 0.01524
area = 641
delay = 37.3
#gates = 249
output circuit appNtk/c1908_25_0.01524_641_37.3.blif
time = 125661373 us
--------------- round 26 ---------------
seed = 605128276
maxLevel = 2
n204 is replaced by n65 with inverter with estimated error 0.01606
error = 0.01606
area = 637
delay = 37.3
#gates = 248
output circuit appNtk/c1908_26_0.01606_637_37.3.blif
time = 129866005 us
--------------- round 27 ---------------
seed = 2522801246
maxLevel = 2
n243 is replaced by one with estimated error 0.01686
error = 0.01686
area = 628
delay = 37.3
#gates = 245
output circuit appNtk/c1908_27_0.01686_628_37.3.blif
time = 134146238 us
--------------- round 28 ---------------
seed = 1367392918
maxLevel = 2
n245 is replaced by n114 with inverter with estimated error 0.0177
error = 0.0177
area = 624
delay = 37.3
#gates = 244
output circuit appNtk/c1908_28_0.0177_624_37.3.blif
time = 137699580 us
--------------- round 29 ---------------
seed = 797351251
maxLevel = 2
n235 is replaced by one with estimated error 0.01853
error = 0.01853
area = 618
delay = 37.3
#gates = 242
output circuit appNtk/c1908_29_0.01853_618_37.3.blif
time = 141660087 us
--------------- round 30 ---------------
seed = 4230730874
maxLevel = 2
n237 is replaced by n90 with inverter with estimated error 0.01828
error = 0.01828
area = 614
delay = 37.3
#gates = 241
output circuit appNtk/c1908_30_0.01828_614_37.3.blif
time = 145184955 us
--------------- round 31 ---------------
seed = 2769133524
maxLevel = 2
n182 is replaced by one with estimated error 0.02035
error = 0.02035
area = 608
delay = 37.3
#gates = 239
output circuit appNtk/c1908_31_0.02035_608_37.3.blif
time = 148778195 us
--------------- round 32 ---------------
seed = 3952828423
maxLevel = 2
n184 is replaced by n101 with inverter with estimated error 0.02055
error = 0.02055
area = 604
delay = 37.3
#gates = 238
output circuit appNtk/c1908_32_0.02055_604_37.3.blif
time = 152431277 us
--------------- round 33 ---------------
seed = 1698146244
maxLevel = 2
n258 is replaced by one with estimated error 0.02191
error = 0.02191
area = 597
delay = 37.3
#gates = 235
output circuit appNtk/c1908_33_0.02191_597_37.3.blif
time = 156188854 us
--------------- round 34 ---------------
seed = 2927312193
maxLevel = 2
n214 is replaced by n178 with estimated error 0.02164
error = 0.02164
area = 596
delay = 37.3
#gates = 234
output circuit appNtk/c1908_34_0.02164_596_37.3.blif
time = 159676272 us
--------------- round 35 ---------------
seed = 1887423242
maxLevel = 2
n260 is replaced by n69 with inverter with estimated error 0.02222
error = 0.02222
area = 592
delay = 37.3
#gates = 233
output circuit appNtk/c1908_35_0.02222_592_37.3.blif
time = 162832750 us
--------------- round 36 ---------------
seed = 1036513162
maxLevel = 2
n209 is replaced by n155 with estimated error 0.02347
error = 0.02347
area = 585
delay = 37.3
#gates = 230
output circuit appNtk/c1908_36_0.02347_585_37.3.blif
time = 166001815 us
--------------- round 37 ---------------
seed = 1759715347
maxLevel = 2
n345 is replaced by n105 with inverter with estimated error 0.026
error = 0.026
area = 573
delay = 34.4
#gates = 226
output circuit appNtk/c1908_37_0.026_573_34.4.blif
time = 169003375 us
--------------- round 38 ---------------
seed = 1146975510
maxLevel = 2
n322 is replaced by one with estimated error 0.026
error = 0.026
area = 570
delay = 34.4
#gates = 225
output circuit appNtk/c1908_38_0.026_570_34.4.blif
time = 171904669 us
--------------- round 39 ---------------
seed = 604792336
maxLevel = 2
n310 is replaced by n302 with estimated error 0.02653
error = 0.02653
area = 567
delay = 34.4
#gates = 224
output circuit appNtk/c1908_39_0.02653_567_34.4.blif
time = 175064895 us
--------------- round 40 ---------------
seed = 4219854586
maxLevel = 2
n301 is replaced by n291 with estimated error 0.02681
error = 0.02681
area = 564
delay = 32.7
#gates = 223
output circuit appNtk/c1908_40_0.02681_564_32.7.blif
time = 178197343 us
--------------- round 41 ---------------
seed = 4104199740
maxLevel = 2
n304 is replaced by n291 with estimated error 0.02621
error = 0.02621
area = 563
delay = 32.7
#gates = 222
output circuit appNtk/c1908_41_0.02621_563_32.7.blif
time = 181171017 us
--------------- round 42 ---------------
seed = 1518714741
maxLevel = 2
n211 is replaced by n111 with estimated error 0.02708
error = 0.02708
area = 561
delay = 32.7
#gates = 221
output circuit appNtk/c1908_42_0.02708_561_32.7.blif
time = 184067376 us
--------------- round 43 ---------------
seed = 515050041
maxLevel = 2
n210 is replaced by one with estimated error 0.02642
error = 0.02642
area = 557
delay = 32.7
#gates = 220
output circuit appNtk/c1908_43_0.02642_557_32.7.blif
time = 187101605 us
--------------- round 44 ---------------
seed = 3726175396
maxLevel = 2
n212 is replaced by G128 with estimated error 0.02704
error = 0.02704
area = 554
delay = 32.7
#gates = 219
output circuit appNtk/c1908_44_0.02704_554_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 190141508 us
--------------- round 45 ---------------
seed = 2391757660
maxLevel = 2
n221 is replaced by one with estimated error 0.02839
error = 0.02839
area = 545
delay = 32.7
#gates = 216
output circuit appNtk/c1908_45_0.02839_545_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 193093307 us
--------------- round 46 ---------------
seed = 1719708146
maxLevel = 2
n294 is replaced by zero with estimated error 0.02779
error = 0.02779
area = 541
delay = 32.7
#gates = 215
output circuit appNtk/c1908_46_0.02779_541_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 195708117 us
--------------- round 47 ---------------
seed = 881023986
maxLevel = 2
n223 is replaced by n73 with inverter with estimated error 0.02819
error = 0.02819
area = 537
delay = 32.7
#gates = 214
output circuit appNtk/c1908_47_0.02819_537_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 198326462 us
--------------- round 48 ---------------
seed = 3350142720
maxLevel = 2
n318 is replaced by one with estimated error 0.02832
error = 0.02832
area = 534
delay = 32.7
#gates = 213
output circuit appNtk/c1908_48_0.02832_534_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 200956683 us
--------------- round 49 ---------------
seed = 2756576476
maxLevel = 2
n302 is replaced by n314 with estimated error 0.02983
error = 0.02983
area = 531
delay = 32.7
#gates = 212
output circuit appNtk/c1908_49_0.02983_531_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 203603545 us
--------------- round 50 ---------------
seed = 3074107091
maxLevel = 2
n296 is replaced by n254 with inverter with estimated error 0.02933
error = 0.02933
area = 525
delay = 31.5
#gates = 211
output circuit appNtk/c1908_50_0.02933_525_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 206107993 us
--------------- round 51 ---------------
seed = 3306098051
maxLevel = 2
n252 is replaced by G131 with estimated error 0.02983
error = 0.02983
area = 516
delay = 31.5
#gates = 208
output circuit appNtk/c1908_51_0.02983_516_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 208579675 us
--------------- round 52 ---------------
seed = 568170992
maxLevel = 2
exceed error bound
