<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5210reg.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210reg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5210</a>/<a href='ar5210reg.h.html'>ar5210reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2004 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5210reg.h,v 1.3 2014/08/03 19:14:24 wiz Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5210REG_H">_DEV_ATH_AR5210REG_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5210REG_H" data-ref="_M/_DEV_ATH_AR5210REG_H">_DEV_ATH_AR5210REG_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Register definitions for the Atheros AR5210/5110 MAC/Basedband</i></td></tr>
<tr><th id="24">24</th><td><i> * Processor for IEEE 802.11a 5-GHz Wireless LANs.</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/PCI_VENDOR_ATHEROS">PCI_VENDOR_ATHEROS</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/PCI_VENDOR_ATHEROS" data-ref="_M/PCI_VENDOR_ATHEROS">PCI_VENDOR_ATHEROS</dfn>		0x168c</u></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="27">endif</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/PCI_PRODUCT_ATHEROS_AR5210" data-ref="_M/PCI_PRODUCT_ATHEROS_AR5210">PCI_PRODUCT_ATHEROS_AR5210</dfn>	0x0007</u></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/PCI_PRODUCT_ATHEROS_AR5210_OLD" data-ref="_M/PCI_PRODUCT_ATHEROS_AR5210_OLD">PCI_PRODUCT_ATHEROS_AR5210_OLD</dfn>	0x0004</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* DMA Registers */</i></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/AR_TXDP0" data-ref="_M/AR_TXDP0">AR_TXDP0</dfn>	0x0000		/* TX queue pointer 0 register */</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/AR_TXDP1" data-ref="_M/AR_TXDP1">AR_TXDP1</dfn>	0x0004		/* TX queue pointer 1 register */</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_CR" data-ref="_M/AR_CR">AR_CR</dfn>		0x0008		/* Command register */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_RXDP" data-ref="_M/AR_RXDP">AR_RXDP</dfn>		0x000c		/* RX queue descriptor ptr register */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG" data-ref="_M/AR_CFG">AR_CFG</dfn>		0x0014		/* Configuration and status register */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR" data-ref="_M/AR_ISR">AR_ISR</dfn>		0x001c		/* Interrupt status register */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR" data-ref="_M/AR_IMR">AR_IMR</dfn>		0x0020		/* Interrupt mask register */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_IER" data-ref="_M/AR_IER">AR_IER</dfn>		0x0024		/* Interrupt global enable register */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR" data-ref="_M/AR_BCR">AR_BCR</dfn>		0x0028		/* Beacon control register */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR" data-ref="_M/AR_BSR">AR_BSR</dfn>		0x002c		/* Beacon status register */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG" data-ref="_M/AR_TXCFG">AR_TXCFG</dfn>	0x0030		/* TX configuration register */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG" data-ref="_M/AR_RXCFG">AR_RXCFG</dfn>	0x0034		/* RX configuration register */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC" data-ref="_M/AR_MIBC">AR_MIBC</dfn>		0x0040		/* MIB control register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_TOPS" data-ref="_M/AR_TOPS">AR_TOPS</dfn>		0x0044		/* Timeout prescale register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR_RXNOFRM" data-ref="_M/AR_RXNOFRM">AR_RXNOFRM</dfn>	0x0048		/* RX no frame timeout register */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_TXNOFRM" data-ref="_M/AR_TXNOFRM">AR_TXNOFRM</dfn>	0x004c		/* TX no frame timeout register */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_RPGTO" data-ref="_M/AR_RPGTO">AR_RPGTO</dfn>	0x0050		/* RX frame gap timeout register */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_RFCNT" data-ref="_M/AR_RFCNT">AR_RFCNT</dfn>	0x0054		/* RX frame count limit register */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC" data-ref="_M/AR_MISC">AR_MISC</dfn>		0x0058		/* Misc control and status register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_RC" data-ref="_M/AR_RC">AR_RC</dfn>		0x4000		/* Reset control */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR" data-ref="_M/AR_SCR">AR_SCR</dfn>		0x4004		/* Sleep control */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND" data-ref="_M/AR_INTPEND">AR_INTPEND</dfn>	0x4008		/* Interrupt pending */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR" data-ref="_M/AR_SFR">AR_SFR</dfn>		0x400c		/* Force sleep */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG" data-ref="_M/AR_PCICFG">AR_PCICFG</dfn>	0x4010		/* PCI configuration */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR" data-ref="_M/AR_GPIOCR">AR_GPIOCR</dfn>	0x4014		/* GPIO configuration */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODO" data-ref="_M/AR_GPIODO">AR_GPIODO</dfn>	0x4018		/* GPIO data output */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIODI" data-ref="_M/AR_GPIODI">AR_GPIODI</dfn>	0x401c		/* GPIO data input */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV" data-ref="_M/AR_SREV">AR_SREV</dfn>		0x4020		/* Silicon revision */</u></td></tr>
<tr><th id="62">62</th><td><i>/* EEPROM Access Registers */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_AIR_BASE" data-ref="_M/AR_EP_AIR_BASE">AR_EP_AIR_BASE</dfn>	0x6000		/* EEPROM access initiation regs base */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_AIR" data-ref="_M/AR_EP_AIR">AR_EP_AIR</dfn>(n)	(AR_EP_AIR_BASE + (n)*4)</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_RDATA" data-ref="_M/AR_EP_RDATA">AR_EP_RDATA</dfn>	0x6800		/* EEPROM read data register */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA" data-ref="_M/AR_EP_STA">AR_EP_STA</dfn>	0x6c00		/* EEPROM access status register */</u></td></tr>
<tr><th id="67">67</th><td><i>/* PCU Registers */</i></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID0" data-ref="_M/AR_STA_ID0">AR_STA_ID0</dfn>	0x8000		/* Lower 32bits of MAC address */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1" data-ref="_M/AR_STA_ID1">AR_STA_ID1</dfn>	0x8004		/* Upper 16bits of MAC address */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID0" data-ref="_M/AR_BSS_ID0">AR_BSS_ID0</dfn>	0x8008		/* Lower 32bits of BSSID */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1" data-ref="_M/AR_BSS_ID1">AR_BSS_ID1</dfn>	0x800c		/* Upper 16bits of BSSID */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_SLOT_TIME" data-ref="_M/AR_SLOT_TIME">AR_SLOT_TIME</dfn>	0x8010		/* Length of a back-off */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT" data-ref="_M/AR_TIME_OUT">AR_TIME_OUT</dfn>	0x8014		/* Timeout to wait for ACK and CTS */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR" data-ref="_M/AR_RSSI_THR">AR_RSSI_THR</dfn>	0x8018		/* Beacon RSSI warning threshold */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT" data-ref="_M/AR_RETRY_LMT">AR_RETRY_LMT</dfn>	0x801c		/* Short and long frame retry limit */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC" data-ref="_M/AR_USEC">AR_USEC</dfn>		0x8020		/* Transmit latency */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON" data-ref="_M/AR_BEACON">AR_BEACON</dfn>	0x8024		/* Beacon control */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_PERIOD" data-ref="_M/AR_CFP_PERIOD">AR_CFP_PERIOD</dfn>	0x8028		/* CFP period */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER0" data-ref="_M/AR_TIMER0">AR_TIMER0</dfn>	0x802c		/* Next beacon time */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER1" data-ref="_M/AR_TIMER1">AR_TIMER1</dfn>	0x8030		/* Next DMA beacon alert time */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER2" data-ref="_M/AR_TIMER2">AR_TIMER2</dfn>	0x8034		/* Next software beacon alert time */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER3" data-ref="_M/AR_TIMER3">AR_TIMER3</dfn>	0x8038		/* Next ATIM window time */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS0" data-ref="_M/AR_IFS0">AR_IFS0</dfn>		0x8040		/* Protocol timers */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1" data-ref="_M/AR_IFS1">AR_IFS1</dfn>		0x8044		/* Protocol time and control */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_CFP_DUR" data-ref="_M/AR_CFP_DUR">AR_CFP_DUR</dfn>	0x8048		/* Maximum CFP duration */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER" data-ref="_M/AR_RX_FILTER">AR_RX_FILTER</dfn>	0x804c		/* Receive filter */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL0" data-ref="_M/AR_MCAST_FIL0">AR_MCAST_FIL0</dfn>	0x8050		/* Lower 32bits of mcast filter mask */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_MCAST_FIL1" data-ref="_M/AR_MCAST_FIL1">AR_MCAST_FIL1</dfn>	0x8054		/* Upper 16bits of mcast filter mask */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_TX_MASK0" data-ref="_M/AR_TX_MASK0">AR_TX_MASK0</dfn>	0x8058		/* Lower 32bits of TX mask */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_TX_MASK1" data-ref="_M/AR_TX_MASK1">AR_TX_MASK1</dfn>	0x805c		/* Upper 16bits of TX mask */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR_CLR_TMASK" data-ref="_M/AR_CLR_TMASK">AR_CLR_TMASK</dfn>	0x8060		/* Clear TX mask */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_TRIG_LEV" data-ref="_M/AR_TRIG_LEV">AR_TRIG_LEV</dfn>	0x8064		/* Minimum FIFO fill level before TX */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</dfn>	0x8068		/* PCU control */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_L32" data-ref="_M/AR_TSF_L32">AR_TSF_L32</dfn>	0x806c		/* Lower 32bits of local clock */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AR_TSF_U32" data-ref="_M/AR_TSF_U32">AR_TSF_U32</dfn>	0x8070		/* Upper 32bits of local clock */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_LAST_TSTP" data-ref="_M/AR_LAST_TSTP">AR_LAST_TSTP</dfn>	0x8080		/* Lower 32bits of last beacon tstamp */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_CNT" data-ref="_M/AR_RETRY_CNT">AR_RETRY_CNT</dfn>	0x8084		/* Current short or long retry cnt */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_BACKOFF" data-ref="_M/AR_BACKOFF">AR_BACKOFF</dfn>	0x8088		/* Back-off status */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_NAV" data-ref="_M/AR_NAV">AR_NAV</dfn>		0x808c		/* Current NAV value */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_OK" data-ref="_M/AR_RTS_OK">AR_RTS_OK</dfn>	0x8090		/* RTS success counter */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/AR_RTS_FAIL" data-ref="_M/AR_RTS_FAIL">AR_RTS_FAIL</dfn>	0x8094		/* RTS failure counter */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_ACK_FAIL" data-ref="_M/AR_ACK_FAIL">AR_ACK_FAIL</dfn>	0x8098		/* ACK failure counter */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_FCS_FAIL" data-ref="_M/AR_FCS_FAIL">AR_FCS_FAIL</dfn>	0x809c		/* FCS failure counter */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_CNT" data-ref="_M/AR_BEACON_CNT">AR_BEACON_CNT</dfn>	0x80a0		/* Valid beacon counter */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_0" data-ref="_M/AR_KEYTABLE_0">AR_KEYTABLE_0</dfn>	0x9000		/* Encryption key table */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE" data-ref="_M/AR_KEYTABLE">AR_KEYTABLE</dfn>(n)	(AR_KEYTABLE_0 + ((n)*32))</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_TXE0" data-ref="_M/AR_CR_TXE0">AR_CR_TXE0</dfn>		0x00000001	/* TX queue 0 enable */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_TXE1" data-ref="_M/AR_CR_TXE1">AR_CR_TXE1</dfn>		0x00000002	/* TX queue 1 enable */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXE" data-ref="_M/AR_CR_RXE">AR_CR_RXE</dfn>		0x00000004	/* RX enable */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_TXD0" data-ref="_M/AR_CR_TXD0">AR_CR_TXD0</dfn>		0x00000008	/* TX queue 0 disable */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_TXD1" data-ref="_M/AR_CR_TXD1">AR_CR_TXD1</dfn>		0x00000010	/* TX queue 1 disable */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_RXD" data-ref="_M/AR_CR_RXD">AR_CR_RXD</dfn>		0x00000020	/* RX disable */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_SWI" data-ref="_M/AR_CR_SWI">AR_CR_SWI</dfn>		0x00000040	/* software interrupt */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/AR_CR_BITS" data-ref="_M/AR_CR_BITS">AR_CR_BITS</dfn> \</u></td></tr>
<tr><th id="116">116</th><td><u>	"\20\1TXE0\2TXE1\3RXE\4TXD0\5TXD1\6RXD\7SWI"</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTD" data-ref="_M/AR_CFG_SWTD">AR_CFG_SWTD</dfn>		0x00000001	/* BE for TX desc */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWTB" data-ref="_M/AR_CFG_SWTB">AR_CFG_SWTB</dfn>		0x00000002	/* BE for TX data */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRD" data-ref="_M/AR_CFG_SWRD">AR_CFG_SWRD</dfn>		0x00000004	/* BE for RX desc */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRB" data-ref="_M/AR_CFG_SWRB">AR_CFG_SWRB</dfn>		0x00000008	/* BE for RX data */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_SWRG" data-ref="_M/AR_CFG_SWRG">AR_CFG_SWRG</dfn>		0x00000010	/* BE for registers */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_EEBS" data-ref="_M/AR_CFG_EEBS">AR_CFG_EEBS</dfn>		0x00000200	/* EEPROM busy */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_TXCNT" data-ref="_M/AR_CFG_TXCNT">AR_CFG_TXCNT</dfn>		0x00007800	/* number of TX desc in Q */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_TXCNT_S" data-ref="_M/AR_CFG_TXCNT_S">AR_CFG_TXCNT_S</dfn>		11</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_TXFSTAT" data-ref="_M/AR_CFG_TXFSTAT">AR_CFG_TXFSTAT</dfn>		0x00008000	/* TX DMA status */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_TXFSTRT" data-ref="_M/AR_CFG_TXFSTRT">AR_CFG_TXFSTRT</dfn>		0x00010000	/* re-enable TX DMA */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_CFG_BITS" data-ref="_M/AR_CFG_BITS">AR_CFG_BITS</dfn> \</u></td></tr>
<tr><th id="129">129</th><td><u>	"\20\1SWTD\2SWTB\3SWRD\4SWRB\5SWRG\14EEBS\17TXFSTAT\20TXFSTRT"</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXOK_INT" data-ref="_M/AR_ISR_RXOK_INT">AR_ISR_RXOK_INT</dfn>		0x00000001	/* RX frame OK */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXDESC_INT" data-ref="_M/AR_ISR_RXDESC_INT">AR_ISR_RXDESC_INT</dfn>	0x00000002	/* RX intr request */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXERR_INT" data-ref="_M/AR_ISR_RXERR_INT">AR_ISR_RXERR_INT</dfn>	0x00000004	/* RX error */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXNOFRM_INT" data-ref="_M/AR_ISR_RXNOFRM_INT">AR_ISR_RXNOFRM_INT</dfn>	0x00000008	/* no frame received */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXEOL_INT" data-ref="_M/AR_ISR_RXEOL_INT">AR_ISR_RXEOL_INT</dfn>	0x00000010	/* RX desc empty */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXORN_INT" data-ref="_M/AR_ISR_RXORN_INT">AR_ISR_RXORN_INT</dfn>	0x00000020	/* RX fifo overrun */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXOK_INT" data-ref="_M/AR_ISR_TXOK_INT">AR_ISR_TXOK_INT</dfn>		0x00000040	/* TX frame OK */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXDESC_INT" data-ref="_M/AR_ISR_TXDESC_INT">AR_ISR_TXDESC_INT</dfn>	0x00000080	/* TX intr request */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXERR_INT" data-ref="_M/AR_ISR_TXERR_INT">AR_ISR_TXERR_INT</dfn>	0x00000100	/* TX error */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXNOFRM_INT" data-ref="_M/AR_ISR_TXNOFRM_INT">AR_ISR_TXNOFRM_INT</dfn>	0x00000200	/* no frame transmitted */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXEOL_INT" data-ref="_M/AR_ISR_TXEOL_INT">AR_ISR_TXEOL_INT</dfn>	0x00000400	/* TX desc empty */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXURN_INT" data-ref="_M/AR_ISR_TXURN_INT">AR_ISR_TXURN_INT</dfn>	0x00000800	/* TX fifo underrun */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_MIB_INT" data-ref="_M/AR_ISR_MIB_INT">AR_ISR_MIB_INT</dfn>		0x00001000	/* MIB interrupt */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWI_INT" data-ref="_M/AR_ISR_SWI_INT">AR_ISR_SWI_INT</dfn>		0x00002000	/* software interrupt */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXPHY_INT" data-ref="_M/AR_ISR_RXPHY_INT">AR_ISR_RXPHY_INT</dfn>	0x00004000	/* PHY RX error */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXKCM_INT" data-ref="_M/AR_ISR_RXKCM_INT">AR_ISR_RXKCM_INT</dfn>	0x00008000	/* Key cache miss */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SWBA_INT" data-ref="_M/AR_ISR_SWBA_INT">AR_ISR_SWBA_INT</dfn>		0x00010000	/* software beacon alert */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BRSSI_INT" data-ref="_M/AR_ISR_BRSSI_INT">AR_ISR_BRSSI_INT</dfn>	0x00020000	/* beacon threshold */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BMISS_INT" data-ref="_M/AR_ISR_BMISS_INT">AR_ISR_BMISS_INT</dfn>	0x00040000	/* beacon missed */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_MCABT_INT" data-ref="_M/AR_ISR_MCABT_INT">AR_ISR_MCABT_INT</dfn>	0x00100000	/* master cycle abort */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_SSERR_INT" data-ref="_M/AR_ISR_SSERR_INT">AR_ISR_SSERR_INT</dfn>	0x00200000	/* SERR on PCI */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_DPERR_INT" data-ref="_M/AR_ISR_DPERR_INT">AR_ISR_DPERR_INT</dfn>	0x00400000	/* Parity error on PCI */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_GPIO_INT" data-ref="_M/AR_ISR_GPIO_INT">AR_ISR_GPIO_INT</dfn>		0x01000000	/* GPIO interrupt */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_BITS" data-ref="_M/AR_ISR_BITS">AR_ISR_BITS</dfn> \</u></td></tr>
<tr><th id="155">155</th><td><u>	"\20\1RXOK\2RXDESC\3RXERR\4RXNOFM\5RXEOL\6RXORN\7TXOK\10TXDESC"\</u></td></tr>
<tr><th id="156">156</th><td><u>	"\11TXERR\12TXNOFRM\13TXEOL\14TXURN\15MIB\16SWI\17RXPHY\20RXKCM"\</u></td></tr>
<tr><th id="157">157</th><td><u>	"\21SWBA\22BRSSI\23BMISS\24MCABT\25SSERR\26DPERR\27GPIO"</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXOK_INT" data-ref="_M/AR_IMR_RXOK_INT">AR_IMR_RXOK_INT</dfn>		0x00000001	/* RX frame OK */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXDESC_INT" data-ref="_M/AR_IMR_RXDESC_INT">AR_IMR_RXDESC_INT</dfn>	0x00000002	/* RX intr request */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXERR_INT" data-ref="_M/AR_IMR_RXERR_INT">AR_IMR_RXERR_INT</dfn>	0x00000004	/* RX error */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXNOFRM_INT" data-ref="_M/AR_IMR_RXNOFRM_INT">AR_IMR_RXNOFRM_INT</dfn>	0x00000008	/* no frame received */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXEOL_INT" data-ref="_M/AR_IMR_RXEOL_INT">AR_IMR_RXEOL_INT</dfn>	0x00000010	/* RX desc empty */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXORN_INT" data-ref="_M/AR_IMR_RXORN_INT">AR_IMR_RXORN_INT</dfn>	0x00000020	/* RX fifo overrun */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXOK_INT" data-ref="_M/AR_IMR_TXOK_INT">AR_IMR_TXOK_INT</dfn>		0x00000040	/* TX frame OK */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXDESC_INT" data-ref="_M/AR_IMR_TXDESC_INT">AR_IMR_TXDESC_INT</dfn>	0x00000080	/* TX intr request */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXERR_INT" data-ref="_M/AR_IMR_TXERR_INT">AR_IMR_TXERR_INT</dfn>	0x00000100	/* TX error */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXNOFRM_INT" data-ref="_M/AR_IMR_TXNOFRM_INT">AR_IMR_TXNOFRM_INT</dfn>	0x00000200	/* no frame transmitted */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXEOL_INT" data-ref="_M/AR_IMR_TXEOL_INT">AR_IMR_TXEOL_INT</dfn>	0x00000400	/* TX desc empty */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXURN_INT" data-ref="_M/AR_IMR_TXURN_INT">AR_IMR_TXURN_INT</dfn>	0x00000800	/* TX fifo underrun */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_MIB_INT" data-ref="_M/AR_IMR_MIB_INT">AR_IMR_MIB_INT</dfn>		0x00001000	/* MIB interrupt */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWI_INT" data-ref="_M/AR_IMR_SWI_INT">AR_IMR_SWI_INT</dfn>		0x00002000	/* software interrupt */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXPHY_INT" data-ref="_M/AR_IMR_RXPHY_INT">AR_IMR_RXPHY_INT</dfn>	0x00004000	/* PHY RX error */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXKCM_INT" data-ref="_M/AR_IMR_RXKCM_INT">AR_IMR_RXKCM_INT</dfn>	0x00008000	/* Key cache miss */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SWBA_INT" data-ref="_M/AR_IMR_SWBA_INT">AR_IMR_SWBA_INT</dfn>		0x00010000	/* software beacon alert */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BRSSI_INT" data-ref="_M/AR_IMR_BRSSI_INT">AR_IMR_BRSSI_INT</dfn>	0x00020000	/* beacon threshold */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BMISS_INT" data-ref="_M/AR_IMR_BMISS_INT">AR_IMR_BMISS_INT</dfn>	0x00040000	/* beacon missed */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_MCABT_INT" data-ref="_M/AR_IMR_MCABT_INT">AR_IMR_MCABT_INT</dfn>	0x00100000	/* master cycle abort */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_SSERR_INT" data-ref="_M/AR_IMR_SSERR_INT">AR_IMR_SSERR_INT</dfn>	0x00200000	/* SERR on PCI */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_DPERR_INT" data-ref="_M/AR_IMR_DPERR_INT">AR_IMR_DPERR_INT</dfn>	0x00400000	/* Parity error on PCI */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_GPIO_INT" data-ref="_M/AR_IMR_GPIO_INT">AR_IMR_GPIO_INT</dfn>		0x01000000	/* GPIO interrupt */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_BITS" data-ref="_M/AR_IMR_BITS">AR_IMR_BITS</dfn>	AR_ISR_BITS</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_DISABLE" data-ref="_M/AR_IER_DISABLE">AR_IER_DISABLE</dfn>		0x00000000	/* pseudo-flag */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_ENABLE" data-ref="_M/AR_IER_ENABLE">AR_IER_ENABLE</dfn>		0x00000001	/* global interrupt enable */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AR_IER_BITS" data-ref="_M/AR_IER_BITS">AR_IER_BITS</dfn>	"\20\1ENABLE"</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_BCMD" data-ref="_M/AR_BCR_BCMD">AR_BCR_BCMD</dfn>		0x00000001	/* ad hoc beacon mode */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_BDMAE" data-ref="_M/AR_BCR_BDMAE">AR_BCR_BDMAE</dfn>		0x00000002	/* beacon DMA enable */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_TQ1FV" data-ref="_M/AR_BCR_TQ1FV">AR_BCR_TQ1FV</dfn>		0x00000004	/* use TXQ1 for non-beacon */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_TQ1V" data-ref="_M/AR_BCR_TQ1V">AR_BCR_TQ1V</dfn>		0x00000008	/* TXQ1 valid for beacon */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_BCGET" data-ref="_M/AR_BCR_BCGET">AR_BCR_BCGET</dfn>		0x00000010	/* force a beacon fetch */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AR_BCR_BITS" data-ref="_M/AR_BCR_BITS">AR_BCR_BITS</dfn>	"\20\1BCMD\2BDMAE\3TQ1FV\4TQ1V\5BCGET"</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_BDLYSW" data-ref="_M/AR_BSR_BDLYSW">AR_BSR_BDLYSW</dfn>		0x00000001	/* software beacon delay */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_BDLYDMA" data-ref="_M/AR_BSR_BDLYDMA">AR_BSR_BDLYDMA</dfn>		0x00000002	/* DMA beacon delay */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_TXQ1F" data-ref="_M/AR_BSR_TXQ1F">AR_BSR_TXQ1F</dfn>		0x00000004	/* TXQ1 fetch */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_ATIMDLY" data-ref="_M/AR_BSR_ATIMDLY">AR_BSR_ATIMDLY</dfn>		0x00000008	/* ATIM delay */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SNPBCMD" data-ref="_M/AR_BSR_SNPBCMD">AR_BSR_SNPBCMD</dfn>		0x00000100	/* snapshot of BCMD */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SNPBDMAE" data-ref="_M/AR_BSR_SNPBDMAE">AR_BSR_SNPBDMAE</dfn>		0x00000200	/* snapshot of BDMAE */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SNPTQ1FV" data-ref="_M/AR_BSR_SNPTQ1FV">AR_BSR_SNPTQ1FV</dfn>		0x00000400	/* snapshot of TQ1FV */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SNPTQ1V" data-ref="_M/AR_BSR_SNPTQ1V">AR_BSR_SNPTQ1V</dfn>		0x00000800	/* snapshot of TQ1V */</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SNAPPEDBCRVALID" data-ref="_M/AR_BSR_SNAPPEDBCRVALID">AR_BSR_SNAPPEDBCRVALID</dfn>	0x00001000	/* snapshot of BCR are valid */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_SWBA_CNT" data-ref="_M/AR_BSR_SWBA_CNT">AR_BSR_SWBA_CNT</dfn>		0x00ff0000	/* software beacon alert cnt */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_BSR_BITS" data-ref="_M/AR_BSR_BITS">AR_BSR_BITS</dfn> \</u></td></tr>
<tr><th id="206">206</th><td><u>	"\20\1BDLYSW\2BDLYDMA\3TXQ1F\4ATIMDLY\11SNPBCMD\12SNPBDMAE"\</u></td></tr>
<tr><th id="207">207</th><td><u>	"\13SNPTQ1FV\14SNPTQ1V\15SNAPPEDBCRVALID"</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_SDMAMR" data-ref="_M/AR_TXCFG_SDMAMR">AR_TXCFG_SDMAMR</dfn>		0x00000007	/* DMA burst size 2^(2+x) */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_TXFSTP" data-ref="_M/AR_TXCFG_TXFSTP">AR_TXCFG_TXFSTP</dfn>		0x00000008	/* Stop TX DMA on filtered */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_TXFULL" data-ref="_M/AR_TXCFG_TXFULL">AR_TXCFG_TXFULL</dfn>		0x00000070	/* TX DMA desc Q full thresh */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_TXCONT_EN" data-ref="_M/AR_TXCFG_TXCONT_EN">AR_TXCFG_TXCONT_EN</dfn>	0x00000080	/* Enable continuous TX mode */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_BITS" data-ref="_M/AR_TXCFG_BITS">AR_TXCFG_BITS</dfn>	"\20\3TXFSTP\7TXCONT_EN"</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_SDMAMW" data-ref="_M/AR_RXCFG_SDMAMW">AR_RXCFG_SDMAMW</dfn>		0x00000007	/* DMA burst size 2^(2+x) */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_ZLFDMA" data-ref="_M/AR_RXCFG_ZLFDMA">AR_RXCFG_ZLFDMA</dfn>		0x00000010	/* enable zero length DMA */</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* DMA sizes used for both AR_TXCFG_SDMAMR and AR_RXCFG_SDMAMW */</i></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_4B" data-ref="_M/AR_DMASIZE_4B">AR_DMASIZE_4B</dfn>		0		/* DMA size 4 bytes */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_8B" data-ref="_M/AR_DMASIZE_8B">AR_DMASIZE_8B</dfn>		1		/* DMA size 8 bytes */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_16B" data-ref="_M/AR_DMASIZE_16B">AR_DMASIZE_16B</dfn>		2		/* DMA size 16 bytes */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_32B" data-ref="_M/AR_DMASIZE_32B">AR_DMASIZE_32B</dfn>		3		/* DMA size 32 bytes */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_64B" data-ref="_M/AR_DMASIZE_64B">AR_DMASIZE_64B</dfn>		4		/* DMA size 64 bytes */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_128B" data-ref="_M/AR_DMASIZE_128B">AR_DMASIZE_128B</dfn>		5		/* DMA size 128 bytes */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_256B" data-ref="_M/AR_DMASIZE_256B">AR_DMASIZE_256B</dfn>		6		/* DMA size 256 bytes */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AR_DMASIZE_512B" data-ref="_M/AR_DMASIZE_512B">AR_DMASIZE_512B</dfn>		7		/* DMA size 512 bytes */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_COW" data-ref="_M/AR_MIBC_COW">AR_MIBC_COW</dfn>		0x00000001	/* counter overflow warning */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_FMC" data-ref="_M/AR_MIBC_FMC">AR_MIBC_FMC</dfn>		0x00000002	/* freeze MIB counters */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_CMC" data-ref="_M/AR_MIBC_CMC">AR_MIBC_CMC</dfn>		0x00000004	/* clear MIB counters */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/AR_MIBC_MCS" data-ref="_M/AR_MIBC_MCS">AR_MIBC_MCS</dfn>		0x00000008	/* MIB counter strobe */</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/AR_RFCNT_RFCL" data-ref="_M/AR_RFCNT_RFCL">AR_RFCNT_RFCL</dfn>		0x0000000f	/* RX frame count limit */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_LED_DECAY" data-ref="_M/AR_MISC_LED_DECAY">AR_MISC_LED_DECAY</dfn>	0x001c0000	/* LED decay rate */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AR_MISC_LED_BLINK" data-ref="_M/AR_MISC_LED_BLINK">AR_MISC_LED_BLINK</dfn>	0x00e00000	/* LED blink rate */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RPCU" data-ref="_M/AR_RC_RPCU">AR_RC_RPCU</dfn>		0x00000001	/* PCU Warm Reset */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RDMA" data-ref="_M/AR_RC_RDMA">AR_RC_RDMA</dfn>		0x00000002	/* DMA Warm Reset */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RMAC" data-ref="_M/AR_RC_RMAC">AR_RC_RMAC</dfn>		0x00000004	/* MAC Warm Reset */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RPHY" data-ref="_M/AR_RC_RPHY">AR_RC_RPHY</dfn>		0x00000008	/* PHY Warm Reset */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_RPCI" data-ref="_M/AR_RC_RPCI">AR_RC_RPCI</dfn>		0x00000010	/* PCI Core Warm Reset */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_BITS" data-ref="_M/AR_RC_BITS">AR_RC_BITS</dfn>	"\20\1RPCU\2RDMA\3RMAC\4RPHY\5RPCI"</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLDUR" data-ref="_M/AR_SCR_SLDUR">AR_SCR_SLDUR</dfn>		0x0000ffff	/* sleep duration */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE" data-ref="_M/AR_SCR_SLE">AR_SCR_SLE</dfn>		0x00030000	/* sleep enable */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_S" data-ref="_M/AR_SCR_SLE_S">AR_SCR_SLE_S</dfn>		16</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_WAKE" data-ref="_M/AR_SCR_SLE_WAKE">AR_SCR_SLE_WAKE</dfn>		0x00000000	/* force wake */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_SLP" data-ref="_M/AR_SCR_SLE_SLP">AR_SCR_SLE_SLP</dfn>		0x00010000U	/* force sleep */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_SLE_ALLOW" data-ref="_M/AR_SCR_SLE_ALLOW">AR_SCR_SLE_ALLOW</dfn>	0x00020000U	/* allow to control sleep */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/AR_SCR_BITS" data-ref="_M/AR_SCR_BITS">AR_SCR_BITS</dfn>	"\20\20SLE_SLP\21SLE_ALLOW"</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND_IP" data-ref="_M/AR_INTPEND_IP">AR_INTPEND_IP</dfn>		0x00000001	/* interrupt pending */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AR_INTPEND_BITS" data-ref="_M/AR_INTPEND_BITS">AR_INTPEND_BITS</dfn>	"\20\1IP"</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AR_SFR_SF" data-ref="_M/AR_SFR_SF">AR_SFR_SF</dfn>		0x00000001	/* force sleep immediately */</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_EEPROMSEL" data-ref="_M/AR_PCICFG_EEPROMSEL">AR_PCICFG_EEPROMSEL</dfn>	0x00000001	/* EEPROM access enable */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_CLKRUNEN" data-ref="_M/AR_PCICFG_CLKRUNEN">AR_PCICFG_CLKRUNEN</dfn>	0x00000004	/* CLKRUN enable */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LED_PEND" data-ref="_M/AR_PCICFG_LED_PEND">AR_PCICFG_LED_PEND</dfn>	0x00000020	/* LED for assoc pending */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LED_ACT" data-ref="_M/AR_PCICFG_LED_ACT">AR_PCICFG_LED_ACT</dfn>	0x00000040	/* LED for assoc active */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INTEN" data-ref="_M/AR_PCICFG_SL_INTEN">AR_PCICFG_SL_INTEN</dfn>	0x00000800	/* Enable sleep intr */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_LED_BCTL" data-ref="_M/AR_PCICFG_LED_BCTL">AR_PCICFG_LED_BCTL</dfn>	0x00001000	/* LED blink for local act */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SL_INPEN" data-ref="_M/AR_PCICFG_SL_INPEN">AR_PCICFG_SL_INPEN</dfn>	0x00002800	/* sleep even intr pending */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_SPWR_DN" data-ref="_M/AR_PCICFG_SPWR_DN">AR_PCICFG_SPWR_DN</dfn>	0x00010000	/* sleep indication */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/AR_PCICFG_BITS" data-ref="_M/AR_PCICFG_BITS">AR_PCICFG_BITS</dfn> \</u></td></tr>
<tr><th id="267">267</th><td><u>	"\20\1EEPROMSEL\3CLKRUNEN\5LED_PEND\6LED_ACT\13SL_INTEN"\</u></td></tr>
<tr><th id="268">268</th><td><u>	"\14LED_BCTL\20SPWR_DN"</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_IN" data-ref="_M/AR_GPIOCR_IN">AR_GPIOCR_IN</dfn>(n)		(0&lt;&lt;((n)*2))	/* input-only */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_OUT0" data-ref="_M/AR_GPIOCR_OUT0">AR_GPIOCR_OUT0</dfn>(n)	(1&lt;&lt;((n)*2))	/* output-only if GPIODO = 0 */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_OUT1" data-ref="_M/AR_GPIOCR_OUT1">AR_GPIOCR_OUT1</dfn>(n)	(2&lt;&lt;((n)*2))	/* output-only if GPIODO = 1 */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_OUT" data-ref="_M/AR_GPIOCR_OUT">AR_GPIOCR_OUT</dfn>(n)	(3&lt;&lt;((n)*2))	/* always output */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_ALL" data-ref="_M/AR_GPIOCR_ALL">AR_GPIOCR_ALL</dfn>(n)	(3&lt;&lt;((n)*2))	/* all bits for pin */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SEL" data-ref="_M/AR_GPIOCR_INT_SEL">AR_GPIOCR_INT_SEL</dfn>(n)	((n)&lt;&lt;12)	/* GPIO interrupt pin select */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_ENA" data-ref="_M/AR_GPIOCR_INT_ENA">AR_GPIOCR_INT_ENA</dfn>	0x00008000	/* Enable GPIO interrupt */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELL" data-ref="_M/AR_GPIOCR_INT_SELL">AR_GPIOCR_INT_SELL</dfn>	0x00000000	/* Interrupt if pin is low */</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIOCR_INT_SELH" data-ref="_M/AR_GPIOCR_INT_SELH">AR_GPIOCR_INT_SELH</dfn>	0x00010000	/* Interrupt if pin is high */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE" data-ref="_M/AR_SREV_CRETE">AR_SREV_CRETE</dfn>		4		/* Crete 1st version */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_MS" data-ref="_M/AR_SREV_CRETE_MS">AR_SREV_CRETE_MS</dfn>	5		/* Crete FCS version */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_CRETE_23" data-ref="_M/AR_SREV_CRETE_23">AR_SREV_CRETE_23</dfn>	8		/* Crete version 2.3 */</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA_RDERR" data-ref="_M/AR_EP_STA_RDERR">AR_EP_STA_RDERR</dfn>		0x00000001	/* read error */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA_RDCMPLT" data-ref="_M/AR_EP_STA_RDCMPLT">AR_EP_STA_RDCMPLT</dfn>	0x00000002	/* read complete */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA_WRERR" data-ref="_M/AR_EP_STA_WRERR">AR_EP_STA_WRERR</dfn>		0x00000004	/* write error */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA_WRCMPLT" data-ref="_M/AR_EP_STA_WRCMPLT">AR_EP_STA_WRCMPLT</dfn>	0x00000008	/* write complete */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/AR_EP_STA_BITS" data-ref="_M/AR_EP_STA_BITS">AR_EP_STA_BITS</dfn> \</u></td></tr>
<tr><th id="289">289</th><td><u>	"\20\1RDERR\2RDCMPLT\3WRERR\4WRCMPLT"</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_AP" data-ref="_M/AR_STA_ID1_AP">AR_STA_ID1_AP</dfn>		0x00010000	/* Access Point Operation */</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ADHOC" data-ref="_M/AR_STA_ID1_ADHOC">AR_STA_ID1_ADHOC</dfn>	0x00020000	/* ad hoc Operation */</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PWR_SV" data-ref="_M/AR_STA_ID1_PWR_SV">AR_STA_ID1_PWR_SV</dfn>	0x00040000	/* power save report enable */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_NO_KEYSRCH" data-ref="_M/AR_STA_ID1_NO_KEYSRCH">AR_STA_ID1_NO_KEYSRCH</dfn>	0x00080000	/* key table search disable */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_NO_PSPOLL" data-ref="_M/AR_STA_ID1_NO_PSPOLL">AR_STA_ID1_NO_PSPOLL</dfn>	0x00100000	/* auto PS-POLL disable */</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PCF" data-ref="_M/AR_STA_ID1_PCF">AR_STA_ID1_PCF</dfn>		0x00200000	/* PCF observation enable */</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_DESC_ANTENNA" data-ref="_M/AR_STA_ID1_DESC_ANTENNA">AR_STA_ID1_DESC_ANTENNA</dfn> 0x00400000	/* use antenna in TX desc */</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_DEFAULT_ANTENNA" data-ref="_M/AR_STA_ID1_DEFAULT_ANTENNA">AR_STA_ID1_DEFAULT_ANTENNA</dfn> 0x00800000	/* toggle default antenna */</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_ACKCTS_6MB" data-ref="_M/AR_STA_ID1_ACKCTS_6MB">AR_STA_ID1_ACKCTS_6MB</dfn>	0x01000000	/* use 6Mbps for ACK/CTS */</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_BITS" data-ref="_M/AR_STA_ID1_BITS">AR_STA_ID1_BITS</dfn> \</u></td></tr>
<tr><th id="301">301</th><td><u>	"\20\20AP\21ADHOC\22PWR_SV\23NO_KEYSRCH\24NO_PSPOLL\25PCF"\</u></td></tr>
<tr><th id="302">302</th><td><u>	"\26DESC_ANTENNA\27DEFAULT_ANTENNA\30ACKCTS_6MB"</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID" data-ref="_M/AR_BSS_ID1_AID">AR_BSS_ID1_AID</dfn>		0xffff0000	/* association ID */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/AR_BSS_ID1_AID_S" data-ref="_M/AR_BSS_ID1_AID_S">AR_BSS_ID1_AID_S</dfn>	16</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK" data-ref="_M/AR_TIME_OUT_ACK">AR_TIME_OUT_ACK</dfn>		0x00001fff	/* ACK timeout */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_ACK_S" data-ref="_M/AR_TIME_OUT_ACK_S">AR_TIME_OUT_ACK_S</dfn>	0</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS" data-ref="_M/AR_TIME_OUT_CTS">AR_TIME_OUT_CTS</dfn>		0x1fff0000	/* CTS timeout */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AR_TIME_OUT_CTS_S" data-ref="_M/AR_TIME_OUT_CTS_S">AR_TIME_OUT_CTS_S</dfn>	16</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR" data-ref="_M/AR_RSSI_THR_BM_THR">AR_RSSI_THR_BM_THR</dfn>	0x00000700	/* missed beacon threshold */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/AR_RSSI_THR_BM_THR_S" data-ref="_M/AR_RSSI_THR_BM_THR_S">AR_RSSI_THR_BM_THR_S</dfn>	8</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SH_RETRY" data-ref="_M/AR_RETRY_LMT_SH_RETRY">AR_RETRY_LMT_SH_RETRY</dfn>	0x0000000f	/* short frame retry limit */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SH_RETRY_S" data-ref="_M/AR_RETRY_LMT_SH_RETRY_S">AR_RETRY_LMT_SH_RETRY_S</dfn>	0</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_LG_RETRY" data-ref="_M/AR_RETRY_LMT_LG_RETRY">AR_RETRY_LMT_LG_RETRY</dfn>	0x000000f0	/* long frame retry limit */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_LG_RETRY_S" data-ref="_M/AR_RETRY_LMT_LG_RETRY_S">AR_RETRY_LMT_LG_RETRY_S</dfn>	4</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SSH_RETRY" data-ref="_M/AR_RETRY_LMT_SSH_RETRY">AR_RETRY_LMT_SSH_RETRY</dfn>	0x00003f00	/* short station retry limit */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SSH_RETRY_S" data-ref="_M/AR_RETRY_LMT_SSH_RETRY_S">AR_RETRY_LMT_SSH_RETRY_S</dfn>	8</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SLG_RETRY" data-ref="_M/AR_RETRY_LMT_SLG_RETRY">AR_RETRY_LMT_SLG_RETRY</dfn>	0x000fc000	/* long station retry limit */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_SLG_RETRY_S" data-ref="_M/AR_RETRY_LMT_SLG_RETRY_S">AR_RETRY_LMT_SLG_RETRY_S</dfn>	14</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_CW_MIN" data-ref="_M/AR_RETRY_LMT_CW_MIN">AR_RETRY_LMT_CW_MIN</dfn>	0x3ff00000	/* minimum contention window */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_LMT_CW_MIN_S" data-ref="_M/AR_RETRY_LMT_CW_MIN_S">AR_RETRY_LMT_CW_MIN_S</dfn>		20</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_1" data-ref="_M/AR_USEC_1">AR_USEC_1</dfn>		0x0000007f	/* number of clk in 1us */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_1_S" data-ref="_M/AR_USEC_1_S">AR_USEC_1_S</dfn>		0</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_32" data-ref="_M/AR_USEC_32">AR_USEC_32</dfn>		0x00003f80	/* number of 32MHz clk in 1us */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_32_S" data-ref="_M/AR_USEC_32_S">AR_USEC_32_S</dfn>		7</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_TX_LATENCY" data-ref="_M/AR_USEC_TX_LATENCY">AR_USEC_TX_LATENCY</dfn>	0x000fc000	/* transmit latency in us */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_TX_LATENCY_S" data-ref="_M/AR_USEC_TX_LATENCY_S">AR_USEC_TX_LATENCY_S</dfn>	14</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_RX_LATENCY" data-ref="_M/AR_USEC_RX_LATENCY">AR_USEC_RX_LATENCY</dfn>	0x03f00000	/* receive latency in us */</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/AR_USEC_RX_LATENCY_S" data-ref="_M/AR_USEC_RX_LATENCY_S">AR_USEC_RX_LATENCY_S</dfn>	20</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD" data-ref="_M/AR_BEACON_PERIOD">AR_BEACON_PERIOD</dfn>	0x0000ffff	/* beacon period in TU/ms */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_PERIOD_S" data-ref="_M/AR_BEACON_PERIOD_S">AR_BEACON_PERIOD_S</dfn>	0</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM" data-ref="_M/AR_BEACON_TIM">AR_BEACON_TIM</dfn> 		0x007f0000	/* byte offset */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_TIM_S" data-ref="_M/AR_BEACON_TIM_S">AR_BEACON_TIM_S</dfn>	16</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_EN" data-ref="_M/AR_BEACON_EN">AR_BEACON_EN</dfn>		0x00800000	/* beacon transmission enable */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_RESET_TSF" data-ref="_M/AR_BEACON_RESET_TSF">AR_BEACON_RESET_TSF</dfn> 	0x01000000	/* TSF reset oneshot */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AR_BEACON_BITS" data-ref="_M/AR_BEACON_BITS">AR_BEACON_BITS</dfn>	"\20\27ENABLE\30RESET_TSF"</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS0_SIFS" data-ref="_M/AR_IFS0_SIFS">AR_IFS0_SIFS</dfn>		0x000007ff	/* SIFS in core clock cycles */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS0_SIFS_S" data-ref="_M/AR_IFS0_SIFS_S">AR_IFS0_SIFS_S</dfn>		0</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS0_DIFS" data-ref="_M/AR_IFS0_DIFS">AR_IFS0_DIFS</dfn>		0x007ff800	/* DIFS in core clock cycles */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS0_DIFS_S" data-ref="_M/AR_IFS0_DIFS_S">AR_IFS0_DIFS_S</dfn>		11</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1_PIFS" data-ref="_M/AR_IFS1_PIFS">AR_IFS1_PIFS</dfn>		0x00000fff	/* Programmable IFS */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1_PIFS_S" data-ref="_M/AR_IFS1_PIFS_S">AR_IFS1_PIFS_S</dfn>		0</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1_EIFS" data-ref="_M/AR_IFS1_EIFS">AR_IFS1_EIFS</dfn>		0x03fff000	/* EIFS in core clock cycles */</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1_EIFS_S" data-ref="_M/AR_IFS1_EIFS_S">AR_IFS1_EIFS_S</dfn>		12</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/AR_IFS1_CS_EN" data-ref="_M/AR_IFS1_CS_EN">AR_IFS1_CS_EN</dfn>		0x04000000	/* carrier sense enable */</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_UNICAST" data-ref="_M/AR_RX_FILTER_UNICAST">AR_RX_FILTER_UNICAST</dfn>	0x00000001	/* unicast frame enable */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_MULTICAST" data-ref="_M/AR_RX_FILTER_MULTICAST">AR_RX_FILTER_MULTICAST</dfn>	0x00000002	/* multicast frame enable */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_BROADCAST" data-ref="_M/AR_RX_FILTER_BROADCAST">AR_RX_FILTER_BROADCAST</dfn>	0x00000004	/* broadcast frame enable */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_CONTROL" data-ref="_M/AR_RX_FILTER_CONTROL">AR_RX_FILTER_CONTROL</dfn>	0x00000008	/* control frame enable */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_BEACON" data-ref="_M/AR_RX_FILTER_BEACON">AR_RX_FILTER_BEACON</dfn>	0x00000010	/* beacon frame enable */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_PROMISCUOUS" data-ref="_M/AR_RX_FILTER_PROMISCUOUS">AR_RX_FILTER_PROMISCUOUS</dfn> 0x00000020	/* promiscuous receive enable */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/AR_RX_FILTER_BITS" data-ref="_M/AR_RX_FILTER_BITS">AR_RX_FILTER_BITS</dfn> \</u></td></tr>
<tr><th id="361">361</th><td><u>	"\20\1UCAST\2MCAST\3BCAST\4CONTROL\5BEACON\6PROMISC"</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_WEP_ACK" data-ref="_M/AR_DIAG_SW_DIS_WEP_ACK">AR_DIAG_SW_DIS_WEP_ACK</dfn>	0x00000001	/* disable ACK if no key found*/</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_ACK" data-ref="_M/AR_DIAG_SW_DIS_ACK">AR_DIAG_SW_DIS_ACK</dfn>	0x00000002	/* disable ACK generation */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_CTS" data-ref="_M/AR_DIAG_SW_DIS_CTS">AR_DIAG_SW_DIS_CTS</dfn>	0x00000004	/* disable CTS generation */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_ENC" data-ref="_M/AR_DIAG_SW_DIS_ENC">AR_DIAG_SW_DIS_ENC</dfn>	0x00000008	/* encryption disable */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_DEC" data-ref="_M/AR_DIAG_SW_DIS_DEC">AR_DIAG_SW_DIS_DEC</dfn>	0x00000010	/* decryption disable */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_TX" data-ref="_M/AR_DIAG_SW_DIS_TX">AR_DIAG_SW_DIS_TX</dfn>	0x00000020	/* TX disable */</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_RX" data-ref="_M/AR_DIAG_SW_DIS_RX">AR_DIAG_SW_DIS_RX</dfn>	0x00000040	/* RX disable */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_LOOP_BACK" data-ref="_M/AR_DIAG_SW_LOOP_BACK">AR_DIAG_SW_LOOP_BACK</dfn>	0x00000080	/* TX data loopback enable */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_CORR_FCS" data-ref="_M/AR_DIAG_SW_CORR_FCS">AR_DIAG_SW_CORR_FCS</dfn>	0x00000100	/* corrupt FCS enable */</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_CHAN_INFO" data-ref="_M/AR_DIAG_SW_CHAN_INFO">AR_DIAG_SW_CHAN_INFO</dfn>	0x00000200	/* channel information enable */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_EN_SCRAM_SEED" data-ref="_M/AR_DIAG_SW_EN_SCRAM_SEED">AR_DIAG_SW_EN_SCRAM_SEED</dfn> 0x00000400	/* use fixed scrambler seed */</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_SCVRAM_SEED" data-ref="_M/AR_DIAG_SW_SCVRAM_SEED">AR_DIAG_SW_SCVRAM_SEED</dfn>	0x0003f800	/* fixed scrambler seed */</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_DIS_SEQ_INC" data-ref="_M/AR_DIAG_SW_DIS_SEQ_INC">AR_DIAG_SW_DIS_SEQ_INC</dfn>	0x00040000	/* seq increment disable */</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_FRAME_NV0" data-ref="_M/AR_DIAG_SW_FRAME_NV0">AR_DIAG_SW_FRAME_NV0</dfn>	0x00080000	/* accept frame vers != 0 */</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SW_BITS" data-ref="_M/AR_DIAG_SW_BITS">AR_DIAG_SW_BITS</dfn> \</u></td></tr>
<tr><th id="378">378</th><td><u>	"\20\1DIS_WEP_ACK\2DIS_ACK\3DIS_CTS\4DIS_ENC\5DIS_DEC\6DIS_TX"\</u></td></tr>
<tr><th id="379">379</th><td><u>	"\7DIS_RX\10LOOP_BACK\11CORR_FCS\12CHAN_INFO\13EN_SCRAM_SEED"\</u></td></tr>
<tr><th id="380">380</th><td><u>	"\22DIS_SEQ_INC\24FRAME_NV0"</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_CNT_SSH" data-ref="_M/AR_RETRY_CNT_SSH">AR_RETRY_CNT_SSH</dfn>	0x0000003f	/* current short retry count */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/AR_RETRY_CNT_SLG" data-ref="_M/AR_RETRY_CNT_SLG">AR_RETRY_CNT_SLG</dfn>	0x00000fc0	/* current long retry count */</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/AR_BACKOFF_CW" data-ref="_M/AR_BACKOFF_CW">AR_BACKOFF_CW</dfn>		0x000003ff	/* current contention window */</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/AR_BACKOFF_CNT" data-ref="_M/AR_BACKOFF_CNT">AR_BACKOFF_CNT</dfn>		0x03ff0000	/* backoff count */</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY0" data-ref="_M/AR_KEYTABLE_KEY0">AR_KEYTABLE_KEY0</dfn>(n)	(AR_KEYTABLE(n) + 0)	/* key bit 0-31 */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY1" data-ref="_M/AR_KEYTABLE_KEY1">AR_KEYTABLE_KEY1</dfn>(n)	(AR_KEYTABLE(n) + 4)	/* key bit 32-47 */</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY2" data-ref="_M/AR_KEYTABLE_KEY2">AR_KEYTABLE_KEY2</dfn>(n)	(AR_KEYTABLE(n) + 8)	/* key bit 48-79 */</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY3" data-ref="_M/AR_KEYTABLE_KEY3">AR_KEYTABLE_KEY3</dfn>(n)	(AR_KEYTABLE(n) + 12)	/* key bit 80-95 */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_KEY4" data-ref="_M/AR_KEYTABLE_KEY4">AR_KEYTABLE_KEY4</dfn>(n)	(AR_KEYTABLE(n) + 16)	/* key bit 96-127 */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE" data-ref="_M/AR_KEYTABLE_TYPE">AR_KEYTABLE_TYPE</dfn>(n)	(AR_KEYTABLE(n) + 20)	/* key type */</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_40" data-ref="_M/AR_KEYTABLE_TYPE_40">AR_KEYTABLE_TYPE_40</dfn>	0x00000000	/* 40 bit key */</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_104" data-ref="_M/AR_KEYTABLE_TYPE_104">AR_KEYTABLE_TYPE_104</dfn>	0x00000001	/* 104 bit key */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_TYPE_128" data-ref="_M/AR_KEYTABLE_TYPE_128">AR_KEYTABLE_TYPE_128</dfn>	0x00000003	/* 128 bit key */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC0" data-ref="_M/AR_KEYTABLE_MAC0">AR_KEYTABLE_MAC0</dfn>(n)	(AR_KEYTABLE(n) + 24)	/* MAC address 1-32 */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_MAC1" data-ref="_M/AR_KEYTABLE_MAC1">AR_KEYTABLE_MAC1</dfn>(n)	(AR_KEYTABLE(n) + 28)	/* MAC address 33-47 */</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/AR_KEYTABLE_VALID" data-ref="_M/AR_KEYTABLE_VALID">AR_KEYTABLE_VALID</dfn>	0x00008000	/* key and MAC address valid */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5210REG_H */</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5210_attach.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210_attach.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
