{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560995438500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560995438501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 22:50:38 2019 " "Processing started: Wed Jun 19 22:50:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560995438501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560995438501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios -c nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560995438501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560995441148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_tx " "Found entity 1: nios_uart_tx" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_rx_stimulus_source " "Found entity 2: nios_uart_rx_stimulus_source" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_rx " "Found entity 3: nios_uart_rx" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_regs " "Found entity 4: nios_uart_regs" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart " "Found entity 5: nios_uart" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_nios2_qsys_0_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_nios2_qsys_0_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_nios2_qsys_0_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_nios2_qsys_0_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_nios2_qsys_0_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci " "Found entity 20: nios_nios2_qsys_0_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0 " "Found entity 21: nios_nios2_qsys_0" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "nios/synthesis/submodules/nios_led.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441857 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441872 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441920 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1560995441932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441934 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995441984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995441984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995442003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995442046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995442060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442082 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995442082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995442103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995442103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_uart_s1_translator-rtl " "Found design unit 1: nios_uart_s1_translator-rtl" {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444057 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_s1_translator " "Found entity 1: nios_uart_s1_translator" {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_onchip_memory2_0_s1_translator-rtl" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444069 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0_s1_translator " "Found entity 1: nios_onchip_memory2_0_s1_translator" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444083 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444094 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_nios2_qsys_0_instruction_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444106 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator " "Found entity 1: nios_nios2_qsys_0_data_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_led_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_led_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_led_s1_translator-rtl " "Found design unit 1: nios_led_s1_translator-rtl" {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444116 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_led_s1_translator " "Found entity 1: nios_led_s1_translator" {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/synthesis/nios.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444149 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behave " "Found design unit 1: top-behave" {  } { { "top.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444158 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995444158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995444158 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1560995444190 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1560995444190 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1560995444191 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1560995444197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560995444749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:u0 " "Elaborating entity \"nios\" for hierarchy \"nios:u0\"" {  } { { "top.vhd" "u0" { Text "C:/Users/User/Documents/nios_repo/nios_II/top.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995444765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995444837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995445157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445159 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995445159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkc1 " "Found entity 1: altsyncram_mkc1" {  } { { "db/altsyncram_mkc1.tdf" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/db/altsyncram_mkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995445606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995445606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkc1 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkc1:auto_generated " "Elaborating entity \"altsyncram_mkc1\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart nios:u0\|nios_uart:uart " "Elaborating entity \"nios_uart\" for hierarchy \"nios:u0\|nios_uart:uart\"" {  } { { "nios/synthesis/nios.vhd" "uart" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_tx nios:u0\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx " "Elaborating entity \"nios_uart_tx\" for hierarchy \"nios:u0\|nios_uart:uart\|nios_uart_tx:the_nios_uart_tx\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_tx" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx " "Elaborating entity \"nios_uart_rx\" for hierarchy \"nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx_stimulus_source nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source " "Elaborating entity \"nios_uart_rx_stimulus_source\" for hierarchy \"nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx_stimulus_source" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_altera_std_synchronizer" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995445830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:u0\|nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445830 ""}  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995445830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_regs nios:u0\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs " "Elaborating entity \"nios_uart_regs\" for hierarchy \"nios:u0\|nios_uart:uart\|nios_uart_regs:the_nios_uart_regs\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_regs" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led nios:u0\|nios_led:led " "Elaborating entity \"nios_led\" for hierarchy \"nios:u0\|nios_led:led\"" {  } { { "nios/synthesis/nios.vhd" "led" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_nios2_qsys_0\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench " "Elaborating entity \"nios_nios2_qsys_0_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_test_bench" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_a_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_a" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995445976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995445977 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995445977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ig1 " "Found entity 1: altsyncram_9ig1" {  } { { "db/altsyncram_9ig1.tdf" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/db/altsyncram_9ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995446263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995446263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ig1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated " "Elaborating entity \"altsyncram_9ig1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_b_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_b" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995446337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446338 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995446338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aig1 " "Found entity 1: altsyncram_aig1" {  } { { "db/altsyncram_aig1.tdf" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/db/altsyncram_aig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995446644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995446644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aig1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated " "Elaborating entity \"altsyncram_aig1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_debug nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_ocimem nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ociram_sp_ram_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995446756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995446757 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995446757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv71 " "Found entity 1: altsyncram_dv71" {  } { { "db/altsyncram_dv71.tdf" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/db/altsyncram_dv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560995447108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560995447108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv71 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated " "Elaborating entity \"altsyncram_dv71\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_avalon_reg nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_break nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_xbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_itrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dtrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_td_mode nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_compute_tm_count nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifowp_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifocount_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_oci_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_pib nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_im nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_wrapper nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_tck nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_sysclk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995447719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447720 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560995447720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_instruction_master_translator nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447796 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447796 "|top|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447796 "|top|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447842 "|top|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447885 "|top|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447904 "|top|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_data_master_translator nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_nios2_qsys_0_data_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995447942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447952 "|top|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447952 "|top|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447961 "|top|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995447990 "|top|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448008 "|top|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_translator nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448063 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448082 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448085 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448089 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448107 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448112 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448114 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448147 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448170 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448199 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448270 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448297 "|top|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0_s1_translator nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_onchip_memory2_0_s1_translator\" for hierarchy \"nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448360 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448371 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448372 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448372 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448374 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448378 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448379 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448380 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448382 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448402 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448416 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448417 "|top|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_s1_translator nios:u0\|nios_uart_s1_translator:uart_s1_translator " "Elaborating entity \"nios_uart_s1_translator\" for hierarchy \"nios:u0\|nios_uart_s1_translator:uart_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "uart_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448484 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448492 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448498 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448508 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448522 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448534 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448540 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448541 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448541 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448543 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448543 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448544 "|top|nios:u0|nios_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "nios/synthesis/nios_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_led_s1_translator nios:u0\|nios_led_s1_translator:led_s1_translator " "Elaborating entity \"nios_led_s1_translator\" for hierarchy \"nios:u0\|nios_led_s1_translator:led_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "led_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_led_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448579 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_led_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448579 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_led_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448579 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_led_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448580 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_led_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448580 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_led_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448581 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_led_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448582 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_led_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448584 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_led_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448585 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_led_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448586 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_led_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448587 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_led_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448587 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_led_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_led_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560995448588 "|top|nios:u0|nios_led_s1_translator:led_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_led_s1_translator:led_s1_translator\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios/synthesis/nios_led_s1_translator.vhd" "led_s1_translator" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios_led_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router nios:u0\|nios_addr_router:addr_router " "Elaborating entity \"nios_addr_router\" for hierarchy \"nios:u0\|nios_addr_router:addr_router\"" {  } { { "nios/synthesis/nios.vhd" "addr_router" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_default_decode nios:u0\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_default_decode\" for hierarchy \"nios:u0\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "the_default_decode" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001 nios:u0\|nios_addr_router_001:addr_router_001 " "Elaborating entity \"nios_addr_router_001\" for hierarchy \"nios:u0\|nios_addr_router_001:addr_router_001\"" {  } { { "nios/synthesis/nios.vhd" "addr_router_001" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001_default_decode nios:u0\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_001_default_decode\" for hierarchy \"nios:u0\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "the_default_decode" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995448827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router nios:u0\|nios_id_router:id_router " "Elaborating entity \"nios_id_router\" for hierarchy \"nios:u0\|nios_id_router:id_router\"" {  } { { "nios/synthesis/nios.vhd" "id_router" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_default_decode nios:u0\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_default_decode\" for hierarchy \"nios:u0\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "the_default_decode" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002 nios:u0\|nios_id_router_002:id_router_002 " "Elaborating entity \"nios_id_router_002\" for hierarchy \"nios:u0\|nios_id_router_002:id_router_002\"" {  } { { "nios/synthesis/nios.vhd" "id_router_002" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002_default_decode nios:u0\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_002_default_decode\" for hierarchy \"nios:u0\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "the_default_decode" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux nios:u0\|nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_cmd_xbar_demux\" for hierarchy \"nios:u0\|nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux_001 nios:u0\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_cmd_xbar_demux_001\" for hierarchy \"nios:u0\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux_001" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_mux nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_cmd_xbar_mux\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_mux" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "arb" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux_002 nios:u0\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_rsp_xbar_demux_002\" for hierarchy \"nios:u0\|nios_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_demux_002" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_rsp_xbar_mux\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "arb" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux_001 nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_rsp_xbar_mux_001\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux_001" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:u0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:u0\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.vhd" "irq_mapper" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/nios.vhd" 2847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560995449258 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1560995457660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 44 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 60 -1 0 } } { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3167 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4133 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3740 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 42 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 599 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_uart.v" 43 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560995457928 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560995457929 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560995462250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/nios_repo/nios_II/output_files/nios.map.smsg " "Generated suppressed messages file C:/Users/User/Documents/nios_repo/nios_II/output_files/nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1560995463742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560995467304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995467304 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560995469202 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560995469202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1790 " "Implemented 1790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560995469206 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560995469206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1645 " "Implemented 1645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560995469206 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560995469206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560995469206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560995469633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 22:51:09 2019 " "Processing ended: Wed Jun 19 22:51:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560995469633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560995469633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560995469633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560995469633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560995473976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560995473979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 22:51:11 2019 " "Processing started: Wed Jun 19 22:51:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560995473979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560995473979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios -c nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560995473980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560995475008 ""}
{ "Info" "0" "" "Project  = nios" {  } {  } 0 0 "Project  = nios" 0 0 "Fitter" 0 0 1560995475012 ""}
{ "Info" "0" "" "Revision = nios" {  } {  } 0 0 "Revision = nios" 0 0 "Fitter" 0 0 1560995475012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1560995476101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560995476293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560995476468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560995476468 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560995477415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560995477495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560995480352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560995480352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560995480352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5903 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560995480405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5904 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560995480405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560995480405 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560995480405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560995480469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995481877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560995481877 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995481877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995481877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560995481877 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560995481877 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nios.sdc " "Synopsys Design Constraints File file not found: 'nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560995481933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560995481960 "|top|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560995482083 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560995482084 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560995482084 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560995482084 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560995482084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482626 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.vhd" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/top.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482627 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 2381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:u0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 2605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:u0|nios_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 1981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:u0|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 3842 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560995482627 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5895 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560995482630 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5703 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5803 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5896 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560995482633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560995482633 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 5620 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560995482634 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Users/User/Documents/nios_repo/nios_II/nios/synthesis/submodules/nios_nios2_qsys_0.v" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:u0|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560995482634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560995483428 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560995483434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560995483435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560995483444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560995483453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560995483463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560995483463 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560995483473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560995483582 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560995483589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560995483589 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560995483770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560995490915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560995494486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560995494529 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560995496368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560995496369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560995497771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/User/Documents/nios_repo/nios_II/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560995502432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560995502432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560995503077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560995503082 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1560995503082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560995503082 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560995503349 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560995503394 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[6\] 0 " "Pin \"leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[7\] 0 " "Pin \"leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560995503716 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560995503716 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560995505341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560995505601 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560995506731 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560995507539 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560995507614 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1560995507847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/nios_repo/nios_II/output_files/nios.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/nios_repo/nios_II/output_files/nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560995509074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560995512326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 22:51:52 2019 " "Processing ended: Wed Jun 19 22:51:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560995512326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560995512326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560995512326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560995512326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560995514817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560995514818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 22:51:54 2019 " "Processing started: Wed Jun 19 22:51:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560995514818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560995514818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios -c nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560995514819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560995519808 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560995519944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560995522245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 22:52:02 2019 " "Processing ended: Wed Jun 19 22:52:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560995522245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560995522245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560995522245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560995522245 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560995523303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560995526007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560995526010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 22:52:04 2019 " "Processing started: Wed Jun 19 22:52:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560995526010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560995526010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios -c nios " "Command: quartus_sta nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560995526011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560995526774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560995528036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560995528231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560995528231 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529077 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560995529077 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529077 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560995529077 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1560995529077 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nios.sdc " "Synopsys Design Constraints File file not found: 'nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560995529150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560995529186 "|top|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560995529252 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560995529349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995529356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995529372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995529377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995529384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995529390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995529396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560995529396 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560995529558 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560995529566 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560995530017 "|top|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995530104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995530110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995530127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560995530133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995530138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995530138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560995530138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560995530138 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560995530170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560995530235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560995530236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560995530742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 22:52:10 2019 " "Processing ended: Wed Jun 19 22:52:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560995530742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560995530742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560995530742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560995530742 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560995531762 ""}
