# âž• 4-Bit Full Adder â€“ Verilog

## ðŸ§  Project Overview
This project implements a **4-bit Ripple Carry Full Adder** using Verilog.  
It is built using **four instances of a 1-bit Full Adder (`fa`)** connected in series.  
The adder takes two 4-bit inputs (`A`, `B`) and a carry-in (`Cin`), and produces a 4-bit sum (`Sum`) and a carry-out (`Cout`).

This design demonstrates the **ripple carry adder concept**, where the carry-out of each stage is propagated into the next stage.

---

## âœ… Key Features
- **Functionality**:
  - Adds two 4-bit binary numbers (`A` and `B`) with an optional `Cin`.  
  - Produces a 4-bit `Sum` and a final carry-out (`Cout`).  
- **Inputs**:
  - `A[3:0]` â€“ First 4-bit input  
  - `B[3:0]` â€“ Second 4-bit input  
  - `Cin` â€“ Initial carry-in  
- **Outputs**:
  - `Sum[3:0]` â€“ 4-bit result  
  - `Cout` â€“ Final carry-out  

---

## ðŸ“‚ Files Included
- `fa.v` â€“ Verilog design of **1-bit full adder** (used as building block)  
- `adder4.v` â€“ Verilog design of **4-bit ripple carry adder**  
- `adder4_tb.v` â€“ Testbench for 4-bit full adder  
- `adder4_waveform.png` â€“ Screenshot of simulation waveform (optional)  
- `README.md` â€“ Documentation for this project  

---

## âš™ï¸ How It Works
1. **1-bit Full Adder (`fa`)**:
   - `Sum = (A ^ B) ^ Cin`  
   - `Cout = (A & B) | ((A ^ B) & Cin)`  
2. **4-bit Full Adder (`adder4`)**:
   - Chains four `fa` modules.  
   - Each stage propagates its carry-out to the next stage.  
   - Final `Cout` comes from the last stage.  

---

## ðŸ“Š Testbench Simulation Output

From `adder4_tb.v`:

| Time |   A   |   B   | Cin |  Sum  | Cout |
|------|-------|-------|-----|-------|------|
|  10  | 0000  | 0000  |  0  | 0000  |  0   |
|  20  | 0001  | 0010  |  0  | 0011  |  0   |
|  30  | 1010  | 0101  |  1  | 1000  |  1   |
|  40  | 1111  | 1111  |  0  | 1110  |  1   |
|  50  | 1001  | 0110  |  1  | 0000  |  1   |
|  60  | 1100  | 0011  |  0  | 1111  |  0   |

---

## ðŸ–¼ Waveform
![4-Bit Full Adder Waveform](fa4bit_waveform.png)

---

## ðŸ›  Tools Used
- **Verilog** â€“ RTL design and testbench  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **VCS** â€“ Simulation  

---

> ðŸ’¡ The 4-bit ripple carry adder is a fundamental digital design example.  
> Larger adders (8-bit, 16-bit, 32-bit, etc.) can be built by chaining more 1-bit adders or by optimizing with faster carry propagation techniques (e.g., carry lookahead adders).
