Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Sep 14 09:53:33 2022
| Host         : pc182-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file xilinx_kc705_timing_synth.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 122 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.722        0.000                      0                77108       -0.193     -116.333                   5120                77108        0.264        0.000                       0                 20963  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk200_p              {0.000 2.500}        5.000           200.000         
  builder_mmcm_fb     {0.000 2.500}        5.000           200.000         
  main_crg_clkout0    {0.000 4.000}        8.000           125.000         
  main_crg_clkout1    {0.000 1.000}        2.000           500.000         
  main_crg_clkout2    {0.000 2.500}        5.000           200.000         
  main_s7mmcm_clkout  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                    4.308        0.000                      0                    7        0.066        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_mmcm_fb                                                                                                                                                       3.929        0.000                       0                     2  
  main_crg_clkout0          1.432        0.000                      0                38662       -0.193     -109.889                   4911                38662        3.232        0.000                       0                 10828  
  main_crg_clkout1                                                                                                                                                      0.592        0.000                       0                   237  
  main_crg_clkout2          1.436        0.000                      0                   14       -0.028       -0.028                      1                   14        0.264        0.000                       0                    10  
  main_s7mmcm_clkout        0.722        0.000                      0                38259       -0.049       -6.416                    208                38259        4.232        0.000                       0                  9876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         6.925        0.000                      0                  166        0.235        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.126%)  route 0.189ns (45.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 6.768 - 5.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     2.271 r  FDCE/Q
                         net (fo=1, unplaced)         0.189     2.460    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     6.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     6.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     6.768    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.135     6.903    
                         clock uncertainty           -0.035     6.868    
                         FDCE (Setup_fdce_C_D)       -0.100     6.768    FDCE_1
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.859 r  FDCE/Q
                         net (fo=1, unplaced)         0.094     0.953    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.097     0.904    
                         FDCE (Hold_fdce_C_D)        -0.017     0.887    FDCE_1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592                IBUFDS_n_0_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :         4911  Failing Endpoints,  Worst Slack       -0.193ns,  Total Violation     -109.889ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.466     2.591    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG/O
                         net (fo=10829, unplaced)     0.466     3.150    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.373 r  FDPE/Q
                         net (fo=1, unplaced)         0.114     3.487    builder_impl_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     3.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     3.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.768    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.841 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.442     4.283    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.083     4.366 r  BUFG/O
                         net (fo=10829, unplaced)     0.321     4.687    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.318     5.005    
                         clock uncertainty           -0.064     4.940    
                         FDPE (Setup_fdpe_C_D)       -0.022     4.918    FDPE_1
  -------------------------------------------------------------------
                         required time                          4.918    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.193ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.335%)  route 0.395ns (70.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.231     1.040    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG/O
                         net (fo=10829, unplaced)     0.098     1.164    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.264 r  FDPE_1/Q
                         net (fo=8728, unplaced)      0.164     1.428    sys_rst
                         LUT2 (Prop_lut2_I1_O)        0.064     1.492 r  OSERDESE2_i_1/O
                         net (fo=171, unplaced)       0.231     1.723    RST0
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.243     1.298    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG/O
                         net (fo=10829, unplaced)     0.243     1.571    sys_clk
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.262     1.309    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     1.916    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                 -0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905                storage_3_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232                snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232                snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.592                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.028ns,  Total Violation       -0.028ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.466     2.591    main_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG_2/O
                         net (fo=8, unplaced)         0.584     3.268    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.491 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.114     3.605    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     3.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     3.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.768    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.841 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.442     4.283    main_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.083     4.366 r  BUFG_2/O
                         net (fo=8, unplaced)         0.439     4.805    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.318     5.123    
                         clock uncertainty           -0.060     5.063    
                         FDPE (Setup_fdpe_C_D)       -0.022     5.041    FDPE_5
  -------------------------------------------------------------------
                         required time                          5.041    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.231     1.040    main_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     1.180    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.280 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.057     1.337    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.243     1.298    main_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG_2/O
                         net (fo=8, unplaced)         0.259     1.587    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.262     1.325    
                         FDPE (Hold_fdpe_C_D)         0.040     1.365    FDPE_5
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C



---------------------------------------------------------------------------------------------------
From Clock:  main_s7mmcm_clkout
  To Clock:  main_s7mmcm_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
Hold  :          208  Failing Endpoints,  Worst Slack       -0.049ns,  Total Violation       -6.416ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        3.868ns  (logic 0.973ns (25.155%)  route 2.895ns (74.845%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.805 - 10.000 ) 
    Source Clock Delay      (SCD):    3.268ns = ( 8.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, unplaced)         0.466     6.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     6.464 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     7.048    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     7.125 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.466     7.591    main_s7mmcm_clkout
                         BUFG (Prop_bufg_I_O)         0.093     7.684 f  BUFG_3/O
                         net (fo=9874, unplaced)      0.584     8.268    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/snn_clk_clk
                         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.228     8.496 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__1/Q
                         net (fo=117, unplaced)       0.630     9.126    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_128_191_261_263/ADDRB0
                         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.123     9.249 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_128_191_261_263/RAMB/O
                         net (fo=1, unplaced)         0.742     9.991    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__3_88
                         LUT6 (Prop_lut6_I1_O)        0.043    10.034 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_261_263_i_7/O
                         net (fo=2, unplaced)         0.418    10.452    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_157
                         LUT6 (Prop_lut6_I1_O)        0.043    10.495 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_121/O
                         net (fo=1, unplaced)         0.000    10.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_121_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122    10.617 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_52/O
                         net (fo=1, unplaced)         0.000    10.617    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_52_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.045    10.662 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_22/O
                         net (fo=1, unplaced)         0.385    11.047    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_22_n_0
                         LUT6 (Prop_lut6_I0_O)        0.125    11.172 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_11/O
                         net (fo=1, unplaced)         0.000    11.172    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.122    11.294 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_4/O
                         net (fo=1, unplaced)         0.407    11.701    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.122    11.823 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, unplaced)         0.313    12.136    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
                         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442    11.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083    11.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    11.768    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.841 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.442    12.283    main_s7mmcm_clkout
                         BUFG (Prop_bufg_I_O)         0.083    12.366 r  BUFG_3/O
                         net (fo=9874, unplaced)      0.439    12.805    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
                         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/C
                         clock pessimism              0.318    13.123    
                         clock uncertainty           -0.066    13.057    
                         FDCE (Setup_fdce_C_CE)      -0.199    12.858    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.159%)  route 0.126ns (55.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.231     1.040    main_s7mmcm_clkout
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG_3/O
                         net (fo=9874, unplaced)      0.114     1.180    snn_1x1_wrapper/load_neuron_inst_fifo/snn_clk_clk
                         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     1.280 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/Q
                         net (fo=22, unplaced)        0.126     1.407    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/A6
                         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.243     1.298    main_s7mmcm_clkout
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG_3/O
                         net (fo=9874, unplaced)      0.259     1.587    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.262     1.325    
                         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.130     1.455    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                 -0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_s7mmcm_clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592                BUFG_3/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360              MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232                snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232                snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_351_353/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.223ns (38.986%)  route 0.349ns (61.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.466     2.591    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG/O
                         net (fo=10829, unplaced)     0.466     3.150    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.373 f  FDPE_1/Q
                         net (fo=8728, unplaced)      0.349     3.722    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
                         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     9.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     9.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     9.768    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.841 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.442    10.283    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.083    10.366 r  BUFG/O
                         net (fo=10829, unplaced)     0.321    10.687    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
                         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.318    11.005    
                         clock uncertainty           -0.064    10.940    
                         FDCE (Recov_fdce_C_CLR)     -0.294    10.646    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  6.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.620%)  route 0.173ns (63.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.231     1.040    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG/O
                         net (fo=10829, unplaced)     0.098     1.164    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.264 f  FDPE_1/Q
                         net (fo=8728, unplaced)      0.173     1.437    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
                         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.243     1.298    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG/O
                         net (fo=10829, unplaced)     0.243     1.571    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
                         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism             -0.262     1.309    
                         FDCE (Remov_fdce_C_CLR)     -0.107     1.202    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.235    





