<?xml version="1.0" encoding="UTF-8"?>
<deploy date="2021.03.31.22:15:41" outputDirectory="C:/FPGA/db/ip/tx_cic/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE10E22C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="av_st_in" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="in_error" direction="input" role="error" width="2" />
   <port name="in_valid" direction="input" role="valid" width="1" />
   <port name="in_ready" direction="output" role="ready" width="1" />
   <port name="in_data" direction="input" role="in_data" width="16" />
  </interface>
  <interface name="av_st_out" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="out_data" direction="output" role="out_data" width="16" />
   <port name="out_error" direction="output" role="error" width="2" />
   <port name="out_valid" direction="output" role="valid" width="1" />
   <port name="out_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="tx_cic:1.0:AUTO_CLOCK_CLOCK_DOMAIN=-1,AUTO_CLOCK_CLOCK_RATE=-1,AUTO_CLOCK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE10E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1617214539,AUTO_UNIQUE_ID=(altera_cic_ii:18.1:CH_PER_INT=1,CLK_EN_PORT=false,C_STAGE_0_WIDTH=75,C_STAGE_10_WIDTH=75,C_STAGE_11_WIDTH=75,C_STAGE_1_WIDTH=75,C_STAGE_2_WIDTH=75,C_STAGE_3_WIDTH=75,C_STAGE_4_WIDTH=75,C_STAGE_5_WIDTH=75,C_STAGE_6_WIDTH=75,C_STAGE_7_WIDTH=75,C_STAGE_8_WIDTH=75,C_STAGE_9_WIDTH=75,DIF_MEM=auto,DIF_USE_MEM=false,D_DELAY=1,FILTER_TYPE=interpolator,INTERFACES=1,INT_MEM=auto,INT_USE_MEM=false,IN_WIDTH=16,I_STAGE_0_WIDTH=75,I_STAGE_10_WIDTH=75,I_STAGE_11_WIDTH=75,I_STAGE_1_WIDTH=75,I_STAGE_2_WIDTH=75,I_STAGE_3_WIDTH=75,I_STAGE_4_WIDTH=75,I_STAGE_5_WIDTH=75,I_STAGE_6_WIDTH=75,I_STAGE_7_WIDTH=75,I_STAGE_8_WIDTH=75,I_STAGE_9_WIDTH=75,MAX_C_STAGE_WIDTH=75,MAX_I_STAGE_WIDTH=75,OUT_WIDTH=16,PIPELINING=0,RCF_FIX=3200,RCF_LB=8,RCF_MAX=3200,RCF_MIN=3200,RCF_UB=21,REQ_DIF_MEM=logic_element,REQ_INT_MEM=logic_element,REQ_OUT_WIDTH=16,REQ_PIPELINE=0,ROUND_TYPE=TRUNCATE,STAGES=6,VRC_EN=0,design_env=NATIVE,hyper_opt=0,hyper_opt_select=0,selected_device_family=Cyclone IV E)"
   instancePathKey="tx_cic"
   kind="tx_cic"
   version="1.0"
   name="tx_cic">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1617214539" />
  <parameter name="AUTO_DEVICE" value="EP4CE10E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file path="C:/FPGA/db/ip/tx_cic/tx_cic.v" type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_simo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_miso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/FPGA/tx_cic.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_cic_ii/altera_cic_ii_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/dsp/altera_cic_ii/cic_helper.jar" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="tx_cic">queue size: 0 starting:tx_cic "tx_cic"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tx_cic"><![CDATA["<b>tx_cic</b>" reuses <b>altera_cic_ii</b> "<b>submodules/tx_cic_cic_ii_0</b>"]]></message>
   <message level="Debug" culprit="tx_cic">queue size: 0 starting:altera_cic_ii "submodules/tx_cic_cic_ii_0"</message>
   <message level="Info" culprit="cic_ii_0"><![CDATA["<b>tx_cic</b>" instantiated <b>altera_cic_ii</b> "<b>cic_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_cic_ii:18.1:CH_PER_INT=1,CLK_EN_PORT=false,C_STAGE_0_WIDTH=75,C_STAGE_10_WIDTH=75,C_STAGE_11_WIDTH=75,C_STAGE_1_WIDTH=75,C_STAGE_2_WIDTH=75,C_STAGE_3_WIDTH=75,C_STAGE_4_WIDTH=75,C_STAGE_5_WIDTH=75,C_STAGE_6_WIDTH=75,C_STAGE_7_WIDTH=75,C_STAGE_8_WIDTH=75,C_STAGE_9_WIDTH=75,DIF_MEM=auto,DIF_USE_MEM=false,D_DELAY=1,FILTER_TYPE=interpolator,INTERFACES=1,INT_MEM=auto,INT_USE_MEM=false,IN_WIDTH=16,I_STAGE_0_WIDTH=75,I_STAGE_10_WIDTH=75,I_STAGE_11_WIDTH=75,I_STAGE_1_WIDTH=75,I_STAGE_2_WIDTH=75,I_STAGE_3_WIDTH=75,I_STAGE_4_WIDTH=75,I_STAGE_5_WIDTH=75,I_STAGE_6_WIDTH=75,I_STAGE_7_WIDTH=75,I_STAGE_8_WIDTH=75,I_STAGE_9_WIDTH=75,MAX_C_STAGE_WIDTH=75,MAX_I_STAGE_WIDTH=75,OUT_WIDTH=16,PIPELINING=0,RCF_FIX=3200,RCF_LB=8,RCF_MAX=3200,RCF_MIN=3200,RCF_UB=21,REQ_DIF_MEM=logic_element,REQ_INT_MEM=logic_element,REQ_OUT_WIDTH=16,REQ_PIPELINE=0,ROUND_TYPE=TRUNCATE,STAGES=6,VRC_EN=0,design_env=NATIVE,hyper_opt=0,hyper_opt_select=0,selected_device_family=Cyclone IV E"
   instancePathKey="tx_cic:.:cic_ii_0"
   kind="altera_cic_ii"
   version="18.1"
   name="tx_cic_cic_ii_0">
  <parameter name="VRC_EN" value="0" />
  <parameter name="D_DELAY" value="1" />
  <parameter name="C_STAGE_6_WIDTH" value="75" />
  <parameter name="I_STAGE_10_WIDTH" value="75" />
  <parameter name="C_STAGE_2_WIDTH" value="75" />
  <parameter name="I_STAGE_5_WIDTH" value="75" />
  <parameter name="ROUND_TYPE" value="TRUNCATE" />
  <parameter name="REQ_DIF_MEM" value="logic_element" />
  <parameter name="DIF_MEM" value="auto" />
  <parameter name="I_STAGE_2_WIDTH" value="75" />
  <parameter name="MAX_I_STAGE_WIDTH" value="75" />
  <parameter name="C_STAGE_5_WIDTH" value="75" />
  <parameter name="RCF_MAX" value="3200" />
  <parameter name="hyper_opt" value="0" />
  <parameter name="OUT_WIDTH" value="16" />
  <parameter name="I_STAGE_6_WIDTH" value="75" />
  <parameter name="I_STAGE_9_WIDTH" value="75" />
  <parameter name="FILTER_TYPE" value="interpolator" />
  <parameter name="design_env" value="NATIVE" />
  <parameter name="C_STAGE_1_WIDTH" value="75" />
  <parameter name="C_STAGE_7_WIDTH" value="75" />
  <parameter name="RCF_MIN" value="3200" />
  <parameter name="REQ_OUT_WIDTH" value="16" />
  <parameter name="I_STAGE_3_WIDTH" value="75" />
  <parameter name="C_STAGE_4_WIDTH" value="75" />
  <parameter name="INT_USE_MEM" value="false" />
  <parameter name="C_STAGE_10_WIDTH" value="75" />
  <parameter name="INT_MEM" value="auto" />
  <parameter name="I_STAGE_0_WIDTH" value="75" />
  <parameter name="selected_device_family" value="Cyclone IV E" />
  <parameter name="hyper_opt_select" value="0" />
  <parameter name="I_STAGE_7_WIDTH" value="75" />
  <parameter name="REQ_INT_MEM" value="logic_element" />
  <parameter name="C_STAGE_8_WIDTH" value="75" />
  <parameter name="STAGES" value="6" />
  <parameter name="CLK_EN_PORT" value="false" />
  <parameter name="CH_PER_INT" value="1" />
  <parameter name="C_STAGE_0_WIDTH" value="75" />
  <parameter name="PIPELINING" value="0" />
  <parameter name="REQ_PIPELINE" value="0" />
  <parameter name="I_STAGE_4_WIDTH" value="75" />
  <parameter name="IN_WIDTH" value="16" />
  <parameter name="C_STAGE_11_WIDTH" value="75" />
  <parameter name="RCF_UB" value="21" />
  <parameter name="I_STAGE_11_WIDTH" value="75" />
  <parameter name="C_STAGE_3_WIDTH" value="75" />
  <parameter name="I_STAGE_1_WIDTH" value="75" />
  <parameter name="RCF_FIX" value="3200" />
  <parameter name="I_STAGE_8_WIDTH" value="75" />
  <parameter name="MAX_C_STAGE_WIDTH" value="75" />
  <parameter name="INTERFACES" value="1" />
  <parameter name="DIF_USE_MEM" value="false" />
  <parameter name="RCF_LB" value="8" />
  <parameter name="C_STAGE_9_WIDTH" value="75" />
  <generatedFiles>
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_delay.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastaddsub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_fastadd.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_pipelined_adder.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_dsp_cic_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_cic_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_differentiator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_integrator.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_upsample.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_channel_buffer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/auk_dspip_variable_downsample.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_siso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_int_simo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_dec_miso.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/alt_cic_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/FPGA/db/ip/tx_cic/submodules/tx_cic_cic_ii_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_cic_ii/altera_cic_ii_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/dsp/altera_cic_ii/cic_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tx_cic" as="cic_ii_0" />
  <messages>
   <message level="Debug" culprit="tx_cic">queue size: 0 starting:altera_cic_ii "submodules/tx_cic_cic_ii_0"</message>
   <message level="Info" culprit="cic_ii_0"><![CDATA["<b>tx_cic</b>" instantiated <b>altera_cic_ii</b> "<b>cic_ii_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
