Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 13 12:29:28 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.909        0.000                      0                 3193        0.140        0.000                      0                 3193        3.000        0.000                       0                   764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.603        0.000                      0                  150        0.244        0.000                      0                  150        4.500        0.000                       0                    80  
  clkout3          53.293        0.000                      0                 3042        0.140        0.000                      0                 3042       38.750        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout0             3.909        0.000                      0                   32        0.595        0.000                      0                   32  
clkout0       clkout3             5.770        0.000                      0                    1        0.910        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.024ns (26.465%)  route 2.845ns (73.535%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.730     3.059    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[0]/C
                         clock pessimism              0.575     9.165    
                         clock uncertainty           -0.074     9.092    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.429     8.663    display/vga/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.024ns (26.465%)  route 2.845ns (73.535%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.730     3.059    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[1]/C
                         clock pessimism              0.575     9.165    
                         clock uncertainty           -0.074     9.092    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.429     8.663    display/vga/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.024ns (26.465%)  route 2.845ns (73.535%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.730     3.059    display/vga/xy/y[9]_i_1_n_0
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism              0.575     9.165    
                         clock uncertainty           -0.074     9.092    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.429     8.663    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.024ns (26.495%)  route 2.841ns (73.505%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.726     3.055    display/vga/xy/y[9]_i_1_n_0
    SLICE_X83Y96         FDRE                                         r  display/vga/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    display/vga/xy/clk100
    SLICE_X83Y96         FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.575     9.165    
                         clock uncertainty           -0.074     9.092    
    SLICE_X83Y96         FDRE (Setup_fdre_C_R)       -0.429     8.663    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf100/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.715ns (31.748%)  route 1.537ns (68.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 6.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    -0.930    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697     0.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296     0.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.840     1.322    clockdv/not_clock_enable
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clockdv/buf100/I0
                         clock pessimism              0.395     7.284    
                         clock uncertainty           -0.074     7.210    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     7.051    clockdv/buf100
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.267ns (31.142%)  route 2.801ns (68.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           0.995     0.641    display/vga/xy/x[0]
    SLICE_X86Y95         LUT4 (Prop_lut4_I1_O)        0.152     0.793 f  display/vga/xy/x[8]_i_2/O
                         net (fo=3, routed)           0.718     1.511    display/vga/xy/x[8]_i_2_n_0
    SLICE_X85Y97         LUT5 (Prop_lut5_I4_O)        0.327     1.838 r  display/vga/xy/x[9]_i_6/O
                         net (fo=1, routed)           0.569     2.407    display/vga/xy/x[9]_i_6_n_0
    SLICE_X86Y97         LUT3 (Prop_lut3_I1_O)        0.332     2.739 r  display/vga/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.519     3.259    display/vga/xy/p_0_in__0[9]
    SLICE_X86Y97         FDRE                                         r  display/vga/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.613     8.593    display/vga/xy/clk100
    SLICE_X86Y97         FDRE                                         r  display/vga/xy/x_reg[9]/C
                         clock pessimism              0.559     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)       -0.081     8.998    display/vga/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.024ns (27.895%)  route 2.647ns (72.105%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.532     2.861    display/vga/xy/y[9]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.611     8.591    display/vga/xy/clk100
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism              0.575     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X83Y97         FDRE (Setup_fdre_C_R)       -0.429     8.664    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.024ns (27.895%)  route 2.647ns (72.105%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.532     2.861    display/vga/xy/y[9]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.611     8.591    display/vga/xy/clk100
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.575     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X83Y97         FDRE (Setup_fdre_C_R)       -0.429     8.664    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.024ns (27.895%)  route 2.647ns (72.105%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.532     2.861    display/vga/xy/y[9]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.611     8.591    display/vga/xy/clk100
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.575     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X83Y97         FDRE (Setup_fdre_C_R)       -0.429     8.664    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.024ns (28.866%)  route 2.523ns (71.134%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf100/O
                         net (fo=74, routed)          1.730    -0.810    display/vga/xy/clk100
    SLICE_X85Y95         FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  display/vga/xy/x_reg[4]/Q
                         net (fo=83, routed)          1.357     1.003    display/vga/xy/screenaddr[0]
    SLICE_X85Y95         LUT5 (Prop_lut5_I0_O)        0.118     1.121 r  display/vga/xy/x[9]_i_4/O
                         net (fo=3, routed)           0.432     1.554    display/vga/xy/x[9]_i_4_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I0_O)        0.326     1.880 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.326     2.205    display/vga/xy/y[9]_i_2_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.329 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.409     2.738    display/vga/xy/y[9]_i_1_n_0
    SLICE_X84Y97         FDRE                                         r  display/vga/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.611     8.591    display/vga/xy/clk100
    SLICE_X84Y97         FDRE                                         r  display/vga/xy/y_reg[7]/C
                         clock pessimism              0.575     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X84Y97         FDRE (Setup_fdre_C_R)       -0.524     8.569    display/vga/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.061%)  route 0.161ns (45.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I1_O)        0.049    -0.254 r  clockdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    clockdv/start_cnt[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.107    -0.498    clockdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.817%)  route 0.183ns (49.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.606    -0.558    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  display/vga/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.234    display/vga/xy/y_reg_n_0_[0]
    SLICE_X83Y97         LUT5 (Prop_lut5_I1_O)        0.048    -0.186 r  display/vga/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    display/vga/xy/y[4]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    display/vga/xy/clk100
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.107    -0.434    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.227ns (63.062%)  route 0.133ns (36.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.606    -0.558    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  display/vga/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.133    -0.297    display/vga/xy/y[1]
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.099    -0.198 r  display/vga/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    display/vga/xy/p_0_in__1[5]
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    display/vga/xy/clk100
    SLICE_X83Y97         FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.092    -0.449    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.600    -0.564    disp/clk100
    SLICE_X87Y81         FDRE                                         r  disp/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  disp/c_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.315    disp/c_reg_n_0_[11]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  disp/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    disp/c_reg[8]_i_1_n_4
    SLICE_X87Y81         FDRE                                         r  disp/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.870    -0.803    disp/clk100
    SLICE_X87Y81         FDRE                                         r  disp/c_reg[11]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105    -0.459    disp/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.598    -0.566    disp/clk100
    SLICE_X87Y79         FDRE                                         r  disp/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  disp/c_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.317    disp/c_reg_n_0_[3]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  disp/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    disp/c_reg[0]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  disp/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.868    -0.805    disp/clk100
    SLICE_X87Y79         FDRE                                         r  disp/c_reg[3]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105    -0.461    disp/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.599    -0.565    disp/clk100
    SLICE_X87Y80         FDRE                                         r  disp/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  disp/c_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.316    disp/c_reg_n_0_[7]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  disp/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    disp/c_reg[4]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  disp/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.869    -0.804    disp/clk100
    SLICE_X87Y80         FDRE                                         r  disp/c_reg[7]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105    -0.460    disp/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 disp/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.601    -0.563    disp/clk100
    SLICE_X87Y82         FDRE                                         r  disp/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  disp/c_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.314    disp/c_reg_n_0_[15]
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.206 r  disp/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    disp/c_reg[12]_i_1_n_4
    SLICE_X87Y82         FDRE                                         r  disp/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.871    -0.802    disp/clk100
    SLICE_X87Y82         FDRE                                         r  disp/c_reg[15]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105    -0.458    disp/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.606    -0.558    display/vga/xy/clk100
    SLICE_X82Y96         FDRE                                         r  display/vga/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  display/vga/xy/y_reg[2]/Q
                         net (fo=8, routed)           0.171    -0.246    display/vga/xy/y[2]
    SLICE_X83Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  display/vga/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/vga/xy/p_0_in__1[6]
    SLICE_X83Y96         FDRE                                         r  display/vga/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.878    -0.795    display/vga/xy/clk100
    SLICE_X83Y96         FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.091    -0.454    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/vga/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf100/O
                         net (fo=74, routed)          0.608    -0.556    display/vga/clk100
    SLICE_X87Y97         FDRE                                         r  display/vga/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  display/vga/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.236    display/vga/clk_count[0]
    SLICE_X87Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  display/vga/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    display/vga/p_0_in[1]
    SLICE_X87Y97         FDRE                                         r  display/vga/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.880    -0.793    display/vga/clk100
    SLICE_X87Y97         FDRE                                         r  display/vga/clk_count_reg[1]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.107    -0.449    display/vga/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.532%)  route 0.161ns (46.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  clockdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.161    -0.303    clockdv/start_cnt_reg_n_0_[1]
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  clockdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    clockdv/start_cnt[1]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.828    -0.844    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[1]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092    -0.513    clockdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y95     display/vga/xy/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y95     display/vga/xy/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y95     display/vga/xy/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y95     display/vga/xy/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y95     display/vga/xy/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y95     display/vga/xy/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y95     display/vga/xy/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y97     display/vga/xy/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y97     display/vga/xy/x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y88     sound/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y81     disp/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y81     disp/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83     disp/c_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y88     sound/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83     disp/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83     disp/c_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83     disp/c_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y95     display/vga/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y95     display/vga/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y95     display/vga/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y97     display/vga/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y97     display/vga/xy/x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y100    clockdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y100    clockdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y100    clockdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82     disp/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82     disp/c_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       53.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.293ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.601ns  (logic 4.115ns (15.470%)  route 22.486ns (84.530%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 r  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.367    24.525    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT4 (Prop_lut4_I1_O)        0.153    24.678 r  mips/dp/pcm/LED[10]_i_3/O
                         net (fo=4, routed)           0.766    25.444    mips/dp/pcm/LED[10]_i_3_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I3_O)        0.331    25.775 r  mips/dp/pcm/LED[2]_i_1/O
                         net (fo=1, routed)           0.000    25.775    memIO/led/D[2]
    SLICE_X86Y81         FDRE                                         r  memIO/led/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.602    78.582    memIO/led/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/led/LED_reg[2]/C
                         clock pessimism              0.559    79.141    
                         clock uncertainty           -0.102    79.039    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.029    79.068    memIO/led/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         79.068    
                         arrival time                         -25.775    
  -------------------------------------------------------------------
                         slack                                 53.293    

Slack (MET) :             53.324ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.615ns  (logic 4.141ns (15.559%)  route 22.474ns (84.441%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 f  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 f  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.367    24.525    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT4 (Prop_lut4_I1_O)        0.153    24.678 f  mips/dp/pcm/LED[10]_i_3/O
                         net (fo=4, routed)           0.755    25.433    mips/dp/pcm/LED[10]_i_3_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I4_O)        0.357    25.790 r  mips/dp/pcm/LED[1]_i_1/O
                         net (fo=1, routed)           0.000    25.790    memIO/led/D[1]
    SLICE_X86Y81         FDRE                                         r  memIO/led/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.602    78.582    memIO/led/clk12
    SLICE_X86Y81         FDRE                                         r  memIO/led/LED_reg[1]/C
                         clock pessimism              0.559    79.141    
                         clock uncertainty           -0.102    79.039    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.075    79.114    memIO/led/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         79.114    
                         arrival time                         -25.790    
  -------------------------------------------------------------------
                         slack                                 53.324    

Slack (MET) :             53.537ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.358ns  (logic 4.105ns (15.574%)  route 22.253ns (84.426%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 f  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 f  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.184    24.341    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT3 (Prop_lut3_I1_O)        0.146    24.487 f  mips/dp/pcm/LED[14]_i_3/O
                         net (fo=4, routed)           0.717    25.204    mips/dp/pcm/LED[14]_i_3_n_0
    SLICE_X85Y83         LUT6 (Prop_lut6_I2_O)        0.328    25.532 r  mips/dp/pcm/LED[13]_i_1/O
                         net (fo=1, routed)           0.000    25.532    memIO/led/D[13]
    SLICE_X85Y83         FDRE                                         r  memIO/led/LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.603    78.583    memIO/led/clk12
    SLICE_X85Y83         FDRE                                         r  memIO/led/LED_reg[13]/C
                         clock pessimism              0.559    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X85Y83         FDRE (Setup_fdre_C_D)        0.029    79.069    memIO/led/LED_reg[13]
  -------------------------------------------------------------------
                         required time                         79.069    
                         arrival time                         -25.532    
  -------------------------------------------------------------------
                         slack                                 53.537    

Slack (MET) :             53.727ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.169ns  (logic 4.115ns (15.725%)  route 22.054ns (84.275%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 r  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.367    24.525    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT4 (Prop_lut4_I1_O)        0.153    24.678 r  mips/dp/pcm/LED[10]_i_3/O
                         net (fo=4, routed)           0.335    25.012    mips/dp/pcm/LED[10]_i_3_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.331    25.343 r  mips/dp/pcm/LED[10]_i_1/O
                         net (fo=1, routed)           0.000    25.343    memIO/led/D[10]
    SLICE_X86Y82         FDRE                                         r  memIO/led/LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/led/clk12
    SLICE_X86Y82         FDRE                                         r  memIO/led/LED_reg[10]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.029    79.070    memIO/led/LED_reg[10]
  -------------------------------------------------------------------
                         required time                         79.070    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                 53.727    

Slack (MET) :             53.732ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.166ns  (logic 4.115ns (15.727%)  route 22.051ns (84.273%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 78.584 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 f  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 f  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.367    24.525    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT4 (Prop_lut4_I1_O)        0.153    24.678 f  mips/dp/pcm/LED[10]_i_3/O
                         net (fo=4, routed)           0.331    25.009    mips/dp/pcm/LED[10]_i_3_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.331    25.340 r  mips/dp/pcm/LED[9]_i_1/O
                         net (fo=1, routed)           0.000    25.340    memIO/led/D[9]
    SLICE_X86Y82         FDRE                                         r  memIO/led/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.604    78.584    memIO/led/clk12
    SLICE_X86Y82         FDRE                                         r  memIO/led/LED_reg[9]/C
                         clock pessimism              0.559    79.143    
                         clock uncertainty           -0.102    79.041    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.031    79.072    memIO/led/LED_reg[9]
  -------------------------------------------------------------------
                         required time                         79.072    
                         arrival time                         -25.340    
  -------------------------------------------------------------------
                         slack                                 53.732    

Slack (MET) :             53.732ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.162ns  (logic 3.879ns (14.827%)  route 22.283ns (85.173%))
  Logic Levels:           19  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.239    18.567    memIO/smem/mem_reg_384_511_3_3/A0
    SLICE_X78Y103        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.691 f  memIO/smem/mem_reg_384_511_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    18.691    memIO/smem/mem_reg_384_511_3_3/SPO0
    SLICE_X78Y103        MUXF7 (Prop_muxf7_I0_O)      0.241    18.932 f  memIO/smem/mem_reg_384_511_3_3/F7.SP/O
                         net (fo=1, routed)           1.019    19.951    memIO/smem/mem_reg_384_511_3_3_n_1
    SLICE_X77Y98         LUT4 (Prop_lut4_I0_O)        0.298    20.249 f  memIO/smem/rf_reg_r1_0_31_0_5_i_149/O
                         net (fo=1, routed)           0.667    20.916    mips/dp/pcm/x_reg[5]_9
    SLICE_X77Y98         LUT6 (Prop_lut6_I3_O)        0.124    21.040 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.514    21.554    memIO/smem/x_reg[5]
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.678 f  memIO/smem/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=8, routed)           1.474    23.152    mips/dp/pcm/keyb_char_reg[3][0]
    SLICE_X85Y82         LUT2 (Prop_lut2_I1_O)        0.124    23.276 f  mips/dp/pcm/LED[12]_i_2/O
                         net (fo=4, routed)           0.478    23.755    mips/dp/pcm/LED[12]_i_2_n_0
    SLICE_X85Y83         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  mips/dp/pcm/LED[13]_i_2/O
                         net (fo=2, routed)           1.333    25.212    mips/dp/pcm/LED[13]_i_2_n_0
    SLICE_X85Y81         LUT6 (Prop_lut6_I0_O)        0.124    25.336 r  mips/dp/pcm/LED[12]_i_1/O
                         net (fo=1, routed)           0.000    25.336    memIO/led/D[12]
    SLICE_X85Y81         FDRE                                         r  memIO/led/LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.600    78.580    memIO/led/clk12
    SLICE_X85Y81         FDRE                                         r  memIO/led/LED_reg[12]/C
                         clock pessimism              0.559    79.139    
                         clock uncertainty           -0.102    79.037    
    SLICE_X85Y81         FDRE (Setup_fdre_C_D)        0.031    79.068    memIO/led/LED_reg[12]
  -------------------------------------------------------------------
                         required time                         79.068    
                         arrival time                         -25.336    
  -------------------------------------------------------------------
                         slack                                 53.732    

Slack (MET) :             53.931ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.966ns  (logic 4.105ns (15.809%)  route 21.861ns (84.191%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 78.583 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 r  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.184    24.341    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT3 (Prop_lut3_I1_O)        0.146    24.487 r  mips/dp/pcm/LED[14]_i_3/O
                         net (fo=4, routed)           0.325    24.812    mips/dp/pcm/LED[14]_i_3_n_0
    SLICE_X85Y83         LUT6 (Prop_lut6_I3_O)        0.328    25.140 r  mips/dp/pcm/LED[14]_i_1/O
                         net (fo=1, routed)           0.000    25.140    memIO/led/D[14]
    SLICE_X85Y83         FDRE                                         r  memIO/led/LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.603    78.583    memIO/led/clk12
    SLICE_X85Y83         FDRE                                         r  memIO/led/LED_reg[14]/C
                         clock pessimism              0.559    79.142    
                         clock uncertainty           -0.102    79.040    
    SLICE_X85Y83         FDRE (Setup_fdre_C_D)        0.031    79.071    memIO/led/LED_reg[14]
  -------------------------------------------------------------------
                         required time                         79.071    
                         arrival time                         -25.140    
  -------------------------------------------------------------------
                         slack                                 53.931    

Slack (MET) :             53.951ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.989ns  (logic 4.105ns (15.795%)  route 21.884ns (84.205%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 f  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 f  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 f  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.184    24.341    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT3 (Prop_lut3_I1_O)        0.146    24.487 f  mips/dp/pcm/LED[14]_i_3/O
                         net (fo=4, routed)           0.348    24.835    mips/dp/pcm/LED[14]_i_3_n_0
    SLICE_X84Y81         LUT6 (Prop_lut6_I4_O)        0.328    25.163 r  mips/dp/pcm/LED[5]_i_1/O
                         net (fo=1, routed)           0.000    25.163    memIO/led/D[5]
    SLICE_X84Y81         FDRE                                         r  memIO/led/LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.600    78.580    memIO/led/clk12
    SLICE_X84Y81         FDRE                                         r  memIO/led/LED_reg[5]/C
                         clock pessimism              0.559    79.139    
                         clock uncertainty           -0.102    79.037    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)        0.077    79.114    memIO/led/LED_reg[5]
  -------------------------------------------------------------------
                         required time                         79.114    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                 53.951    

Slack (MET) :             53.955ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.942ns  (logic 3.879ns (14.953%)  route 22.063ns (85.047%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 78.582 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 r  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.367    24.525    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT4 (Prop_lut4_I2_O)        0.124    24.649 r  mips/dp/pcm/LED[8]_i_2/O
                         net (fo=1, routed)           0.343    24.992    mips/dp/pcm/LED[8]_i_2_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.124    25.116 r  mips/dp/pcm/LED[8]_i_1/O
                         net (fo=1, routed)           0.000    25.116    memIO/led/D[8]
    SLICE_X85Y82         FDRE                                         r  memIO/led/LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.602    78.582    memIO/led/clk12
    SLICE_X85Y82         FDRE                                         r  memIO/led/LED_reg[8]/C
                         clock pessimism              0.559    79.141    
                         clock uncertainty           -0.102    79.039    
    SLICE_X85Y82         FDRE (Setup_fdre_C_D)        0.032    79.071    memIO/led/LED_reg[8]
  -------------------------------------------------------------------
                         required time                         79.071    
                         arrival time                         -25.116    
  -------------------------------------------------------------------
                         slack                                 53.955    

Slack (MET) :             53.958ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/led/LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.986ns  (logic 4.105ns (15.797%)  route 21.881ns (84.203%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 78.580 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.714    -0.826    mips/dp/pcm/clk12
    SLICE_X74Y88         FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.308 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=109, routed)         2.808     2.500    mips/dp/pcm/pc[7]
    SLICE_X73Y86         LUT6 (Prop_lut6_I1_O)        0.124     2.624 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.000     2.624    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X73Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     2.836 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.000     2.836    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X73Y86         MUXF8 (Prop_muxf8_I1_O)      0.094     2.930 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.878     4.808    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC2
    SLICE_X76Y87         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.345     5.153 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.027     6.181    mips/dp/pcm/ReadData10[4]
    SLICE_X74Y87         LUT6 (Prop_lut6_I1_O)        0.331     6.512 r  mips/dp/pcm/mem_reg_0_127_0_0_i_84/O
                         net (fo=100, routed)         2.887     9.399    mips/dp/pcm/mem_reg_0_127_0_0_i_84_n_0
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.148     9.547 r  mips/dp/pcm/mem_reg_0_127_0_0_i_124/O
                         net (fo=14, routed)          0.737    10.284    mips/dp/pcm/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.328    10.612 f  mips/dp/pcm/mem_reg_0_127_0_0_i_117/O
                         net (fo=4, routed)           1.124    11.735    mips/dp/pcm/mem_reg_0_127_0_0_i_117_n_0
    SLICE_X64Y88         LUT3 (Prop_lut3_I0_O)        0.124    11.859 f  mips/dp/pcm/mem_reg_0_127_0_0_i_126/O
                         net (fo=3, routed)           0.690    12.549    mips/dp/pcm/mem_reg_0_127_0_0_i_126_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.673 f  mips/dp/pcm/mem_reg_0_127_0_0_i_94/O
                         net (fo=2, routed)           0.607    13.280    mips/dp/pcm/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.404 f  mips/dp/pcm/mem_reg_0_127_0_0_i_43/O
                         net (fo=1, routed)           0.799    14.203    mips/dp/pcm/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.327 r  mips/dp/pcm/mem_reg_0_127_0_0_i_9/O
                         net (fo=269, routed)         4.056    18.383    memIO/smem/mem_reg_256_383_1_1/A0
    SLICE_X80Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    18.507 r  memIO/smem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    18.507    memIO/smem/mem_reg_256_383_1_1/SPO0
    SLICE_X80Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    18.748 r  memIO/smem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           0.874    19.622    mips/dp/pcm/x_reg[5]_22
    SLICE_X81Y99         LUT4 (Prop_lut4_I2_O)        0.298    19.920 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167/O
                         net (fo=1, routed)           0.820    20.740    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_167_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126/O
                         net (fo=1, routed)           0.973    21.837    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_126_n_0
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.124    21.961 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           1.073    23.034    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I2_O)        0.124    23.158 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=5, routed)           1.184    24.341    mips/dp/pcm/mem_readdata[1]
    SLICE_X84Y82         LUT3 (Prop_lut3_I1_O)        0.146    24.487 r  mips/dp/pcm/LED[14]_i_3/O
                         net (fo=4, routed)           0.345    24.832    mips/dp/pcm/LED[14]_i_3_n_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I0_O)        0.328    25.160 r  mips/dp/pcm/LED[6]_i_1/O
                         net (fo=1, routed)           0.000    25.160    memIO/led/D[6]
    SLICE_X84Y81         FDRE                                         r  memIO/led/LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clockdv/buf12/O
                         net (fo=678, routed)         1.600    78.580    memIO/led/clk12
    SLICE_X84Y81         FDRE                                         r  memIO/led/LED_reg[6]/C
                         clock pessimism              0.559    79.139    
                         clock uncertainty           -0.102    79.037    
    SLICE_X84Y81         FDRE (Setup_fdre_C_D)        0.081    79.118    memIO/led/LED_reg[6]
  -------------------------------------------------------------------
                         required time                         79.118    
                         arrival time                         -25.160    
  -------------------------------------------------------------------
                         slack                                 53.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.563    -0.601    accel/accel/ADXL_Control/clk12
    SLICE_X59Y87         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accel/accel/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.373    accel/accel/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.328 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1_n_0
    SLICE_X58Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.833    -0.840    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X58Y87         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.120    -0.468    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.564    -0.600    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X59Y88         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.370    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[6]
    SLICE_X58Y88         LUT3 (Prop_lut3_I2_O)        0.045    -0.325 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.325    accel/accel/ADXL_Control/SPI_Interface/p_1_in[7]
    SLICE_X58Y88         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.835    -0.838    accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X58Y88         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.121    -0.466    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 keyboard/temp_char_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            keyboard/temp_char_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.603    -0.561    keyboard/clk12
    SLICE_X85Y87         FDRE                                         r  keyboard/temp_char_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  keyboard/temp_char_reg[13]/Q
                         net (fo=2, routed)           0.099    -0.321    keyboard/temp_char_reg_n_0_[13]
    SLICE_X84Y87         LUT2 (Prop_lut2_I1_O)        0.048    -0.273 r  keyboard/temp_char[21]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    keyboard/keyb_char0_in[21]
    SLICE_X84Y87         FDRE                                         r  keyboard/temp_char_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.874    -0.799    keyboard/clk12
    SLICE_X84Y87         FDRE                                         r  keyboard/temp_char_reg[21]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X84Y87         FDRE (Hold_fdre_C_D)         0.131    -0.417    keyboard/temp_char_reg[21]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.562    -0.602    accel/accel/ADXL_Control/clk12
    SLICE_X63Y82         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=6, routed)           0.098    -0.363    accel/accel/ADXL_Control/Cnt_SS_Inactive[5]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.045    -0.318 r  accel/accel/ADXL_Control/Cnt_SS_Inactive[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    accel/accel/ADXL_Control/Cnt_SS_Inactive_0[6]
    SLICE_X62Y82         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.831    -0.842    accel/accel/ADXL_Control/clk12
    SLICE_X62Y82         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.121    -0.468    accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.563    -0.601    accel/accel/ADXL_Control/clk12
    SLICE_X61Y87         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.128    -0.473 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/Q
                         net (fo=1, routed)           0.059    -0.414    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_2[3]
    SLICE_X60Y87         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.833    -0.840    accel/accel/ADXL_Control/clk12
    SLICE_X60Y87         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X60Y87         FDSE (Hold_fdse_C_D)         0.009    -0.579    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.592    -0.572    accel/accel/clk12
    SLICE_X79Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accel/accel/cnt_acc_reset_reg[1]/Q
                         net (fo=8, routed)           0.121    -0.310    accel/accel/cnt_acc_reset[1]
    SLICE_X78Y80         LUT5 (Prop_lut5_I2_O)        0.048    -0.262 r  accel/accel/cnt_acc_reset[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    accel/accel/cnt_acc_reset_9[0]
    SLICE_X78Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.862    -0.811    accel/accel/clk12
    SLICE_X78Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.131    -0.428    accel/accel/cnt_acc_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.795%)  route 0.099ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.561    -0.603    accel/accel/ADXL_Control/clk12
    SLICE_X68Y81         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  accel/accel/ADXL_Control/Data_Reg_reg[5][5]/Q
                         net (fo=3, routed)           0.099    -0.363    accel/accel/ADXL_Control/Data_Reg_reg[5]_4[5]
    SLICE_X69Y81         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.831    -0.842    accel/accel/ADXL_Control/clk12
    SLICE_X69Y81         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][5]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X69Y81         FDRE (Hold_fdre_C_D)         0.055    -0.535    accel/accel/ADXL_Control/Data_Reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_X_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.559    -0.605    accel/accel/ADXL_Control/clk12
    SLICE_X69Y79         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.343    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[12]
    SLICE_X68Y79         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.829    -0.844    accel/accel/ADXL_Control/clk12
    SLICE_X68Y79         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_X_reg[8]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X68Y79         FDRE (Hold_fdre_C_D)         0.076    -0.516    accel/accel/ADXL_Control/ACCEL_X_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/RESET_INT_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.592    -0.572    accel/accel/clk12
    SLICE_X79Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  accel/accel/cnt_acc_reset_reg[1]/Q
                         net (fo=8, routed)           0.121    -0.310    accel/accel/cnt_acc_reset[1]
    SLICE_X78Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.265 r  accel/accel/RESET_INT_i_1/O
                         net (fo=1, routed)           0.000    -0.265    accel/accel/RESET_INT
    SLICE_X78Y80         FDRE                                         r  accel/accel/RESET_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.862    -0.811    accel/accel/clk12
    SLICE_X78Y80         FDRE                                         r  accel/accel/RESET_INT_reg/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120    -0.439    accel/accel/RESET_INT_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.592    -0.572    accel/accel/clk12
    SLICE_X78Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  accel/accel/cnt_acc_reset_reg[4]/Q
                         net (fo=4, routed)           0.073    -0.335    accel/accel/cnt_acc_reset[4]
    SLICE_X79Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  accel/accel/cnt_acc_reset[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    accel/accel/cnt_acc_reset_9[5]
    SLICE_X79Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf12/O
                         net (fo=678, routed)         0.862    -0.811    accel/accel/clk12
    SLICE_X79Y80         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.092    -0.467    accel/accel/cnt_acc_reset_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y86     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y86     accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y88     accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X58Y84     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y84     accel/accel/ADXL_Control/SPI_Interface/SCLK_2X_DIV_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  clockdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_28_28/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_29_29/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_30_30/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y94     memIO/smem/mem_reg_1024_1151_3_3/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y94     memIO/smem/mem_reg_1024_1151_3_3/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y94     memIO/smem/mem_reg_1024_1151_3_3/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y103    memIO/smem/mem_reg_384_511_3_3/DP.HIGH/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y89     memIO/dmem/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X80Y93     memIO/dmem/mem_reg_0_15_30_30/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y95     memIO/smem/mem_reg_1024_1151_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y103    memIO/smem/mem_reg_384_511_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y103    memIO/smem/mem_reg_384_511_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y103    memIO/smem/mem_reg_384_511_1_1/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.781ns (52.203%)  route 2.546ns (47.797%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.060     4.518    sound/clear
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.609     8.589    sound/clk100
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.395     8.984    
                         clock uncertainty           -0.222     8.762    
    SLICE_X87Y88         FDRE (Setup_fdre_C_R)       -0.335     8.427    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.781ns (52.203%)  route 2.546ns (47.797%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.060     4.518    sound/clear
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.609     8.589    sound/clk100
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.395     8.984    
                         clock uncertainty           -0.222     8.762    
    SLICE_X87Y88         FDRE (Setup_fdre_C_R)       -0.335     8.427    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.781ns (52.203%)  route 2.546ns (47.797%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.060     4.518    sound/clear
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.609     8.589    sound/clk100
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.395     8.984    
                         clock uncertainty           -0.222     8.762    
    SLICE_X87Y88         FDRE (Setup_fdre_C_R)       -0.335     8.427    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.781ns (52.203%)  route 2.546ns (47.797%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.060     4.518    sound/clear
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.609     8.589    sound/clk100
    SLICE_X87Y88         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.395     8.984    
                         clock uncertainty           -0.222     8.762    
    SLICE_X87Y88         FDRE (Setup_fdre_C_R)       -0.335     8.427    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.781ns (52.681%)  route 2.498ns (47.319%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.469    sound/clear
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.781ns (52.681%)  route 2.498ns (47.319%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.469    sound/clear
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.781ns (52.681%)  route 2.498ns (47.319%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.469    sound/clear
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.781ns (52.681%)  route 2.498ns (47.319%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.012     4.469    sound/clear
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y90         FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.781ns (53.621%)  route 2.405ns (46.379%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.919     4.377    sound/clear
    SLICE_X87Y89         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y89         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y89         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 memIO/sound_reg/period_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.781ns (53.621%)  route 2.405ns (46.379%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clockdv/buf12/O
                         net (fo=678, routed)         1.730    -0.810    memIO/sound_reg/clk12
    SLICE_X86Y89         FDRE                                         r  memIO/sound_reg/period_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.391 f  memIO/sound_reg/period_reg[6]/Q
                         net (fo=4, routed)           0.671     0.281    memIO/sound_reg/period[6]
    SLICE_X89Y90         LUT1 (Prop_lut1_I0_O)        0.297     0.578 r  memIO/sound_reg/count[0]_i_59/O
                         net (fo=1, routed)           0.000     0.578    memIO/sound_reg/count[0]_i_59_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.128 r  memIO/sound_reg/count_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     1.128    memIO/sound_reg/count_reg[0]_i_47_n_0
    SLICE_X89Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.242 r  memIO/sound_reg/count_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.242    memIO/sound_reg/count_reg[0]_i_46_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.356 r  memIO/sound_reg/count_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.356    memIO/sound_reg/count_reg[0]_i_35_n_0
    SLICE_X89Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.690 r  memIO/sound_reg/count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.815     2.505    sound/count1[17]
    SLICE_X88Y92         LUT4 (Prop_lut4_I1_O)        0.303     2.808 r  sound/count[0]_i_23/O
                         net (fo=1, routed)           0.000     2.808    sound/count[0]_i_23_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.341 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.341    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.458 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.919     4.377    sound/clear
    SLICE_X87Y89         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clockdv/buf100/O
                         net (fo=74, routed)          1.610     8.590    sound/clk100
    SLICE_X87Y89         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.395     8.985    
                         clock uncertainty           -0.222     8.763    
    SLICE_X87Y89         FDRE (Setup_fdre_C_R)       -0.335     8.428    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.547ns (47.559%)  route 0.603ns (52.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.591    sound/clear
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y93         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.547ns (47.559%)  route 0.603ns (52.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.591    sound/clear
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y93         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.547ns (47.559%)  route 0.603ns (52.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.591    sound/clear
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y93         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.547ns (47.559%)  route 0.603ns (52.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.288     0.591    sound/clear
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y93         FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y93         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.547ns (45.730%)  route 0.649ns (54.270%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.637    sound/clear
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[24]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y94         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.547ns (45.730%)  route 0.649ns (54.270%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.637    sound/clear
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[25]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y94         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.547ns (45.730%)  route 0.649ns (54.270%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.637    sound/clear
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[26]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y94         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.547ns (45.730%)  route 0.649ns (54.270%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.334     0.637    sound/clear
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y94         FDRE                                         r  sound/count_reg[27]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y94         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.547ns (45.570%)  route 0.653ns (54.430%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.339     0.641    sound/clear
    SLICE_X87Y95         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y95         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y95         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 memIO/sound_reg/period_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.547ns (45.570%)  route 0.653ns (54.430%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clockdv/buf12/O
                         net (fo=678, routed)         0.605    -0.559    memIO/sound_reg/clk12
    SLICE_X85Y90         FDRE                                         r  memIO/sound_reg/period_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  memIO/sound_reg/period_reg[13]/Q
                         net (fo=4, routed)           0.177    -0.241    memIO/sound_reg/period[13]
    SLICE_X89Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 f  memIO/sound_reg/count_reg[0]_i_35/O[1]
                         net (fo=2, routed)           0.138     0.021    sound/count1[13]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.111     0.132 r  sound/count[0]_i_27/O
                         net (fo=1, routed)           0.000     0.132    sound/count[0]_i_27_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.223 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.223    sound/count_reg[0]_i_16_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.263 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.263    sound/count_reg[0]_i_3_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.303 r  sound/count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          0.339     0.641    sound/clear
    SLICE_X87Y95         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    clockdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clockdv/buf100/O
                         net (fo=74, routed)          0.879    -0.794    sound/clk100
    SLICE_X87Y95         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.557    -0.238    
                         clock uncertainty            0.222    -0.015    
    SLICE_X87Y95         FDRE (Hold_fdre_C_R)         0.011    -0.004    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.063ns  (logic 0.715ns (34.664%)  route 1.348ns (65.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 69.070 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    65.645 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.719    67.364    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    67.460 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.610    69.070    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.419    69.489 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.697    70.186    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.296    70.482 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.651    71.133    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    75.249 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.639    76.888    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.395    77.284    
                         clock uncertainty           -0.222    77.062    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.903    clockdv/buf12
  -------------------------------------------------------------------
                         required time                         76.903    
                         arrival time                         -71.133    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.226ns (30.107%)  route 0.525ns (69.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    clockdv/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.559    -0.605    clockdv/clkout0_BUFG
    SLICE_X52Y100        FDRE                                         r  clockdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  clockdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.253    -0.224    clockdv/p_0_in
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.098    -0.126 f  clockdv/I1_i_1/O
                         net (fo=4, routed)           0.272     0.145    clockdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clockdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clockdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clockdv/buf12/I0
                         clock pessimism              0.557    -1.145    
                         clock uncertainty            0.222    -0.923    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.764    clockdv/buf12
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.910    





