Analysis & Synthesis report for SmartClock
Sat Nov 24 20:59:18 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "alarm:compare_time"
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 24 20:59:18 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; SmartClock                                  ;
; Top-level Entity Name              ; SmartClock                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; SmartClock         ; SmartClock         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; clk_50m_1k.vhd                   ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/clk_50m_1k.vhd   ;         ;
; clk_50m_100k.vhd                 ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/clk_50m_100k.vhd ;         ;
; SmartClock.vhd                   ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/SmartClock.vhd   ;         ;
; clock.vhd                        ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/clock.vhd        ;         ;
; alarm.vhd                        ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/alarm.vhd        ;         ;
; lcd.vhd                          ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/lcd.vhd          ;         ;
; piezo.vhd                        ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/piezo.vhd        ;         ;
; uart.vhd                         ; yes             ; User VHDL File  ; D:/MyProject/SmartClock/uart.vhd         ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
;                                             ;         ;
; Total combinational functions               ; 0       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 0       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 32      ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk_50m ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 32      ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |SmartClock                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 32   ; 0            ; |SmartClock         ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm:compare_time"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; to_piezo_decision ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Nov 24 20:59:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SmartClock -c SmartClock
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clk_50m_1k.vhd
    Info (12022): Found design unit 1: clk_50m_1k-ex1 File: D:/MyProject/SmartClock/clk_50m_1k.vhd Line: 12
    Info (12023): Found entity 1: clk_50m_1k File: D:/MyProject/SmartClock/clk_50m_1k.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clk_50m_100k.vhd
    Info (12022): Found design unit 1: clk_50m_100k-ex File: D:/MyProject/SmartClock/clk_50m_100k.vhd Line: 11
    Info (12023): Found entity 1: clk_50m_100k File: D:/MyProject/SmartClock/clk_50m_100k.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file smartclock.vhd
    Info (12022): Found design unit 1: SmartClock-bigpicture File: D:/MyProject/SmartClock/SmartClock.vhd Line: 25
    Info (12023): Found entity 1: SmartClock File: D:/MyProject/SmartClock/SmartClock.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clock-ex File: D:/MyProject/SmartClock/clock.vhd Line: 14
    Info (12023): Found entity 1: clock File: D:/MyProject/SmartClock/clock.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alarm.vhd
    Info (12022): Found design unit 1: alarm-ex3 File: D:/MyProject/SmartClock/alarm.vhd Line: 15
    Info (12023): Found entity 1: alarm File: D:/MyProject/SmartClock/alarm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: lcd-ex4 File: D:/MyProject/SmartClock/lcd.vhd Line: 13
    Info (12023): Found entity 1: lcd File: D:/MyProject/SmartClock/lcd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file piezo.vhd
    Info (12022): Found design unit 1: piezo-ex5 File: D:/MyProject/SmartClock/piezo.vhd Line: 11
    Info (12023): Found entity 1: piezo File: D:/MyProject/SmartClock/piezo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-ex6 File: D:/MyProject/SmartClock/uart.vhd Line: 18
    Info (12023): Found entity 1: uart File: D:/MyProject/SmartClock/uart.vhd Line: 5
Info (12127): Elaborating entity "SmartClock" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SmartClock.vhd(98): object "alarm_decision" assigned a value but never read File: D:/MyProject/SmartClock/SmartClock.vhd Line: 98
Info (12128): Elaborating entity "clock" for hierarchy "clock:count_clk" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at clock.vhd(8): used implicit default value for signal "seg_com" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/clock.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at clock.vhd(9): used implicit default value for signal "seg_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/clock.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal "tm_presentTime" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/clock.vhd Line: 10
Info (12128): Elaborating entity "clk_50m_100k" for hierarchy "clk_50m_100k:covert_50m_100k" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 106
Warning (10541): VHDL Signal Declaration warning at clk_50m_100k.vhd(7): used implicit default value for signal "clk_100k" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/clk_50m_100k.vhd Line: 7
Info (12128): Elaborating entity "clk_50m_1k" for hierarchy "clk_50m_1k:covert_50m_1k" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 107
Warning (10541): VHDL Signal Declaration warning at clk_50m_1k.vhd(7): used implicit default value for signal "clk_1k" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/clk_50m_1k.vhd Line: 7
Info (12128): Elaborating entity "alarm" for hierarchy "alarm:compare_time" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at alarm.vhd(9): used implicit default value for signal "to_lcd_alarmTime" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/alarm.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at alarm.vhd(10): used implicit default value for signal "to_lcd_msg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/alarm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at alarm.vhd(11): used implicit default value for signal "to_piezo_decision" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/alarm.vhd Line: 11
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:display_lcd" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 109
Warning (10541): VHDL Signal Declaration warning at lcd.vhd(8): used implicit default value for signal "e" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/lcd.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at lcd.vhd(8): used implicit default value for signal "rs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/lcd.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at lcd.vhd(8): used implicit default value for signal "rw" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/lcd.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at lcd.vhd(9): used implicit default value for signal "lcd_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/lcd.vhd Line: 9
Info (12128): Elaborating entity "piezo" for hierarchy "piezo:shout_bell" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 110
Warning (10541): VHDL Signal Declaration warning at piezo.vhd(7): used implicit default value for signal "bell" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/piezo.vhd Line: 7
Info (12128): Elaborating entity "uart" for hierarchy "uart:bluetooth_uart" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at uart.vhd(10): used implicit default value for signal "tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/uart.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at uart.vhd(12): used implicit default value for signal "alarmTime" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/uart.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at uart.vhd(13): used implicit default value for signal "presentTime" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/uart.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at uart.vhd(14): used implicit default value for signal "msg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/MyProject/SmartClock/uart.vhd Line: 14
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_com[0]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[1]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[2]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[3]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[4]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[5]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[6]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_com[7]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 9
    Warning (13410): Pin "seg_out[0]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[1]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[2]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[3]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[4]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[5]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[6]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "seg_out[7]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 10
    Warning (13410): Pin "e" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 12
    Warning (13410): Pin "rs" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 12
    Warning (13410): Pin "rw" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 12
    Warning (13410): Pin "lcd_data[0]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[1]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[2]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[3]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[4]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[5]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[6]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "lcd_data[7]" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 13
    Warning (13410): Pin "bell" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 15
    Warning (13410): Pin "tx" is stuck at GND File: D:/MyProject/SmartClock/SmartClock.vhd Line: 19
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_50m" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 7
    Warning (15610): No output dependent on input pin "send_req" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 17
    Warning (15610): No output dependent on input pin "rx" File: D:/MyProject/SmartClock/SmartClock.vhd Line: 18
Info (21057): Implemented 32 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 29 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Sat Nov 24 20:59:18 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


