============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 11:31:59 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1100110100011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1703/10 useful/useless nets, 986/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1540/18 useful/useless nets, 1236/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 202 better
SYN-1014 : Optimize round 2
SYN-1032 : 1409/15 useful/useless nets, 1105/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1413/40 useful/useless nets, 1112/13 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 55 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1721/4 useful/useless nets, 1420/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.96), #lev = 5 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 148 (3.79), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 148 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1010 instances
RUN-0007 : 420 luts, 409 seqs, 92 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1322 nets
RUN-1001 : 800 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     236     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     165     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1008 instances, 420 luts, 409 seqs, 148 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 321170
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1008.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204674, overlap = 27
PHY-3002 : Step(2): len = 139249, overlap = 22.5
PHY-3002 : Step(3): len = 94421.2, overlap = 22.5
PHY-3002 : Step(4): len = 76500.5, overlap = 22.5
PHY-3002 : Step(5): len = 63031.2, overlap = 27
PHY-3002 : Step(6): len = 53414.3, overlap = 27
PHY-3002 : Step(7): len = 50474.5, overlap = 27
PHY-3002 : Step(8): len = 44522.8, overlap = 27
PHY-3002 : Step(9): len = 43812.7, overlap = 27
PHY-3002 : Step(10): len = 42082.1, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10149e-05
PHY-3002 : Step(11): len = 44001.7, overlap = 27
PHY-3002 : Step(12): len = 44224.8, overlap = 27
PHY-3002 : Step(13): len = 44328.2, overlap = 22.5
PHY-3002 : Step(14): len = 43182.3, overlap = 22.5
PHY-3002 : Step(15): len = 42622.7, overlap = 22.5
PHY-3002 : Step(16): len = 42325.4, overlap = 22.5
PHY-3002 : Step(17): len = 42182.6, overlap = 22.5
PHY-3002 : Step(18): len = 39711, overlap = 22.5
PHY-3002 : Step(19): len = 38507.1, overlap = 27
PHY-3002 : Step(20): len = 38939.9, overlap = 27
PHY-3002 : Step(21): len = 37671.9, overlap = 27
PHY-3002 : Step(22): len = 37089.3, overlap = 22.5
PHY-3002 : Step(23): len = 36658, overlap = 22.5
PHY-3002 : Step(24): len = 36190.1, overlap = 22.5
PHY-3002 : Step(25): len = 36121.2, overlap = 22.5
PHY-3002 : Step(26): len = 36244.8, overlap = 22.5
PHY-3002 : Step(27): len = 36254.8, overlap = 27
PHY-3002 : Step(28): len = 35297.4, overlap = 27
PHY-3002 : Step(29): len = 35142.2, overlap = 27
PHY-3002 : Step(30): len = 34728.7, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20299e-05
PHY-3002 : Step(31): len = 36106.1, overlap = 27
PHY-3002 : Step(32): len = 36625.2, overlap = 22.5
PHY-3002 : Step(33): len = 36721, overlap = 22.5
PHY-3002 : Step(34): len = 36470.1, overlap = 22.5
PHY-3002 : Step(35): len = 36405.2, overlap = 22.5
PHY-3002 : Step(36): len = 36413.5, overlap = 18
PHY-3002 : Step(37): len = 36494.7, overlap = 18
PHY-3002 : Step(38): len = 35808, overlap = 18
PHY-3002 : Step(39): len = 35685.4, overlap = 18
PHY-3002 : Step(40): len = 35642.7, overlap = 18
PHY-3002 : Step(41): len = 35347.9, overlap = 22.5
PHY-3002 : Step(42): len = 35089.3, overlap = 22.5
PHY-3002 : Step(43): len = 34961.9, overlap = 22.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40598e-05
PHY-3002 : Step(44): len = 36021.6, overlap = 18
PHY-3002 : Step(45): len = 36113.5, overlap = 18
PHY-3002 : Step(46): len = 36111.3, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.81195e-05
PHY-3002 : Step(47): len = 36327.6, overlap = 18
PHY-3002 : Step(48): len = 36364, overlap = 18
PHY-3002 : Step(49): len = 36455.7, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(50): len = 42406.5, overlap = 8.09375
PHY-3002 : Step(51): len = 42339.7, overlap = 8.65625
PHY-3002 : Step(52): len = 41200.3, overlap = 7.6875
PHY-3002 : Step(53): len = 41324, overlap = 9.5625
PHY-3002 : Step(54): len = 38295.1, overlap = 13.0312
PHY-3002 : Step(55): len = 38832.3, overlap = 14.5
PHY-3002 : Step(56): len = 37135.9, overlap = 15.2188
PHY-3002 : Step(57): len = 36648.7, overlap = 17.6875
PHY-3002 : Step(58): len = 35410.3, overlap = 20.25
PHY-3002 : Step(59): len = 35171.9, overlap = 30.0938
PHY-3002 : Step(60): len = 35166.9, overlap = 33.2812
PHY-3002 : Step(61): len = 34599.7, overlap = 34.4375
PHY-3002 : Step(62): len = 34192.4, overlap = 33.9375
PHY-3002 : Step(63): len = 34281.9, overlap = 34.0625
PHY-3002 : Step(64): len = 33894.8, overlap = 33.3438
PHY-3002 : Step(65): len = 33974.7, overlap = 33.7812
PHY-3002 : Step(66): len = 33569.7, overlap = 31.9688
PHY-3002 : Step(67): len = 33887.1, overlap = 31.2188
PHY-3002 : Step(68): len = 33390.6, overlap = 31.4062
PHY-3002 : Step(69): len = 33323.2, overlap = 30.9688
PHY-3002 : Step(70): len = 33334.9, overlap = 36.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000164247
PHY-3002 : Step(71): len = 33744.5, overlap = 25.6562
PHY-3002 : Step(72): len = 34031.2, overlap = 25.4062
PHY-3002 : Step(73): len = 34742, overlap = 20.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000328495
PHY-3002 : Step(74): len = 33667.3, overlap = 19.9062
PHY-3002 : Step(75): len = 33936.7, overlap = 18.0312
PHY-3002 : Step(76): len = 34066.8, overlap = 17.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09334e-05
PHY-3002 : Step(77): len = 35438.5, overlap = 38.4062
PHY-3002 : Step(78): len = 35864.2, overlap = 37.5625
PHY-3002 : Step(79): len = 36737.7, overlap = 26.875
PHY-3002 : Step(80): len = 36503.5, overlap = 24.875
PHY-3002 : Step(81): len = 34534.9, overlap = 30.2188
PHY-3002 : Step(82): len = 34414.2, overlap = 32.2188
PHY-3002 : Step(83): len = 34274.3, overlap = 32.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.18668e-05
PHY-3002 : Step(84): len = 34928.4, overlap = 30.7812
PHY-3002 : Step(85): len = 35095.6, overlap = 29.3438
PHY-3002 : Step(86): len = 35262.6, overlap = 29.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.37335e-05
PHY-3002 : Step(87): len = 35141.4, overlap = 23.9688
PHY-3002 : Step(88): len = 35258.3, overlap = 23.9688
PHY-3002 : Step(89): len = 35615.6, overlap = 22.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167467
PHY-3002 : Step(90): len = 35424.2, overlap = 23.0312
PHY-3002 : Step(91): len = 35479.4, overlap = 23.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000334934
PHY-3002 : Step(92): len = 35599.5, overlap = 23.125
PHY-3002 : Step(93): len = 35599.5, overlap = 23.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000669868
PHY-3002 : Step(94): len = 35598.8, overlap = 23.5
PHY-3002 : Step(95): len = 35631.3, overlap = 23.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00133974
PHY-3002 : Step(96): len = 35793.5, overlap = 23.7812
PHY-3002 : Step(97): len = 35904.7, overlap = 23.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00267947
PHY-3002 : Step(98): len = 35866.1, overlap = 24.0625
PHY-3002 : Step(99): len = 35863.9, overlap = 23.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00535894
PHY-3002 : Step(100): len = 35940.5, overlap = 23.6562
PHY-3002 : Step(101): len = 35940.5, overlap = 23.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0107179
PHY-3002 : Step(102): len = 35961.4, overlap = 22.0312
PHY-3002 : Step(103): len = 35961.4, overlap = 22.0312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 68.00 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1322.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41632, over cnt = 120(0%), over = 449, worst = 21
PHY-1001 : End global iterations;  0.092078s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 31.62, top5 = 16.35, top10 = 10.16, top15 = 7.32.
PHY-1001 : End incremental global routing;  0.155023s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (60.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5076, tnet num: 1320, tinst num: 1008, tnode num: 6626, tedge num: 8472.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.175208s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.350776s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (80.2%)

OPT-1001 : Current memory(MB): used = 196, reserve = 161, peak = 196.
OPT-1001 : End physical optimization;  0.363116s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (81.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 420 LUT to BLE ...
SYN-4008 : Packed 420 LUT and 207 SEQ to BLE.
SYN-4003 : Packing 202 remaining SEQ's ...
SYN-4005 : Packed 116 SEQ with LUT/SLICE
SYN-4006 : 117 single LUT's are left
SYN-4006 : 86 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 506/821 primitive instances ...
PHY-3001 : End packing;  0.039722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 466 instances
RUN-1001 : 216 mslices, 217 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1120 nets
RUN-1001 : 583 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 464 instances, 433 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 36342.8, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41989e-05
PHY-3002 : Step(104): len = 35526.5, overlap = 32
PHY-3002 : Step(105): len = 35602.3, overlap = 32.75
PHY-3002 : Step(106): len = 35317.1, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.83979e-05
PHY-3002 : Step(107): len = 35523.4, overlap = 34.25
PHY-3002 : Step(108): len = 35523.4, overlap = 34.25
PHY-3002 : Step(109): len = 35429.5, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.67958e-05
PHY-3002 : Step(110): len = 35995.6, overlap = 32
PHY-3002 : Step(111): len = 36248.7, overlap = 30.75
PHY-3002 : Step(112): len = 36540.8, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.177823s wall, 0.015625s user + 0.093750s system = 0.109375s CPU (61.5%)

PHY-3001 : Trial Legalized: Len = 47196.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00306957
PHY-3002 : Step(113): len = 43891.3, overlap = 3.25
PHY-3002 : Step(114): len = 42691.7, overlap = 5.25
PHY-3002 : Step(115): len = 39630.3, overlap = 11.75
PHY-3002 : Step(116): len = 39600.6, overlap = 12.75
PHY-3002 : Step(117): len = 38451.3, overlap = 13.25
PHY-3002 : Step(118): len = 38249.5, overlap = 13.5
PHY-3002 : Step(119): len = 38260.7, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00613913
PHY-3002 : Step(120): len = 38205.4, overlap = 13.75
PHY-3002 : Step(121): len = 38077.6, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0122783
PHY-3002 : Step(122): len = 38076.5, overlap = 14
PHY-3002 : Step(123): len = 37921.1, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42922, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 42924, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 84/1120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50328, over cnt = 124(0%), over = 202, worst = 8
PHY-1002 : len = 51128, over cnt = 76(0%), over = 105, worst = 4
PHY-1002 : len = 52464, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 52632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148587s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 26.79, top5 = 18.18, top10 = 12.71, top15 = 9.47.
PHY-1001 : End incremental global routing;  0.213590s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (65.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4342, tnet num: 1118, tinst num: 464, tnode num: 5499, tedge num: 7586.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.190562s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.424024s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (77.4%)

OPT-1001 : Current memory(MB): used = 200, reserve = 164, peak = 200.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 962/1120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007254s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.4%)

PHY-1001 : Congestion index: top1 = 26.79, top5 = 18.18, top10 = 12.71, top15 = 9.47.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.504734s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (80.5%)

RUN-1003 : finish command "place" in  5.510523s wall, 1.531250s user + 1.125000s system = 2.656250s CPU (48.2%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 201 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 466 instances
RUN-1001 : 216 mslices, 217 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1120 nets
RUN-1001 : 583 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4342, tnet num: 1118, tinst num: 464, tnode num: 5499, tedge num: 7586.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 216 mslices, 217 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1118 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 576 clock pins, and constraint 1157 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49776, over cnt = 123(0%), over = 203, worst = 9
PHY-1002 : len = 50544, over cnt = 75(0%), over = 101, worst = 4
PHY-1002 : len = 51728, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 52040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.153568s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (50.9%)

PHY-1001 : Congestion index: top1 = 26.96, top5 = 18.11, top10 = 12.65, top15 = 9.35.
PHY-1001 : End global routing;  0.215774s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (57.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 194, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End build detailed router design. 3.965331s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (95.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.556767s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (92.3%)

PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End phase 1; 1.568317s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 146264, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 498, peak = 527.
PHY-1001 : End initial routed; 4.287767s wall, 3.281250s user + 0.031250s system = 3.312500s CPU (77.3%)

PHY-1001 : Current memory(MB): used = 527, reserve = 498, peak = 527.
PHY-1001 : End phase 2; 4.287827s wall, 3.281250s user + 0.031250s system = 3.312500s CPU (77.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 146224, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.029118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 146176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.023556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.145770s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (75.0%)

PHY-1001 : Current memory(MB): used = 539, reserve = 509, peak = 539.
PHY-1001 : End phase 3; 0.328095s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (76.2%)

PHY-1003 : Routed, final wirelength = 146176
PHY-1001 : Current memory(MB): used = 539, reserve = 510, peak = 539.
PHY-1001 : End export database. 0.013429s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.414608s wall, 8.859375s user + 0.140625s system = 9.000000s CPU (86.4%)

RUN-1003 : finish command "route" in  10.932967s wall, 9.218750s user + 0.156250s system = 9.375000s CPU (85.7%)

RUN-1004 : used memory is 473 MB, reserved memory is 443 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      733   out of  19600    3.74%
#reg                      428   out of  19600    2.18%
#le                       819
  #lut only               391   out of    819   47.74%
  #reg only                86   out of    819   10.50%
  #lut&reg                342   out of    819   41.76%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     211
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            69
#3        adc/clk_adc                          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8
#4        clk_in_dup_3                         GeneralRouting     io                 clk_in_syn_4.di             1
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |819    |585     |148     |443     |8       |0       |
|  adc                               |adc_ctrl       |12     |12      |0       |11      |0       |0       |
|  anjian_list                       |anjian         |40     |33      |6       |21      |0       |0       |
|  fifo_list                         |fifo_ctrl      |144    |82      |45      |60      |4       |0       |
|    fifo_list                       |fifo           |105    |52      |36      |47      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |59     |53      |6       |35      |0       |0       |
|  tx                                |uart_tx        |79     |67      |8       |38      |0       |0       |
|  type                              |type_choice    |113    |105     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |371    |232     |75      |199     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |371    |232     |75      |199     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |119    |67      |0       |110     |0       |0       |
|        reg_inst                    |register       |116    |64      |0       |107     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |252    |165     |75      |89      |0       |0       |
|        bus_inst                    |bus_top        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |29     |19      |10      |13      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |142    |107     |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       563   
    #2         2       296   
    #3         3        71   
    #4         4        40   
    #5        5-10      98   
    #6       11-50      25   
    #7       51-100     2    
  Average     2.66           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 0a6d111314be3ca8af23add0377e8baeb83aa96264ba6287835d42facf507c7b -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 464
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1120, pip num: 10352
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1256 valid insts, and 28556 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000001011100110100011011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.626601s wall, 11.234375s user + 0.125000s system = 11.359375s CPU (432.5%)

RUN-1004 : used memory is 473 MB, reserved memory is 441 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_113159.log"
