<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p826" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_826{left:491px;bottom:68px;letter-spacing:0.1px;}
#t2_826{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_826{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_826{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_826{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_826{left:355px;bottom:842px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_826{left:558px;bottom:849px;}
#t8_826{left:69px;bottom:753px;letter-spacing:0.13px;}
#t9_826{left:69px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_826{left:69px;bottom:713px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tb_826{left:69px;bottom:697px;letter-spacing:-0.19px;word-spacing:-0.65px;}
#tc_826{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#td_826{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#te_826{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_826{left:69px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_826{left:69px;bottom:597px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#th_826{left:69px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_826{left:69px;bottom:558px;letter-spacing:-0.35px;}
#tj_826{left:69px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_826{left:69px;bottom:495px;letter-spacing:0.13px;}
#tl_826{left:69px;bottom:470px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tm_826{left:69px;bottom:452px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tn_826{left:69px;bottom:434px;letter-spacing:-0.12px;word-spacing:0.06px;}
#to_826{left:69px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tp_826{left:69px;bottom:391px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_826{left:90px;bottom:373px;letter-spacing:-0.12px;}
#tr_826{left:90px;bottom:354px;letter-spacing:-0.12px;}
#ts_826{left:69px;bottom:336px;letter-spacing:-0.11px;}
#tt_826{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tu_826{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tv_826{left:351px;bottom:1065px;letter-spacing:-0.09px;}
#tw_826{left:351px;bottom:1050px;letter-spacing:-0.18px;}
#tx_826{left:388px;bottom:1065px;letter-spacing:-0.12px;}
#ty_826{left:388px;bottom:1050px;letter-spacing:-0.18px;}
#tz_826{left:462px;bottom:1065px;letter-spacing:-0.12px;}
#t10_826{left:462px;bottom:1050px;letter-spacing:-0.12px;}
#t11_826{left:462px;bottom:1034px;letter-spacing:-0.12px;}
#t12_826{left:533px;bottom:1065px;letter-spacing:-0.13px;}
#t13_826{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_826{left:74px;bottom:990px;letter-spacing:-0.14px;}
#t15_826{left:351px;bottom:1011px;letter-spacing:-0.16px;}
#t16_826{left:389px;bottom:1011px;letter-spacing:-0.17px;}
#t17_826{left:462px;bottom:1011px;letter-spacing:-0.14px;}
#t18_826{left:533px;bottom:1011px;letter-spacing:-0.11px;}
#t19_826{left:533px;bottom:995px;letter-spacing:-0.11px;}
#t1a_826{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_826{left:74px;bottom:946px;letter-spacing:-0.15px;}
#t1c_826{left:351px;bottom:967px;letter-spacing:-0.15px;}
#t1d_826{left:389px;bottom:967px;letter-spacing:-0.17px;}
#t1e_826{left:462px;bottom:967px;letter-spacing:-0.17px;}
#t1f_826{left:533px;bottom:967px;letter-spacing:-0.11px;}
#t1g_826{left:533px;bottom:950px;letter-spacing:-0.11px;}
#t1h_826{left:74px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_826{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_826{left:351px;bottom:923px;letter-spacing:-0.15px;}
#t1k_826{left:389px;bottom:923px;letter-spacing:-0.17px;}
#t1l_826{left:462px;bottom:923px;letter-spacing:-0.17px;}
#t1m_826{left:533px;bottom:923px;letter-spacing:-0.11px;}
#t1n_826{left:533px;bottom:906px;letter-spacing:-0.11px;}
#t1o_826{left:87px;bottom:820px;letter-spacing:-0.15px;}
#t1p_826{left:195px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_826{left:370px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1r_826{left:548px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_826{left:728px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1t_826{left:96px;bottom:796px;letter-spacing:-0.19px;}
#t1u_826{left:184px;bottom:796px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_826{left:361px;bottom:796px;letter-spacing:-0.12px;}
#t1w_826{left:569px;bottom:796px;letter-spacing:-0.12px;}
#t1x_826{left:749px;bottom:796px;letter-spacing:-0.16px;}
#t1y_826{left:69px;bottom:116px;letter-spacing:-0.09px;}
#t1z_826{left:91px;bottom:116px;letter-spacing:-0.13px;}

.s1_826{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_826{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_826{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_826{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_826{font-size:12px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_826{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_826{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_826{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_826{font-size:14px;font-family:TimesNewRoman_5ke;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts826" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg826Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg826" style="-webkit-user-select: none;"><object width="935" height="1210" data="826/826.svg" type="image/svg+xml" id="pdf826" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_826" class="t s1_826">MOVMSKPS—Extract Packed Single Precision Floating-Point Sign Mask </span>
<span id="t2_826" class="t s2_826">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_826" class="t s1_826">4-92 </span><span id="t4_826" class="t s1_826">Vol. 2B </span>
<span id="t5_826" class="t s3_826">MOVMSKPS—Extract Packed Single Precision Floating-Point Sign Mask </span>
<span id="t6_826" class="t s4_826">Instruction Operand Encoding </span>
<span id="t7_826" class="t s5_826">1 </span>
<span id="t8_826" class="t s4_826">Description </span>
<span id="t9_826" class="t s6_826">Extracts the sign bits from the packed single precision floating-point values in the source operand (second </span>
<span id="ta_826" class="t s6_826">operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The </span>
<span id="tb_826" class="t s6_826">source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is </span>
<span id="tc_826" class="t s6_826">stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the </span>
<span id="td_826" class="t s6_826">mask are filled with zeros. </span>
<span id="te_826" class="t s6_826">In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R </span>
<span id="tf_826" class="t s6_826">prefix. The default operand size is 64-bit in 64-bit mode. </span>
<span id="tg_826" class="t s6_826">128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register. </span>
<span id="th_826" class="t s6_826">VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose </span>
<span id="ti_826" class="t s6_826">register. </span>
<span id="tj_826" class="t s6_826">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tk_826" class="t s4_826">Operation </span>
<span id="tl_826" class="t s7_826">DEST[0] := SRC[31]; </span>
<span id="tm_826" class="t s7_826">DEST[1] := SRC[63]; </span>
<span id="tn_826" class="t s7_826">DEST[2] := SRC[95]; </span>
<span id="to_826" class="t s7_826">DEST[3] := SRC[127]; </span>
<span id="tp_826" class="t s7_826">IF DEST = r32 </span>
<span id="tq_826" class="t s7_826">THEN DEST[31:4] := ZeroExtend; </span>
<span id="tr_826" class="t s7_826">ELSE DEST[63:4] := ZeroExtend; </span>
<span id="ts_826" class="t s7_826">FI; </span>
<span id="tt_826" class="t s8_826">Opcode/ </span>
<span id="tu_826" class="t s8_826">Instruction </span>
<span id="tv_826" class="t s8_826">Op/ </span>
<span id="tw_826" class="t s8_826">En </span>
<span id="tx_826" class="t s8_826">64/32-bit </span>
<span id="ty_826" class="t s8_826">Mode </span>
<span id="tz_826" class="t s8_826">CPUID </span>
<span id="t10_826" class="t s8_826">Feature </span>
<span id="t11_826" class="t s8_826">Flag </span>
<span id="t12_826" class="t s8_826">Description </span>
<span id="t13_826" class="t s7_826">NP 0F 50 /r </span>
<span id="t14_826" class="t s7_826">MOVMSKPS reg, xmm </span>
<span id="t15_826" class="t s7_826">RM </span><span id="t16_826" class="t s7_826">V/V </span><span id="t17_826" class="t s7_826">SSE </span><span id="t18_826" class="t s7_826">Extract 4-bit sign mask from xmm and store in reg. </span>
<span id="t19_826" class="t s7_826">The upper bits of r32 or r64 are filled with zeros. </span>
<span id="t1a_826" class="t s7_826">VEX.128.0F.WIG 50 /r </span>
<span id="t1b_826" class="t s7_826">VMOVMSKPS reg, xmm2 </span>
<span id="t1c_826" class="t s7_826">RM </span><span id="t1d_826" class="t s7_826">V/V </span><span id="t1e_826" class="t s7_826">AVX </span><span id="t1f_826" class="t s7_826">Extract 4-bit sign mask from xmm2 and store in reg. </span>
<span id="t1g_826" class="t s7_826">The upper bits of r32 or r64 are zeroed. </span>
<span id="t1h_826" class="t s7_826">VEX.256.0F.WIG 50 /r </span>
<span id="t1i_826" class="t s7_826">VMOVMSKPS reg, ymm2 </span>
<span id="t1j_826" class="t s7_826">RM </span><span id="t1k_826" class="t s7_826">V/V </span><span id="t1l_826" class="t s7_826">AVX </span><span id="t1m_826" class="t s7_826">Extract 8-bit sign mask from ymm2 and store in reg. </span>
<span id="t1n_826" class="t s7_826">The upper bits of r32 or r64 are zeroed. </span>
<span id="t1o_826" class="t s8_826">Op/En </span><span id="t1p_826" class="t s8_826">Operand 1 </span><span id="t1q_826" class="t s8_826">Operand 2 </span><span id="t1r_826" class="t s8_826">Operand 3 </span><span id="t1s_826" class="t s8_826">Operand 4 </span>
<span id="t1t_826" class="t s7_826">RM </span><span id="t1u_826" class="t s7_826">ModRM:reg (w) </span><span id="t1v_826" class="t s7_826">ModRM:r/m (r) </span><span id="t1w_826" class="t s7_826">N/A </span><span id="t1x_826" class="t s7_826">N/A </span>
<span id="t1y_826" class="t s9_826">1. </span><span id="t1z_826" class="t s7_826">ModRM.MOD = 011B required </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
