Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:33:10 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  114          inf        0.000                      0                  114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.901ns  (logic 4.685ns (52.640%)  route 4.215ns (47.360%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.464 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.464    compressor/chain1_1/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.645 r  compressor/chain1_1/carry4_inst1/O[2]
                         net (fo=6, routed)           0.864     4.508    compressor/chain2_0/lut6_2_inst10/I1
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut6_2_inst10/LUT5/I1
    SLICE_X2Y62          LUT5 (Prop_lut5_I1_O)        0.233     4.741 r  compressor/chain2_0/lut6_2_inst10/LUT5/O
                         net (fo=1, routed)           0.000     4.741    compressor/chain2_0/gene[10]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst2/DI[2]
    SLICE_X2Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     5.030 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.472     6.502    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.398     8.901 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.901    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.549ns (51.204%)  route 4.335ns (48.796%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.464 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.464    compressor/chain1_1/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.645 r  compressor/chain1_1/carry4_inst1/O[2]
                         net (fo=6, routed)           0.874     4.518    compressor/chain2_0/lut6_2_inst11/I1
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut6_2_inst11/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.230     4.748 r  compressor/chain2_0/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     4.748    compressor/chain2_0/prop[11]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.032 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.581     6.614    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.270     8.883 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.883    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.752ns (54.547%)  route 3.960ns (45.453%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.464 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.464    compressor/chain1_1/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.694 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.592     4.285    compressor/chain2_0/dst[4]
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut3_prop8/I1
    SLICE_X2Y62          LUT2 (Prop_lut2_I1_O)        0.225     4.510 r  compressor/chain2_0/lut3_prop8/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[8]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.813 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.488     6.302    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.410     8.711 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.711    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.573ns (52.493%)  route 4.138ns (47.507%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.464 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.464    compressor/chain1_1/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.645 r  compressor/chain1_1/carry4_inst1/O[2]
                         net (fo=6, routed)           0.864     4.508    compressor/chain2_0/lut6_2_inst10/I1
    SLICE_X2Y62                                                       r  compressor/chain2_0/lut6_2_inst10/LUT6/I1
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.230     4.738 r  compressor/chain2_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     4.738    compressor/chain2_0/prop[10]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     4.926 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.395     6.321    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.390     8.711 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.711    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.788ns (57.126%)  route 3.594ns (42.874%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.464 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.464    compressor/chain1_1/carryout[3]
    SLICE_X3Y62                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.623 r  compressor/chain1_1/carry4_inst1/O[0]
                         net (fo=2, routed)           0.424     4.046    compressor/chain2_0/dst[3]
    SLICE_X2Y61                                                       r  compressor/chain2_0/lut2_prop7/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.224     4.270 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.270    compressor/chain2_0/prop[7]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.554 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.554    compressor/chain2_0/carryout[7]
    SLICE_X2Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.711 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.290     6.002    dst9_OBUF[0]
    V17                                                               r  dst9_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380     8.382 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.382    dst9[0]
    V17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.401ns (54.390%)  route 3.691ns (45.610%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     3.352 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.615     3.967    compressor/chain2_0/dst[2]
    SLICE_X2Y61                                                       r  compressor/chain2_0/lut2_gene6/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.238     4.205 r  compressor/chain2_0/lut2_gene6/O
                         net (fo=1, routed)           0.000     4.205    compressor/chain2_0/gene[6]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst1/DI[2]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     4.494 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.196     5.690    dst8_OBUF[0]
    T11                                                               r  dst8_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.402     8.092 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.092    dst8[0]
    T11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.628ns (57.326%)  route 3.445ns (42.674%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[3]/Q
                         net (fo=9, routed)           0.901     1.214    compressor/chain0_1/src1[2]
    SLICE_X6Y59                                                       r  compressor/chain0_1/lut5_prop0/I1
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.215     1.429 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X6Y59                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     1.619 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.416     2.035    compressor/chain1_0/lut6_2_inst1/I4
    SLICE_X4Y59                                                       r  compressor/chain1_0/lut6_2_inst1/LUT6/I4
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.209     2.244 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.244    compressor/chain1_0/prop[1]
    SLICE_X4Y59                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.676 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=6, routed)           0.831     3.506    compressor/chain2_0/lut6_2_inst9_0[0]
    SLICE_X2Y60                                                       r  compressor/chain2_0/lut5_prop1/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.230     3.736 r  compressor/chain2_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.736    compressor/chain2_0/prop[1]
    SLICE_X2Y60                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.138 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.138    compressor/chain2_0/carryout[3]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.361 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.297     5.659    dst6_OBUF[0]
    U12                                                               r  dst6_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.414     8.072 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.072    dst6[0]
    U12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.547ns (56.799%)  route 3.458ns (43.201%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[3]/Q
                         net (fo=9, routed)           0.901     1.214    compressor/chain0_1/src1[2]
    SLICE_X6Y59                                                       r  compressor/chain0_1/lut5_prop0/I1
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.215     1.429 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X6Y59                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     1.619 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.416     2.035    compressor/chain1_0/lut6_2_inst1/I4
    SLICE_X4Y59                                                       r  compressor/chain1_0/lut6_2_inst1/LUT6/I4
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.209     2.244 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.244    compressor/chain1_0/prop[1]
    SLICE_X4Y59                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.676 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=6, routed)           0.831     3.506    compressor/chain2_0/lut6_2_inst9_0[0]
    SLICE_X2Y60                                                       r  compressor/chain2_0/lut5_prop1/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.230     3.736 r  compressor/chain2_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.736    compressor/chain2_0/prop[1]
    SLICE_X2Y60                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.138 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.138    compressor/chain2_0/carryout[3]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.295 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.311     5.606    dst5_OBUF[0]
    V12                                                               r  dst5_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.399     8.005 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.005    dst5[0]
    V12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.295ns (53.830%)  route 3.684ns (46.170%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=3, routed)           0.823     1.216    compressor/chain0_3/src4[0]
    SLICE_X3Y64                                                       r  compressor/chain0_3/lut4_prop1/I3
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.097     1.313 r  compressor/chain0_3/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.313    compressor/chain0_3/prop[1]
    SLICE_X3Y64                                                       r  compressor/chain0_3/carry4_inst0/S[1]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.725 r  compressor/chain0_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.725    compressor/chain0_3/carryout[3]
    SLICE_X3Y65                                                       r  compressor/chain0_3/carry4_inst1/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.884 r  compressor/chain0_3/carry4_inst1/O[0]
                         net (fo=4, routed)           1.057     2.941    compressor/chain1_1/lut6_2_inst3/I0
    SLICE_X3Y61                                                       r  compressor/chain1_1/lut6_2_inst3/LUT6/I0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.224     3.165 r  compressor/chain1_1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     3.165    compressor/chain1_1/prop[3]
    SLICE_X3Y61                                                       r  compressor/chain1_1/carry4_inst0/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     3.352 r  compressor/chain1_1/carry4_inst0/O[3]
                         net (fo=2, routed)           0.615     3.967    compressor/chain2_0/dst[2]
    SLICE_X2Y61                                                       r  compressor/chain2_0/lut2_prop6/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.234     4.201 r  compressor/chain2_0/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.201    compressor/chain2_0/prop[6]
    SLICE_X2Y61                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     4.389 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.189     5.578    dst7_OBUF[0]
    U11                                                               r  dst7_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.401     7.979 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.979    dst7[0]
    U11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.490ns (57.195%)  route 3.361ns (42.805%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[3]/Q
                         net (fo=9, routed)           0.901     1.214    compressor/chain0_1/src1[2]
    SLICE_X6Y59                                                       r  compressor/chain0_1/lut5_prop0/I1
    SLICE_X6Y59          LUT5 (Prop_lut5_I1_O)        0.215     1.429 r  compressor/chain0_1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.429    compressor/chain0_1/lut5_prop0_n_0
    SLICE_X6Y59                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     1.619 r  compressor/chain0_1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.416     2.035    compressor/chain1_0/lut6_2_inst1/I4
    SLICE_X4Y59                                                       r  compressor/chain1_0/lut6_2_inst1/LUT6/I4
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.209     2.244 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.244    compressor/chain1_0/prop[1]
    SLICE_X4Y59                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.676 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=6, routed)           0.831     3.506    compressor/chain2_0/lut6_2_inst9_0[0]
    SLICE_X2Y60                                                       r  compressor/chain2_0/lut5_prop1/I2
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.230     3.736 r  compressor/chain2_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.736    compressor/chain2_0/prop[1]
    SLICE_X2Y60                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.217 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.213     5.431    dst4_OBUF[0]
    V10                                                               r  dst4_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.420     7.851 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.851    dst4[0]
    V10                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.857%)  route 0.110ns (46.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src8_reg[3]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[3]/Q
                         net (fo=5, routed)           0.110     0.238    src8[3]
    SLICE_X5Y62          FDRE                                         r  src8_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.127%)  route 0.113ns (46.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[4]/Q
                         net (fo=7, routed)           0.113     0.241    src2[4]
    SLICE_X7Y60          FDRE                                         r  src2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.535%)  route 0.104ns (42.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[0]/Q
                         net (fo=2, routed)           0.104     0.245    src7[0]
    SLICE_X2Y66          FDRE                                         r  src7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[8]/Q
                         net (fo=7, routed)           0.109     0.250    src0[8]
    SLICE_X5Y59          FDRE                                         r  src0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[1]/Q
                         net (fo=5, routed)           0.109     0.250    src6[1]
    SLICE_X7Y62          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.114     0.255    src0[1]
    SLICE_X2Y59          FDRE                                         r  src0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE                         0.000     0.000 r  src2_reg[5]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[5]/Q
                         net (fo=2, routed)           0.116     0.257    src2[5]
    SLICE_X7Y61          FDRE                                         r  src2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.611%)  route 0.122ns (46.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[0]/Q
                         net (fo=2, routed)           0.122     0.263    src0[0]
    SLICE_X1Y59          FDRE                                         r  src0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src4_reg[8]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[8]/Q
                         net (fo=5, routed)           0.123     0.264    src4[8]
    SLICE_X4Y60          FDRE                                         r  src4_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.336%)  route 0.137ns (51.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.137     0.265    src8[1]
    SLICE_X7Y62          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------





