Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct 25 11:51:53 2018
| Host         : Ceres running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnc/dbsign_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnd/dbsign_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu/dbsign_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.561        0.000                      0                  173        0.246        0.000                      0                  173        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.561        0.000                      0                  173        0.246        0.000                      0                  173        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.694ns (17.240%)  route 3.331ns (82.760%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437     4.596    btnc/clk_IBUF_BUFG
    SLICE_X1Y39          FDSE                                         r  btnc/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDSE (Prop_fdse_C_Q)         0.379     4.975 f  btnc/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.093     6.068    btnc/divcounter[20]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.105     6.173 f  btnc/divcounter[23]_i_9__0/O
                         net (fo=18, routed)          1.134     7.307    btnc/divcounter[23]_i_9__0_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.105     7.412 r  btnc/divcounter[22]_i_4__0/O
                         net (fo=1, routed)           0.264     7.676    btnc/divcounter[22]_i_4__0_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.105     7.781 r  btnc/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.840     8.621    btnc/p_1_in[15]
    SLICE_X3Y40          FDRE                                         r  btnc/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.329    14.329    btnc/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  btnc/divcounter_reg[22]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.352    14.183    btnc/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 btnd/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.694ns (17.481%)  route 3.276ns (82.519%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.430     4.589    btnd/clk_IBUF_BUFG
    SLICE_X3Y32          FDSE                                         r  btnd/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.379     4.968 r  btnd/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.942     5.910    btnd/divcounter_reg_n_0_[18]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.105     6.015 f  btnd/divcounter[23]_i_3__1/O
                         net (fo=3, routed)           0.952     6.967    btnd/divcounter[23]_i_3__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.105     7.072 r  btnd/divcounter[23]_i_6__1/O
                         net (fo=2, routed)           0.757     7.829    btnd/divcounter[23]_i_6__1_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.105     7.934 r  btnd/divcounter[22]_i_1__1/O
                         net (fo=7, routed)           0.625     8.559    btnd/divcounter[22]_i_1__1_n_0
    SLICE_X5Y34          FDRE                                         r  btnd/divcounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.323    14.323    btnd/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  btnd/divcounter_reg[19]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.352    14.161    btnd/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.694ns (17.717%)  route 3.223ns (82.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437     4.596    btnc/clk_IBUF_BUFG
    SLICE_X1Y39          FDSE                                         r  btnc/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDSE (Prop_fdse_C_Q)         0.379     4.975 f  btnc/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.093     6.068    btnc/divcounter[20]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.105     6.173 f  btnc/divcounter[23]_i_9__0/O
                         net (fo=18, routed)          1.134     7.307    btnc/divcounter[23]_i_9__0_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.105     7.412 r  btnc/divcounter[22]_i_4__0/O
                         net (fo=1, routed)           0.264     7.676    btnc/divcounter[22]_i_4__0_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.105     7.781 r  btnc/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.732     8.513    btnc/p_1_in[15]
    SLICE_X3Y39          FDRE                                         r  btnc/divcounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.328    14.328    btnc/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btnc/divcounter_reg[19]/C
                         clock pessimism              0.241    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.352    14.182    btnc/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 btnd/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.694ns (17.972%)  route 3.168ns (82.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.430     4.589    btnd/clk_IBUF_BUFG
    SLICE_X3Y32          FDSE                                         r  btnd/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.379     4.968 r  btnd/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.942     5.910    btnd/divcounter_reg_n_0_[18]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.105     6.015 f  btnd/divcounter[23]_i_3__1/O
                         net (fo=3, routed)           0.952     6.967    btnd/divcounter[23]_i_3__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.105     7.072 r  btnd/divcounter[23]_i_6__1/O
                         net (fo=2, routed)           0.757     7.829    btnd/divcounter[23]_i_6__1_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.105     7.934 r  btnd/divcounter[22]_i_1__1/O
                         net (fo=7, routed)           0.516     8.450    btnd/divcounter[22]_i_1__1_n_0
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.323    14.323    btnd/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[13]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.352    14.161    btnd/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 btnd/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.694ns (17.972%)  route 3.168ns (82.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.430     4.589    btnd/clk_IBUF_BUFG
    SLICE_X3Y32          FDSE                                         r  btnd/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.379     4.968 r  btnd/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.942     5.910    btnd/divcounter_reg_n_0_[18]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.105     6.015 f  btnd/divcounter[23]_i_3__1/O
                         net (fo=3, routed)           0.952     6.967    btnd/divcounter[23]_i_3__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.105     7.072 r  btnd/divcounter[23]_i_6__1/O
                         net (fo=2, routed)           0.757     7.829    btnd/divcounter[23]_i_6__1_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.105     7.934 r  btnd/divcounter[22]_i_1__1/O
                         net (fo=7, routed)           0.516     8.450    btnd/divcounter[22]_i_1__1_n_0
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.323    14.323    btnd/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[14]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.352    14.161    btnd/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 btnd/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.694ns (17.972%)  route 3.168ns (82.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.430     4.589    btnd/clk_IBUF_BUFG
    SLICE_X3Y32          FDSE                                         r  btnd/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.379     4.968 r  btnd/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.942     5.910    btnd/divcounter_reg_n_0_[18]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.105     6.015 f  btnd/divcounter[23]_i_3__1/O
                         net (fo=3, routed)           0.952     6.967    btnd/divcounter[23]_i_3__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.105     7.072 r  btnd/divcounter[23]_i_6__1/O
                         net (fo=2, routed)           0.757     7.829    btnd/divcounter[23]_i_6__1_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.105     7.934 r  btnd/divcounter[22]_i_1__1/O
                         net (fo=7, routed)           0.516     8.450    btnd/divcounter[22]_i_1__1_n_0
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.323    14.323    btnd/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  btnd/divcounter_reg[15]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X5Y33          FDRE (Setup_fdre_C_R)       -0.352    14.161    btnd/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 btnd/divcounter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.694ns (18.313%)  route 3.096ns (81.687%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.430     4.589    btnd/clk_IBUF_BUFG
    SLICE_X3Y32          FDSE                                         r  btnd/divcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDSE (Prop_fdse_C_Q)         0.379     4.968 r  btnd/divcounter_reg[18]/Q
                         net (fo=6, routed)           0.942     5.910    btnd/divcounter_reg_n_0_[18]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.105     6.015 f  btnd/divcounter[23]_i_3__1/O
                         net (fo=3, routed)           0.952     6.967    btnd/divcounter[23]_i_3__1_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.105     7.072 r  btnd/divcounter[23]_i_6__1/O
                         net (fo=2, routed)           0.757     7.829    btnd/divcounter[23]_i_6__1_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.105     7.934 r  btnd/divcounter[22]_i_1__1/O
                         net (fo=7, routed)           0.445     8.379    btnd/divcounter[22]_i_1__1_n_0
    SLICE_X5Y35          FDRE                                         r  btnd/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.324    14.324    btnd/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  btnd/divcounter_reg[22]/C
                         clock pessimism              0.225    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.352    14.162    btnd/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.694ns (18.264%)  route 3.106ns (81.736%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437     4.596    btnc/clk_IBUF_BUFG
    SLICE_X1Y39          FDSE                                         r  btnc/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDSE (Prop_fdse_C_Q)         0.379     4.975 f  btnc/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.093     6.068    btnc/divcounter[20]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.105     6.173 f  btnc/divcounter[23]_i_9__0/O
                         net (fo=18, routed)          1.134     7.307    btnc/divcounter[23]_i_9__0_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.105     7.412 r  btnc/divcounter[22]_i_4__0/O
                         net (fo=1, routed)           0.264     7.676    btnc/divcounter[22]_i_4__0_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.105     7.781 r  btnc/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.615     8.396    btnc/p_1_in[15]
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.327    14.327    btnc/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[13]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.352    14.181    btnc/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.694ns (18.264%)  route 3.106ns (81.736%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437     4.596    btnc/clk_IBUF_BUFG
    SLICE_X1Y39          FDSE                                         r  btnc/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDSE (Prop_fdse_C_Q)         0.379     4.975 f  btnc/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.093     6.068    btnc/divcounter[20]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.105     6.173 f  btnc/divcounter[23]_i_9__0/O
                         net (fo=18, routed)          1.134     7.307    btnc/divcounter[23]_i_9__0_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.105     7.412 r  btnc/divcounter[22]_i_4__0/O
                         net (fo=1, routed)           0.264     7.676    btnc/divcounter[22]_i_4__0_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.105     7.781 r  btnc/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.615     8.396    btnc/p_1_in[15]
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.327    14.327    btnc/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[14]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.352    14.181    btnc/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.694ns (18.264%)  route 3.106ns (81.736%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437     4.596    btnc/clk_IBUF_BUFG
    SLICE_X1Y39          FDSE                                         r  btnc/divcounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDSE (Prop_fdse_C_Q)         0.379     4.975 f  btnc/divcounter_reg[20]/Q
                         net (fo=9, routed)           1.093     6.068    btnc/divcounter[20]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.105     6.173 f  btnc/divcounter[23]_i_9__0/O
                         net (fo=18, routed)          1.134     7.307    btnc/divcounter[23]_i_9__0_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.105     7.412 r  btnc/divcounter[22]_i_4__0/O
                         net (fo=1, routed)           0.264     7.676    btnc/divcounter[22]_i_4__0_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.105     7.781 r  btnc/divcounter[22]_i_1__0/O
                         net (fo=7, routed)           0.615     8.396    btnc/p_1_in[15]
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.327    14.327    btnc/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btnc/divcounter_reg[15]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.352    14.181    btnc/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 btnc/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.466    btnc/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btnc/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  btnc/button_ff1_reg/Q
                         net (fo=1, routed)           0.171     1.778    btnc/button_ff1
    SLICE_X0Y26          FDRE                                         r  btnc/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.978    btnc/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  btnc/button_ff2_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.066     1.532    btnc/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 btnd/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.585     1.468    btnd/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  btnd/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  btnd/button_ff1_reg/Q
                         net (fo=1, routed)           0.171     1.780    btnd/button_ff1_reg_n_0
    SLICE_X4Y30          FDRE                                         r  btnd/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.854     1.981    btnd/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  btnd/button_ff2_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.066     1.534    btnd/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.465    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  seg_driver/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_driver/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.112     1.741    seg_driver/refresh_counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  seg_driver/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    seg_driver/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  seg_driver/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     1.977    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  seg_driver/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    seg_driver/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.465    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  seg_driver/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_driver/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.112     1.741    seg_driver/refresh_counter_reg_n_0_[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  seg_driver/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    seg_driver/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  seg_driver/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     1.977    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  seg_driver/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    seg_driver/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.585     1.468    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seg_driver/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seg_driver/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.112     1.744    seg_driver/refresh_counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  seg_driver/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    seg_driver/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  seg_driver/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.853     1.980    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seg_driver/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    seg_driver/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.466    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg_driver/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seg_driver/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.112     1.742    seg_driver/refresh_counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  seg_driver/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    seg_driver/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  seg_driver/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.978    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  seg_driver/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    seg_driver/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 btnu/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.470    btnu/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  btnu/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  btnu/button_ff1_reg/Q
                         net (fo=1, routed)           0.197     1.809    btnu/button_ff1_reg_n_0
    SLICE_X3Y30          FDRE                                         r  btnu/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     1.983    btnu/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  btnu/button_ff2_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.072     1.542    btnu/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 btnd/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.584     1.467    btnd/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  btnd/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  btnd/divcounter_reg[0]/Q
                         net (fo=4, routed)           0.178     1.786    btnd/divcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  btnd/divcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    btnd/divcounter[0]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  btnd/divcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.853     1.980    btnd/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  btnd/divcounter_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.558    btnd/divcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.274ns (67.137%)  route 0.134ns (32.863%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.583     1.466    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  seg_driver/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seg_driver/refresh_counter_reg[18]/Q
                         net (fo=6, routed)           0.134     1.764    seg_driver/LED_activating_counter[0]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  seg_driver/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    seg_driver/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  seg_driver/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.851     1.978    seg_driver/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  seg_driver/refresh_counter_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    seg_driver/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 btnd/divcounter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/divcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.309ns (78.726%)  route 0.084ns (21.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.469    btnd/clk_IBUF_BUFG
    SLICE_X4Y31          FDSE                                         r  btnd/divcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDSE (Prop_fdse_C_Q)         0.128     1.597 r  btnd/divcounter_reg[6]/Q
                         net (fo=5, routed)           0.084     1.681    btnd/divcounter_reg_n_0_[6]
    SLICE_X5Y31          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181     1.862 r  btnd/divcounter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.862    btnd/divcounter_reg[8]_i_1__1_n_4
    SLICE_X5Y31          FDRE                                         r  btnd/divcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     1.982    btnd/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  btnd/divcounter_reg[8]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.587    btnd/divcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnc/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    btnc/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    btnc/dbsign_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    btnc/dbsign_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    btnc/divcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    btnc/divcounter_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    btnc/divcounter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    btnc/divcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    btnc/divcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    btnu/divcounter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    btnd/button_ff1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    btnd/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnd/dbsign_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    btnd/divcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    btnd/divcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    btnd/divcounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    btnd/divcounter_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    btnd/divcounter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    btnd/divcounter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    btnd/divcounter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnc/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnc/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnc/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    btnc/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    btnc/dbsign_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    btnc/dbsign_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    btnc/divcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    btnc/divcounter_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    btnc/divcounter_reg[11]/C



