Classic Timing Analyzer report for labfor_top
Mon Oct 30 19:46:32 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                              ; To                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.734 ns                         ; C2                                                ; sm_top:sm_top|sm_metafilter:f2|data[0]                                                                                            ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.934 ns                        ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] ; IND_1C                                                                                                                            ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.858 ns                        ; B2                                                ; sm_top:sm_top|sm_metafilter:f1|data[0]                                                                                            ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 175.01 MHz ( period = 5.714 ns ) ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                   ;                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_memory_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                 ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10]                                                           ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]                                                            ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]                                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.538 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                     ; To Clock ;
+-------+--------------+------------+------+----------------------------------------+----------+
; N/A   ; None         ; 4.734 ns   ; C2   ; sm_top:sm_top|sm_metafilter:f2|data[0] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; C1   ; sm_top:sm_top|sm_metafilter:f2|data[4] ; CLK      ;
; N/A   ; None         ; 4.529 ns   ; B1   ; sm_top:sm_top|sm_metafilter:f2|data[3] ; CLK      ;
; N/A   ; None         ; 4.528 ns   ; A1   ; sm_top:sm_top|sm_metafilter:f2|data[2] ; CLK      ;
; N/A   ; None         ; 4.413 ns   ; D2   ; sm_top:sm_top|sm_metafilter:f2|data[1] ; CLK      ;
; N/A   ; None         ; 3.910 ns   ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0] ; CLK      ;
+-------+--------------+------------+------+----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                               ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 16.934 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.845 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.845 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.845 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.845 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.845 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.790 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.788 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.785 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.699 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.699 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.699 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.699 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.699 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.645 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.645 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.645 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.645 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.645 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.615 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.615 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.615 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.615 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.615 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.614 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.598 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.598 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.598 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.598 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.598 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.488 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.477 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.471 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.399 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.399 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.399 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.399 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.399 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 16.388 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.388 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.388 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.388 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.388 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 16.382 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.382 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.382 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.382 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.382 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 16.273 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.244 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.243 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.238 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.237 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.195 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 16.195 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 16.195 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 16.195 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 16.195 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 16.191 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 16.191 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 16.191 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 16.191 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 16.191 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 16.151 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.149 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.126 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.096 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.096 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.092 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 16.090 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.084 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.075 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 16.062 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 16.062 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 16.056 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 16.047 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 16.024 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 16.019 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.009 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.004 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 16.004 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 16.002 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 15.989 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 15.959 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 15.958 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 15.954 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 15.942 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 15.930 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 15.929 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 15.924 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 15.823 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 15.821 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 15.718 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 15.713 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 15.702 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 15.701 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 15.696 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 15.687 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 15.676 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 15.669 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 15.641 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 15.636 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 15.628 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 15.613 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 15.610 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[7]                                                                                  ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 15.539 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 15.535 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 14.566 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.566 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.566 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.566 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.566 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.556 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[5]                                                                                  ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.440 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[0]                                                                                  ; LED[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.266 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[6]                                                                                  ; LED[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.186 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.186 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.186 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.186 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.186 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.021 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.021 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.021 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.021 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.021 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.862 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.862 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.862 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.862 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.862 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.548 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]                                                                                  ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.547 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.547 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.547 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.547 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.547 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.508 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[3]                                                                                  ; LED[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.459 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg0 ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.459 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg1 ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.459 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg2 ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.459 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg3 ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.459 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~portb_address_reg4 ; LED[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.217 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[1]                                                                                  ; LED[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.206 ns  ; sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]                                                                                  ; LED[3] ; CLK        ;
; N/A                                     ; None                                                ; 11.965 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 11.838 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 11.833 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 11.825 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 11.823 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 11.769 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 11.740 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 11.739 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 11.734 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 11.733 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 11.698 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 11.693 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 11.683 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 11.629 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 11.600 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_2C ; CLK        ;
; N/A                                     ; None                                                ; 11.599 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_2F ; CLK        ;
; N/A                                     ; None                                                ; 11.594 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_2B ; CLK        ;
; N/A                                     ; None                                                ; 11.593 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_2G ; CLK        ;
; N/A                                     ; None                                                ; 11.532 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 11.527 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 11.525 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_1C ; CLK        ;
; N/A                                     ; None                                                ; 11.515 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 11.398 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_1A ; CLK        ;
; N/A                                     ; None                                                ; 11.393 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_1E ; CLK        ;
; N/A                                     ; None                                                ; 11.392 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1F ; CLK        ;
; N/A                                     ; None                                                ; 11.387 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1B ; CLK        ;
; N/A                                     ; None                                                ; 11.383 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_1D ; CLK        ;
; N/A                                     ; None                                                ; 11.375 ns  ; sm_top:sm_top|sm_metafilter:f2|q[3]                                                                                                ; IND_1G ; CLK        ;
; N/A                                     ; None                                                ; 11.329 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_2A ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2D ; CLK        ;
; N/A                                     ; None                                                ; 11.317 ns  ; sm_top:sm_top|sm_metafilter:f2|q[2]                                                                                                ; IND_2E ; CLK        ;
; N/A                                     ; None                                                ; 11.300 ns  ; sm_top:sm_top|sm_metafilter:f2|q[1]                                                                                                ; IND_2C ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                    ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                     ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------+----------+
; N/A           ; None        ; -3.858 ns ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0] ; CLK      ;
; N/A           ; None        ; -4.361 ns ; D2   ; sm_top:sm_top|sm_metafilter:f2|data[1] ; CLK      ;
; N/A           ; None        ; -4.476 ns ; A1   ; sm_top:sm_top|sm_metafilter:f2|data[2] ; CLK      ;
; N/A           ; None        ; -4.477 ns ; B1   ; sm_top:sm_top|sm_metafilter:f2|data[3] ; CLK      ;
; N/A           ; None        ; -4.630 ns ; C1   ; sm_top:sm_top|sm_metafilter:f2|data[4] ; CLK      ;
; N/A           ; None        ; -4.682 ns ; C2   ; sm_top:sm_top|sm_metafilter:f2|data[0] ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Oct 30 19:46:32 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]" as buffer
Info: Clock "CLK" has Internal fmax of 175.01 MHz between source register "sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]" and destination memory "sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg" (period= 5.714 ns)
    Info: + Longest register to memory delay is 5.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N2; Fanout = 5; REG Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]'
        Info: 2: + IC(0.547 ns) + CELL(0.590 ns) = 1.137 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'sm_top:sm_top|sm_rom:reset_rom|rom~0'
        Info: 3: + IC(0.455 ns) + CELL(0.292 ns) = 1.884 ns; Loc. = LC_X22_Y10_N8; Fanout = 16; COMB Node = 'sm_top:sm_top|sm_rom:reset_rom|rom~1'
        Info: 4: + IC(2.521 ns) + CELL(0.965 ns) = 5.370 ns; Loc. = M4K_X13_Y3; Fanout = 0; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.847 ns ( 34.39 % )
        Info: Total interconnect delay = 3.523 ns ( 65.61 % )
    Info: - Smallest clock skew is -0.027 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 7.656 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'
            Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: 3: + IC(3.980 ns) + CELL(0.722 ns) = 7.656 ns; Loc. = M4K_X13_Y3; Fanout = 0; MEM Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 3.126 ns ( 40.83 % )
            Info: Total interconnect delay = 4.530 ns ( 59.17 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.683 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'
            Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: 3: + IC(4.018 ns) + CELL(0.711 ns) = 7.683 ns; Loc. = LC_X22_Y10_N2; Fanout = 5; REG Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2]'
            Info: Total cell delay = 3.115 ns ( 40.54 % )
            Info: Total interconnect delay = 4.568 ns ( 59.46 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for register "sm_top:sm_top|sm_metafilter:f2|data[0]" (data pin = "C2", clock pin = "CLK") is 4.734 ns
    Info: + Longest pin to register delay is 7.440 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'C2'
        Info: 2: + IC(5.850 ns) + CELL(0.115 ns) = 7.440 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; REG Node = 'sm_top:sm_top|sm_metafilter:f2|data[0]'
        Info: Total cell delay = 1.590 ns ( 21.37 % )
        Info: Total interconnect delay = 5.850 ns ( 78.63 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; REG Node = 'sm_top:sm_top|sm_metafilter:f2|data[0]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
Info: tco from clock "CLK" to destination pin "IND_1C" through register "sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]" is 16.934 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.683 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'
        Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: 3: + IC(4.018 ns) + CELL(0.711 ns) = 7.683 ns; Loc. = LC_X22_Y10_N4; Fanout = 4; REG Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]'
        Info: Total cell delay = 3.115 ns ( 40.54 % )
        Info: Total interconnect delay = 4.568 ns ( 59.46 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N4; Fanout = 4; REG Node = 'sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4]'
        Info: 2: + IC(1.536 ns) + CELL(0.590 ns) = 2.126 ns; Loc. = LC_X16_Y10_N9; Fanout = 8; COMB Node = 'sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4'
        Info: 3: + IC(1.369 ns) + CELL(0.442 ns) = 3.937 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'sm_hex_display:digit_1|WideOr2~0'
        Info: 4: + IC(2.966 ns) + CELL(2.124 ns) = 9.027 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'IND_1C'
        Info: Total cell delay = 3.156 ns ( 34.96 % )
        Info: Total interconnect delay = 5.871 ns ( 65.04 % )
Info: th for register "sm_top:sm_top|sm_metafilter:f1|data[0]" (data pin = "B2", clock pin = "CLK") is -3.858 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X16_Y3_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.616 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'
        Info: 2: + IC(5.026 ns) + CELL(0.115 ns) = 6.616 ns; Loc. = LC_X16_Y3_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 1.590 ns ( 24.03 % )
        Info: Total interconnect delay = 5.026 ns ( 75.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Mon Oct 30 19:46:33 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


