#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 15 12:53:18 2022
# Process ID: 5920
# Current directory: D:/git/VivadoDesignSuite/FPGA_Lab_Exam_1/FPGA_Lab_Exam_1.runs/synth_1
# Command line: vivado.exe -log Mealy_Machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mealy_Machine.tcl
# Log file: D:/git/VivadoDesignSuite/FPGA_Lab_Exam_1/FPGA_Lab_Exam_1.runs/synth_1/Mealy_Machine.vds
# Journal file: D:/git/VivadoDesignSuite/FPGA_Lab_Exam_1/FPGA_Lab_Exam_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mealy_Machine.tcl -notrace
