
STM32F446RE_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f8c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  08005160  08005160  00015160  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057a0  080057a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080057a0  080057a0  000157a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057a8  080057a8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057a8  080057a8  000157a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057ac  080057ac  000157ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080057b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000005c  200001dc  0800598c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  0800598c  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e436  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e2  00000000  00000000  0002e642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00008d4d  00000000  00000000  00030a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000718  00000000  00000000  00039778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001748  00000000  00000000  00039e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020f9d  00000000  00000000  0003b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e286  00000000  00000000  0005c575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdeb3  00000000  00000000  0006a7fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001386ae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002690  00000000  00000000  00138704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stabstr      0000004e  00000000  00000000  0013ad94  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005144 	.word	0x08005144

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08005144 	.word	0x08005144

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <getSimpleLinearRegression>:
*
* @author Miranda Meza Cesar
* CREATION DATE: NOVEMBER 13, 2021
* LAST UPDATE: DECEMBER 04, 2021
*/
void getSimpleLinearRegression(double *X, double *Y, int n, int m, int p, double *b) {
 8000ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ee4:	ed2d 8b04 	vpush	{d8-d9}
 8000ee8:	b085      	sub	sp, #20
	// If the machine learning features exceed the value of one, then emit an error message and terminate the program. Otherwise, continue with the program.
	if (m != 1) {
 8000eea:	2b01      	cmp	r3, #1
void getSimpleLinearRegression(double *X, double *Y, int n, int m, int p, double *b) {
 8000eec:	9203      	str	r2, [sp, #12]
 8000eee:	9a12      	ldr	r2, [sp, #72]	; 0x48
	if (m != 1) {
 8000ef0:	f040 80aa 	bne.w	8001048 <getSimpleLinearRegression+0x168>
		printf("\nERROR: The machine learning features (independent variables) must be equal to 1 for this particular algorithm.\n");
		exit(1);
	}
	// If the output of the system under study exceed the value of one, then emit an error message and terminate the program. Otherwise, continue with the program.
	if (p != 1) {
 8000ef4:	2a01      	cmp	r2, #1
 8000ef6:	f040 80ad 	bne.w	8001054 <getSimpleLinearRegression+0x174>
	double sumOf_y = 0;
	double sumOf_x = 0;
	double sumOf_xSquared = 0;
	
	// We calculate the necessary summations in order to obtain the coefficients of "b".
	for (int currentRow = 0; currentRow < n; currentRow++) {
 8000efa:	9b03      	ldr	r3, [sp, #12]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f340 8094 	ble.w	800102a <getSimpleLinearRegression+0x14a>
	double sumOf_xSquared = 0;
 8000f02:	ed9f 7b59 	vldr	d7, [pc, #356]	; 8001068 <getSimpleLinearRegression+0x188>
 8000f06:	ed8d 7b00 	vstr	d7, [sp]
	double sumOf_x = 0;
 8000f0a:	eeb0 9a47 	vmov.f32	s18, s14
 8000f0e:	eef0 9a67 	vmov.f32	s19, s15
	double sumOf_y = 0;
 8000f12:	eeb0 8a47 	vmov.f32	s16, s14
 8000f16:	eef0 8a67 	vmov.f32	s17, s15
 8000f1a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
	double sumOf_xy = 0;
 8000f1e:	ec59 8b17 	vmov	r8, r9, d7
 8000f22:	4682      	mov	sl, r0
 8000f24:	468b      	mov	fp, r1
 8000f26:	9302      	str	r3, [sp, #8]
		sumOf_xy += X[currentRow] * Y[currentRow];
 8000f28:	e8fa 4502 	ldrd	r4, r5, [sl], #8
 8000f2c:	e8fb 6702 	ldrd	r6, r7, [fp], #8
 8000f30:	4620      	mov	r0, r4
 8000f32:	4632      	mov	r2, r6
 8000f34:	463b      	mov	r3, r7
 8000f36:	4629      	mov	r1, r5
 8000f38:	f7ff fb7e 	bl	8000638 <__aeabi_dmul>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4640      	mov	r0, r8
 8000f42:	4649      	mov	r1, r9
 8000f44:	f7ff f9c2 	bl	80002cc <__adddf3>
		sumOf_y += Y[currentRow];
 8000f48:	4632      	mov	r2, r6
 8000f4a:	463b      	mov	r3, r7
		sumOf_xy += X[currentRow] * Y[currentRow];
 8000f4c:	4680      	mov	r8, r0
 8000f4e:	4689      	mov	r9, r1
		sumOf_y += Y[currentRow];
 8000f50:	ec51 0b18 	vmov	r0, r1, d8
 8000f54:	f7ff f9ba 	bl	80002cc <__adddf3>
		sumOf_x += X[currentRow];
 8000f58:	4622      	mov	r2, r4
		sumOf_y += Y[currentRow];
 8000f5a:	4606      	mov	r6, r0
 8000f5c:	460f      	mov	r7, r1
		sumOf_x += X[currentRow];
 8000f5e:	462b      	mov	r3, r5
 8000f60:	ec51 0b19 	vmov	r0, r1, d9
 8000f64:	f7ff f9b2 	bl	80002cc <__adddf3>
		sumOf_y += Y[currentRow];
 8000f68:	ec47 6b18 	vmov	d8, r6, r7
		sumOf_xSquared += X[currentRow] * X[currentRow];
 8000f6c:	4622      	mov	r2, r4
		sumOf_x += X[currentRow];
 8000f6e:	4606      	mov	r6, r0
 8000f70:	460f      	mov	r7, r1
		sumOf_xSquared += X[currentRow] * X[currentRow];
 8000f72:	462b      	mov	r3, r5
 8000f74:	4620      	mov	r0, r4
 8000f76:	4629      	mov	r1, r5
 8000f78:	f7ff fb5e 	bl	8000638 <__aeabi_dmul>
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4602      	mov	r2, r0
 8000f80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8000f84:	f7ff f9a2 	bl	80002cc <__adddf3>
	for (int currentRow = 0; currentRow < n; currentRow++) {
 8000f88:	9b02      	ldr	r3, [sp, #8]
 8000f8a:	4553      	cmp	r3, sl
		sumOf_xSquared += X[currentRow] * X[currentRow];
 8000f8c:	e9cd 0100 	strd	r0, r1, [sp]
		sumOf_x += X[currentRow];
 8000f90:	ec47 6b19 	vmov	d9, r6, r7
	for (int currentRow = 0; currentRow < n; currentRow++) {
 8000f94:	d1c8      	bne.n	8000f28 <getSimpleLinearRegression+0x48>
 8000f96:	4632      	mov	r2, r6
 8000f98:	463b      	mov	r3, r7
 8000f9a:	ec51 0b18 	vmov	r0, r1, d8
 8000f9e:	f7ff fb4b 	bl	8000638 <__aeabi_dmul>
 8000fa2:	4632      	mov	r2, r6
 8000fa4:	4604      	mov	r4, r0
 8000fa6:	460d      	mov	r5, r1
 8000fa8:	463b      	mov	r3, r7
 8000faa:	4630      	mov	r0, r6
 8000fac:	4639      	mov	r1, r7
 8000fae:	f7ff fb43 	bl	8000638 <__aeabi_dmul>
 8000fb2:	4682      	mov	sl, r0
 8000fb4:	468b      	mov	fp, r1
	}
	
	// We calculate the value of the coefficient "b_1".
	b[1] = (n*sumOf_xy - sumOf_y*sumOf_x)/(n*sumOf_xSquared - sumOf_x*sumOf_x);
 8000fb6:	9803      	ldr	r0, [sp, #12]
 8000fb8:	f7ff fad4 	bl	8000564 <__aeabi_i2d>
 8000fbc:	4642      	mov	r2, r8
 8000fbe:	464b      	mov	r3, r9
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	460f      	mov	r7, r1
 8000fc4:	f7ff fb38 	bl	8000638 <__aeabi_dmul>
 8000fc8:	4622      	mov	r2, r4
 8000fca:	462b      	mov	r3, r5
 8000fcc:	f7ff f97c 	bl	80002c8 <__aeabi_dsub>
 8000fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000fd4:	4604      	mov	r4, r0
 8000fd6:	460d      	mov	r5, r1
 8000fd8:	4630      	mov	r0, r6
 8000fda:	4639      	mov	r1, r7
 8000fdc:	f7ff fb2c 	bl	8000638 <__aeabi_dmul>
 8000fe0:	4652      	mov	r2, sl
 8000fe2:	465b      	mov	r3, fp
 8000fe4:	f7ff f970 	bl	80002c8 <__aeabi_dsub>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	460b      	mov	r3, r1
 8000fec:	4620      	mov	r0, r4
 8000fee:	4629      	mov	r1, r5
 8000ff0:	f7ff fc4c 	bl	800088c <__aeabi_ddiv>
 8000ff4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8000ff6:	4680      	mov	r8, r0
 8000ff8:	4689      	mov	r9, r1
	
	// We calculate the value of the coefficient "b_0".
	b[0] = (sumOf_y - b[1]*sumOf_x)/n;
 8000ffa:	ec53 2b19 	vmov	r2, r3, d9
	b[1] = (n*sumOf_xy - sumOf_y*sumOf_x)/(n*sumOf_xSquared - sumOf_x*sumOf_x);
 8000ffe:	e9c4 8902 	strd	r8, r9, [r4, #8]
	b[0] = (sumOf_y - b[1]*sumOf_x)/n;
 8001002:	f7ff fb19 	bl	8000638 <__aeabi_dmul>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	ec51 0b18 	vmov	r0, r1, d8
 800100e:	f7ff f95b 	bl	80002c8 <__aeabi_dsub>
 8001012:	463b      	mov	r3, r7
 8001014:	4632      	mov	r2, r6
 8001016:	f7ff fc39 	bl	800088c <__aeabi_ddiv>
 800101a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800101c:	e9c3 0100 	strd	r0, r1, [r3]
	
	return;
}
 8001020:	b005      	add	sp, #20
 8001022:	ecbd 8b04 	vpop	{d8-d9}
 8001026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (int currentRow = 0; currentRow < n; currentRow++) {
 800102a:	f04f 0a00 	mov.w	sl, #0
 800102e:	f04f 0b00 	mov.w	fp, #0
	double sumOf_xSquared = 0;
 8001032:	e9cd ab00 	strd	sl, fp, [sp]
	double sumOf_x = 0;
 8001036:	ec4b ab19 	vmov	d9, sl, fp
	double sumOf_y = 0;
 800103a:	ec4b ab18 	vmov	d8, sl, fp
	for (int currentRow = 0; currentRow < n; currentRow++) {
 800103e:	4654      	mov	r4, sl
 8001040:	465d      	mov	r5, fp
	double sumOf_xy = 0;
 8001042:	46d0      	mov	r8, sl
 8001044:	46d9      	mov	r9, fp
 8001046:	e7b6      	b.n	8000fb6 <getSimpleLinearRegression+0xd6>
		printf("\nERROR: The machine learning features (independent variables) must be equal to 1 for this particular algorithm.\n");
 8001048:	4809      	ldr	r0, [pc, #36]	; (8001070 <getSimpleLinearRegression+0x190>)
 800104a:	f002 f8db 	bl	8003204 <puts>
		exit(1);
 800104e:	2001      	movs	r0, #1
 8001050:	f001 fad0 	bl	80025f4 <exit>
		printf("\nERROR: The outputs of the system under study must be equal to 1 for this particular algorithm.\n");
 8001054:	4807      	ldr	r0, [pc, #28]	; (8001074 <getSimpleLinearRegression+0x194>)
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	f002 f8d4 	bl	8003204 <puts>
		exit(1);
 800105c:	9b00      	ldr	r3, [sp, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fac8 	bl	80025f4 <exit>
 8001064:	f3af 8000 	nop.w
	...
 8001070:	08005160 	.word	0x08005160
 8001074:	080051d0 	.word	0x080051d0

08001078 <_write>:
 * @author Controllers Tech
 * CREATION DATE: JANUARY 07, 2022.
 * LAST UPDATE: N/A/
 */
int _write(int file, char *ptr, int len) {
	for (int i=0; i<len; i++) {
 8001078:	1e10      	subs	r0, r2, #0
 800107a:	dd1a      	ble.n	80010b2 <_write+0x3a>
int _write(int file, char *ptr, int len) {
 800107c:	b430      	push	{r4, r5}
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800107e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001082:	180d      	adds	r5, r1, r0
 8001084:	f8d3 4e80 	ldr.w	r4, [r3, #3712]	; 0xe80
 8001088:	07e4      	lsls	r4, r4, #31
		ITM_SendChar((*ptr++));
 800108a:	f101 0101 	add.w	r1, r1, #1
 800108e:	d50c      	bpl.n	80010aa <_write+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001090:	f8d3 4e00 	ldr.w	r4, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001094:	07e2      	lsls	r2, r4, #31
 8001096:	d508      	bpl.n	80010aa <_write+0x32>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001098:	681c      	ldr	r4, [r3, #0]
 800109a:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 800109e:	b91c      	cbnz	r4, 80010a8 <_write+0x30>
    {
      __NOP();
 80010a0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010a2:	681c      	ldr	r4, [r3, #0]
 80010a4:	2c00      	cmp	r4, #0
 80010a6:	d0fb      	beq.n	80010a0 <_write+0x28>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010a8:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<len; i++) {
 80010aa:	42a9      	cmp	r1, r5
 80010ac:	d1ea      	bne.n	8001084 <_write+0xc>
	}
	return len;
}
 80010ae:	bc30      	pop	{r4, r5}
 80010b0:	4770      	bx	lr
 80010b2:	4770      	bx	lr

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	2300      	movs	r3, #0
{
 80010b8:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010be:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80010c2:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c6:	4925      	ldr	r1, [pc, #148]	; (800115c <SystemClock_Config+0xa8>)
 80010c8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ca:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010cc:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ce:	4a24      	ldr	r2, [pc, #144]	; (8001160 <SystemClock_Config+0xac>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d0:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80010d4:	6408      	str	r0, [r1, #64]	; 0x40
 80010d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80010d8:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 80010dc:	9100      	str	r1, [sp, #0]
 80010de:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	6813      	ldr	r3, [r2, #0]
 80010e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	6813      	ldr	r3, [r2, #0]
 80010ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010f0:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80010f2:	2009      	movs	r0, #9
 80010f4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f8:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80010fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010fe:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001100:	9c01      	ldr	r4, [sp, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001102:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001104:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001108:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 800110a:	21b4      	movs	r1, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800110e:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001112:	e9cd 540f 	strd	r5, r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001116:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001118:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 800111a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 180;
 800111c:	9111      	str	r1, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f000 fe59 	bl	8001dd4 <HAL_RCC_OscConfig>
 8001122:	b108      	cbz	r0, 8001128 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001124:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001126:	e7fe      	b.n	8001126 <SystemClock_Config+0x72>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001128:	f000 fb0c 	bl	8001744 <HAL_PWREx_EnableOverDrive>
 800112c:	b108      	cbz	r0, 8001132 <SystemClock_Config+0x7e>
 800112e:	b672      	cpsid	i
  while (1)
 8001130:	e7fe      	b.n	8001130 <SystemClock_Config+0x7c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	260f      	movs	r6, #15
 8001134:	2702      	movs	r7, #2
 8001136:	2400      	movs	r4, #0
 8001138:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800113c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001140:	a802      	add	r0, sp, #8
 8001142:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001144:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001148:	e9cd 4504 	strd	r4, r5, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800114c:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800114e:	f000 fb37 	bl	80017c0 <HAL_RCC_ClockConfig>
 8001152:	b108      	cbz	r0, 8001158 <SystemClock_Config+0xa4>
 8001154:	b672      	cpsid	i
  while (1)
 8001156:	e7fe      	b.n	8001156 <SystemClock_Config+0xa2>
}
 8001158:	b017      	add	sp, #92	; 0x5c
 800115a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800115c:	40023800 	.word	0x40023800
 8001160:	40007000 	.word	0x40007000
 8001164:	00000000 	.word	0x00000000

08001168 <main>:
{
 8001168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800116c:	ed2d 8b08 	vpush	{d8-d11}
 8001170:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8001172:	f000 fa43 	bl	80015fc <HAL_Init>
  SystemClock_Config();
 8001176:	f7ff ff9d 	bl	80010b4 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	4a92      	ldr	r2, [pc, #584]	; (80013c8 <main+0x260>)
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	6b11      	ldr	r1, [r2, #48]	; 0x30
  hrtc.Instance = RTC;
 8001182:	4c92      	ldr	r4, [pc, #584]	; (80013cc <main+0x264>)
 8001184:	4d92      	ldr	r5, [pc, #584]	; (80013d0 <main+0x268>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001186:	6063      	str	r3, [r4, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001188:	f041 0104 	orr.w	r1, r1, #4
 800118c:	6311      	str	r1, [r2, #48]	; 0x30
 800118e:	6b11      	ldr	r1, [r2, #48]	; 0x30
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001190:	6123      	str	r3, [r4, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001192:	f001 0104 	and.w	r1, r1, #4
 8001196:	9103      	str	r1, [sp, #12]
 8001198:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800119a:	9304      	str	r3, [sp, #16]
 800119c:	6b11      	ldr	r1, [r2, #48]	; 0x30
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800119e:	6163      	str	r3, [r4, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011a0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80011a4:	6311      	str	r1, [r2, #48]	; 0x30
 80011a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80011a8:	61a3      	str	r3, [r4, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011aa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80011ae:	9204      	str	r2, [sp, #16]
 80011b0:	9804      	ldr	r0, [sp, #16]
  RTC_TimeTypeDef sTime = {0};
 80011b2:	9305      	str	r3, [sp, #20]
  hrtc.Init.AsynchPrediv = 127;
 80011b4:	217f      	movs	r1, #127	; 0x7f
  hrtc.Init.SynchPrediv = 255;
 80011b6:	22ff      	movs	r2, #255	; 0xff
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011b8:	4620      	mov	r0, r4
  RTC_TimeTypeDef sTime = {0};
 80011ba:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80011be:	e9cd 3308 	strd	r3, r3, [sp, #32]
  hrtc.Init.SynchPrediv = 255;
 80011c2:	e9c4 1202 	strd	r1, r2, [r4, #8]
  RTC_DateTypeDef sDate = {0};
 80011c6:	9302      	str	r3, [sp, #8]
  hrtc.Instance = RTC;
 80011c8:	6025      	str	r5, [r4, #0]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011ca:	f001 f80d 	bl	80021e8 <HAL_RTC_Init>
 80011ce:	b108      	cbz	r0, 80011d4 <main+0x6c>
 80011d0:	b672      	cpsid	i
  while (1)
 80011d2:	e7fe      	b.n	80011d2 <main+0x6a>
  sTime.Seconds = 0x0;
 80011d4:	4603      	mov	r3, r0
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011d6:	a905      	add	r1, sp, #20
 80011d8:	2201      	movs	r2, #1
 80011da:	4620      	mov	r0, r4
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011dc:	e9cd 3308 	strd	r3, r3, [sp, #32]
  sTime.Hours = 0x0;
 80011e0:	f8ad 3014 	strh.w	r3, [sp, #20]
  sTime.Seconds = 0x0;
 80011e4:	f88d 3016 	strb.w	r3, [sp, #22]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011e8:	f001 f86c 	bl	80022c4 <HAL_RTC_SetTime>
 80011ec:	b108      	cbz	r0, 80011f2 <main+0x8a>
 80011ee:	b672      	cpsid	i
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <main+0x88>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80011f2:	4b78      	ldr	r3, [pc, #480]	; (80013d4 <main+0x26c>)
 80011f4:	9302      	str	r3, [sp, #8]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80011f6:	2201      	movs	r2, #1
 80011f8:	a902      	add	r1, sp, #8
 80011fa:	4620      	mov	r0, r4
 80011fc:	f001 f91a 	bl	8002434 <HAL_RTC_SetDate>
 8001200:	4602      	mov	r2, r0
 8001202:	b108      	cbz	r0, 8001208 <main+0xa0>
 8001204:	b672      	cpsid	i
  while (1)
 8001206:	e7fe      	b.n	8001206 <main+0x9e>
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8001208:	4620      	mov	r0, r4
 800120a:	4611      	mov	r1, r2
 800120c:	f001 f9ba 	bl	8002584 <HAL_RTCEx_SetTimeStamp>
 8001210:	b108      	cbz	r0, 8001216 <main+0xae>
 8001212:	b672      	cpsid	i
  while (1)
 8001214:	e7fe      	b.n	8001214 <main+0xac>
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 8001216:	ed9f bb56 	vldr	d11, [pc, #344]	; 8001370 <main+0x208>
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 800121a:	ed9f ab57 	vldr	d10, [pc, #348]	; 8001378 <main+0x210>
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 800121e:	ed9f 9b58 	vldr	d9, [pc, #352]	; 8001380 <main+0x218>
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 8001222:	ed9f 8b59 	vldr	d8, [pc, #356]	; 8001388 <main+0x220>
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 8001226:	f8df b1d8 	ldr.w	fp, [pc, #472]	; 8001400 <main+0x298>
	printf("----------------------------------------------------------------------\n");
 800122a:	4e6b      	ldr	r6, [pc, #428]	; (80013d8 <main+0x270>)
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 800122c:	f04f 0a00 	mov.w	sl, #0
	printf("----------------------------------------------------------------------\n");
 8001230:	4630      	mov	r0, r6
 8001232:	f001 ffe7 	bl	8003204 <puts>
	printf("----------------------------------------------------------------------\n");
 8001236:	4630      	mov	r0, r6
 8001238:	f001 ffe4 	bl	8003204 <puts>
	printf("Initializing the output and input data with %d samples for each of the %d columns (total samples = %d) each...\n", n, m, (n*m));
 800123c:	f240 736c 	movw	r3, #1900	; 0x76c
 8001240:	4619      	mov	r1, r3
 8001242:	2201      	movs	r2, #1
 8001244:	4865      	ldr	r0, [pc, #404]	; (80013dc <main+0x274>)
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 8001246:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8001404 <main+0x29c>
	printf("Initializing the output and input data with %d samples for each of the %d columns (total samples = %d) each...\n", n, m, (n*m));
 800124a:	f001 ff55 	bl	80030f8 <iprintf>
	startingTime = HAL_GetTick(); // We obtain the reference time to count the elapsed time to initialize the input data to be used.
 800124e:	f000 f9fb 	bl	8001648 <HAL_GetTick>
 8001252:	4607      	mov	r7, r0
	double *X = (double *) malloc(n*sizeof(double));
 8001254:	f643 3060 	movw	r0, #15200	; 0x3b60
 8001258:	f001 fa04 	bl	8002664 <malloc>
 800125c:	4605      	mov	r5, r0
	double *Y = (double *) malloc(n*sizeof(double));
 800125e:	f643 3060 	movw	r0, #15200	; 0x3b60
 8001262:	f001 f9ff 	bl	8002664 <malloc>
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 8001266:	ed9f 4b4a 	vldr	d4, [pc, #296]	; 8001390 <main+0x228>
 800126a:	f500 516d 	add.w	r1, r0, #15168	; 0x3b40
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 800126e:	ed9f 5b4a 	vldr	d5, [pc, #296]	; 8001398 <main+0x230>
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 8001272:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 80013a0 <main+0x238>
 8001276:	3120      	adds	r1, #32
	double *Y = (double *) malloc(n*sizeof(double));
 8001278:	4604      	mov	r4, r0
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 800127a:	f04f 0800 	mov.w	r8, #0
 800127e:	4603      	mov	r3, r0
 8001280:	462a      	mov	r2, r5
 8001282:	468c      	mov	ip, r1
 8001284:	ed9f 7b48 	vldr	d7, [pc, #288]	; 80013a8 <main+0x240>
 8001288:	4955      	ldr	r1, [pc, #340]	; (80013e0 <main+0x278>)
 800128a:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
 800128e:	2000      	movs	r0, #0
 8001290:	ed9f 7b47 	vldr	d7, [pc, #284]	; 80013b0 <main+0x248>
 8001294:	e9c3 010a 	strd	r0, r1, [r3, #40]	; 0x28
 8001298:	4952      	ldr	r1, [pc, #328]	; (80013e4 <main+0x27c>)
 800129a:	2000      	movs	r0, #0
 800129c:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38
 80012a0:	ed83 7b10 	vstr	d7, [r3, #64]	; 0x40
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 80012a4:	4950      	ldr	r1, [pc, #320]	; (80013e8 <main+0x280>)
 80012a6:	ed9f 7b44 	vldr	d7, [pc, #272]	; 80013b8 <main+0x250>
 80012aa:	2000      	movs	r0, #0
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 80012ac:	e9c3 0112 	strd	r0, r1, [r3, #72]	; 0x48
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 80012b0:	e9c2 0110 	strd	r0, r1, [r2, #64]	; 0x40
 80012b4:	494d      	ldr	r1, [pc, #308]	; (80013ec <main+0x284>)
 80012b6:	ed82 7b0a 	vstr	d7, [r2, #40]	; 0x28
 80012ba:	2000      	movs	r0, #0
 80012bc:	ed9f 7b40 	vldr	d7, [pc, #256]	; 80013c0 <main+0x258>
 80012c0:	e9c2 010c 	strd	r0, r1, [r2, #48]	; 0x30
			Y[currentRow + currentIteration*10] = databaseY[currentRow];
 80012c4:	ed83 bb00 	vstr	d11, [r3]
 80012c8:	ed83 9b02 	vstr	d9, [r3, #8]
 80012cc:	e9c3 ab04 	strd	sl, fp, [r3, #16]
 80012d0:	ed83 5b06 	vstr	d5, [r3, #24]
 80012d4:	e9c3 8908 	strd	r8, r9, [r3, #32]
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 80012d8:	4945      	ldr	r1, [pc, #276]	; (80013f0 <main+0x288>)
 80012da:	3350      	adds	r3, #80	; 0x50
 80012dc:	2000      	movs	r0, #0
	for (int currentIteration=0; currentIteration<(n/10); currentIteration++) {
 80012de:	4563      	cmp	r3, ip
			X[currentRow + currentIteration*10] = databaseX[currentRow];
 80012e0:	ed82 ab00 	vstr	d10, [r2]
 80012e4:	ed82 8b02 	vstr	d8, [r2, #8]
 80012e8:	ed82 4b04 	vstr	d4, [r2, #16]
 80012ec:	ed82 6b06 	vstr	d6, [r2, #24]
 80012f0:	e9c2 8908 	strd	r8, r9, [r2, #32]
 80012f4:	ed82 7b0e 	vstr	d7, [r2, #56]	; 0x38
 80012f8:	e9c2 0112 	strd	r0, r1, [r2, #72]	; 0x48
	for (int currentIteration=0; currentIteration<(n/10); currentIteration++) {
 80012fc:	f102 0250 	add.w	r2, r2, #80	; 0x50
 8001300:	d1c0      	bne.n	8001284 <main+0x11c>
	elapsedTime = HAL_GetTick() - startingTime; // We obtain the elapsed time to initialize the input data to be used.
 8001302:	f000 f9a1 	bl	8001648 <HAL_GetTick>
	printf("Output and input data initialization elapsed %ld milliseconds.\n\n", elapsedTime);
 8001306:	1bc1      	subs	r1, r0, r7
 8001308:	483a      	ldr	r0, [pc, #232]	; (80013f4 <main+0x28c>)
 800130a:	f001 fef5 	bl	80030f8 <iprintf>
	printf("Initializing CenyML simple linear regression algorithm ...\n");
 800130e:	483a      	ldr	r0, [pc, #232]	; (80013f8 <main+0x290>)
 8001310:	f001 ff78 	bl	8003204 <puts>
	startingTime = HAL_GetTick(); // We obtain the reference time to count the elapsed time to apply the single neuron in Deep Neural Network with the input data (neuron1.X).
 8001314:	f000 f998 	bl	8001648 <HAL_GetTick>
	float *b = (float *) calloc(m+1, sizeof(float));
 8001318:	2104      	movs	r1, #4
	startingTime = HAL_GetTick(); // We obtain the reference time to count the elapsed time to apply the single neuron in Deep Neural Network with the input data (neuron1.X).
 800131a:	4680      	mov	r8, r0
	float *b = (float *) calloc(m+1, sizeof(float));
 800131c:	2002      	movs	r0, #2
 800131e:	f001 f95b 	bl	80025d8 <calloc>
	getSimpleLinearRegression(X, Y, n, m, p, b); // NOTE: Remember that this functions stores the resulting coefficients in the pointer variable "b".
 8001322:	2301      	movs	r3, #1
 8001324:	e9cd 3000 	strd	r3, r0, [sp]
 8001328:	f240 726c 	movw	r2, #1900	; 0x76c
 800132c:	4621      	mov	r1, r4
	float *b = (float *) calloc(m+1, sizeof(float));
 800132e:	4607      	mov	r7, r0
	getSimpleLinearRegression(X, Y, n, m, p, b); // NOTE: Remember that this functions stores the resulting coefficients in the pointer variable "b".
 8001330:	4628      	mov	r0, r5
 8001332:	f7ff fdd5 	bl	8000ee0 <getSimpleLinearRegression>
	elapsedTime = HAL_GetTick() - startingTime; // We obtain the elapsed time to apply the single neuron in Deep Neural Network with the input data (neuron1.X).
 8001336:	f000 f987 	bl	8001648 <HAL_GetTick>
	printf("CenyML simple linear regression algorithm elapsed %ld milliseconds.\n\n", elapsedTime);
 800133a:	eba0 0108 	sub.w	r1, r0, r8
 800133e:	482f      	ldr	r0, [pc, #188]	; (80013fc <main+0x294>)
 8001340:	f001 feda 	bl	80030f8 <iprintf>
	free(X);
 8001344:	4628      	mov	r0, r5
 8001346:	f001 f995 	bl	8002674 <free>
	free(Y);
 800134a:	4620      	mov	r0, r4
 800134c:	f001 f992 	bl	8002674 <free>
	free(b);
 8001350:	4638      	mov	r0, r7
 8001352:	f001 f98f 	bl	8002674 <free>
	printf("----------------------------------------------------------------------\n");
 8001356:	4630      	mov	r0, r6
 8001358:	f001 ff54 	bl	8003204 <puts>
	printf("----------------------------------------------------------------------\n");
 800135c:	4630      	mov	r0, r6
 800135e:	f001 ff51 	bl	8003204 <puts>
	HAL_Delay(1000); // 1000ms delay.
 8001362:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001366:	f000 f975 	bl	8001654 <HAL_Delay>
  {
 800136a:	e761      	b.n	8001230 <main+0xc8>
 800136c:	f3af 8000 	nop.w
 8001370:	00000000 	.word	0x00000000
 8001374:	40320000 	.word	0x40320000
 8001378:	00000000 	.word	0x00000000
 800137c:	40240000 	.word	0x40240000
 8001380:	00000000 	.word	0x00000000
 8001384:	403a0000 	.word	0x403a0000
 8001388:	00000000 	.word	0x00000000
 800138c:	40340000 	.word	0x40340000
 8001390:	00000000 	.word	0x00000000
 8001394:	403e0000 	.word	0x403e0000
 8001398:	00000000 	.word	0x00000000
 800139c:	40450000 	.word	0x40450000
 80013a0:	00000000 	.word	0x00000000
 80013a4:	40440000 	.word	0x40440000
 80013a8:	00000000 	.word	0x00000000
 80013ac:	40508000 	.word	0x40508000
 80013b0:	00000000 	.word	0x00000000
 80013b4:	40548000 	.word	0x40548000
 80013b8:	00000000 	.word	0x00000000
 80013bc:	404e0000 	.word	0x404e0000
 80013c0:	00000000 	.word	0x00000000
 80013c4:	40540000 	.word	0x40540000
 80013c8:	40023800 	.word	0x40023800
 80013cc:	20000204 	.word	0x20000204
 80013d0:	40002800 	.word	0x40002800
 80013d4:	00010101 	.word	0x00010101
 80013d8:	08005230 	.word	0x08005230
 80013dc:	08005278 	.word	0x08005278
 80013e0:	404d0000 	.word	0x404d0000
 80013e4:	40528000 	.word	0x40528000
 80013e8:	40568000 	.word	0x40568000
 80013ec:	40518000 	.word	0x40518000
 80013f0:	40590000 	.word	0x40590000
 80013f4:	080052e8 	.word	0x080052e8
 80013f8:	0800532c 	.word	0x0800532c
 80013fc:	08005368 	.word	0x08005368
 8001400:	40410000 	.word	0x40410000
 8001404:	40490000 	.word	0x40490000

08001408 <Error_Handler>:
 8001408:	b672      	cpsid	i
  while (1)
 800140a:	e7fe      	b.n	800140a <Error_Handler+0x2>

0800140c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800140c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140e:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <HAL_MspInit+0x34>)
 8001410:	2100      	movs	r1, #0
 8001412:	9100      	str	r1, [sp, #0]
 8001414:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001416:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800141a:	645a      	str	r2, [r3, #68]	; 0x44
 800141c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800141e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001422:	9200      	str	r2, [sp, #0]
 8001424:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	9101      	str	r1, [sp, #4]
 8001428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800142a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800142e:	641a      	str	r2, [r3, #64]	; 0x40
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	9301      	str	r3, [sp, #4]
 8001438:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143a:	b002      	add	sp, #8
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40023800 	.word	0x40023800

08001444 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001444:	b510      	push	{r4, lr}
 8001446:	4604      	mov	r4, r0
 8001448:	b098      	sub	sp, #96	; 0x60
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800144a:	225c      	movs	r2, #92	; 0x5c
 800144c:	a801      	add	r0, sp, #4
 800144e:	2100      	movs	r1, #0
 8001450:	f001 f926 	bl	80026a0 <memset>
  if(hrtc->Instance==RTC)
 8001454:	6822      	ldr	r2, [r4, #0]
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_RTC_MspInit+0x40>)
 8001458:	429a      	cmp	r2, r3
 800145a:	d001      	beq.n	8001460 <HAL_RTC_MspInit+0x1c>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800145c:	b018      	add	sp, #96	; 0x60
 800145e:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001460:	2220      	movs	r2, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001462:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001466:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001468:	9201      	str	r2, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800146a:	9311      	str	r3, [sp, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800146c:	f000 fa46 	bl	80018fc <HAL_RCCEx_PeriphCLKConfig>
 8001470:	b920      	cbnz	r0, 800147c <HAL_RTC_MspInit+0x38>
    __HAL_RCC_RTC_ENABLE();
 8001472:	4b05      	ldr	r3, [pc, #20]	; (8001488 <HAL_RTC_MspInit+0x44>)
 8001474:	2201      	movs	r2, #1
 8001476:	601a      	str	r2, [r3, #0]
}
 8001478:	b018      	add	sp, #96	; 0x60
 800147a:	bd10      	pop	{r4, pc}
      Error_Handler();
 800147c:	f7ff ffc4 	bl	8001408 <Error_Handler>
 8001480:	e7f7      	b.n	8001472 <HAL_RTC_MspInit+0x2e>
 8001482:	bf00      	nop
 8001484:	40002800 	.word	0x40002800
 8001488:	42470e3c 	.word	0x42470e3c

0800148c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800148c:	e7fe      	b.n	800148c <NMI_Handler>
 800148e:	bf00      	nop

08001490 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001490:	e7fe      	b.n	8001490 <HardFault_Handler>
 8001492:	bf00      	nop

08001494 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001494:	e7fe      	b.n	8001494 <MemManage_Handler>
 8001496:	bf00      	nop

08001498 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <BusFault_Handler>
 800149a:	bf00      	nop

0800149c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	e7fe      	b.n	800149c <UsageFault_Handler>
 800149e:	bf00      	nop

080014a0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop

080014a4 <DebugMon_Handler>:
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop

080014a8 <PendSV_Handler>:
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop

080014ac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ac:	f000 b8c0 	b.w	8001630 <HAL_IncTick>

080014b0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80014b0:	2001      	movs	r0, #1
 80014b2:	4770      	bx	lr

080014b4 <_kill>:

int _kill(int pid, int sig)
{
 80014b4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80014b6:	f001 f897 	bl	80025e8 <__errno>
 80014ba:	2316      	movs	r3, #22
 80014bc:	6003      	str	r3, [r0, #0]
	return -1;
}
 80014be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014c2:	bd08      	pop	{r3, pc}

080014c4 <_exit>:

void _exit (int status)
{
 80014c4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80014c6:	f001 f88f 	bl	80025e8 <__errno>
 80014ca:	2316      	movs	r3, #22
 80014cc:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80014ce:	e7fe      	b.n	80014ce <_exit+0xa>

080014d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014d0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d2:	1e16      	subs	r6, r2, #0
 80014d4:	dd07      	ble.n	80014e6 <_read+0x16>
 80014d6:	460c      	mov	r4, r1
 80014d8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80014da:	f3af 8000 	nop.w
 80014de:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e2:	42a5      	cmp	r5, r4
 80014e4:	d1f9      	bne.n	80014da <_read+0xa>
	}

return len;
}
 80014e6:	4630      	mov	r0, r6
 80014e8:	bd70      	pop	{r4, r5, r6, pc}
 80014ea:	bf00      	nop

080014ec <_close>:
}

int _close(int file)
{
	return -1;
}
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop

080014f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80014f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014f8:	604b      	str	r3, [r1, #4]
	return 0;
}
 80014fa:	2000      	movs	r0, #0
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop

08001500 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001500:	2001      	movs	r0, #1
 8001502:	4770      	bx	lr

08001504 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001504:	2000      	movs	r0, #0
 8001506:	4770      	bx	lr

08001508 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001508:	490c      	ldr	r1, [pc, #48]	; (800153c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800150a:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800150c:	680b      	ldr	r3, [r1, #0]
{
 800150e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001510:	4c0c      	ldr	r4, [pc, #48]	; (8001544 <_sbrk+0x3c>)
 8001512:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001514:	b12b      	cbz	r3, 8001522 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001516:	4418      	add	r0, r3
 8001518:	4290      	cmp	r0, r2
 800151a:	d807      	bhi.n	800152c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800151c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800151e:	4618      	mov	r0, r3
 8001520:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001522:	4b09      	ldr	r3, [pc, #36]	; (8001548 <_sbrk+0x40>)
 8001524:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001526:	4418      	add	r0, r3
 8001528:	4290      	cmp	r0, r2
 800152a:	d9f7      	bls.n	800151c <_sbrk+0x14>
    errno = ENOMEM;
 800152c:	f001 f85c 	bl	80025e8 <__errno>
 8001530:	230c      	movs	r3, #12
 8001532:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001538:	4618      	mov	r0, r3
 800153a:	bd10      	pop	{r4, pc}
 800153c:	200001f8 	.word	0x200001f8
 8001540:	20020000 	.word	0x20020000
 8001544:	00000400 	.word	0x00000400
 8001548:	20000238 	.word	0x20000238

0800154c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800154c:	4a03      	ldr	r2, [pc, #12]	; (800155c <SystemInit+0x10>)
 800154e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001552:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001556:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155a:	4770      	bx	lr
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001560:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001598 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001564:	480d      	ldr	r0, [pc, #52]	; (800159c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001566:	490e      	ldr	r1, [pc, #56]	; (80015a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001568:	4a0e      	ldr	r2, [pc, #56]	; (80015a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800156c:	e002      	b.n	8001574 <LoopCopyDataInit>

0800156e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001572:	3304      	adds	r3, #4

08001574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001578:	d3f9      	bcc.n	800156e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157a:	4a0b      	ldr	r2, [pc, #44]	; (80015a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800157c:	4c0b      	ldr	r4, [pc, #44]	; (80015ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001580:	e001      	b.n	8001586 <LoopFillZerobss>

08001582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001584:	3204      	adds	r2, #4

08001586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001588:	d3fb      	bcc.n	8001582 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800158a:	f7ff ffdf 	bl	800154c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800158e:	f001 f845 	bl	800261c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001592:	f7ff fde9 	bl	8001168 <main>
  bx  lr    
 8001596:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001598:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800159c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80015a4:	080057b0 	.word	0x080057b0
  ldr r2, =_sbss
 80015a8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80015ac:	20000238 	.word	0x20000238

080015b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015b0:	e7fe      	b.n	80015b0 <ADC_IRQHandler>
	...

080015b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015b6:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <HAL_InitTick+0x3c>)
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <HAL_InitTick+0x40>)
 80015ba:	7812      	ldrb	r2, [r2, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
{
 80015be:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015c4:	fbb0 f0f2 	udiv	r0, r0, r2
 80015c8:	fbb3 f0f0 	udiv	r0, r3, r0
 80015cc:	f000 f8a0 	bl	8001710 <HAL_SYSTICK_Config>
 80015d0:	b908      	cbnz	r0, 80015d6 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d2:	2d0f      	cmp	r5, #15
 80015d4:	d901      	bls.n	80015da <HAL_InitTick+0x26>
    return HAL_ERROR;
 80015d6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80015d8:	bd38      	pop	{r3, r4, r5, pc}
 80015da:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015dc:	4602      	mov	r2, r0
 80015de:	4629      	mov	r1, r5
 80015e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015e4:	f000 f85c 	bl	80016a0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015e8:	4b03      	ldr	r3, [pc, #12]	; (80015f8 <HAL_InitTick+0x44>)
 80015ea:	4620      	mov	r0, r4
 80015ec:	601d      	str	r5, [r3, #0]
}
 80015ee:	bd38      	pop	{r3, r4, r5, pc}
 80015f0:	20000004 	.word	0x20000004
 80015f4:	20000000 	.word	0x20000000
 80015f8:	20000008 	.word	0x20000008

080015fc <HAL_Init>:
{
 80015fc:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <HAL_Init+0x30>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001606:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800160e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001616:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f82d 	bl	8001678 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800161e:	200f      	movs	r0, #15
 8001620:	f7ff ffc8 	bl	80015b4 <HAL_InitTick>
  HAL_MspInit();
 8001624:	f7ff fef2 	bl	800140c <HAL_MspInit>
}
 8001628:	2000      	movs	r0, #0
 800162a:	bd08      	pop	{r3, pc}
 800162c:	40023c00 	.word	0x40023c00

08001630 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001630:	4a03      	ldr	r2, [pc, #12]	; (8001640 <HAL_IncTick+0x10>)
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <HAL_IncTick+0x14>)
 8001634:	6811      	ldr	r1, [r2, #0]
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	440b      	add	r3, r1
 800163a:	6013      	str	r3, [r2, #0]
}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20000224 	.word	0x20000224
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001648:	4b01      	ldr	r3, [pc, #4]	; (8001650 <HAL_GetTick+0x8>)
 800164a:	6818      	ldr	r0, [r3, #0]
}
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000224 	.word	0x20000224

08001654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001654:	b538      	push	{r3, r4, r5, lr}
 8001656:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001658:	f7ff fff6 	bl	8001648 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800165c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800165e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001660:	d002      	beq.n	8001668 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001662:	4b04      	ldr	r3, [pc, #16]	; (8001674 <HAL_Delay+0x20>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001668:	f7ff ffee 	bl	8001648 <HAL_GetTick>
 800166c:	1b43      	subs	r3, r0, r5
 800166e:	42a3      	cmp	r3, r4
 8001670:	d3fa      	bcc.n	8001668 <HAL_Delay+0x14>
  {
  }
}
 8001672:	bd38      	pop	{r3, r4, r5, pc}
 8001674:	20000004 	.word	0x20000004

08001678 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001678:	4908      	ldr	r1, [pc, #32]	; (800169c <HAL_NVIC_SetPriorityGrouping+0x24>)
 800167a:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b410      	push	{r4}
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800167e:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001680:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8001684:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001686:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800168a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800168c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001694:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8001698:	60cb      	str	r3, [r1, #12]
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a0:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_NVIC_SetPriority+0x68>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016a8:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016aa:	f1c3 0507 	rsb	r5, r3, #7
 80016ae:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b0:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b4:	bf28      	it	cs
 80016b6:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016b8:	2c06      	cmp	r4, #6
 80016ba:	d919      	bls.n	80016f0 <HAL_NVIC_SetPriority+0x50>
 80016bc:	3b03      	subs	r3, #3
 80016be:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80016c2:	409c      	lsls	r4, r3
 80016c4:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80016cc:	40ac      	lsls	r4, r5
 80016ce:	ea21 0104 	bic.w	r1, r1, r4
 80016d2:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80016d4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80016da:	db0c      	blt.n	80016f6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80016e0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80016e4:	0109      	lsls	r1, r1, #4
 80016e6:	b2c9      	uxtb	r1, r1
 80016e8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80016ec:	bc30      	pop	{r4, r5}
 80016ee:	4770      	bx	lr
 80016f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f2:	4613      	mov	r3, r2
 80016f4:	e7e8      	b.n	80016c8 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f6:	4b05      	ldr	r3, [pc, #20]	; (800170c <HAL_NVIC_SetPriority+0x6c>)
 80016f8:	f000 000f 	and.w	r0, r0, #15
 80016fc:	0109      	lsls	r1, r1, #4
 80016fe:	4403      	add	r3, r0
 8001700:	b2c9      	uxtb	r1, r1
 8001702:	7619      	strb	r1, [r3, #24]
 8001704:	bc30      	pop	{r4, r5}
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00
 800170c:	e000ecfc 	.word	0xe000ecfc

08001710 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001710:	3801      	subs	r0, #1
 8001712:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001716:	d20e      	bcs.n	8001736 <HAL_SYSTICK_Config+0x26>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	4c08      	ldr	r4, [pc, #32]	; (8001740 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001720:	20f0      	movs	r0, #240	; 0xf0
 8001722:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001726:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001728:	2107      	movs	r1, #7
  return (0UL);                                                     /* Function successful */
 800172a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800172c:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 800172e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001732:	6019      	str	r1, [r3, #0]
 8001734:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001736:	2001      	movs	r0, #1
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e010 	.word	0xe000e010
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001744:	b530      	push	{r4, r5, lr}
 8001746:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800174a:	491a      	ldr	r1, [pc, #104]	; (80017b4 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800174c:	4d1a      	ldr	r5, [pc, #104]	; (80017b8 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	2200      	movs	r2, #0
 8001750:	9201      	str	r2, [sp, #4]
 8001752:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001754:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001758:	641a      	str	r2, [r3, #64]	; 0x40
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001760:	9301      	str	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001762:	2301      	movs	r3, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001764:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001766:	600b      	str	r3, [r1, #0]
  tickstart = HAL_GetTick();
 8001768:	f7ff ff6e 	bl	8001648 <HAL_GetTick>
 800176c:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800176e:	e005      	b.n	800177c <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001770:	f7ff ff6a 	bl	8001648 <HAL_GetTick>
 8001774:	1b00      	subs	r0, r0, r4
 8001776:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800177a:	d816      	bhi.n	80017aa <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800177c:	686b      	ldr	r3, [r5, #4]
 800177e:	03da      	lsls	r2, r3, #15
 8001780:	d5f6      	bpl.n	8001770 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <HAL_PWREx_EnableOverDrive+0x78>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001784:	4d0c      	ldr	r5, [pc, #48]	; (80017b8 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001786:	2201      	movs	r2, #1
 8001788:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800178a:	f7ff ff5d 	bl	8001648 <HAL_GetTick>
 800178e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001790:	e005      	b.n	800179e <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001792:	f7ff ff59 	bl	8001648 <HAL_GetTick>
 8001796:	1b00      	subs	r0, r0, r4
 8001798:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800179c:	d805      	bhi.n	80017aa <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800179e:	686b      	ldr	r3, [r5, #4]
 80017a0:	039b      	lsls	r3, r3, #14
 80017a2:	d5f6      	bpl.n	8001792 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80017a4:	2000      	movs	r0, #0
}
 80017a6:	b003      	add	sp, #12
 80017a8:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 80017aa:	2003      	movs	r0, #3
}
 80017ac:	b003      	add	sp, #12
 80017ae:	bd30      	pop	{r4, r5, pc}
 80017b0:	40023800 	.word	0x40023800
 80017b4:	420e0040 	.word	0x420e0040
 80017b8:	40007000 	.word	0x40007000
 80017bc:	420e0044 	.word	0x420e0044

080017c0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017c0:	2800      	cmp	r0, #0
 80017c2:	f000 8087 	beq.w	80018d4 <HAL_RCC_ClockConfig+0x114>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c6:	4a48      	ldr	r2, [pc, #288]	; (80018e8 <HAL_RCC_ClockConfig+0x128>)
 80017c8:	6813      	ldr	r3, [r2, #0]
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	428b      	cmp	r3, r1
{
 80017d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017d4:	460d      	mov	r5, r1
 80017d6:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017d8:	d209      	bcs.n	80017ee <HAL_RCC_ClockConfig+0x2e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017da:	b2cb      	uxtb	r3, r1
 80017dc:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017de:	6813      	ldr	r3, [r2, #0]
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	428b      	cmp	r3, r1
 80017e6:	d002      	beq.n	80017ee <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80017e8:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 80017ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ee:	6823      	ldr	r3, [r4, #0]
 80017f0:	0798      	lsls	r0, r3, #30
 80017f2:	d514      	bpl.n	800181e <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f4:	0759      	lsls	r1, r3, #29
 80017f6:	d504      	bpl.n	8001802 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f8:	493c      	ldr	r1, [pc, #240]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 80017fa:	688a      	ldr	r2, [r1, #8]
 80017fc:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001800:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001802:	071a      	lsls	r2, r3, #28
 8001804:	d504      	bpl.n	8001810 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001806:	4939      	ldr	r1, [pc, #228]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 8001808:	688a      	ldr	r2, [r1, #8]
 800180a:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800180e:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001810:	4936      	ldr	r1, [pc, #216]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 8001812:	68a0      	ldr	r0, [r4, #8]
 8001814:	688a      	ldr	r2, [r1, #8]
 8001816:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800181a:	4302      	orrs	r2, r0
 800181c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800181e:	07df      	lsls	r7, r3, #31
 8001820:	d521      	bpl.n	8001866 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001822:	6862      	ldr	r2, [r4, #4]
 8001824:	2a01      	cmp	r2, #1
 8001826:	d057      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001828:	1e93      	subs	r3, r2, #2
 800182a:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182c:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 800182e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001830:	d94d      	bls.n	80018ce <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001832:	0799      	lsls	r1, r3, #30
 8001834:	d5d8      	bpl.n	80017e8 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001836:	4e2d      	ldr	r6, [pc, #180]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 8001838:	68b3      	ldr	r3, [r6, #8]
 800183a:	f023 0303 	bic.w	r3, r3, #3
 800183e:	4313      	orrs	r3, r2
 8001840:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001842:	f7ff ff01 	bl	8001648 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001846:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800184a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184c:	e004      	b.n	8001858 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800184e:	f7ff fefb 	bl	8001648 <HAL_GetTick>
 8001852:	1bc0      	subs	r0, r0, r7
 8001854:	4540      	cmp	r0, r8
 8001856:	d844      	bhi.n	80018e2 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001858:	68b3      	ldr	r3, [r6, #8]
 800185a:	6862      	ldr	r2, [r4, #4]
 800185c:	f003 030c 	and.w	r3, r3, #12
 8001860:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001864:	d1f3      	bne.n	800184e <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001866:	4a20      	ldr	r2, [pc, #128]	; (80018e8 <HAL_RCC_ClockConfig+0x128>)
 8001868:	6813      	ldr	r3, [r2, #0]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	42ab      	cmp	r3, r5
 8001870:	d906      	bls.n	8001880 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	b2eb      	uxtb	r3, r5
 8001874:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	6813      	ldr	r3, [r2, #0]
 8001878:	f003 030f 	and.w	r3, r3, #15
 800187c:	42ab      	cmp	r3, r5
 800187e:	d1b3      	bne.n	80017e8 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	075a      	lsls	r2, r3, #29
 8001884:	d506      	bpl.n	8001894 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001886:	4919      	ldr	r1, [pc, #100]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 8001888:	68e0      	ldr	r0, [r4, #12]
 800188a:	688a      	ldr	r2, [r1, #8]
 800188c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001890:	4302      	orrs	r2, r0
 8001892:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001894:	071b      	lsls	r3, r3, #28
 8001896:	d507      	bpl.n	80018a8 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001898:	4a14      	ldr	r2, [pc, #80]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 800189a:	6921      	ldr	r1, [r4, #16]
 800189c:	6893      	ldr	r3, [r2, #8]
 800189e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018a6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a8:	f000 fa3c 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 80018ac:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 80018ae:	4c10      	ldr	r4, [pc, #64]	; (80018f0 <HAL_RCC_ClockConfig+0x130>)
 80018b0:	6892      	ldr	r2, [r2, #8]
 80018b2:	4910      	ldr	r1, [pc, #64]	; (80018f4 <HAL_RCC_ClockConfig+0x134>)
 80018b4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80018b8:	4603      	mov	r3, r0
 80018ba:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 80018bc:	480e      	ldr	r0, [pc, #56]	; (80018f8 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018be:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 80018c0:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018c2:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 80018c4:	f7ff fe76 	bl	80015b4 <HAL_InitTick>
  return HAL_OK;
 80018c8:	2000      	movs	r0, #0
}
 80018ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ce:	0198      	lsls	r0, r3, #6
 80018d0:	d4b1      	bmi.n	8001836 <HAL_RCC_ClockConfig+0x76>
 80018d2:	e789      	b.n	80017e8 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80018d4:	2001      	movs	r0, #1
}
 80018d6:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <HAL_RCC_ClockConfig+0x12c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	039e      	lsls	r6, r3, #14
 80018de:	d4aa      	bmi.n	8001836 <HAL_RCC_ClockConfig+0x76>
 80018e0:	e782      	b.n	80017e8 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80018e2:	2003      	movs	r0, #3
 80018e4:	e781      	b.n	80017ea <HAL_RCC_ClockConfig+0x2a>
 80018e6:	bf00      	nop
 80018e8:	40023c00 	.word	0x40023c00
 80018ec:	40023800 	.word	0x40023800
 80018f0:	080053b0 	.word	0x080053b0
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000008 	.word	0x20000008

080018fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001900:	6803      	ldr	r3, [r0, #0]
 8001902:	f013 0601 	ands.w	r6, r3, #1
{
 8001906:	b083      	sub	sp, #12
 8001908:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800190a:	d00b      	beq.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800190c:	49b4      	ldr	r1, [pc, #720]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800190e:	6b86      	ldr	r6, [r0, #56]	; 0x38
 8001910:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001914:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8001918:	4332      	orrs	r2, r6
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800191a:	fab6 f686 	clz	r6, r6
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800191e:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001922:	0976      	lsrs	r6, r6, #5
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001924:	079a      	lsls	r2, r3, #30
 8001926:	d50b      	bpl.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001928:	49ad      	ldr	r1, [pc, #692]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800192a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800192c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001930:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 8001934:	4302      	orrs	r2, r0
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
 8001936:	2800      	cmp	r0, #0
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001938:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      plli2sused = 1U;
 800193c:	bf08      	it	eq
 800193e:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001940:	f013 0504 	ands.w	r5, r3, #4
 8001944:	d012      	beq.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001946:	49a6      	ldr	r1, [pc, #664]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001948:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800194a:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800194e:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001952:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001956:	ea42 0205 	orr.w	r2, r2, r5
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800195a:	bf18      	it	ne
 800195c:	fab5 f585 	clzne	r5, r5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001960:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001964:	bf12      	itee	ne
 8001966:	096d      	lsrne	r5, r5, #5
  uint32_t pllsaiused = 0U;
 8001968:	2500      	moveq	r5, #0
      plli2sused = 1U;
 800196a:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800196c:	071f      	lsls	r7, r3, #28
 800196e:	d50f      	bpl.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001970:	489b      	ldr	r0, [pc, #620]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001972:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001974:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8001978:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800197c:	430a      	orrs	r2, r1

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800197e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001982:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001986:	f000 80f9 	beq.w	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x280>
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
 800198a:	2900      	cmp	r1, #0
 800198c:	bf08      	it	eq
 800198e:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001990:	0698      	lsls	r0, r3, #26
 8001992:	f100 80aa 	bmi.w	8001aea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001996:	06df      	lsls	r7, r3, #27
 8001998:	d504      	bpl.n	80019a4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800199a:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800199c:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	6823      	ldr	r3, [r4, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80019a4:	0618      	lsls	r0, r3, #24
 80019a6:	d508      	bpl.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80019a8:	498d      	ldr	r1, [pc, #564]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80019aa:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80019ac:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80019b0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80019b4:	4302      	orrs	r2, r0
 80019b6:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80019ba:	0659      	lsls	r1, r3, #25
 80019bc:	d508      	bpl.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80019be:	4988      	ldr	r1, [pc, #544]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80019c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80019c2:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80019c6:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80019ca:	4302      	orrs	r2, r0
 80019cc:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80019d0:	05da      	lsls	r2, r3, #23
 80019d2:	d50c      	bpl.n	80019ee <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80019d4:	4982      	ldr	r1, [pc, #520]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80019d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80019d8:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80019dc:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 80019e0:	4302      	orrs	r2, r0

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U;
 80019e2:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80019e6:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      pllsaiused = 1U;
 80019ea:	bf08      	it	eq
 80019ec:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80019ee:	059f      	lsls	r7, r3, #22
 80019f0:	d508      	bpl.n	8001a04 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80019f2:	497b      	ldr	r1, [pc, #492]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80019f4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80019f6:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80019fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80019fe:	4302      	orrs	r2, r0
 8001a00:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001a04:	0558      	lsls	r0, r3, #21
 8001a06:	d50b      	bpl.n	8001a20 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001a08:	4875      	ldr	r0, [pc, #468]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001a0a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001a0c:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8001a10:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001a14:	430a      	orrs	r2, r1
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001a16:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001a1a:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001a1e:	d00b      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001a20:	2e01      	cmp	r6, #1
 8001a22:	d009      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a28:	d006      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001a2a:	2d01      	cmp	r5, #1
 8001a2c:	f000 80e2 	beq.w	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001a30:	2000      	movs	r0, #0
}
 8001a32:	b003      	add	sp, #12
 8001a34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8001a38:	4b6b      	ldr	r3, [pc, #428]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a3a:	4f69      	ldr	r7, [pc, #420]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001a40:	f7ff fe02 	bl	8001648 <HAL_GetTick>
 8001a44:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a46:	e004      	b.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x156>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a48:	f7ff fdfe 	bl	8001648 <HAL_GetTick>
 8001a4c:	1b83      	subs	r3, r0, r6
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d841      	bhi.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	0119      	lsls	r1, r3, #4
 8001a56:	d4f7      	bmi.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	07da      	lsls	r2, r3, #31
 8001a5c:	d53f      	bpl.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8001a5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001a60:	2a00      	cmp	r2, #0
 8001a62:	d13c      	bne.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x1e2>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a64:	495e      	ldr	r1, [pc, #376]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a66:	6860      	ldr	r0, [r4, #4]
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a68:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001a6c:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a70:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001a74:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 8001a78:	4332      	orrs	r2, r6
 8001a7a:	68a6      	ldr	r6, [r4, #8]
 8001a7c:	4302      	orrs	r2, r0
 8001a7e:	6960      	ldr	r0, [r4, #20]
 8001a80:	ea42 1286 	orr.w	r2, r2, r6, lsl #6
 8001a84:	ea42 7200 	orr.w	r2, r2, r0, lsl #28
 8001a88:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001a8c:	075e      	lsls	r6, r3, #29
 8001a8e:	d504      	bpl.n	8001a9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8001a90:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001a92:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001a96:	f000 8084 	beq.w	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8001a9a:	0718      	lsls	r0, r3, #28
 8001a9c:	d503      	bpl.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001a9e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001aa0:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001aa4:	d07d      	beq.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001aa6:	0559      	lsls	r1, r3, #21
 8001aa8:	d504      	bpl.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8001aaa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001aac:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001ab0:	f000 8103 	beq.w	8001cba <HAL_RCCEx_PeriphCLKConfig+0x3be>
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001ab4:	051a      	lsls	r2, r3, #20
 8001ab6:	d463      	bmi.n	8001b80 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_PLLI2S_ENABLE();
 8001ab8:	4b4b      	ldr	r3, [pc, #300]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001aba:	4f49      	ldr	r7, [pc, #292]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
    __HAL_RCC_PLLI2S_ENABLE();
 8001abc:	2201      	movs	r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fdc2 	bl	8001648 <HAL_GetTick>
 8001ac4:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	d4ae      	bmi.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x12e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001acc:	f7ff fdbc 	bl	8001648 <HAL_GetTick>
 8001ad0:	1b80      	subs	r0, r0, r6
 8001ad2:	2802      	cmp	r0, #2
 8001ad4:	d9f7      	bls.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        return HAL_TIMEOUT;
 8001ad6:	2003      	movs	r0, #3
}
 8001ad8:	b003      	add	sp, #12
 8001ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001ade:	079f      	lsls	r7, r3, #30
 8001ae0:	d5d4      	bpl.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x190>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001ae2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001ae4:	2a00      	cmp	r2, #0
 8001ae6:	d1d1      	bne.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001ae8:	e7bc      	b.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	4b3d      	ldr	r3, [pc, #244]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
    PWR->CR |= PWR_CR_DBP;
 8001aec:	4f3f      	ldr	r7, [pc, #252]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2200      	movs	r2, #0
 8001af0:	9201      	str	r2, [sp, #4]
 8001af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001af4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001af8:	641a      	str	r2, [r3, #64]	; 0x40
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b00:	9301      	str	r3, [sp, #4]
 8001b02:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b0a:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001b0c:	f7ff fd9c 	bl	8001648 <HAL_GetTick>
 8001b10:	4680      	mov	r8, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001b12:	e005      	b.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x224>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001b14:	f7ff fd98 	bl	8001648 <HAL_GetTick>
 8001b18:	eba0 0008 	sub.w	r0, r0, r8
 8001b1c:	2802      	cmp	r0, #2
 8001b1e:	d8da      	bhi.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	05d9      	lsls	r1, r3, #23
 8001b24:	d5f6      	bpl.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x218>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b26:	4f2e      	ldr	r7, [pc, #184]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b28:	6c23      	ldr	r3, [r4, #64]	; 0x40
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b2a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b2c:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 8001b30:	d011      	beq.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8001b32:	f403 7140 	and.w	r1, r3, #768	; 0x300
 8001b36:	4291      	cmp	r1, r2
 8001b38:	d00f      	beq.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b3c:	4a2c      	ldr	r2, [pc, #176]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b42:	2001      	movs	r0, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b44:	2100      	movs	r1, #0
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b46:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b48:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001b4a:	673b      	str	r3, [r7, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001b4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b4e:	07da      	lsls	r2, r3, #31
 8001b50:	f100 80cd 	bmi.w	8001cee <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8001b54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b56:	f403 7240 	and.w	r2, r3, #768	; 0x300
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b5a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001b5e:	f000 80a1 	beq.w	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8001b62:	491f      	ldr	r1, [pc, #124]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001b64:	688a      	ldr	r2, [r1, #8]
 8001b66:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001b6a:	608a      	str	r2, [r1, #8]
 8001b6c:	4a1c      	ldr	r2, [pc, #112]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001b6e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b74:	430b      	orrs	r3, r1
 8001b76:	6713      	str	r3, [r2, #112]	; 0x70
 8001b78:	6823      	ldr	r3, [r4, #0]
 8001b7a:	e70c      	b.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      plli2sused = 1U;
 8001b7c:	2601      	movs	r6, #1
 8001b7e:	e707      	b.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b80:	1d20      	adds	r0, r4, #4
 8001b82:	c80f      	ldmia	r0, {r0, r1, r2, r3}
 8001b84:	061b      	lsls	r3, r3, #24
 8001b86:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001b8a:	6961      	ldr	r1, [r4, #20]
 8001b8c:	4303      	orrs	r3, r0
 8001b8e:	0852      	lsrs	r2, r2, #1
 8001b90:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001b94:	3a01      	subs	r2, #1
 8001b96:	4912      	ldr	r1, [pc, #72]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001b9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 8001ba0:	e78a      	b.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ba2:	490f      	ldr	r1, [pc, #60]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001ba4:	6860      	ldr	r0, [r4, #4]
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ba6:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001baa:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001bae:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001bb2:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 8001bb6:	4332      	orrs	r2, r6
 8001bb8:	68a6      	ldr	r6, [r4, #8]
 8001bba:	4302      	orrs	r2, r0
 8001bbc:	6920      	ldr	r0, [r4, #16]
 8001bbe:	ea42 1286 	orr.w	r2, r2, r6, lsl #6
 8001bc2:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8001bc6:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001bca:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001bce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001bd0:	f020 001f 	bic.w	r0, r0, #31
 8001bd4:	3a01      	subs	r2, #1
 8001bd6:	4302      	orrs	r2, r0
 8001bd8:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
 8001bdc:	e763      	b.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800
 8001be4:	424711e0 	.word	0x424711e0
 8001be8:	42470068 	.word	0x42470068
 8001bec:	40007000 	.word	0x40007000
 8001bf0:	42470e40 	.word	0x42470e40
    __HAL_RCC_PLLSAI_DISABLE();
 8001bf4:	4b49      	ldr	r3, [pc, #292]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x420>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001bf6:	4e4a      	ldr	r6, [pc, #296]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
    __HAL_RCC_PLLSAI_DISABLE();
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001bfc:	f7ff fd24 	bl	8001648 <HAL_GetTick>
 8001c00:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001c02:	e005      	b.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x314>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001c04:	f7ff fd20 	bl	8001648 <HAL_GetTick>
 8001c08:	1b40      	subs	r0, r0, r5
 8001c0a:	2802      	cmp	r0, #2
 8001c0c:	f63f af63 	bhi.w	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001c10:	6833      	ldr	r3, [r6, #0]
 8001c12:	009f      	lsls	r7, r3, #2
 8001c14:	d4f6      	bmi.n	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x308>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001c16:	6822      	ldr	r2, [r4, #0]
 8001c18:	0750      	lsls	r0, r2, #29
 8001c1a:	d579      	bpl.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8001c1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d176      	bne.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x414>
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001c22:	493f      	ldr	r1, [pc, #252]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001c24:	69a0      	ldr	r0, [r4, #24]
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001c26:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001c2a:	69e5      	ldr	r5, [r4, #28]
 8001c2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c30:	4303      	orrs	r3, r0
 8001c32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001c34:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001c38:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001c3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001c40:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8001c44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001c46:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001c4a:	3801      	subs	r0, #1
 8001c4c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001c50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001c54:	05d2      	lsls	r2, r2, #23
 8001c56:	d514      	bpl.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8001c58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c5e:	d110      	bne.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x386>
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001c60:	492f      	ldr	r1, [pc, #188]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001c62:	69a5      	ldr	r5, [r4, #24]
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001c64:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001c68:	e9d4 0207 	ldrd	r0, r2, [r4, #28]
 8001c6c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001c70:	432b      	orrs	r3, r5
 8001c72:	0852      	lsrs	r2, r2, #1
 8001c74:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001c78:	3a01      	subs	r2, #1
 8001c7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_PLLSAI_ENABLE();
 8001c82:	4b26      	ldr	r3, [pc, #152]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x420>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001c84:	4d26      	ldr	r5, [pc, #152]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
    __HAL_RCC_PLLSAI_ENABLE();
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001c8a:	f7ff fcdd 	bl	8001648 <HAL_GetTick>
 8001c8e:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001c90:	682b      	ldr	r3, [r5, #0]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	f53f aecc 	bmi.w	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x134>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001c98:	f7ff fcd6 	bl	8001648 <HAL_GetTick>
 8001c9c:	1b00      	subs	r0, r0, r4
 8001c9e:	2802      	cmp	r0, #2
 8001ca0:	d9f6      	bls.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8001ca2:	e718      	b.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ca4:	481e      	ldr	r0, [pc, #120]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8001ca6:	6882      	ldr	r2, [r0, #8]
 8001ca8:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001cac:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001cb0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	6082      	str	r2, [r0, #8]
 8001cb8:	e758      	b.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x270>
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001cba:	4f19      	ldr	r7, [pc, #100]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x424>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001cbc:	6866      	ldr	r6, [r4, #4]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001cbe:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001cc2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001cc6:	68e1      	ldr	r1, [r4, #12]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001cc8:	f3c0 4c01 	ubfx	ip, r0, #16, #2
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001ccc:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001cd0:	68a0      	ldr	r0, [r4, #8]
 8001cd2:	4332      	orrs	r2, r6
 8001cd4:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001cd8:	f10c 0601 	add.w	r6, ip, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001cdc:	0849      	lsrs	r1, r1, #1
 8001cde:	ea42 6246 	orr.w	r2, r2, r6, lsl #25
 8001ce2:	3901      	subs	r1, #1
 8001ce4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ce8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001cec:	e6e2      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        tickstart = HAL_GetTick();
 8001cee:	f7ff fcab 	bl	8001648 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf2:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001cf6:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf8:	e006      	b.n	8001d08 <HAL_RCCEx_PeriphCLKConfig+0x40c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cfa:	f7ff fca5 	bl	8001648 <HAL_GetTick>
 8001cfe:	eba0 0008 	sub.w	r0, r0, r8
 8001d02:	4548      	cmp	r0, r9
 8001d04:	f63f aee7 	bhi.w	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d0a:	079b      	lsls	r3, r3, #30
 8001d0c:	d5f5      	bpl.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8001d0e:	e721      	b.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x258>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001d10:	0711      	lsls	r1, r2, #28
 8001d12:	d59f      	bpl.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x358>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001d14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d19c      	bne.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x358>
 8001d1a:	e782      	b.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8001d1c:	42470070 	.word	0x42470070
 8001d20:	40023800 	.word	0x40023800

08001d24 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d24:	4928      	ldr	r1, [pc, #160]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 8001d26:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d28:	688b      	ldr	r3, [r1, #8]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d007      	beq.n	8001d42 <HAL_RCC_GetSysClockFreq+0x1e>
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	d01d      	beq.n	8001d72 <HAL_RCC_GetSysClockFreq+0x4e>
 8001d36:	4a25      	ldr	r2, [pc, #148]	; (8001dcc <HAL_RCC_GetSysClockFreq+0xa8>)
 8001d38:	4825      	ldr	r0, [pc, #148]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001d3a:	2b04      	cmp	r3, #4
 8001d3c:	bf08      	it	eq
 8001d3e:	4610      	moveq	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d40:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d42:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d44:	684b      	ldr	r3, [r1, #4]
 8001d46:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d4a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d4e:	d130      	bne.n	8001db2 <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d50:	6849      	ldr	r1, [r1, #4]
 8001d52:	481f      	ldr	r0, [pc, #124]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001d54:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d58:	fba1 0100 	umull	r0, r1, r1, r0
 8001d5c:	f7fe ff44 	bl	8000be8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d60:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d68:	3301      	adds	r3, #1
 8001d6a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001d6c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001d70:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d72:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d74:	684b      	ldr	r3, [r1, #4]
 8001d76:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d7a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7e:	d10e      	bne.n	8001d9e <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d80:	6849      	ldr	r1, [r1, #4]
 8001d82:	4813      	ldr	r0, [pc, #76]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001d84:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d88:	fba1 0100 	umull	r0, r1, r1, r0
 8001d8c:	f7fe ff2c 	bl	8000be8 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d90:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco/pllr;
 8001d98:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001d9c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d9e:	684b      	ldr	r3, [r1, #4]
 8001da0:	480a      	ldr	r0, [pc, #40]	; (8001dcc <HAL_RCC_GetSysClockFreq+0xa8>)
 8001da2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001da6:	fba3 0100 	umull	r0, r1, r3, r0
 8001daa:	2300      	movs	r3, #0
 8001dac:	f7fe ff1c 	bl	8000be8 <__aeabi_uldivmod>
 8001db0:	e7ee      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db2:	684b      	ldr	r3, [r1, #4]
 8001db4:	4805      	ldr	r0, [pc, #20]	; (8001dcc <HAL_RCC_GetSysClockFreq+0xa8>)
 8001db6:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001dba:	fba3 0100 	umull	r0, r1, r3, r0
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	f7fe ff12 	bl	8000be8 <__aeabi_uldivmod>
 8001dc4:	e7cc      	b.n	8001d60 <HAL_RCC_GetSysClockFreq+0x3c>
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	007a1200 	.word	0x007a1200
 8001dd0:	00f42400 	.word	0x00f42400

08001dd4 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	f000 81b5 	beq.w	8002144 <HAL_RCC_OscConfig+0x370>
{
 8001dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dde:	6803      	ldr	r3, [r0, #0]
 8001de0:	07da      	lsls	r2, r3, #31
{
 8001de2:	b082      	sub	sp, #8
 8001de4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001de6:	d536      	bpl.n	8001e56 <HAL_RCC_OscConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001de8:	49ad      	ldr	r1, [pc, #692]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001dea:	688a      	ldr	r2, [r1, #8]
 8001dec:	f002 020c 	and.w	r2, r2, #12
 8001df0:	2a04      	cmp	r2, #4
 8001df2:	f000 80df 	beq.w	8001fb4 <HAL_RCC_OscConfig+0x1e0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001df6:	688a      	ldr	r2, [r1, #8]
 8001df8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001dfc:	2a08      	cmp	r2, #8
 8001dfe:	f000 80d5 	beq.w	8001fac <HAL_RCC_OscConfig+0x1d8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e02:	49a7      	ldr	r1, [pc, #668]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001e04:	688a      	ldr	r2, [r1, #8]
 8001e06:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e0a:	2a0c      	cmp	r2, #12
 8001e0c:	f000 8104 	beq.w	8002018 <HAL_RCC_OscConfig+0x244>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e10:	6863      	ldr	r3, [r4, #4]
 8001e12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e16:	f000 8118 	beq.w	800204a <HAL_RCC_OscConfig+0x276>
 8001e1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e1e:	f000 8198 	beq.w	8002152 <HAL_RCC_OscConfig+0x37e>
 8001e22:	4d9f      	ldr	r5, [pc, #636]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001e24:	682a      	ldr	r2, [r5, #0]
 8001e26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e2a:	602a      	str	r2, [r5, #0]
 8001e2c:	682a      	ldr	r2, [r5, #0]
 8001e2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e32:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f040 810d 	bne.w	8002054 <HAL_RCC_OscConfig+0x280>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7ff fc05 	bl	8001648 <HAL_GetTick>
 8001e3e:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e40:	e005      	b.n	8001e4e <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e42:	f7ff fc01 	bl	8001648 <HAL_GetTick>
 8001e46:	1b80      	subs	r0, r0, r6
 8001e48:	2864      	cmp	r0, #100	; 0x64
 8001e4a:	f200 80fa 	bhi.w	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4e:	682b      	ldr	r3, [r5, #0]
 8001e50:	0399      	lsls	r1, r3, #14
 8001e52:	d4f6      	bmi.n	8001e42 <HAL_RCC_OscConfig+0x6e>
 8001e54:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e56:	079a      	lsls	r2, r3, #30
 8001e58:	d52f      	bpl.n	8001eba <HAL_RCC_OscConfig+0xe6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001e5a:	4a91      	ldr	r2, [pc, #580]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001e5c:	6891      	ldr	r1, [r2, #8]
 8001e5e:	f011 0f0c 	tst.w	r1, #12
 8001e62:	f000 8098 	beq.w	8001f96 <HAL_RCC_OscConfig+0x1c2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001e66:	6891      	ldr	r1, [r2, #8]
 8001e68:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001e6c:	2908      	cmp	r1, #8
 8001e6e:	f000 808e 	beq.w	8001f8e <HAL_RCC_OscConfig+0x1ba>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e72:	498b      	ldr	r1, [pc, #556]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001e74:	688a      	ldr	r2, [r1, #8]
 8001e76:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001e7a:	2a0c      	cmp	r2, #12
 8001e7c:	f000 8164 	beq.w	8002148 <HAL_RCC_OscConfig+0x374>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e80:	68e3      	ldr	r3, [r4, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 8116 	beq.w	80020b4 <HAL_RCC_OscConfig+0x2e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e88:	4b86      	ldr	r3, [pc, #536]	; (80020a4 <HAL_RCC_OscConfig+0x2d0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8a:	4e85      	ldr	r6, [pc, #532]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_ENABLE();
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e90:	f7ff fbda 	bl	8001648 <HAL_GetTick>
 8001e94:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	e005      	b.n	8001ea4 <HAL_RCC_OscConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e98:	f7ff fbd6 	bl	8001648 <HAL_GetTick>
 8001e9c:	1b40      	subs	r0, r0, r5
 8001e9e:	2802      	cmp	r0, #2
 8001ea0:	f200 80cf 	bhi.w	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea4:	6833      	ldr	r3, [r6, #0]
 8001ea6:	0798      	lsls	r0, r3, #30
 8001ea8:	d5f6      	bpl.n	8001e98 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eaa:	6833      	ldr	r3, [r6, #0]
 8001eac:	6922      	ldr	r2, [r4, #16]
 8001eae:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001eb2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001eb6:	6033      	str	r3, [r6, #0]
 8001eb8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eba:	071a      	lsls	r2, r3, #28
 8001ebc:	d452      	bmi.n	8001f64 <HAL_RCC_OscConfig+0x190>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ebe:	0758      	lsls	r0, r3, #29
 8001ec0:	d530      	bpl.n	8001f24 <HAL_RCC_OscConfig+0x150>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ec2:	4a77      	ldr	r2, [pc, #476]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001ec4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ec6:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001eca:	f000 8099 	beq.w	8002000 <HAL_RCC_OscConfig+0x22c>
    FlagStatus       pwrclkchanged = RESET;
 8001ece:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4e75      	ldr	r6, [pc, #468]	; (80020a8 <HAL_RCC_OscConfig+0x2d4>)
 8001ed2:	6833      	ldr	r3, [r6, #0]
 8001ed4:	05d9      	lsls	r1, r3, #23
 8001ed6:	f140 80a4 	bpl.w	8002022 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eda:	68a3      	ldr	r3, [r4, #8]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	f000 80c7 	beq.w	8002070 <HAL_RCC_OscConfig+0x29c>
 8001ee2:	2b05      	cmp	r3, #5
 8001ee4:	f000 813f 	beq.w	8002166 <HAL_RCC_OscConfig+0x392>
 8001ee8:	4e6d      	ldr	r6, [pc, #436]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001eea:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8001eec:	f022 0201 	bic.w	r2, r2, #1
 8001ef0:	6732      	str	r2, [r6, #112]	; 0x70
 8001ef2:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8001ef4:	f022 0204 	bic.w	r2, r2, #4
 8001ef8:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f040 80bd 	bne.w	800207a <HAL_RCC_OscConfig+0x2a6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff fba2 	bl	8001648 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f04:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001f08:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f0a:	e005      	b.n	8001f18 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f7ff fb9c 	bl	8001648 <HAL_GetTick>
 8001f10:	1bc0      	subs	r0, r0, r7
 8001f12:	4540      	cmp	r0, r8
 8001f14:	f200 8095 	bhi.w	8002042 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f18:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001f1a:	0798      	lsls	r0, r3, #30
 8001f1c:	d4f6      	bmi.n	8001f0c <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f1e:	2d00      	cmp	r5, #0
 8001f20:	f040 810a 	bne.w	8002138 <HAL_RCC_OscConfig+0x364>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f24:	69a0      	ldr	r0, [r4, #24]
 8001f26:	b1c8      	cbz	r0, 8001f5c <HAL_RCC_OscConfig+0x188>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f28:	4d5d      	ldr	r5, [pc, #372]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001f2a:	68ab      	ldr	r3, [r5, #8]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	f000 80d0 	beq.w	80020d6 <HAL_RCC_OscConfig+0x302>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f36:	4b5d      	ldr	r3, [pc, #372]	; (80020ac <HAL_RCC_OscConfig+0x2d8>)
 8001f38:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001f3c:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3e:	f000 811c 	beq.w	800217a <HAL_RCC_OscConfig+0x3a6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f42:	f7ff fb81 	bl	8001648 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f46:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001f48:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f4a:	e004      	b.n	8001f56 <HAL_RCC_OscConfig+0x182>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f4c:	f7ff fb7c 	bl	8001648 <HAL_GetTick>
 8001f50:	1b40      	subs	r0, r0, r5
 8001f52:	2802      	cmp	r0, #2
 8001f54:	d875      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f56:	6823      	ldr	r3, [r4, #0]
 8001f58:	019b      	lsls	r3, r3, #6
 8001f5a:	d4f7      	bmi.n	8001f4c <HAL_RCC_OscConfig+0x178>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001f5c:	2000      	movs	r0, #0
}
 8001f5e:	b002      	add	sp, #8
 8001f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f64:	6963      	ldr	r3, [r4, #20]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d02e      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x1f4>
      __HAL_RCC_LSI_ENABLE();
 8001f6a:	4b51      	ldr	r3, [pc, #324]	; (80020b0 <HAL_RCC_OscConfig+0x2dc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6c:	4e4c      	ldr	r6, [pc, #304]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
      __HAL_RCC_LSI_ENABLE();
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f72:	f7ff fb69 	bl	8001648 <HAL_GetTick>
 8001f76:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f78:	e004      	b.n	8001f84 <HAL_RCC_OscConfig+0x1b0>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f7a:	f7ff fb65 	bl	8001648 <HAL_GetTick>
 8001f7e:	1b40      	subs	r0, r0, r5
 8001f80:	2802      	cmp	r0, #2
 8001f82:	d85e      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f84:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001f86:	079b      	lsls	r3, r3, #30
 8001f88:	d5f7      	bpl.n	8001f7a <HAL_RCC_OscConfig+0x1a6>
 8001f8a:	6823      	ldr	r3, [r4, #0]
 8001f8c:	e797      	b.n	8001ebe <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f8e:	6852      	ldr	r2, [r2, #4]
 8001f90:	0257      	lsls	r7, r2, #9
 8001f92:	f53f af6e 	bmi.w	8001e72 <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f96:	4a42      	ldr	r2, [pc, #264]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001f98:	6812      	ldr	r2, [r2, #0]
 8001f9a:	0795      	lsls	r5, r2, #30
 8001f9c:	d524      	bpl.n	8001fe8 <HAL_RCC_OscConfig+0x214>
 8001f9e:	68e2      	ldr	r2, [r4, #12]
 8001fa0:	2a01      	cmp	r2, #1
 8001fa2:	d021      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8001fa4:	2001      	movs	r0, #1
}
 8001fa6:	b002      	add	sp, #8
 8001fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fac:	684a      	ldr	r2, [r1, #4]
 8001fae:	0257      	lsls	r7, r2, #9
 8001fb0:	f57f af27 	bpl.w	8001e02 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	4a3a      	ldr	r2, [pc, #232]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	0395      	lsls	r5, r2, #14
 8001fba:	f57f af4c 	bpl.w	8001e56 <HAL_RCC_OscConfig+0x82>
 8001fbe:	6862      	ldr	r2, [r4, #4]
 8001fc0:	2a00      	cmp	r2, #0
 8001fc2:	f47f af48 	bne.w	8001e56 <HAL_RCC_OscConfig+0x82>
 8001fc6:	e7ed      	b.n	8001fa4 <HAL_RCC_OscConfig+0x1d0>
      __HAL_RCC_LSI_DISABLE();
 8001fc8:	4a39      	ldr	r2, [pc, #228]	; (80020b0 <HAL_RCC_OscConfig+0x2dc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fca:	4e35      	ldr	r6, [pc, #212]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
      __HAL_RCC_LSI_DISABLE();
 8001fcc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001fce:	f7ff fb3b 	bl	8001648 <HAL_GetTick>
 8001fd2:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd4:	e004      	b.n	8001fe0 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fd6:	f7ff fb37 	bl	8001648 <HAL_GetTick>
 8001fda:	1b40      	subs	r0, r0, r5
 8001fdc:	2802      	cmp	r0, #2
 8001fde:	d830      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe0:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8001fe2:	079f      	lsls	r7, r3, #30
 8001fe4:	d4f7      	bmi.n	8001fd6 <HAL_RCC_OscConfig+0x202>
 8001fe6:	e7d0      	b.n	8001f8a <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe8:	492d      	ldr	r1, [pc, #180]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8001fea:	6920      	ldr	r0, [r4, #16]
 8001fec:	680a      	ldr	r2, [r1, #0]
 8001fee:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001ff2:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001ff6:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff8:	071a      	lsls	r2, r3, #28
 8001ffa:	f57f af60 	bpl.w	8001ebe <HAL_RCC_OscConfig+0xea>
 8001ffe:	e7b1      	b.n	8001f64 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002000:	9301      	str	r3, [sp, #4]
 8002002:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800200c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002010:	9301      	str	r3, [sp, #4]
 8002012:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002014:	2501      	movs	r5, #1
 8002016:	e75b      	b.n	8001ed0 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002018:	684a      	ldr	r2, [r1, #4]
 800201a:	0256      	lsls	r6, r2, #9
 800201c:	f57f aef8 	bpl.w	8001e10 <HAL_RCC_OscConfig+0x3c>
 8002020:	e7c8      	b.n	8001fb4 <HAL_RCC_OscConfig+0x1e0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002022:	6833      	ldr	r3, [r6, #0]
 8002024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002028:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800202a:	f7ff fb0d 	bl	8001648 <HAL_GetTick>
 800202e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002030:	6833      	ldr	r3, [r6, #0]
 8002032:	05da      	lsls	r2, r3, #23
 8002034:	f53f af51 	bmi.w	8001eda <HAL_RCC_OscConfig+0x106>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002038:	f7ff fb06 	bl	8001648 <HAL_GetTick>
 800203c:	1bc0      	subs	r0, r0, r7
 800203e:	2802      	cmp	r0, #2
 8002040:	d9f6      	bls.n	8002030 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8002042:	2003      	movs	r0, #3
}
 8002044:	b002      	add	sp, #8
 8002046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204a:	4a15      	ldr	r2, [pc, #84]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 800204c:	6813      	ldr	r3, [r2, #0]
 800204e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002052:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002054:	f7ff faf8 	bl	8001648 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002058:	4e11      	ldr	r6, [pc, #68]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 800205a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800205c:	e004      	b.n	8002068 <HAL_RCC_OscConfig+0x294>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800205e:	f7ff faf3 	bl	8001648 <HAL_GetTick>
 8002062:	1b40      	subs	r0, r0, r5
 8002064:	2864      	cmp	r0, #100	; 0x64
 8002066:	d8ec      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002068:	6833      	ldr	r3, [r6, #0]
 800206a:	0398      	lsls	r0, r3, #14
 800206c:	d5f7      	bpl.n	800205e <HAL_RCC_OscConfig+0x28a>
 800206e:	e6f1      	b.n	8001e54 <HAL_RCC_OscConfig+0x80>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002070:	4a0b      	ldr	r2, [pc, #44]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
 8002072:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800207a:	f7ff fae5 	bl	8001648 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207e:	4f08      	ldr	r7, [pc, #32]	; (80020a0 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8002080:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002086:	e004      	b.n	8002092 <HAL_RCC_OscConfig+0x2be>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7ff fade 	bl	8001648 <HAL_GetTick>
 800208c:	1b80      	subs	r0, r0, r6
 800208e:	4540      	cmp	r0, r8
 8002090:	d8d7      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002092:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002094:	079b      	lsls	r3, r3, #30
 8002096:	d5f7      	bpl.n	8002088 <HAL_RCC_OscConfig+0x2b4>
    if(pwrclkchanged == SET)
 8002098:	2d00      	cmp	r5, #0
 800209a:	f43f af43 	beq.w	8001f24 <HAL_RCC_OscConfig+0x150>
 800209e:	e04b      	b.n	8002138 <HAL_RCC_OscConfig+0x364>
 80020a0:	40023800 	.word	0x40023800
 80020a4:	42470000 	.word	0x42470000
 80020a8:	40007000 	.word	0x40007000
 80020ac:	42470060 	.word	0x42470060
 80020b0:	42470e80 	.word	0x42470e80
        __HAL_RCC_HSI_DISABLE();
 80020b4:	4a49      	ldr	r2, [pc, #292]	; (80021dc <HAL_RCC_OscConfig+0x408>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b6:	4e4a      	ldr	r6, [pc, #296]	; (80021e0 <HAL_RCC_OscConfig+0x40c>)
        __HAL_RCC_HSI_DISABLE();
 80020b8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80020ba:	f7ff fac5 	bl	8001648 <HAL_GetTick>
 80020be:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020c0:	e004      	b.n	80020cc <HAL_RCC_OscConfig+0x2f8>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020c2:	f7ff fac1 	bl	8001648 <HAL_GetTick>
 80020c6:	1b40      	subs	r0, r0, r5
 80020c8:	2802      	cmp	r0, #2
 80020ca:	d8ba      	bhi.n	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020cc:	6833      	ldr	r3, [r6, #0]
 80020ce:	0799      	lsls	r1, r3, #30
 80020d0:	d4f7      	bmi.n	80020c2 <HAL_RCC_OscConfig+0x2ee>
 80020d2:	6823      	ldr	r3, [r4, #0]
 80020d4:	e6f1      	b.n	8001eba <HAL_RCC_OscConfig+0xe6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020d6:	2801      	cmp	r0, #1
 80020d8:	f43f af41 	beq.w	8001f5e <HAL_RCC_OscConfig+0x18a>
        pll_config = RCC->PLLCFGR;
 80020dc:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020de:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020e0:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e4:	4291      	cmp	r1, r2
 80020e6:	f47f af5d 	bne.w	8001fa4 <HAL_RCC_OscConfig+0x1d0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020ec:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f0:	4291      	cmp	r1, r2
 80020f2:	f47f af57 	bne.w	8001fa4 <HAL_RCC_OscConfig+0x1d0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80020f8:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80020fc:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020fe:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002102:	f47f af4f 	bne.w	8001fa4 <HAL_RCC_OscConfig+0x1d0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002106:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002108:	0852      	lsrs	r2, r2, #1
 800210a:	3a01      	subs	r2, #1
 800210c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002110:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002114:	f47f af46 	bne.w	8001fa4 <HAL_RCC_OscConfig+0x1d0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002118:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800211a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800211e:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8002122:	f47f af3f 	bne.w	8001fa4 <HAL_RCC_OscConfig+0x1d0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002126:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002128:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800212c:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
  return HAL_OK;
 8002130:	bf14      	ite	ne
 8002132:	2001      	movne	r0, #1
 8002134:	2000      	moveq	r0, #0
 8002136:	e712      	b.n	8001f5e <HAL_RCC_OscConfig+0x18a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002138:	4a29      	ldr	r2, [pc, #164]	; (80021e0 <HAL_RCC_OscConfig+0x40c>)
 800213a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800213c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	e6ef      	b.n	8001f24 <HAL_RCC_OscConfig+0x150>
    return HAL_ERROR;
 8002144:	2001      	movs	r0, #1
}
 8002146:	4770      	bx	lr
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002148:	684a      	ldr	r2, [r1, #4]
 800214a:	0256      	lsls	r6, r2, #9
 800214c:	f53f ae98 	bmi.w	8001e80 <HAL_RCC_OscConfig+0xac>
 8002150:	e721      	b.n	8001f96 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002152:	4b23      	ldr	r3, [pc, #140]	; (80021e0 <HAL_RCC_OscConfig+0x40c>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002162:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002164:	e776      	b.n	8002054 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002166:	4b1e      	ldr	r3, [pc, #120]	; (80021e0 <HAL_RCC_OscConfig+0x40c>)
 8002168:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800216a:	f042 0204 	orr.w	r2, r2, #4
 800216e:	671a      	str	r2, [r3, #112]	; 0x70
 8002170:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002172:	f042 0201 	orr.w	r2, r2, #1
 8002176:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002178:	e77f      	b.n	800207a <HAL_RCC_OscConfig+0x2a6>
        tickstart = HAL_GetTick();
 800217a:	f7ff fa65 	bl	8001648 <HAL_GetTick>
 800217e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002180:	e005      	b.n	800218e <HAL_RCC_OscConfig+0x3ba>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002182:	f7ff fa61 	bl	8001648 <HAL_GetTick>
 8002186:	1b80      	subs	r0, r0, r6
 8002188:	2802      	cmp	r0, #2
 800218a:	f63f af5a 	bhi.w	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218e:	682b      	ldr	r3, [r5, #0]
 8002190:	0199      	lsls	r1, r3, #6
 8002192:	d4f6      	bmi.n	8002182 <HAL_RCC_OscConfig+0x3ae>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002194:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002198:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800219a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800219c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800219e:	4313      	orrs	r3, r2
 80021a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80021a2:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 80021a6:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80021aa:	0852      	lsrs	r2, r2, #1
 80021ac:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80021b0:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80021b2:	490c      	ldr	r1, [pc, #48]	; (80021e4 <HAL_RCC_OscConfig+0x410>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b4:	4e0a      	ldr	r6, [pc, #40]	; (80021e0 <HAL_RCC_OscConfig+0x40c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80021ba:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021bc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80021be:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80021c0:	f7ff fa42 	bl	8001648 <HAL_GetTick>
 80021c4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c6:	e005      	b.n	80021d4 <HAL_RCC_OscConfig+0x400>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c8:	f7ff fa3e 	bl	8001648 <HAL_GetTick>
 80021cc:	1b00      	subs	r0, r0, r4
 80021ce:	2802      	cmp	r0, #2
 80021d0:	f63f af37 	bhi.w	8002042 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d4:	6833      	ldr	r3, [r6, #0]
 80021d6:	019a      	lsls	r2, r3, #6
 80021d8:	d5f6      	bpl.n	80021c8 <HAL_RCC_OscConfig+0x3f4>
 80021da:	e6bf      	b.n	8001f5c <HAL_RCC_OscConfig+0x188>
 80021dc:	42470000 	.word	0x42470000
 80021e0:	40023800 	.word	0x40023800
 80021e4:	42470060 	.word	0x42470060

080021e8 <HAL_RTC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80021e8:	2800      	cmp	r0, #0
 80021ea:	d068      	beq.n	80022be <HAL_RTC_Init+0xd6>
{
 80021ec:	b538      	push	{r3, r4, r5, lr}
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80021ee:	7f43      	ldrb	r3, [r0, #29]
 80021f0:	4604      	mov	r4, r0
 80021f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d05d      	beq.n	80022b6 <HAL_RTC_Init+0xce>

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	2253      	movs	r2, #83	; 0x53
  hrtc->State = HAL_RTC_STATE_BUSY;
 80021fe:	2002      	movs	r0, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002200:	21ca      	movs	r1, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002202:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002204:	6259      	str	r1, [r3, #36]	; 0x24
 8002206:	625a      	str	r2, [r3, #36]	; 0x24
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	0655      	lsls	r5, r2, #25
 800220c:	d53c      	bpl.n	8002288 <HAL_RTC_Init+0xa0>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800220e:	6899      	ldr	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002210:	6862      	ldr	r2, [r4, #4]
 8002212:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002216:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800221a:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800221e:	6099      	str	r1, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002220:	6899      	ldr	r1, [r3, #8]
 8002222:	432a      	orrs	r2, r5
 8002224:	4302      	orrs	r2, r0
 8002226:	430a      	orrs	r2, r1
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002228:	68e1      	ldr	r1, [r4, #12]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800222a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800222c:	6119      	str	r1, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800222e:	691a      	ldr	r2, [r3, #16]
 8002230:	68a1      	ldr	r1, [r4, #8]
 8002232:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002236:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800223e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	0691      	lsls	r1, r2, #26
 8002244:	d50d      	bpl.n	8002262 <HAL_RTC_Init+0x7a>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002246:	6c19      	ldr	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002248:	69a0      	ldr	r0, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800224a:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800224e:	6419      	str	r1, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002250:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002252:	25ff      	movs	r5, #255	; 0xff
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002254:	4302      	orrs	r2, r0
    hrtc->State = HAL_RTC_STATE_READY;
 8002256:	2101      	movs	r1, #1
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800225a:	625d      	str	r5, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800225c:	7761      	strb	r1, [r4, #29]
    return HAL_OK;
 800225e:	2000      	movs	r0, #0
}
 8002260:	bd38      	pop	{r3, r4, r5, pc}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002268:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800226a:	f7ff f9ed 	bl	8001648 <HAL_GetTick>
 800226e:	4605      	mov	r5, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002270:	e005      	b.n	800227e <HAL_RTC_Init+0x96>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002272:	f7ff f9e9 	bl	8001648 <HAL_GetTick>
 8002276:	1b43      	subs	r3, r0, r5
 8002278:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800227c:	d814      	bhi.n	80022a8 <HAL_RTC_Init+0xc0>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	0692      	lsls	r2, r2, #26
 8002284:	d5f5      	bpl.n	8002272 <HAL_RTC_Init+0x8a>
 8002286:	e7de      	b.n	8002246 <HAL_RTC_Init+0x5e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002288:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800228c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800228e:	f7ff f9db 	bl	8001648 <HAL_GetTick>
 8002292:	4605      	mov	r5, r0

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	68da      	ldr	r2, [r3, #12]
 8002298:	0650      	lsls	r0, r2, #25
 800229a:	d4b8      	bmi.n	800220e <HAL_RTC_Init+0x26>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800229c:	f7ff f9d4 	bl	8001648 <HAL_GetTick>
 80022a0:	1b43      	subs	r3, r0, r5
 80022a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022a6:	d9f5      	bls.n	8002294 <HAL_RTC_Init+0xac>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022a8:	6822      	ldr	r2, [r4, #0]
 80022aa:	21ff      	movs	r1, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 80022ac:	2304      	movs	r3, #4
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022ae:	6251      	str	r1, [r2, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80022b0:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 80022b2:	2001      	movs	r0, #1
}
 80022b4:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 80022b6:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 80022b8:	f7ff f8c4 	bl	8001444 <HAL_RTC_MspInit>
 80022bc:	e79d      	b.n	80021fa <HAL_RTC_Init+0x12>
     return HAL_ERROR;
 80022be:	2001      	movs	r0, #1
}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop

080022c4 <HAL_RTC_SetTime>:
{
 80022c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(hrtc);
 80022c8:	7f03      	ldrb	r3, [r0, #28]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	f000 80af 	beq.w	800242e <HAL_RTC_SetTime+0x16a>
 80022d0:	460d      	mov	r5, r1
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022d2:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 80022d4:	2101      	movs	r1, #1
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80022d6:	6807      	ldr	r7, [r0, #0]
  __HAL_LOCK(hrtc);
 80022d8:	7701      	strb	r1, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022da:	4606      	mov	r6, r0
 80022dc:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 80022de:	2a00      	cmp	r2, #0
 80022e0:	d047      	beq.n	8002372 <HAL_RTC_SetTime+0xae>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80022e2:	68bb      	ldr	r3, [r7, #8]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80022e4:	7829      	ldrb	r1, [r5, #0]
              ((uint32_t)sTime->Seconds) | \
 80022e6:	78aa      	ldrb	r2, [r5, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80022e8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80022ec:	bf16      	itet	ne
 80022ee:	78ec      	ldrbne	r4, [r5, #3]
      sTime->TimeFormat = 0x00U;
 80022f0:	70eb      	strbeq	r3, [r5, #3]
 80022f2:	0423      	lslne	r3, r4, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80022f4:	786c      	ldrb	r4, [r5, #1]
 80022f6:	0224      	lsls	r4, r4, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80022f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80022fc:	4314      	orrs	r4, r2
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80022fe:	431c      	orrs	r4, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002300:	22ca      	movs	r2, #202	; 0xca
 8002302:	2353      	movs	r3, #83	; 0x53
 8002304:	627a      	str	r2, [r7, #36]	; 0x24
 8002306:	627b      	str	r3, [r7, #36]	; 0x24
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	065a      	lsls	r2, r3, #25
 800230c:	d56a      	bpl.n	80023e4 <HAL_RTC_SetTime+0x120>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800230e:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8002312:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8002316:	603c      	str	r4, [r7, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002318:	68ba      	ldr	r2, [r7, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800231a:	e9d5 3103 	ldrd	r3, r1, [r5, #12]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800231e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002322:	60ba      	str	r2, [r7, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002324:	68ba      	ldr	r2, [r7, #8]
 8002326:	430b      	orrs	r3, r1
 8002328:	4313      	orrs	r3, r2
 800232a:	60bb      	str	r3, [r7, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002332:	60fb      	str	r3, [r7, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	069b      	lsls	r3, r3, #26
 8002338:	d412      	bmi.n	8002360 <HAL_RTC_SetTime+0x9c>
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002340:	60fb      	str	r3, [r7, #12]
    tickstart = HAL_GetTick();
 8002342:	f7ff f981 	bl	8001648 <HAL_GetTick>
 8002346:	4605      	mov	r5, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002348:	e005      	b.n	8002356 <HAL_RTC_SetTime+0x92>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800234a:	f7ff f97d 	bl	8001648 <HAL_GetTick>
 800234e:	1b40      	subs	r0, r0, r5
 8002350:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002354:	d862      	bhi.n	800241c <HAL_RTC_SetTime+0x158>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002356:	6837      	ldr	r7, [r6, #0]
 8002358:	68fc      	ldr	r4, [r7, #12]
 800235a:	f014 0420 	ands.w	r4, r4, #32
 800235e:	d0f4      	beq.n	800234a <HAL_RTC_SetTime+0x86>
   __HAL_UNLOCK(hrtc);
 8002360:	2300      	movs	r3, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002362:	21ff      	movs	r1, #255	; 0xff
   hrtc->State = HAL_RTC_STATE_READY;
 8002364:	2201      	movs	r2, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002366:	6279      	str	r1, [r7, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002368:	7772      	strb	r2, [r6, #29]
   __HAL_UNLOCK(hrtc);
 800236a:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 800236c:	4618      	mov	r0, r3
}
 800236e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002372:	68bc      	ldr	r4, [r7, #8]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002374:	782b      	ldrb	r3, [r5, #0]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002376:	f014 0c40 	ands.w	ip, r4, #64	; 0x40
 800237a:	bf16      	itet	ne
 800237c:	78ec      	ldrbne	r4, [r5, #3]
      sTime->TimeFormat = 0x00U;
 800237e:	f885 c003 	strbeq.w	ip, [r5, #3]
 8002382:	ea4f 4c04 	movne.w	ip, r4, lsl #16
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;

  while(Value >= 10U)
 8002386:	2b09      	cmp	r3, #9
 8002388:	d909      	bls.n	800239e <HAL_RTC_SetTime+0xda>
  uint32_t bcdhigh = 0U;
 800238a:	2100      	movs	r1, #0
  {
    bcdhigh++;
    Value -= 10U;
 800238c:	3b0a      	subs	r3, #10
 800238e:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 8002390:	2b09      	cmp	r3, #9
    bcdhigh++;
 8002392:	f101 0101 	add.w	r1, r1, #1
  while(Value >= 10U)
 8002396:	d8f9      	bhi.n	800238c <HAL_RTC_SetTime+0xc8>
 8002398:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800239c:	b2db      	uxtb	r3, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800239e:	7869      	ldrb	r1, [r5, #1]
  while(Value >= 10U)
 80023a0:	2909      	cmp	r1, #9
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023a2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  while(Value >= 10U)
 80023a6:	d909      	bls.n	80023bc <HAL_RTC_SetTime+0xf8>
  uint32_t bcdhigh = 0U;
 80023a8:	2400      	movs	r4, #0
    Value -= 10U;
 80023aa:	390a      	subs	r1, #10
 80023ac:	b2c9      	uxtb	r1, r1
  while(Value >= 10U)
 80023ae:	2909      	cmp	r1, #9
    bcdhigh++;
 80023b0:	f104 0401 	add.w	r4, r4, #1
  while(Value >= 10U)
 80023b4:	d8f9      	bhi.n	80023aa <HAL_RTC_SetTime+0xe6>
 80023b6:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 80023ba:	b2c9      	uxtb	r1, r1
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80023bc:	78a8      	ldrb	r0, [r5, #2]
  while(Value >= 10U)
 80023be:	2809      	cmp	r0, #9
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80023c0:	ea4f 2101 	mov.w	r1, r1, lsl #8
  while(Value >= 10U)
 80023c4:	d909      	bls.n	80023da <HAL_RTC_SetTime+0x116>
    Value -= 10U;
 80023c6:	f1a0 040a 	sub.w	r4, r0, #10
 80023ca:	b2e0      	uxtb	r0, r4
  while(Value >= 10U)
 80023cc:	2809      	cmp	r0, #9
    bcdhigh++;
 80023ce:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 80023d2:	d8f8      	bhi.n	80023c6 <HAL_RTC_SetTime+0x102>
 80023d4:	ea40 1402 	orr.w	r4, r0, r2, lsl #4
 80023d8:	b2e0      	uxtb	r0, r4
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023da:	ea43 040c 	orr.w	r4, r3, ip
 80023de:	430c      	orrs	r4, r1
 80023e0:	4304      	orrs	r4, r0
 80023e2:	e78d      	b.n	8002300 <HAL_RTC_SetTime+0x3c>
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023e8:	60fb      	str	r3, [r7, #12]
    tickstart = HAL_GetTick();
 80023ea:	f7ff f92d 	bl	8001648 <HAL_GetTick>
 80023ee:	4680      	mov	r8, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80023f0:	6837      	ldr	r7, [r6, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f013 0940 	ands.w	r9, r3, #64	; 0x40
 80023f8:	d189      	bne.n	800230e <HAL_RTC_SetTime+0x4a>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80023fa:	f7ff f925 	bl	8001648 <HAL_GetTick>
 80023fe:	eba0 0008 	sub.w	r0, r0, r8
 8002402:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002406:	d9f3      	bls.n	80023f0 <HAL_RTC_SetTime+0x12c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002408:	6832      	ldr	r2, [r6, #0]
 800240a:	21ff      	movs	r1, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 800240c:	2304      	movs	r3, #4
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800240e:	6251      	str	r1, [r2, #36]	; 0x24
    __HAL_UNLOCK(hrtc);
 8002410:	f886 901c 	strb.w	r9, [r6, #28]
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002414:	7773      	strb	r3, [r6, #29]
    return HAL_ERROR;
 8002416:	2001      	movs	r0, #1
}
 8002418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800241c:	6832      	ldr	r2, [r6, #0]
 800241e:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002420:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002422:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8002424:	7734      	strb	r4, [r6, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002426:	7773      	strb	r3, [r6, #29]
        return HAL_ERROR;
 8002428:	2001      	movs	r0, #1
}
 800242a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hrtc);
 800242e:	2002      	movs	r0, #2
}
 8002430:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002434 <HAL_RTC_SetDate>:
{
 8002434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8002436:	7f03      	ldrb	r3, [r0, #28]
 8002438:	2b01      	cmp	r3, #1
 800243a:	f000 809e 	beq.w	800257a <HAL_RTC_SetDate+0x146>
 800243e:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002440:	2302      	movs	r3, #2
 __HAL_LOCK(hrtc);
 8002442:	2001      	movs	r0, #1
 8002444:	7728      	strb	r0, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002446:	776b      	strb	r3, [r5, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002448:	2a00      	cmp	r2, #0
 800244a:	d038      	beq.n	80024be <HAL_RTC_SetDate+0x8a>
                  (((uint32_t)sDate->Month) << 8U) | \
 800244c:	784c      	ldrb	r4, [r1, #1]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800244e:	78c8      	ldrb	r0, [r1, #3]
                  ((uint32_t)sDate->Date) | \
 8002450:	788a      	ldrb	r2, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << 13U));
 8002452:	780b      	ldrb	r3, [r1, #0]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002454:	0224      	lsls	r4, r4, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002456:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800245a:	4314      	orrs	r4, r2
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800245c:	ea44 3443 	orr.w	r4, r4, r3, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002460:	682a      	ldr	r2, [r5, #0]
 8002462:	21ca      	movs	r1, #202	; 0xca
 8002464:	2353      	movs	r3, #83	; 0x53
 8002466:	6251      	str	r1, [r2, #36]	; 0x24
 8002468:	6253      	str	r3, [r2, #36]	; 0x24
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800246a:	68d3      	ldr	r3, [r2, #12]
 800246c:	0659      	lsls	r1, r3, #25
 800246e:	d55f      	bpl.n	8002530 <HAL_RTC_SetDate+0xfc>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002470:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8002474:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8002478:	6054      	str	r4, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800247a:	68d3      	ldr	r3, [r2, #12]
 800247c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002480:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002482:	6893      	ldr	r3, [r2, #8]
 8002484:	069b      	lsls	r3, r3, #26
 8002486:	d412      	bmi.n	80024ae <HAL_RTC_SetDate+0x7a>
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002488:	68d3      	ldr	r3, [r2, #12]
 800248a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800248e:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8002490:	f7ff f8da 	bl	8001648 <HAL_GetTick>
 8002494:	4606      	mov	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002496:	e005      	b.n	80024a4 <HAL_RTC_SetDate+0x70>
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002498:	f7ff f8d6 	bl	8001648 <HAL_GetTick>
 800249c:	1b80      	subs	r0, r0, r6
 800249e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80024a2:	d862      	bhi.n	800256a <HAL_RTC_SetDate+0x136>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80024a4:	682a      	ldr	r2, [r5, #0]
 80024a6:	68d4      	ldr	r4, [r2, #12]
 80024a8:	f014 0420 	ands.w	r4, r4, #32
 80024ac:	d0f4      	beq.n	8002498 <HAL_RTC_SetDate+0x64>
    __HAL_UNLOCK(hrtc);
 80024ae:	2300      	movs	r3, #0
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024b0:	20ff      	movs	r0, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_READY ;
 80024b2:	2101      	movs	r1, #1
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024b4:	6250      	str	r0, [r2, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80024b6:	7769      	strb	r1, [r5, #29]
    __HAL_UNLOCK(hrtc);
 80024b8:	772b      	strb	r3, [r5, #28]
    return HAL_OK;
 80024ba:	4618      	mov	r0, r3
}
 80024bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80024be:	784b      	ldrb	r3, [r1, #1]
 80024c0:	06d8      	lsls	r0, r3, #27
 80024c2:	d54e      	bpl.n	8002562 <HAL_RTC_SetDate+0x12e>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80024c4:	78cc      	ldrb	r4, [r1, #3]
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80024c6:	f023 0310 	bic.w	r3, r3, #16
 80024ca:	330a      	adds	r3, #10
 80024cc:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 80024ce:	2c09      	cmp	r4, #9
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80024d0:	704b      	strb	r3, [r1, #1]
  while(Value >= 10U)
 80024d2:	d954      	bls.n	800257e <HAL_RTC_SetDate+0x14a>
  uint32_t bcdhigh = 0U;
 80024d4:	2000      	movs	r0, #0
    Value -= 10U;
 80024d6:	3c0a      	subs	r4, #10
 80024d8:	b2e4      	uxtb	r4, r4
  while(Value >= 10U)
 80024da:	2c09      	cmp	r4, #9
    bcdhigh++;
 80024dc:	f100 0001 	add.w	r0, r0, #1
  while(Value >= 10U)
 80024e0:	d8f9      	bhi.n	80024d6 <HAL_RTC_SetDate+0xa2>
 80024e2:	ea44 1400 	orr.w	r4, r4, r0, lsl #4
 80024e6:	b2e4      	uxtb	r4, r4
 80024e8:	2b09      	cmp	r3, #9
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80024ea:	ea4f 4004 	mov.w	r0, r4, lsl #16
  while(Value >= 10U)
 80024ee:	d909      	bls.n	8002504 <HAL_RTC_SetDate+0xd0>
  uint32_t bcdhigh = 0U;
 80024f0:	2400      	movs	r4, #0
    Value -= 10U;
 80024f2:	3b0a      	subs	r3, #10
 80024f4:	b2db      	uxtb	r3, r3
  while(Value >= 10U)
 80024f6:	2b09      	cmp	r3, #9
    bcdhigh++;
 80024f8:	f104 0401 	add.w	r4, r4, #1
  while(Value >= 10U)
 80024fc:	d8f9      	bhi.n	80024f2 <HAL_RTC_SetDate+0xbe>
 80024fe:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8002502:	b2db      	uxtb	r3, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8002504:	788e      	ldrb	r6, [r1, #2]
  while(Value >= 10U)
 8002506:	2e09      	cmp	r6, #9
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002508:	ea4f 2303 	mov.w	r3, r3, lsl #8
  while(Value >= 10U)
 800250c:	d909      	bls.n	8002522 <HAL_RTC_SetDate+0xee>
    Value -= 10U;
 800250e:	f1a6 040a 	sub.w	r4, r6, #10
 8002512:	b2e6      	uxtb	r6, r4
  while(Value >= 10U)
 8002514:	2e09      	cmp	r6, #9
    bcdhigh++;
 8002516:	f102 0201 	add.w	r2, r2, #1
  while(Value >= 10U)
 800251a:	d8f8      	bhi.n	800250e <HAL_RTC_SetDate+0xda>
 800251c:	ea46 1402 	orr.w	r4, r6, r2, lsl #4
 8002520:	b2e6      	uxtb	r6, r4
                 ((uint32_t)sDate->WeekDay << 13U));
 8002522:	780c      	ldrb	r4, [r1, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002524:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8002528:	4323      	orrs	r3, r4
 800252a:	ea43 0406 	orr.w	r4, r3, r6
 800252e:	e797      	b.n	8002460 <HAL_RTC_SetDate+0x2c>
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002530:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002534:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8002536:	f7ff f887 	bl	8001648 <HAL_GetTick>
 800253a:	4607      	mov	r7, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800253c:	682a      	ldr	r2, [r5, #0]
 800253e:	68d6      	ldr	r6, [r2, #12]
 8002540:	f016 0640 	ands.w	r6, r6, #64	; 0x40
 8002544:	d194      	bne.n	8002470 <HAL_RTC_SetDate+0x3c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002546:	f7ff f87f 	bl	8001648 <HAL_GetTick>
 800254a:	1bc0      	subs	r0, r0, r7
 800254c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002550:	d9f4      	bls.n	800253c <HAL_RTC_SetDate+0x108>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002552:	682a      	ldr	r2, [r5, #0]
 8002554:	21ff      	movs	r1, #255	; 0xff
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002556:	2304      	movs	r3, #4
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002558:	6251      	str	r1, [r2, #36]	; 0x24
    __HAL_UNLOCK(hrtc);
 800255a:	772e      	strb	r6, [r5, #28]
    hrtc->State = HAL_RTC_STATE_ERROR;
 800255c:	776b      	strb	r3, [r5, #29]
    return HAL_ERROR;
 800255e:	2001      	movs	r0, #1
}
 8002560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002562:	78cc      	ldrb	r4, [r1, #3]
  while(Value >= 10U)
 8002564:	2c09      	cmp	r4, #9
 8002566:	d8b5      	bhi.n	80024d4 <HAL_RTC_SetDate+0xa0>
 8002568:	e7be      	b.n	80024e8 <HAL_RTC_SetDate+0xb4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800256a:	682a      	ldr	r2, [r5, #0]
 800256c:	21ff      	movs	r1, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_ERROR;
 800256e:	2304      	movs	r3, #4
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002570:	6251      	str	r1, [r2, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8002572:	772c      	strb	r4, [r5, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002574:	776b      	strb	r3, [r5, #29]
        return HAL_ERROR;
 8002576:	2001      	movs	r0, #1
}
 8002578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 __HAL_LOCK(hrtc);
 800257a:	2002      	movs	r0, #2
}
 800257c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800257e:	0420      	lsls	r0, r4, #16
  while(Value >= 10U)
 8002580:	e7b6      	b.n	80024f0 <HAL_RTC_SetDate+0xbc>
 8002582:	bf00      	nop

08002584 <HAL_RTCEx_SetTimeStamp>:
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002584:	7f03      	ldrb	r3, [r0, #28]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d023      	beq.n	80025d2 <HAL_RTCEx_SetTimeStamp+0x4e>
{
 800258a:	b430      	push	{r4, r5}
 800258c:	4604      	mov	r4, r0

  hrtc->State = HAL_RTC_STATE_BUSY;
 800258e:	2002      	movs	r0, #2

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8002590:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002592:	7760      	strb	r0, [r4, #29]

  tmpreg|= TimeStampEdge;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002594:	20ca      	movs	r0, #202	; 0xca
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8002596:	689d      	ldr	r5, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002598:	6258      	str	r0, [r3, #36]	; 0x24
 800259a:	2053      	movs	r0, #83	; 0x53
 800259c:	6258      	str	r0, [r3, #36]	; 0x24

  hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_TSINSEL;
 800259e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80025a0:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 80025a4:	6418      	str	r0, [r3, #64]	; 0x40
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80025a6:	f425 6000 	bic.w	r0, r5, #2048	; 0x800
  hrtc->Instance->TAFCR |= (uint32_t)(RTC_TimeStampPin);
 80025aa:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80025ac:	f020 0008 	bic.w	r0, r0, #8
  tmpreg|= TimeStampEdge;
 80025b0:	4301      	orrs	r1, r0
  hrtc->Instance->TAFCR |= (uint32_t)(RTC_TimeStampPin);
 80025b2:	432a      	orrs	r2, r5
 80025b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80025b6:	6099      	str	r1, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80025b8:	689a      	ldr	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ba:	20ff      	movs	r0, #255	; 0xff

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80025bc:	2501      	movs	r5, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80025be:	2100      	movs	r1, #0
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80025c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025c4:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025c6:	6258      	str	r0, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80025c8:	7765      	strb	r5, [r4, #29]
  __HAL_UNLOCK(hrtc);
 80025ca:	7721      	strb	r1, [r4, #28]

  return HAL_OK;
 80025cc:	4608      	mov	r0, r1
}
 80025ce:	bc30      	pop	{r4, r5}
 80025d0:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80025d2:	2002      	movs	r0, #2
}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop

080025d8 <calloc>:
 80025d8:	4b02      	ldr	r3, [pc, #8]	; (80025e4 <calloc+0xc>)
 80025da:	460a      	mov	r2, r1
 80025dc:	4601      	mov	r1, r0
 80025de:	6818      	ldr	r0, [r3, #0]
 80025e0:	f000 b866 	b.w	80026b0 <_calloc_r>
 80025e4:	2000000c 	.word	0x2000000c

080025e8 <__errno>:
 80025e8:	4b01      	ldr	r3, [pc, #4]	; (80025f0 <__errno+0x8>)
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	2000000c 	.word	0x2000000c

080025f4 <exit>:
 80025f4:	b508      	push	{r3, lr}
 80025f6:	4b07      	ldr	r3, [pc, #28]	; (8002614 <exit+0x20>)
 80025f8:	4604      	mov	r4, r0
 80025fa:	b113      	cbz	r3, 8002602 <exit+0xe>
 80025fc:	2100      	movs	r1, #0
 80025fe:	f3af 8000 	nop.w
 8002602:	4b05      	ldr	r3, [pc, #20]	; (8002618 <exit+0x24>)
 8002604:	6818      	ldr	r0, [r3, #0]
 8002606:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002608:	b103      	cbz	r3, 800260c <exit+0x18>
 800260a:	4798      	blx	r3
 800260c:	4620      	mov	r0, r4
 800260e:	f7fe ff59 	bl	80014c4 <_exit>
 8002612:	bf00      	nop
 8002614:	00000000 	.word	0x00000000
 8002618:	080053c0 	.word	0x080053c0

0800261c <__libc_init_array>:
 800261c:	b570      	push	{r4, r5, r6, lr}
 800261e:	4d0d      	ldr	r5, [pc, #52]	; (8002654 <__libc_init_array+0x38>)
 8002620:	4c0d      	ldr	r4, [pc, #52]	; (8002658 <__libc_init_array+0x3c>)
 8002622:	1b64      	subs	r4, r4, r5
 8002624:	10a4      	asrs	r4, r4, #2
 8002626:	2600      	movs	r6, #0
 8002628:	42a6      	cmp	r6, r4
 800262a:	d109      	bne.n	8002640 <__libc_init_array+0x24>
 800262c:	4d0b      	ldr	r5, [pc, #44]	; (800265c <__libc_init_array+0x40>)
 800262e:	4c0c      	ldr	r4, [pc, #48]	; (8002660 <__libc_init_array+0x44>)
 8002630:	f002 fd88 	bl	8005144 <_init>
 8002634:	1b64      	subs	r4, r4, r5
 8002636:	10a4      	asrs	r4, r4, #2
 8002638:	2600      	movs	r6, #0
 800263a:	42a6      	cmp	r6, r4
 800263c:	d105      	bne.n	800264a <__libc_init_array+0x2e>
 800263e:	bd70      	pop	{r4, r5, r6, pc}
 8002640:	f855 3b04 	ldr.w	r3, [r5], #4
 8002644:	4798      	blx	r3
 8002646:	3601      	adds	r6, #1
 8002648:	e7ee      	b.n	8002628 <__libc_init_array+0xc>
 800264a:	f855 3b04 	ldr.w	r3, [r5], #4
 800264e:	4798      	blx	r3
 8002650:	3601      	adds	r6, #1
 8002652:	e7f2      	b.n	800263a <__libc_init_array+0x1e>
 8002654:	080057a8 	.word	0x080057a8
 8002658:	080057a8 	.word	0x080057a8
 800265c:	080057a8 	.word	0x080057a8
 8002660:	080057ac 	.word	0x080057ac

08002664 <malloc>:
 8002664:	4b02      	ldr	r3, [pc, #8]	; (8002670 <malloc+0xc>)
 8002666:	4601      	mov	r1, r0
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	f000 b881 	b.w	8002770 <_malloc_r>
 800266e:	bf00      	nop
 8002670:	2000000c 	.word	0x2000000c

08002674 <free>:
 8002674:	4b02      	ldr	r3, [pc, #8]	; (8002680 <free+0xc>)
 8002676:	4601      	mov	r1, r0
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	f000 b829 	b.w	80026d0 <_free_r>
 800267e:	bf00      	nop
 8002680:	2000000c 	.word	0x2000000c

08002684 <memcpy>:
 8002684:	440a      	add	r2, r1
 8002686:	4291      	cmp	r1, r2
 8002688:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800268c:	d100      	bne.n	8002690 <memcpy+0xc>
 800268e:	4770      	bx	lr
 8002690:	b510      	push	{r4, lr}
 8002692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800269a:	4291      	cmp	r1, r2
 800269c:	d1f9      	bne.n	8002692 <memcpy+0xe>
 800269e:	bd10      	pop	{r4, pc}

080026a0 <memset>:
 80026a0:	4402      	add	r2, r0
 80026a2:	4603      	mov	r3, r0
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d100      	bne.n	80026aa <memset+0xa>
 80026a8:	4770      	bx	lr
 80026aa:	f803 1b01 	strb.w	r1, [r3], #1
 80026ae:	e7f9      	b.n	80026a4 <memset+0x4>

080026b0 <_calloc_r>:
 80026b0:	b513      	push	{r0, r1, r4, lr}
 80026b2:	434a      	muls	r2, r1
 80026b4:	4611      	mov	r1, r2
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	f000 f85a 	bl	8002770 <_malloc_r>
 80026bc:	4604      	mov	r4, r0
 80026be:	b118      	cbz	r0, 80026c8 <_calloc_r+0x18>
 80026c0:	9a01      	ldr	r2, [sp, #4]
 80026c2:	2100      	movs	r1, #0
 80026c4:	f7ff ffec 	bl	80026a0 <memset>
 80026c8:	4620      	mov	r0, r4
 80026ca:	b002      	add	sp, #8
 80026cc:	bd10      	pop	{r4, pc}
	...

080026d0 <_free_r>:
 80026d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80026d2:	2900      	cmp	r1, #0
 80026d4:	d048      	beq.n	8002768 <_free_r+0x98>
 80026d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026da:	9001      	str	r0, [sp, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f1a1 0404 	sub.w	r4, r1, #4
 80026e2:	bfb8      	it	lt
 80026e4:	18e4      	addlt	r4, r4, r3
 80026e6:	f001 ff31 	bl	800454c <__malloc_lock>
 80026ea:	4a20      	ldr	r2, [pc, #128]	; (800276c <_free_r+0x9c>)
 80026ec:	9801      	ldr	r0, [sp, #4]
 80026ee:	6813      	ldr	r3, [r2, #0]
 80026f0:	4615      	mov	r5, r2
 80026f2:	b933      	cbnz	r3, 8002702 <_free_r+0x32>
 80026f4:	6063      	str	r3, [r4, #4]
 80026f6:	6014      	str	r4, [r2, #0]
 80026f8:	b003      	add	sp, #12
 80026fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80026fe:	f001 bf2b 	b.w	8004558 <__malloc_unlock>
 8002702:	42a3      	cmp	r3, r4
 8002704:	d90b      	bls.n	800271e <_free_r+0x4e>
 8002706:	6821      	ldr	r1, [r4, #0]
 8002708:	1862      	adds	r2, r4, r1
 800270a:	4293      	cmp	r3, r2
 800270c:	bf04      	itt	eq
 800270e:	681a      	ldreq	r2, [r3, #0]
 8002710:	685b      	ldreq	r3, [r3, #4]
 8002712:	6063      	str	r3, [r4, #4]
 8002714:	bf04      	itt	eq
 8002716:	1852      	addeq	r2, r2, r1
 8002718:	6022      	streq	r2, [r4, #0]
 800271a:	602c      	str	r4, [r5, #0]
 800271c:	e7ec      	b.n	80026f8 <_free_r+0x28>
 800271e:	461a      	mov	r2, r3
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	b10b      	cbz	r3, 8002728 <_free_r+0x58>
 8002724:	42a3      	cmp	r3, r4
 8002726:	d9fa      	bls.n	800271e <_free_r+0x4e>
 8002728:	6811      	ldr	r1, [r2, #0]
 800272a:	1855      	adds	r5, r2, r1
 800272c:	42a5      	cmp	r5, r4
 800272e:	d10b      	bne.n	8002748 <_free_r+0x78>
 8002730:	6824      	ldr	r4, [r4, #0]
 8002732:	4421      	add	r1, r4
 8002734:	1854      	adds	r4, r2, r1
 8002736:	42a3      	cmp	r3, r4
 8002738:	6011      	str	r1, [r2, #0]
 800273a:	d1dd      	bne.n	80026f8 <_free_r+0x28>
 800273c:	681c      	ldr	r4, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	6053      	str	r3, [r2, #4]
 8002742:	4421      	add	r1, r4
 8002744:	6011      	str	r1, [r2, #0]
 8002746:	e7d7      	b.n	80026f8 <_free_r+0x28>
 8002748:	d902      	bls.n	8002750 <_free_r+0x80>
 800274a:	230c      	movs	r3, #12
 800274c:	6003      	str	r3, [r0, #0]
 800274e:	e7d3      	b.n	80026f8 <_free_r+0x28>
 8002750:	6825      	ldr	r5, [r4, #0]
 8002752:	1961      	adds	r1, r4, r5
 8002754:	428b      	cmp	r3, r1
 8002756:	bf04      	itt	eq
 8002758:	6819      	ldreq	r1, [r3, #0]
 800275a:	685b      	ldreq	r3, [r3, #4]
 800275c:	6063      	str	r3, [r4, #4]
 800275e:	bf04      	itt	eq
 8002760:	1949      	addeq	r1, r1, r5
 8002762:	6021      	streq	r1, [r4, #0]
 8002764:	6054      	str	r4, [r2, #4]
 8002766:	e7c7      	b.n	80026f8 <_free_r+0x28>
 8002768:	b003      	add	sp, #12
 800276a:	bd30      	pop	{r4, r5, pc}
 800276c:	200001fc 	.word	0x200001fc

08002770 <_malloc_r>:
 8002770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002772:	1ccd      	adds	r5, r1, #3
 8002774:	f025 0503 	bic.w	r5, r5, #3
 8002778:	3508      	adds	r5, #8
 800277a:	2d0c      	cmp	r5, #12
 800277c:	bf38      	it	cc
 800277e:	250c      	movcc	r5, #12
 8002780:	2d00      	cmp	r5, #0
 8002782:	4606      	mov	r6, r0
 8002784:	db01      	blt.n	800278a <_malloc_r+0x1a>
 8002786:	42a9      	cmp	r1, r5
 8002788:	d903      	bls.n	8002792 <_malloc_r+0x22>
 800278a:	230c      	movs	r3, #12
 800278c:	6033      	str	r3, [r6, #0]
 800278e:	2000      	movs	r0, #0
 8002790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002792:	f001 fedb 	bl	800454c <__malloc_lock>
 8002796:	4921      	ldr	r1, [pc, #132]	; (800281c <_malloc_r+0xac>)
 8002798:	680a      	ldr	r2, [r1, #0]
 800279a:	4614      	mov	r4, r2
 800279c:	b99c      	cbnz	r4, 80027c6 <_malloc_r+0x56>
 800279e:	4f20      	ldr	r7, [pc, #128]	; (8002820 <_malloc_r+0xb0>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	b923      	cbnz	r3, 80027ae <_malloc_r+0x3e>
 80027a4:	4621      	mov	r1, r4
 80027a6:	4630      	mov	r0, r6
 80027a8:	f000 fd34 	bl	8003214 <_sbrk_r>
 80027ac:	6038      	str	r0, [r7, #0]
 80027ae:	4629      	mov	r1, r5
 80027b0:	4630      	mov	r0, r6
 80027b2:	f000 fd2f 	bl	8003214 <_sbrk_r>
 80027b6:	1c43      	adds	r3, r0, #1
 80027b8:	d123      	bne.n	8002802 <_malloc_r+0x92>
 80027ba:	230c      	movs	r3, #12
 80027bc:	6033      	str	r3, [r6, #0]
 80027be:	4630      	mov	r0, r6
 80027c0:	f001 feca 	bl	8004558 <__malloc_unlock>
 80027c4:	e7e3      	b.n	800278e <_malloc_r+0x1e>
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	1b5b      	subs	r3, r3, r5
 80027ca:	d417      	bmi.n	80027fc <_malloc_r+0x8c>
 80027cc:	2b0b      	cmp	r3, #11
 80027ce:	d903      	bls.n	80027d8 <_malloc_r+0x68>
 80027d0:	6023      	str	r3, [r4, #0]
 80027d2:	441c      	add	r4, r3
 80027d4:	6025      	str	r5, [r4, #0]
 80027d6:	e004      	b.n	80027e2 <_malloc_r+0x72>
 80027d8:	6863      	ldr	r3, [r4, #4]
 80027da:	42a2      	cmp	r2, r4
 80027dc:	bf0c      	ite	eq
 80027de:	600b      	streq	r3, [r1, #0]
 80027e0:	6053      	strne	r3, [r2, #4]
 80027e2:	4630      	mov	r0, r6
 80027e4:	f001 feb8 	bl	8004558 <__malloc_unlock>
 80027e8:	f104 000b 	add.w	r0, r4, #11
 80027ec:	1d23      	adds	r3, r4, #4
 80027ee:	f020 0007 	bic.w	r0, r0, #7
 80027f2:	1ac2      	subs	r2, r0, r3
 80027f4:	d0cc      	beq.n	8002790 <_malloc_r+0x20>
 80027f6:	1a1b      	subs	r3, r3, r0
 80027f8:	50a3      	str	r3, [r4, r2]
 80027fa:	e7c9      	b.n	8002790 <_malloc_r+0x20>
 80027fc:	4622      	mov	r2, r4
 80027fe:	6864      	ldr	r4, [r4, #4]
 8002800:	e7cc      	b.n	800279c <_malloc_r+0x2c>
 8002802:	1cc4      	adds	r4, r0, #3
 8002804:	f024 0403 	bic.w	r4, r4, #3
 8002808:	42a0      	cmp	r0, r4
 800280a:	d0e3      	beq.n	80027d4 <_malloc_r+0x64>
 800280c:	1a21      	subs	r1, r4, r0
 800280e:	4630      	mov	r0, r6
 8002810:	f000 fd00 	bl	8003214 <_sbrk_r>
 8002814:	3001      	adds	r0, #1
 8002816:	d1dd      	bne.n	80027d4 <_malloc_r+0x64>
 8002818:	e7cf      	b.n	80027ba <_malloc_r+0x4a>
 800281a:	bf00      	nop
 800281c:	200001fc 	.word	0x200001fc
 8002820:	20000200 	.word	0x20000200

08002824 <__cvt>:
 8002824:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002828:	ec55 4b10 	vmov	r4, r5, d0
 800282c:	2d00      	cmp	r5, #0
 800282e:	460e      	mov	r6, r1
 8002830:	4619      	mov	r1, r3
 8002832:	462b      	mov	r3, r5
 8002834:	bfbb      	ittet	lt
 8002836:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800283a:	461d      	movlt	r5, r3
 800283c:	2300      	movge	r3, #0
 800283e:	232d      	movlt	r3, #45	; 0x2d
 8002840:	700b      	strb	r3, [r1, #0]
 8002842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002844:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002848:	4691      	mov	r9, r2
 800284a:	f023 0820 	bic.w	r8, r3, #32
 800284e:	bfbc      	itt	lt
 8002850:	4622      	movlt	r2, r4
 8002852:	4614      	movlt	r4, r2
 8002854:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002858:	d005      	beq.n	8002866 <__cvt+0x42>
 800285a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800285e:	d100      	bne.n	8002862 <__cvt+0x3e>
 8002860:	3601      	adds	r6, #1
 8002862:	2102      	movs	r1, #2
 8002864:	e000      	b.n	8002868 <__cvt+0x44>
 8002866:	2103      	movs	r1, #3
 8002868:	ab03      	add	r3, sp, #12
 800286a:	9301      	str	r3, [sp, #4]
 800286c:	ab02      	add	r3, sp, #8
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	ec45 4b10 	vmov	d0, r4, r5
 8002874:	4653      	mov	r3, sl
 8002876:	4632      	mov	r2, r6
 8002878:	f000 fe46 	bl	8003508 <_dtoa_r>
 800287c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002880:	4607      	mov	r7, r0
 8002882:	d102      	bne.n	800288a <__cvt+0x66>
 8002884:	f019 0f01 	tst.w	r9, #1
 8002888:	d022      	beq.n	80028d0 <__cvt+0xac>
 800288a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800288e:	eb07 0906 	add.w	r9, r7, r6
 8002892:	d110      	bne.n	80028b6 <__cvt+0x92>
 8002894:	783b      	ldrb	r3, [r7, #0]
 8002896:	2b30      	cmp	r3, #48	; 0x30
 8002898:	d10a      	bne.n	80028b0 <__cvt+0x8c>
 800289a:	2200      	movs	r2, #0
 800289c:	2300      	movs	r3, #0
 800289e:	4620      	mov	r0, r4
 80028a0:	4629      	mov	r1, r5
 80028a2:	f7fe f931 	bl	8000b08 <__aeabi_dcmpeq>
 80028a6:	b918      	cbnz	r0, 80028b0 <__cvt+0x8c>
 80028a8:	f1c6 0601 	rsb	r6, r6, #1
 80028ac:	f8ca 6000 	str.w	r6, [sl]
 80028b0:	f8da 3000 	ldr.w	r3, [sl]
 80028b4:	4499      	add	r9, r3
 80028b6:	2200      	movs	r2, #0
 80028b8:	2300      	movs	r3, #0
 80028ba:	4620      	mov	r0, r4
 80028bc:	4629      	mov	r1, r5
 80028be:	f7fe f923 	bl	8000b08 <__aeabi_dcmpeq>
 80028c2:	b108      	cbz	r0, 80028c8 <__cvt+0xa4>
 80028c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80028c8:	2230      	movs	r2, #48	; 0x30
 80028ca:	9b03      	ldr	r3, [sp, #12]
 80028cc:	454b      	cmp	r3, r9
 80028ce:	d307      	bcc.n	80028e0 <__cvt+0xbc>
 80028d0:	9b03      	ldr	r3, [sp, #12]
 80028d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80028d4:	1bdb      	subs	r3, r3, r7
 80028d6:	4638      	mov	r0, r7
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	b004      	add	sp, #16
 80028dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028e0:	1c59      	adds	r1, r3, #1
 80028e2:	9103      	str	r1, [sp, #12]
 80028e4:	701a      	strb	r2, [r3, #0]
 80028e6:	e7f0      	b.n	80028ca <__cvt+0xa6>

080028e8 <__exponent>:
 80028e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028ea:	4603      	mov	r3, r0
 80028ec:	2900      	cmp	r1, #0
 80028ee:	bfb8      	it	lt
 80028f0:	4249      	neglt	r1, r1
 80028f2:	f803 2b02 	strb.w	r2, [r3], #2
 80028f6:	bfb4      	ite	lt
 80028f8:	222d      	movlt	r2, #45	; 0x2d
 80028fa:	222b      	movge	r2, #43	; 0x2b
 80028fc:	2909      	cmp	r1, #9
 80028fe:	7042      	strb	r2, [r0, #1]
 8002900:	dd2a      	ble.n	8002958 <__exponent+0x70>
 8002902:	f10d 0407 	add.w	r4, sp, #7
 8002906:	46a4      	mov	ip, r4
 8002908:	270a      	movs	r7, #10
 800290a:	46a6      	mov	lr, r4
 800290c:	460a      	mov	r2, r1
 800290e:	fb91 f6f7 	sdiv	r6, r1, r7
 8002912:	fb07 1516 	mls	r5, r7, r6, r1
 8002916:	3530      	adds	r5, #48	; 0x30
 8002918:	2a63      	cmp	r2, #99	; 0x63
 800291a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800291e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002922:	4631      	mov	r1, r6
 8002924:	dcf1      	bgt.n	800290a <__exponent+0x22>
 8002926:	3130      	adds	r1, #48	; 0x30
 8002928:	f1ae 0502 	sub.w	r5, lr, #2
 800292c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002930:	1c44      	adds	r4, r0, #1
 8002932:	4629      	mov	r1, r5
 8002934:	4561      	cmp	r1, ip
 8002936:	d30a      	bcc.n	800294e <__exponent+0x66>
 8002938:	f10d 0209 	add.w	r2, sp, #9
 800293c:	eba2 020e 	sub.w	r2, r2, lr
 8002940:	4565      	cmp	r5, ip
 8002942:	bf88      	it	hi
 8002944:	2200      	movhi	r2, #0
 8002946:	4413      	add	r3, r2
 8002948:	1a18      	subs	r0, r3, r0
 800294a:	b003      	add	sp, #12
 800294c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800294e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002952:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002956:	e7ed      	b.n	8002934 <__exponent+0x4c>
 8002958:	2330      	movs	r3, #48	; 0x30
 800295a:	3130      	adds	r1, #48	; 0x30
 800295c:	7083      	strb	r3, [r0, #2]
 800295e:	70c1      	strb	r1, [r0, #3]
 8002960:	1d03      	adds	r3, r0, #4
 8002962:	e7f1      	b.n	8002948 <__exponent+0x60>

08002964 <_printf_float>:
 8002964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002968:	ed2d 8b02 	vpush	{d8}
 800296c:	b08d      	sub	sp, #52	; 0x34
 800296e:	460c      	mov	r4, r1
 8002970:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002974:	4616      	mov	r6, r2
 8002976:	461f      	mov	r7, r3
 8002978:	4605      	mov	r5, r0
 800297a:	f001 fd7b 	bl	8004474 <_localeconv_r>
 800297e:	f8d0 a000 	ldr.w	sl, [r0]
 8002982:	4650      	mov	r0, sl
 8002984:	f7fd fc44 	bl	8000210 <strlen>
 8002988:	2300      	movs	r3, #0
 800298a:	930a      	str	r3, [sp, #40]	; 0x28
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	9305      	str	r3, [sp, #20]
 8002990:	f8d8 3000 	ldr.w	r3, [r8]
 8002994:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002998:	3307      	adds	r3, #7
 800299a:	f023 0307 	bic.w	r3, r3, #7
 800299e:	f103 0208 	add.w	r2, r3, #8
 80029a2:	f8c8 2000 	str.w	r2, [r8]
 80029a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80029ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80029b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80029b6:	9307      	str	r3, [sp, #28]
 80029b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80029bc:	ee08 0a10 	vmov	s16, r0
 80029c0:	4b9f      	ldr	r3, [pc, #636]	; (8002c40 <_printf_float+0x2dc>)
 80029c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80029c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029ca:	f7fe f8cf 	bl	8000b6c <__aeabi_dcmpun>
 80029ce:	bb88      	cbnz	r0, 8002a34 <_printf_float+0xd0>
 80029d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80029d4:	4b9a      	ldr	r3, [pc, #616]	; (8002c40 <_printf_float+0x2dc>)
 80029d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029da:	f7fe f8a9 	bl	8000b30 <__aeabi_dcmple>
 80029de:	bb48      	cbnz	r0, 8002a34 <_printf_float+0xd0>
 80029e0:	2200      	movs	r2, #0
 80029e2:	2300      	movs	r3, #0
 80029e4:	4640      	mov	r0, r8
 80029e6:	4649      	mov	r1, r9
 80029e8:	f7fe f898 	bl	8000b1c <__aeabi_dcmplt>
 80029ec:	b110      	cbz	r0, 80029f4 <_printf_float+0x90>
 80029ee:	232d      	movs	r3, #45	; 0x2d
 80029f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029f4:	4b93      	ldr	r3, [pc, #588]	; (8002c44 <_printf_float+0x2e0>)
 80029f6:	4894      	ldr	r0, [pc, #592]	; (8002c48 <_printf_float+0x2e4>)
 80029f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80029fc:	bf94      	ite	ls
 80029fe:	4698      	movls	r8, r3
 8002a00:	4680      	movhi	r8, r0
 8002a02:	2303      	movs	r3, #3
 8002a04:	6123      	str	r3, [r4, #16]
 8002a06:	9b05      	ldr	r3, [sp, #20]
 8002a08:	f023 0204 	bic.w	r2, r3, #4
 8002a0c:	6022      	str	r2, [r4, #0]
 8002a0e:	f04f 0900 	mov.w	r9, #0
 8002a12:	9700      	str	r7, [sp, #0]
 8002a14:	4633      	mov	r3, r6
 8002a16:	aa0b      	add	r2, sp, #44	; 0x2c
 8002a18:	4621      	mov	r1, r4
 8002a1a:	4628      	mov	r0, r5
 8002a1c:	f000 f9d8 	bl	8002dd0 <_printf_common>
 8002a20:	3001      	adds	r0, #1
 8002a22:	f040 8090 	bne.w	8002b46 <_printf_float+0x1e2>
 8002a26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a2a:	b00d      	add	sp, #52	; 0x34
 8002a2c:	ecbd 8b02 	vpop	{d8}
 8002a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a34:	4642      	mov	r2, r8
 8002a36:	464b      	mov	r3, r9
 8002a38:	4640      	mov	r0, r8
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	f7fe f896 	bl	8000b6c <__aeabi_dcmpun>
 8002a40:	b140      	cbz	r0, 8002a54 <_printf_float+0xf0>
 8002a42:	464b      	mov	r3, r9
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	bfbc      	itt	lt
 8002a48:	232d      	movlt	r3, #45	; 0x2d
 8002a4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002a4e:	487f      	ldr	r0, [pc, #508]	; (8002c4c <_printf_float+0x2e8>)
 8002a50:	4b7f      	ldr	r3, [pc, #508]	; (8002c50 <_printf_float+0x2ec>)
 8002a52:	e7d1      	b.n	80029f8 <_printf_float+0x94>
 8002a54:	6863      	ldr	r3, [r4, #4]
 8002a56:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002a5a:	9206      	str	r2, [sp, #24]
 8002a5c:	1c5a      	adds	r2, r3, #1
 8002a5e:	d13f      	bne.n	8002ae0 <_printf_float+0x17c>
 8002a60:	2306      	movs	r3, #6
 8002a62:	6063      	str	r3, [r4, #4]
 8002a64:	9b05      	ldr	r3, [sp, #20]
 8002a66:	6861      	ldr	r1, [r4, #4]
 8002a68:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	9303      	str	r3, [sp, #12]
 8002a70:	ab0a      	add	r3, sp, #40	; 0x28
 8002a72:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002a76:	ab09      	add	r3, sp, #36	; 0x24
 8002a78:	ec49 8b10 	vmov	d0, r8, r9
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	6022      	str	r2, [r4, #0]
 8002a80:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002a84:	4628      	mov	r0, r5
 8002a86:	f7ff fecd 	bl	8002824 <__cvt>
 8002a8a:	9b06      	ldr	r3, [sp, #24]
 8002a8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002a8e:	2b47      	cmp	r3, #71	; 0x47
 8002a90:	4680      	mov	r8, r0
 8002a92:	d108      	bne.n	8002aa6 <_printf_float+0x142>
 8002a94:	1cc8      	adds	r0, r1, #3
 8002a96:	db02      	blt.n	8002a9e <_printf_float+0x13a>
 8002a98:	6863      	ldr	r3, [r4, #4]
 8002a9a:	4299      	cmp	r1, r3
 8002a9c:	dd41      	ble.n	8002b22 <_printf_float+0x1be>
 8002a9e:	f1ab 0b02 	sub.w	fp, fp, #2
 8002aa2:	fa5f fb8b 	uxtb.w	fp, fp
 8002aa6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002aaa:	d820      	bhi.n	8002aee <_printf_float+0x18a>
 8002aac:	3901      	subs	r1, #1
 8002aae:	465a      	mov	r2, fp
 8002ab0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002ab4:	9109      	str	r1, [sp, #36]	; 0x24
 8002ab6:	f7ff ff17 	bl	80028e8 <__exponent>
 8002aba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002abc:	1813      	adds	r3, r2, r0
 8002abe:	2a01      	cmp	r2, #1
 8002ac0:	4681      	mov	r9, r0
 8002ac2:	6123      	str	r3, [r4, #16]
 8002ac4:	dc02      	bgt.n	8002acc <_printf_float+0x168>
 8002ac6:	6822      	ldr	r2, [r4, #0]
 8002ac8:	07d2      	lsls	r2, r2, #31
 8002aca:	d501      	bpl.n	8002ad0 <_printf_float+0x16c>
 8002acc:	3301      	adds	r3, #1
 8002ace:	6123      	str	r3, [r4, #16]
 8002ad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d09c      	beq.n	8002a12 <_printf_float+0xae>
 8002ad8:	232d      	movs	r3, #45	; 0x2d
 8002ada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ade:	e798      	b.n	8002a12 <_printf_float+0xae>
 8002ae0:	9a06      	ldr	r2, [sp, #24]
 8002ae2:	2a47      	cmp	r2, #71	; 0x47
 8002ae4:	d1be      	bne.n	8002a64 <_printf_float+0x100>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1bc      	bne.n	8002a64 <_printf_float+0x100>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e7b9      	b.n	8002a62 <_printf_float+0xfe>
 8002aee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002af2:	d118      	bne.n	8002b26 <_printf_float+0x1c2>
 8002af4:	2900      	cmp	r1, #0
 8002af6:	6863      	ldr	r3, [r4, #4]
 8002af8:	dd0b      	ble.n	8002b12 <_printf_float+0x1ae>
 8002afa:	6121      	str	r1, [r4, #16]
 8002afc:	b913      	cbnz	r3, 8002b04 <_printf_float+0x1a0>
 8002afe:	6822      	ldr	r2, [r4, #0]
 8002b00:	07d0      	lsls	r0, r2, #31
 8002b02:	d502      	bpl.n	8002b0a <_printf_float+0x1a6>
 8002b04:	3301      	adds	r3, #1
 8002b06:	440b      	add	r3, r1
 8002b08:	6123      	str	r3, [r4, #16]
 8002b0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8002b0c:	f04f 0900 	mov.w	r9, #0
 8002b10:	e7de      	b.n	8002ad0 <_printf_float+0x16c>
 8002b12:	b913      	cbnz	r3, 8002b1a <_printf_float+0x1b6>
 8002b14:	6822      	ldr	r2, [r4, #0]
 8002b16:	07d2      	lsls	r2, r2, #31
 8002b18:	d501      	bpl.n	8002b1e <_printf_float+0x1ba>
 8002b1a:	3302      	adds	r3, #2
 8002b1c:	e7f4      	b.n	8002b08 <_printf_float+0x1a4>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e7f2      	b.n	8002b08 <_printf_float+0x1a4>
 8002b22:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b28:	4299      	cmp	r1, r3
 8002b2a:	db05      	blt.n	8002b38 <_printf_float+0x1d4>
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	6121      	str	r1, [r4, #16]
 8002b30:	07d8      	lsls	r0, r3, #31
 8002b32:	d5ea      	bpl.n	8002b0a <_printf_float+0x1a6>
 8002b34:	1c4b      	adds	r3, r1, #1
 8002b36:	e7e7      	b.n	8002b08 <_printf_float+0x1a4>
 8002b38:	2900      	cmp	r1, #0
 8002b3a:	bfd4      	ite	le
 8002b3c:	f1c1 0202 	rsble	r2, r1, #2
 8002b40:	2201      	movgt	r2, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	e7e0      	b.n	8002b08 <_printf_float+0x1a4>
 8002b46:	6823      	ldr	r3, [r4, #0]
 8002b48:	055a      	lsls	r2, r3, #21
 8002b4a:	d407      	bmi.n	8002b5c <_printf_float+0x1f8>
 8002b4c:	6923      	ldr	r3, [r4, #16]
 8002b4e:	4642      	mov	r2, r8
 8002b50:	4631      	mov	r1, r6
 8002b52:	4628      	mov	r0, r5
 8002b54:	47b8      	blx	r7
 8002b56:	3001      	adds	r0, #1
 8002b58:	d12c      	bne.n	8002bb4 <_printf_float+0x250>
 8002b5a:	e764      	b.n	8002a26 <_printf_float+0xc2>
 8002b5c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002b60:	f240 80e0 	bls.w	8002d24 <_printf_float+0x3c0>
 8002b64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f7fd ffcc 	bl	8000b08 <__aeabi_dcmpeq>
 8002b70:	2800      	cmp	r0, #0
 8002b72:	d034      	beq.n	8002bde <_printf_float+0x27a>
 8002b74:	4a37      	ldr	r2, [pc, #220]	; (8002c54 <_printf_float+0x2f0>)
 8002b76:	2301      	movs	r3, #1
 8002b78:	4631      	mov	r1, r6
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	47b8      	blx	r7
 8002b7e:	3001      	adds	r0, #1
 8002b80:	f43f af51 	beq.w	8002a26 <_printf_float+0xc2>
 8002b84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	db02      	blt.n	8002b92 <_printf_float+0x22e>
 8002b8c:	6823      	ldr	r3, [r4, #0]
 8002b8e:	07d8      	lsls	r0, r3, #31
 8002b90:	d510      	bpl.n	8002bb4 <_printf_float+0x250>
 8002b92:	ee18 3a10 	vmov	r3, s16
 8002b96:	4652      	mov	r2, sl
 8002b98:	4631      	mov	r1, r6
 8002b9a:	4628      	mov	r0, r5
 8002b9c:	47b8      	blx	r7
 8002b9e:	3001      	adds	r0, #1
 8002ba0:	f43f af41 	beq.w	8002a26 <_printf_float+0xc2>
 8002ba4:	f04f 0800 	mov.w	r8, #0
 8002ba8:	f104 091a 	add.w	r9, r4, #26
 8002bac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	4543      	cmp	r3, r8
 8002bb2:	dc09      	bgt.n	8002bc8 <_printf_float+0x264>
 8002bb4:	6823      	ldr	r3, [r4, #0]
 8002bb6:	079b      	lsls	r3, r3, #30
 8002bb8:	f100 8105 	bmi.w	8002dc6 <_printf_float+0x462>
 8002bbc:	68e0      	ldr	r0, [r4, #12]
 8002bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002bc0:	4298      	cmp	r0, r3
 8002bc2:	bfb8      	it	lt
 8002bc4:	4618      	movlt	r0, r3
 8002bc6:	e730      	b.n	8002a2a <_printf_float+0xc6>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	464a      	mov	r2, r9
 8002bcc:	4631      	mov	r1, r6
 8002bce:	4628      	mov	r0, r5
 8002bd0:	47b8      	blx	r7
 8002bd2:	3001      	adds	r0, #1
 8002bd4:	f43f af27 	beq.w	8002a26 <_printf_float+0xc2>
 8002bd8:	f108 0801 	add.w	r8, r8, #1
 8002bdc:	e7e6      	b.n	8002bac <_printf_float+0x248>
 8002bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	dc39      	bgt.n	8002c58 <_printf_float+0x2f4>
 8002be4:	4a1b      	ldr	r2, [pc, #108]	; (8002c54 <_printf_float+0x2f0>)
 8002be6:	2301      	movs	r3, #1
 8002be8:	4631      	mov	r1, r6
 8002bea:	4628      	mov	r0, r5
 8002bec:	47b8      	blx	r7
 8002bee:	3001      	adds	r0, #1
 8002bf0:	f43f af19 	beq.w	8002a26 <_printf_float+0xc2>
 8002bf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	d102      	bne.n	8002c02 <_printf_float+0x29e>
 8002bfc:	6823      	ldr	r3, [r4, #0]
 8002bfe:	07d9      	lsls	r1, r3, #31
 8002c00:	d5d8      	bpl.n	8002bb4 <_printf_float+0x250>
 8002c02:	ee18 3a10 	vmov	r3, s16
 8002c06:	4652      	mov	r2, sl
 8002c08:	4631      	mov	r1, r6
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	47b8      	blx	r7
 8002c0e:	3001      	adds	r0, #1
 8002c10:	f43f af09 	beq.w	8002a26 <_printf_float+0xc2>
 8002c14:	f04f 0900 	mov.w	r9, #0
 8002c18:	f104 0a1a 	add.w	sl, r4, #26
 8002c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c1e:	425b      	negs	r3, r3
 8002c20:	454b      	cmp	r3, r9
 8002c22:	dc01      	bgt.n	8002c28 <_printf_float+0x2c4>
 8002c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c26:	e792      	b.n	8002b4e <_printf_float+0x1ea>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	4652      	mov	r2, sl
 8002c2c:	4631      	mov	r1, r6
 8002c2e:	4628      	mov	r0, r5
 8002c30:	47b8      	blx	r7
 8002c32:	3001      	adds	r0, #1
 8002c34:	f43f aef7 	beq.w	8002a26 <_printf_float+0xc2>
 8002c38:	f109 0901 	add.w	r9, r9, #1
 8002c3c:	e7ee      	b.n	8002c1c <_printf_float+0x2b8>
 8002c3e:	bf00      	nop
 8002c40:	7fefffff 	.word	0x7fefffff
 8002c44:	080053c4 	.word	0x080053c4
 8002c48:	080053c8 	.word	0x080053c8
 8002c4c:	080053d0 	.word	0x080053d0
 8002c50:	080053cc 	.word	0x080053cc
 8002c54:	080053d4 	.word	0x080053d4
 8002c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	bfa8      	it	ge
 8002c60:	461a      	movge	r2, r3
 8002c62:	2a00      	cmp	r2, #0
 8002c64:	4691      	mov	r9, r2
 8002c66:	dc37      	bgt.n	8002cd8 <_printf_float+0x374>
 8002c68:	f04f 0b00 	mov.w	fp, #0
 8002c6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002c70:	f104 021a 	add.w	r2, r4, #26
 8002c74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c76:	9305      	str	r3, [sp, #20]
 8002c78:	eba3 0309 	sub.w	r3, r3, r9
 8002c7c:	455b      	cmp	r3, fp
 8002c7e:	dc33      	bgt.n	8002ce8 <_printf_float+0x384>
 8002c80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002c84:	429a      	cmp	r2, r3
 8002c86:	db3b      	blt.n	8002d00 <_printf_float+0x39c>
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	07da      	lsls	r2, r3, #31
 8002c8c:	d438      	bmi.n	8002d00 <_printf_float+0x39c>
 8002c8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c90:	9b05      	ldr	r3, [sp, #20]
 8002c92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	eba2 0901 	sub.w	r9, r2, r1
 8002c9a:	4599      	cmp	r9, r3
 8002c9c:	bfa8      	it	ge
 8002c9e:	4699      	movge	r9, r3
 8002ca0:	f1b9 0f00 	cmp.w	r9, #0
 8002ca4:	dc35      	bgt.n	8002d12 <_printf_float+0x3ae>
 8002ca6:	f04f 0800 	mov.w	r8, #0
 8002caa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002cae:	f104 0a1a 	add.w	sl, r4, #26
 8002cb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	eba3 0309 	sub.w	r3, r3, r9
 8002cbc:	4543      	cmp	r3, r8
 8002cbe:	f77f af79 	ble.w	8002bb4 <_printf_float+0x250>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	4652      	mov	r2, sl
 8002cc6:	4631      	mov	r1, r6
 8002cc8:	4628      	mov	r0, r5
 8002cca:	47b8      	blx	r7
 8002ccc:	3001      	adds	r0, #1
 8002cce:	f43f aeaa 	beq.w	8002a26 <_printf_float+0xc2>
 8002cd2:	f108 0801 	add.w	r8, r8, #1
 8002cd6:	e7ec      	b.n	8002cb2 <_printf_float+0x34e>
 8002cd8:	4613      	mov	r3, r2
 8002cda:	4631      	mov	r1, r6
 8002cdc:	4642      	mov	r2, r8
 8002cde:	4628      	mov	r0, r5
 8002ce0:	47b8      	blx	r7
 8002ce2:	3001      	adds	r0, #1
 8002ce4:	d1c0      	bne.n	8002c68 <_printf_float+0x304>
 8002ce6:	e69e      	b.n	8002a26 <_printf_float+0xc2>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	4631      	mov	r1, r6
 8002cec:	4628      	mov	r0, r5
 8002cee:	9205      	str	r2, [sp, #20]
 8002cf0:	47b8      	blx	r7
 8002cf2:	3001      	adds	r0, #1
 8002cf4:	f43f ae97 	beq.w	8002a26 <_printf_float+0xc2>
 8002cf8:	9a05      	ldr	r2, [sp, #20]
 8002cfa:	f10b 0b01 	add.w	fp, fp, #1
 8002cfe:	e7b9      	b.n	8002c74 <_printf_float+0x310>
 8002d00:	ee18 3a10 	vmov	r3, s16
 8002d04:	4652      	mov	r2, sl
 8002d06:	4631      	mov	r1, r6
 8002d08:	4628      	mov	r0, r5
 8002d0a:	47b8      	blx	r7
 8002d0c:	3001      	adds	r0, #1
 8002d0e:	d1be      	bne.n	8002c8e <_printf_float+0x32a>
 8002d10:	e689      	b.n	8002a26 <_printf_float+0xc2>
 8002d12:	9a05      	ldr	r2, [sp, #20]
 8002d14:	464b      	mov	r3, r9
 8002d16:	4442      	add	r2, r8
 8002d18:	4631      	mov	r1, r6
 8002d1a:	4628      	mov	r0, r5
 8002d1c:	47b8      	blx	r7
 8002d1e:	3001      	adds	r0, #1
 8002d20:	d1c1      	bne.n	8002ca6 <_printf_float+0x342>
 8002d22:	e680      	b.n	8002a26 <_printf_float+0xc2>
 8002d24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d26:	2a01      	cmp	r2, #1
 8002d28:	dc01      	bgt.n	8002d2e <_printf_float+0x3ca>
 8002d2a:	07db      	lsls	r3, r3, #31
 8002d2c:	d538      	bpl.n	8002da0 <_printf_float+0x43c>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	4642      	mov	r2, r8
 8002d32:	4631      	mov	r1, r6
 8002d34:	4628      	mov	r0, r5
 8002d36:	47b8      	blx	r7
 8002d38:	3001      	adds	r0, #1
 8002d3a:	f43f ae74 	beq.w	8002a26 <_printf_float+0xc2>
 8002d3e:	ee18 3a10 	vmov	r3, s16
 8002d42:	4652      	mov	r2, sl
 8002d44:	4631      	mov	r1, r6
 8002d46:	4628      	mov	r0, r5
 8002d48:	47b8      	blx	r7
 8002d4a:	3001      	adds	r0, #1
 8002d4c:	f43f ae6b 	beq.w	8002a26 <_printf_float+0xc2>
 8002d50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002d54:	2200      	movs	r2, #0
 8002d56:	2300      	movs	r3, #0
 8002d58:	f7fd fed6 	bl	8000b08 <__aeabi_dcmpeq>
 8002d5c:	b9d8      	cbnz	r0, 8002d96 <_printf_float+0x432>
 8002d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d60:	f108 0201 	add.w	r2, r8, #1
 8002d64:	3b01      	subs	r3, #1
 8002d66:	4631      	mov	r1, r6
 8002d68:	4628      	mov	r0, r5
 8002d6a:	47b8      	blx	r7
 8002d6c:	3001      	adds	r0, #1
 8002d6e:	d10e      	bne.n	8002d8e <_printf_float+0x42a>
 8002d70:	e659      	b.n	8002a26 <_printf_float+0xc2>
 8002d72:	2301      	movs	r3, #1
 8002d74:	4652      	mov	r2, sl
 8002d76:	4631      	mov	r1, r6
 8002d78:	4628      	mov	r0, r5
 8002d7a:	47b8      	blx	r7
 8002d7c:	3001      	adds	r0, #1
 8002d7e:	f43f ae52 	beq.w	8002a26 <_printf_float+0xc2>
 8002d82:	f108 0801 	add.w	r8, r8, #1
 8002d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	4543      	cmp	r3, r8
 8002d8c:	dcf1      	bgt.n	8002d72 <_printf_float+0x40e>
 8002d8e:	464b      	mov	r3, r9
 8002d90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002d94:	e6dc      	b.n	8002b50 <_printf_float+0x1ec>
 8002d96:	f04f 0800 	mov.w	r8, #0
 8002d9a:	f104 0a1a 	add.w	sl, r4, #26
 8002d9e:	e7f2      	b.n	8002d86 <_printf_float+0x422>
 8002da0:	2301      	movs	r3, #1
 8002da2:	4642      	mov	r2, r8
 8002da4:	e7df      	b.n	8002d66 <_printf_float+0x402>
 8002da6:	2301      	movs	r3, #1
 8002da8:	464a      	mov	r2, r9
 8002daa:	4631      	mov	r1, r6
 8002dac:	4628      	mov	r0, r5
 8002dae:	47b8      	blx	r7
 8002db0:	3001      	adds	r0, #1
 8002db2:	f43f ae38 	beq.w	8002a26 <_printf_float+0xc2>
 8002db6:	f108 0801 	add.w	r8, r8, #1
 8002dba:	68e3      	ldr	r3, [r4, #12]
 8002dbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002dbe:	1a5b      	subs	r3, r3, r1
 8002dc0:	4543      	cmp	r3, r8
 8002dc2:	dcf0      	bgt.n	8002da6 <_printf_float+0x442>
 8002dc4:	e6fa      	b.n	8002bbc <_printf_float+0x258>
 8002dc6:	f04f 0800 	mov.w	r8, #0
 8002dca:	f104 0919 	add.w	r9, r4, #25
 8002dce:	e7f4      	b.n	8002dba <_printf_float+0x456>

08002dd0 <_printf_common>:
 8002dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dd4:	4616      	mov	r6, r2
 8002dd6:	4699      	mov	r9, r3
 8002dd8:	688a      	ldr	r2, [r1, #8]
 8002dda:	690b      	ldr	r3, [r1, #16]
 8002ddc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002de0:	4293      	cmp	r3, r2
 8002de2:	bfb8      	it	lt
 8002de4:	4613      	movlt	r3, r2
 8002de6:	6033      	str	r3, [r6, #0]
 8002de8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002dec:	4607      	mov	r7, r0
 8002dee:	460c      	mov	r4, r1
 8002df0:	b10a      	cbz	r2, 8002df6 <_printf_common+0x26>
 8002df2:	3301      	adds	r3, #1
 8002df4:	6033      	str	r3, [r6, #0]
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	0699      	lsls	r1, r3, #26
 8002dfa:	bf42      	ittt	mi
 8002dfc:	6833      	ldrmi	r3, [r6, #0]
 8002dfe:	3302      	addmi	r3, #2
 8002e00:	6033      	strmi	r3, [r6, #0]
 8002e02:	6825      	ldr	r5, [r4, #0]
 8002e04:	f015 0506 	ands.w	r5, r5, #6
 8002e08:	d106      	bne.n	8002e18 <_printf_common+0x48>
 8002e0a:	f104 0a19 	add.w	sl, r4, #25
 8002e0e:	68e3      	ldr	r3, [r4, #12]
 8002e10:	6832      	ldr	r2, [r6, #0]
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	42ab      	cmp	r3, r5
 8002e16:	dc26      	bgt.n	8002e66 <_printf_common+0x96>
 8002e18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e1c:	1e13      	subs	r3, r2, #0
 8002e1e:	6822      	ldr	r2, [r4, #0]
 8002e20:	bf18      	it	ne
 8002e22:	2301      	movne	r3, #1
 8002e24:	0692      	lsls	r2, r2, #26
 8002e26:	d42b      	bmi.n	8002e80 <_printf_common+0xb0>
 8002e28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e2c:	4649      	mov	r1, r9
 8002e2e:	4638      	mov	r0, r7
 8002e30:	47c0      	blx	r8
 8002e32:	3001      	adds	r0, #1
 8002e34:	d01e      	beq.n	8002e74 <_printf_common+0xa4>
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	68e5      	ldr	r5, [r4, #12]
 8002e3a:	6832      	ldr	r2, [r6, #0]
 8002e3c:	f003 0306 	and.w	r3, r3, #6
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	bf08      	it	eq
 8002e44:	1aad      	subeq	r5, r5, r2
 8002e46:	68a3      	ldr	r3, [r4, #8]
 8002e48:	6922      	ldr	r2, [r4, #16]
 8002e4a:	bf0c      	ite	eq
 8002e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e50:	2500      	movne	r5, #0
 8002e52:	4293      	cmp	r3, r2
 8002e54:	bfc4      	itt	gt
 8002e56:	1a9b      	subgt	r3, r3, r2
 8002e58:	18ed      	addgt	r5, r5, r3
 8002e5a:	2600      	movs	r6, #0
 8002e5c:	341a      	adds	r4, #26
 8002e5e:	42b5      	cmp	r5, r6
 8002e60:	d11a      	bne.n	8002e98 <_printf_common+0xc8>
 8002e62:	2000      	movs	r0, #0
 8002e64:	e008      	b.n	8002e78 <_printf_common+0xa8>
 8002e66:	2301      	movs	r3, #1
 8002e68:	4652      	mov	r2, sl
 8002e6a:	4649      	mov	r1, r9
 8002e6c:	4638      	mov	r0, r7
 8002e6e:	47c0      	blx	r8
 8002e70:	3001      	adds	r0, #1
 8002e72:	d103      	bne.n	8002e7c <_printf_common+0xac>
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e7c:	3501      	adds	r5, #1
 8002e7e:	e7c6      	b.n	8002e0e <_printf_common+0x3e>
 8002e80:	18e1      	adds	r1, r4, r3
 8002e82:	1c5a      	adds	r2, r3, #1
 8002e84:	2030      	movs	r0, #48	; 0x30
 8002e86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e8a:	4422      	add	r2, r4
 8002e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e94:	3302      	adds	r3, #2
 8002e96:	e7c7      	b.n	8002e28 <_printf_common+0x58>
 8002e98:	2301      	movs	r3, #1
 8002e9a:	4622      	mov	r2, r4
 8002e9c:	4649      	mov	r1, r9
 8002e9e:	4638      	mov	r0, r7
 8002ea0:	47c0      	blx	r8
 8002ea2:	3001      	adds	r0, #1
 8002ea4:	d0e6      	beq.n	8002e74 <_printf_common+0xa4>
 8002ea6:	3601      	adds	r6, #1
 8002ea8:	e7d9      	b.n	8002e5e <_printf_common+0x8e>
	...

08002eac <_printf_i>:
 8002eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002eb0:	460c      	mov	r4, r1
 8002eb2:	4691      	mov	r9, r2
 8002eb4:	7e27      	ldrb	r7, [r4, #24]
 8002eb6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002eb8:	2f78      	cmp	r7, #120	; 0x78
 8002eba:	4680      	mov	r8, r0
 8002ebc:	469a      	mov	sl, r3
 8002ebe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ec2:	d807      	bhi.n	8002ed4 <_printf_i+0x28>
 8002ec4:	2f62      	cmp	r7, #98	; 0x62
 8002ec6:	d80a      	bhi.n	8002ede <_printf_i+0x32>
 8002ec8:	2f00      	cmp	r7, #0
 8002eca:	f000 80d8 	beq.w	800307e <_printf_i+0x1d2>
 8002ece:	2f58      	cmp	r7, #88	; 0x58
 8002ed0:	f000 80a3 	beq.w	800301a <_printf_i+0x16e>
 8002ed4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ed8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002edc:	e03a      	b.n	8002f54 <_printf_i+0xa8>
 8002ede:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ee2:	2b15      	cmp	r3, #21
 8002ee4:	d8f6      	bhi.n	8002ed4 <_printf_i+0x28>
 8002ee6:	a001      	add	r0, pc, #4	; (adr r0, 8002eec <_printf_i+0x40>)
 8002ee8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002eec:	08002f45 	.word	0x08002f45
 8002ef0:	08002f59 	.word	0x08002f59
 8002ef4:	08002ed5 	.word	0x08002ed5
 8002ef8:	08002ed5 	.word	0x08002ed5
 8002efc:	08002ed5 	.word	0x08002ed5
 8002f00:	08002ed5 	.word	0x08002ed5
 8002f04:	08002f59 	.word	0x08002f59
 8002f08:	08002ed5 	.word	0x08002ed5
 8002f0c:	08002ed5 	.word	0x08002ed5
 8002f10:	08002ed5 	.word	0x08002ed5
 8002f14:	08002ed5 	.word	0x08002ed5
 8002f18:	08003065 	.word	0x08003065
 8002f1c:	08002f89 	.word	0x08002f89
 8002f20:	08003047 	.word	0x08003047
 8002f24:	08002ed5 	.word	0x08002ed5
 8002f28:	08002ed5 	.word	0x08002ed5
 8002f2c:	08003087 	.word	0x08003087
 8002f30:	08002ed5 	.word	0x08002ed5
 8002f34:	08002f89 	.word	0x08002f89
 8002f38:	08002ed5 	.word	0x08002ed5
 8002f3c:	08002ed5 	.word	0x08002ed5
 8002f40:	0800304f 	.word	0x0800304f
 8002f44:	680b      	ldr	r3, [r1, #0]
 8002f46:	1d1a      	adds	r2, r3, #4
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	600a      	str	r2, [r1, #0]
 8002f4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002f50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0a3      	b.n	80030a0 <_printf_i+0x1f4>
 8002f58:	6825      	ldr	r5, [r4, #0]
 8002f5a:	6808      	ldr	r0, [r1, #0]
 8002f5c:	062e      	lsls	r6, r5, #24
 8002f5e:	f100 0304 	add.w	r3, r0, #4
 8002f62:	d50a      	bpl.n	8002f7a <_printf_i+0xce>
 8002f64:	6805      	ldr	r5, [r0, #0]
 8002f66:	600b      	str	r3, [r1, #0]
 8002f68:	2d00      	cmp	r5, #0
 8002f6a:	da03      	bge.n	8002f74 <_printf_i+0xc8>
 8002f6c:	232d      	movs	r3, #45	; 0x2d
 8002f6e:	426d      	negs	r5, r5
 8002f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f74:	485e      	ldr	r0, [pc, #376]	; (80030f0 <_printf_i+0x244>)
 8002f76:	230a      	movs	r3, #10
 8002f78:	e019      	b.n	8002fae <_printf_i+0x102>
 8002f7a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002f7e:	6805      	ldr	r5, [r0, #0]
 8002f80:	600b      	str	r3, [r1, #0]
 8002f82:	bf18      	it	ne
 8002f84:	b22d      	sxthne	r5, r5
 8002f86:	e7ef      	b.n	8002f68 <_printf_i+0xbc>
 8002f88:	680b      	ldr	r3, [r1, #0]
 8002f8a:	6825      	ldr	r5, [r4, #0]
 8002f8c:	1d18      	adds	r0, r3, #4
 8002f8e:	6008      	str	r0, [r1, #0]
 8002f90:	0628      	lsls	r0, r5, #24
 8002f92:	d501      	bpl.n	8002f98 <_printf_i+0xec>
 8002f94:	681d      	ldr	r5, [r3, #0]
 8002f96:	e002      	b.n	8002f9e <_printf_i+0xf2>
 8002f98:	0669      	lsls	r1, r5, #25
 8002f9a:	d5fb      	bpl.n	8002f94 <_printf_i+0xe8>
 8002f9c:	881d      	ldrh	r5, [r3, #0]
 8002f9e:	4854      	ldr	r0, [pc, #336]	; (80030f0 <_printf_i+0x244>)
 8002fa0:	2f6f      	cmp	r7, #111	; 0x6f
 8002fa2:	bf0c      	ite	eq
 8002fa4:	2308      	moveq	r3, #8
 8002fa6:	230a      	movne	r3, #10
 8002fa8:	2100      	movs	r1, #0
 8002faa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fae:	6866      	ldr	r6, [r4, #4]
 8002fb0:	60a6      	str	r6, [r4, #8]
 8002fb2:	2e00      	cmp	r6, #0
 8002fb4:	bfa2      	ittt	ge
 8002fb6:	6821      	ldrge	r1, [r4, #0]
 8002fb8:	f021 0104 	bicge.w	r1, r1, #4
 8002fbc:	6021      	strge	r1, [r4, #0]
 8002fbe:	b90d      	cbnz	r5, 8002fc4 <_printf_i+0x118>
 8002fc0:	2e00      	cmp	r6, #0
 8002fc2:	d04d      	beq.n	8003060 <_printf_i+0x1b4>
 8002fc4:	4616      	mov	r6, r2
 8002fc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8002fca:	fb03 5711 	mls	r7, r3, r1, r5
 8002fce:	5dc7      	ldrb	r7, [r0, r7]
 8002fd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002fd4:	462f      	mov	r7, r5
 8002fd6:	42bb      	cmp	r3, r7
 8002fd8:	460d      	mov	r5, r1
 8002fda:	d9f4      	bls.n	8002fc6 <_printf_i+0x11a>
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d10b      	bne.n	8002ff8 <_printf_i+0x14c>
 8002fe0:	6823      	ldr	r3, [r4, #0]
 8002fe2:	07df      	lsls	r7, r3, #31
 8002fe4:	d508      	bpl.n	8002ff8 <_printf_i+0x14c>
 8002fe6:	6923      	ldr	r3, [r4, #16]
 8002fe8:	6861      	ldr	r1, [r4, #4]
 8002fea:	4299      	cmp	r1, r3
 8002fec:	bfde      	ittt	le
 8002fee:	2330      	movle	r3, #48	; 0x30
 8002ff0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002ff4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002ff8:	1b92      	subs	r2, r2, r6
 8002ffa:	6122      	str	r2, [r4, #16]
 8002ffc:	f8cd a000 	str.w	sl, [sp]
 8003000:	464b      	mov	r3, r9
 8003002:	aa03      	add	r2, sp, #12
 8003004:	4621      	mov	r1, r4
 8003006:	4640      	mov	r0, r8
 8003008:	f7ff fee2 	bl	8002dd0 <_printf_common>
 800300c:	3001      	adds	r0, #1
 800300e:	d14c      	bne.n	80030aa <_printf_i+0x1fe>
 8003010:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003014:	b004      	add	sp, #16
 8003016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800301a:	4835      	ldr	r0, [pc, #212]	; (80030f0 <_printf_i+0x244>)
 800301c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003020:	6823      	ldr	r3, [r4, #0]
 8003022:	680e      	ldr	r6, [r1, #0]
 8003024:	061f      	lsls	r7, r3, #24
 8003026:	f856 5b04 	ldr.w	r5, [r6], #4
 800302a:	600e      	str	r6, [r1, #0]
 800302c:	d514      	bpl.n	8003058 <_printf_i+0x1ac>
 800302e:	07d9      	lsls	r1, r3, #31
 8003030:	bf44      	itt	mi
 8003032:	f043 0320 	orrmi.w	r3, r3, #32
 8003036:	6023      	strmi	r3, [r4, #0]
 8003038:	b91d      	cbnz	r5, 8003042 <_printf_i+0x196>
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	f023 0320 	bic.w	r3, r3, #32
 8003040:	6023      	str	r3, [r4, #0]
 8003042:	2310      	movs	r3, #16
 8003044:	e7b0      	b.n	8002fa8 <_printf_i+0xfc>
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	f043 0320 	orr.w	r3, r3, #32
 800304c:	6023      	str	r3, [r4, #0]
 800304e:	2378      	movs	r3, #120	; 0x78
 8003050:	4828      	ldr	r0, [pc, #160]	; (80030f4 <_printf_i+0x248>)
 8003052:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003056:	e7e3      	b.n	8003020 <_printf_i+0x174>
 8003058:	065e      	lsls	r6, r3, #25
 800305a:	bf48      	it	mi
 800305c:	b2ad      	uxthmi	r5, r5
 800305e:	e7e6      	b.n	800302e <_printf_i+0x182>
 8003060:	4616      	mov	r6, r2
 8003062:	e7bb      	b.n	8002fdc <_printf_i+0x130>
 8003064:	680b      	ldr	r3, [r1, #0]
 8003066:	6826      	ldr	r6, [r4, #0]
 8003068:	6960      	ldr	r0, [r4, #20]
 800306a:	1d1d      	adds	r5, r3, #4
 800306c:	600d      	str	r5, [r1, #0]
 800306e:	0635      	lsls	r5, r6, #24
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	d501      	bpl.n	8003078 <_printf_i+0x1cc>
 8003074:	6018      	str	r0, [r3, #0]
 8003076:	e002      	b.n	800307e <_printf_i+0x1d2>
 8003078:	0671      	lsls	r1, r6, #25
 800307a:	d5fb      	bpl.n	8003074 <_printf_i+0x1c8>
 800307c:	8018      	strh	r0, [r3, #0]
 800307e:	2300      	movs	r3, #0
 8003080:	6123      	str	r3, [r4, #16]
 8003082:	4616      	mov	r6, r2
 8003084:	e7ba      	b.n	8002ffc <_printf_i+0x150>
 8003086:	680b      	ldr	r3, [r1, #0]
 8003088:	1d1a      	adds	r2, r3, #4
 800308a:	600a      	str	r2, [r1, #0]
 800308c:	681e      	ldr	r6, [r3, #0]
 800308e:	6862      	ldr	r2, [r4, #4]
 8003090:	2100      	movs	r1, #0
 8003092:	4630      	mov	r0, r6
 8003094:	f7fd f8c4 	bl	8000220 <memchr>
 8003098:	b108      	cbz	r0, 800309e <_printf_i+0x1f2>
 800309a:	1b80      	subs	r0, r0, r6
 800309c:	6060      	str	r0, [r4, #4]
 800309e:	6863      	ldr	r3, [r4, #4]
 80030a0:	6123      	str	r3, [r4, #16]
 80030a2:	2300      	movs	r3, #0
 80030a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030a8:	e7a8      	b.n	8002ffc <_printf_i+0x150>
 80030aa:	6923      	ldr	r3, [r4, #16]
 80030ac:	4632      	mov	r2, r6
 80030ae:	4649      	mov	r1, r9
 80030b0:	4640      	mov	r0, r8
 80030b2:	47d0      	blx	sl
 80030b4:	3001      	adds	r0, #1
 80030b6:	d0ab      	beq.n	8003010 <_printf_i+0x164>
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	079b      	lsls	r3, r3, #30
 80030bc:	d413      	bmi.n	80030e6 <_printf_i+0x23a>
 80030be:	68e0      	ldr	r0, [r4, #12]
 80030c0:	9b03      	ldr	r3, [sp, #12]
 80030c2:	4298      	cmp	r0, r3
 80030c4:	bfb8      	it	lt
 80030c6:	4618      	movlt	r0, r3
 80030c8:	e7a4      	b.n	8003014 <_printf_i+0x168>
 80030ca:	2301      	movs	r3, #1
 80030cc:	4632      	mov	r2, r6
 80030ce:	4649      	mov	r1, r9
 80030d0:	4640      	mov	r0, r8
 80030d2:	47d0      	blx	sl
 80030d4:	3001      	adds	r0, #1
 80030d6:	d09b      	beq.n	8003010 <_printf_i+0x164>
 80030d8:	3501      	adds	r5, #1
 80030da:	68e3      	ldr	r3, [r4, #12]
 80030dc:	9903      	ldr	r1, [sp, #12]
 80030de:	1a5b      	subs	r3, r3, r1
 80030e0:	42ab      	cmp	r3, r5
 80030e2:	dcf2      	bgt.n	80030ca <_printf_i+0x21e>
 80030e4:	e7eb      	b.n	80030be <_printf_i+0x212>
 80030e6:	2500      	movs	r5, #0
 80030e8:	f104 0619 	add.w	r6, r4, #25
 80030ec:	e7f5      	b.n	80030da <_printf_i+0x22e>
 80030ee:	bf00      	nop
 80030f0:	080053d6 	.word	0x080053d6
 80030f4:	080053e7 	.word	0x080053e7

080030f8 <iprintf>:
 80030f8:	b40f      	push	{r0, r1, r2, r3}
 80030fa:	4b0a      	ldr	r3, [pc, #40]	; (8003124 <iprintf+0x2c>)
 80030fc:	b513      	push	{r0, r1, r4, lr}
 80030fe:	681c      	ldr	r4, [r3, #0]
 8003100:	b124      	cbz	r4, 800310c <iprintf+0x14>
 8003102:	69a3      	ldr	r3, [r4, #24]
 8003104:	b913      	cbnz	r3, 800310c <iprintf+0x14>
 8003106:	4620      	mov	r0, r4
 8003108:	f001 f904 	bl	8004314 <__sinit>
 800310c:	ab05      	add	r3, sp, #20
 800310e:	9a04      	ldr	r2, [sp, #16]
 8003110:	68a1      	ldr	r1, [r4, #8]
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	4620      	mov	r0, r4
 8003116:	f001 fdcd 	bl	8004cb4 <_vfiprintf_r>
 800311a:	b002      	add	sp, #8
 800311c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003120:	b004      	add	sp, #16
 8003122:	4770      	bx	lr
 8003124:	2000000c 	.word	0x2000000c

08003128 <_puts_r>:
 8003128:	b570      	push	{r4, r5, r6, lr}
 800312a:	460e      	mov	r6, r1
 800312c:	4605      	mov	r5, r0
 800312e:	b118      	cbz	r0, 8003138 <_puts_r+0x10>
 8003130:	6983      	ldr	r3, [r0, #24]
 8003132:	b90b      	cbnz	r3, 8003138 <_puts_r+0x10>
 8003134:	f001 f8ee 	bl	8004314 <__sinit>
 8003138:	69ab      	ldr	r3, [r5, #24]
 800313a:	68ac      	ldr	r4, [r5, #8]
 800313c:	b913      	cbnz	r3, 8003144 <_puts_r+0x1c>
 800313e:	4628      	mov	r0, r5
 8003140:	f001 f8e8 	bl	8004314 <__sinit>
 8003144:	4b2c      	ldr	r3, [pc, #176]	; (80031f8 <_puts_r+0xd0>)
 8003146:	429c      	cmp	r4, r3
 8003148:	d120      	bne.n	800318c <_puts_r+0x64>
 800314a:	686c      	ldr	r4, [r5, #4]
 800314c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800314e:	07db      	lsls	r3, r3, #31
 8003150:	d405      	bmi.n	800315e <_puts_r+0x36>
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	0598      	lsls	r0, r3, #22
 8003156:	d402      	bmi.n	800315e <_puts_r+0x36>
 8003158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800315a:	f001 f990 	bl	800447e <__retarget_lock_acquire_recursive>
 800315e:	89a3      	ldrh	r3, [r4, #12]
 8003160:	0719      	lsls	r1, r3, #28
 8003162:	d51d      	bpl.n	80031a0 <_puts_r+0x78>
 8003164:	6923      	ldr	r3, [r4, #16]
 8003166:	b1db      	cbz	r3, 80031a0 <_puts_r+0x78>
 8003168:	3e01      	subs	r6, #1
 800316a:	68a3      	ldr	r3, [r4, #8]
 800316c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003170:	3b01      	subs	r3, #1
 8003172:	60a3      	str	r3, [r4, #8]
 8003174:	bb39      	cbnz	r1, 80031c6 <_puts_r+0x9e>
 8003176:	2b00      	cmp	r3, #0
 8003178:	da38      	bge.n	80031ec <_puts_r+0xc4>
 800317a:	4622      	mov	r2, r4
 800317c:	210a      	movs	r1, #10
 800317e:	4628      	mov	r0, r5
 8003180:	f000 f858 	bl	8003234 <__swbuf_r>
 8003184:	3001      	adds	r0, #1
 8003186:	d011      	beq.n	80031ac <_puts_r+0x84>
 8003188:	250a      	movs	r5, #10
 800318a:	e011      	b.n	80031b0 <_puts_r+0x88>
 800318c:	4b1b      	ldr	r3, [pc, #108]	; (80031fc <_puts_r+0xd4>)
 800318e:	429c      	cmp	r4, r3
 8003190:	d101      	bne.n	8003196 <_puts_r+0x6e>
 8003192:	68ac      	ldr	r4, [r5, #8]
 8003194:	e7da      	b.n	800314c <_puts_r+0x24>
 8003196:	4b1a      	ldr	r3, [pc, #104]	; (8003200 <_puts_r+0xd8>)
 8003198:	429c      	cmp	r4, r3
 800319a:	bf08      	it	eq
 800319c:	68ec      	ldreq	r4, [r5, #12]
 800319e:	e7d5      	b.n	800314c <_puts_r+0x24>
 80031a0:	4621      	mov	r1, r4
 80031a2:	4628      	mov	r0, r5
 80031a4:	f000 f898 	bl	80032d8 <__swsetup_r>
 80031a8:	2800      	cmp	r0, #0
 80031aa:	d0dd      	beq.n	8003168 <_puts_r+0x40>
 80031ac:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80031b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031b2:	07da      	lsls	r2, r3, #31
 80031b4:	d405      	bmi.n	80031c2 <_puts_r+0x9a>
 80031b6:	89a3      	ldrh	r3, [r4, #12]
 80031b8:	059b      	lsls	r3, r3, #22
 80031ba:	d402      	bmi.n	80031c2 <_puts_r+0x9a>
 80031bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031be:	f001 f95f 	bl	8004480 <__retarget_lock_release_recursive>
 80031c2:	4628      	mov	r0, r5
 80031c4:	bd70      	pop	{r4, r5, r6, pc}
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	da04      	bge.n	80031d4 <_puts_r+0xac>
 80031ca:	69a2      	ldr	r2, [r4, #24]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	dc06      	bgt.n	80031de <_puts_r+0xb6>
 80031d0:	290a      	cmp	r1, #10
 80031d2:	d004      	beq.n	80031de <_puts_r+0xb6>
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	6022      	str	r2, [r4, #0]
 80031da:	7019      	strb	r1, [r3, #0]
 80031dc:	e7c5      	b.n	800316a <_puts_r+0x42>
 80031de:	4622      	mov	r2, r4
 80031e0:	4628      	mov	r0, r5
 80031e2:	f000 f827 	bl	8003234 <__swbuf_r>
 80031e6:	3001      	adds	r0, #1
 80031e8:	d1bf      	bne.n	800316a <_puts_r+0x42>
 80031ea:	e7df      	b.n	80031ac <_puts_r+0x84>
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	250a      	movs	r5, #10
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	6022      	str	r2, [r4, #0]
 80031f4:	701d      	strb	r5, [r3, #0]
 80031f6:	e7db      	b.n	80031b0 <_puts_r+0x88>
 80031f8:	080054e8 	.word	0x080054e8
 80031fc:	08005508 	.word	0x08005508
 8003200:	080054c8 	.word	0x080054c8

08003204 <puts>:
 8003204:	4b02      	ldr	r3, [pc, #8]	; (8003210 <puts+0xc>)
 8003206:	4601      	mov	r1, r0
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	f7ff bf8d 	b.w	8003128 <_puts_r>
 800320e:	bf00      	nop
 8003210:	2000000c 	.word	0x2000000c

08003214 <_sbrk_r>:
 8003214:	b538      	push	{r3, r4, r5, lr}
 8003216:	4d06      	ldr	r5, [pc, #24]	; (8003230 <_sbrk_r+0x1c>)
 8003218:	2300      	movs	r3, #0
 800321a:	4604      	mov	r4, r0
 800321c:	4608      	mov	r0, r1
 800321e:	602b      	str	r3, [r5, #0]
 8003220:	f7fe f972 	bl	8001508 <_sbrk>
 8003224:	1c43      	adds	r3, r0, #1
 8003226:	d102      	bne.n	800322e <_sbrk_r+0x1a>
 8003228:	682b      	ldr	r3, [r5, #0]
 800322a:	b103      	cbz	r3, 800322e <_sbrk_r+0x1a>
 800322c:	6023      	str	r3, [r4, #0]
 800322e:	bd38      	pop	{r3, r4, r5, pc}
 8003230:	20000234 	.word	0x20000234

08003234 <__swbuf_r>:
 8003234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003236:	460e      	mov	r6, r1
 8003238:	4614      	mov	r4, r2
 800323a:	4605      	mov	r5, r0
 800323c:	b118      	cbz	r0, 8003246 <__swbuf_r+0x12>
 800323e:	6983      	ldr	r3, [r0, #24]
 8003240:	b90b      	cbnz	r3, 8003246 <__swbuf_r+0x12>
 8003242:	f001 f867 	bl	8004314 <__sinit>
 8003246:	4b21      	ldr	r3, [pc, #132]	; (80032cc <__swbuf_r+0x98>)
 8003248:	429c      	cmp	r4, r3
 800324a:	d12b      	bne.n	80032a4 <__swbuf_r+0x70>
 800324c:	686c      	ldr	r4, [r5, #4]
 800324e:	69a3      	ldr	r3, [r4, #24]
 8003250:	60a3      	str	r3, [r4, #8]
 8003252:	89a3      	ldrh	r3, [r4, #12]
 8003254:	071a      	lsls	r2, r3, #28
 8003256:	d52f      	bpl.n	80032b8 <__swbuf_r+0x84>
 8003258:	6923      	ldr	r3, [r4, #16]
 800325a:	b36b      	cbz	r3, 80032b8 <__swbuf_r+0x84>
 800325c:	6923      	ldr	r3, [r4, #16]
 800325e:	6820      	ldr	r0, [r4, #0]
 8003260:	1ac0      	subs	r0, r0, r3
 8003262:	6963      	ldr	r3, [r4, #20]
 8003264:	b2f6      	uxtb	r6, r6
 8003266:	4283      	cmp	r3, r0
 8003268:	4637      	mov	r7, r6
 800326a:	dc04      	bgt.n	8003276 <__swbuf_r+0x42>
 800326c:	4621      	mov	r1, r4
 800326e:	4628      	mov	r0, r5
 8003270:	f000 ffbc 	bl	80041ec <_fflush_r>
 8003274:	bb30      	cbnz	r0, 80032c4 <__swbuf_r+0x90>
 8003276:	68a3      	ldr	r3, [r4, #8]
 8003278:	3b01      	subs	r3, #1
 800327a:	60a3      	str	r3, [r4, #8]
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	6022      	str	r2, [r4, #0]
 8003282:	701e      	strb	r6, [r3, #0]
 8003284:	6963      	ldr	r3, [r4, #20]
 8003286:	3001      	adds	r0, #1
 8003288:	4283      	cmp	r3, r0
 800328a:	d004      	beq.n	8003296 <__swbuf_r+0x62>
 800328c:	89a3      	ldrh	r3, [r4, #12]
 800328e:	07db      	lsls	r3, r3, #31
 8003290:	d506      	bpl.n	80032a0 <__swbuf_r+0x6c>
 8003292:	2e0a      	cmp	r6, #10
 8003294:	d104      	bne.n	80032a0 <__swbuf_r+0x6c>
 8003296:	4621      	mov	r1, r4
 8003298:	4628      	mov	r0, r5
 800329a:	f000 ffa7 	bl	80041ec <_fflush_r>
 800329e:	b988      	cbnz	r0, 80032c4 <__swbuf_r+0x90>
 80032a0:	4638      	mov	r0, r7
 80032a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032a4:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <__swbuf_r+0x9c>)
 80032a6:	429c      	cmp	r4, r3
 80032a8:	d101      	bne.n	80032ae <__swbuf_r+0x7a>
 80032aa:	68ac      	ldr	r4, [r5, #8]
 80032ac:	e7cf      	b.n	800324e <__swbuf_r+0x1a>
 80032ae:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <__swbuf_r+0xa0>)
 80032b0:	429c      	cmp	r4, r3
 80032b2:	bf08      	it	eq
 80032b4:	68ec      	ldreq	r4, [r5, #12]
 80032b6:	e7ca      	b.n	800324e <__swbuf_r+0x1a>
 80032b8:	4621      	mov	r1, r4
 80032ba:	4628      	mov	r0, r5
 80032bc:	f000 f80c 	bl	80032d8 <__swsetup_r>
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d0cb      	beq.n	800325c <__swbuf_r+0x28>
 80032c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80032c8:	e7ea      	b.n	80032a0 <__swbuf_r+0x6c>
 80032ca:	bf00      	nop
 80032cc:	080054e8 	.word	0x080054e8
 80032d0:	08005508 	.word	0x08005508
 80032d4:	080054c8 	.word	0x080054c8

080032d8 <__swsetup_r>:
 80032d8:	4b32      	ldr	r3, [pc, #200]	; (80033a4 <__swsetup_r+0xcc>)
 80032da:	b570      	push	{r4, r5, r6, lr}
 80032dc:	681d      	ldr	r5, [r3, #0]
 80032de:	4606      	mov	r6, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	b125      	cbz	r5, 80032ee <__swsetup_r+0x16>
 80032e4:	69ab      	ldr	r3, [r5, #24]
 80032e6:	b913      	cbnz	r3, 80032ee <__swsetup_r+0x16>
 80032e8:	4628      	mov	r0, r5
 80032ea:	f001 f813 	bl	8004314 <__sinit>
 80032ee:	4b2e      	ldr	r3, [pc, #184]	; (80033a8 <__swsetup_r+0xd0>)
 80032f0:	429c      	cmp	r4, r3
 80032f2:	d10f      	bne.n	8003314 <__swsetup_r+0x3c>
 80032f4:	686c      	ldr	r4, [r5, #4]
 80032f6:	89a3      	ldrh	r3, [r4, #12]
 80032f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80032fc:	0719      	lsls	r1, r3, #28
 80032fe:	d42c      	bmi.n	800335a <__swsetup_r+0x82>
 8003300:	06dd      	lsls	r5, r3, #27
 8003302:	d411      	bmi.n	8003328 <__swsetup_r+0x50>
 8003304:	2309      	movs	r3, #9
 8003306:	6033      	str	r3, [r6, #0]
 8003308:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800330c:	81a3      	strh	r3, [r4, #12]
 800330e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003312:	e03e      	b.n	8003392 <__swsetup_r+0xba>
 8003314:	4b25      	ldr	r3, [pc, #148]	; (80033ac <__swsetup_r+0xd4>)
 8003316:	429c      	cmp	r4, r3
 8003318:	d101      	bne.n	800331e <__swsetup_r+0x46>
 800331a:	68ac      	ldr	r4, [r5, #8]
 800331c:	e7eb      	b.n	80032f6 <__swsetup_r+0x1e>
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <__swsetup_r+0xd8>)
 8003320:	429c      	cmp	r4, r3
 8003322:	bf08      	it	eq
 8003324:	68ec      	ldreq	r4, [r5, #12]
 8003326:	e7e6      	b.n	80032f6 <__swsetup_r+0x1e>
 8003328:	0758      	lsls	r0, r3, #29
 800332a:	d512      	bpl.n	8003352 <__swsetup_r+0x7a>
 800332c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800332e:	b141      	cbz	r1, 8003342 <__swsetup_r+0x6a>
 8003330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003334:	4299      	cmp	r1, r3
 8003336:	d002      	beq.n	800333e <__swsetup_r+0x66>
 8003338:	4630      	mov	r0, r6
 800333a:	f7ff f9c9 	bl	80026d0 <_free_r>
 800333e:	2300      	movs	r3, #0
 8003340:	6363      	str	r3, [r4, #52]	; 0x34
 8003342:	89a3      	ldrh	r3, [r4, #12]
 8003344:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003348:	81a3      	strh	r3, [r4, #12]
 800334a:	2300      	movs	r3, #0
 800334c:	6063      	str	r3, [r4, #4]
 800334e:	6923      	ldr	r3, [r4, #16]
 8003350:	6023      	str	r3, [r4, #0]
 8003352:	89a3      	ldrh	r3, [r4, #12]
 8003354:	f043 0308 	orr.w	r3, r3, #8
 8003358:	81a3      	strh	r3, [r4, #12]
 800335a:	6923      	ldr	r3, [r4, #16]
 800335c:	b94b      	cbnz	r3, 8003372 <__swsetup_r+0x9a>
 800335e:	89a3      	ldrh	r3, [r4, #12]
 8003360:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003368:	d003      	beq.n	8003372 <__swsetup_r+0x9a>
 800336a:	4621      	mov	r1, r4
 800336c:	4630      	mov	r0, r6
 800336e:	f001 f8ad 	bl	80044cc <__smakebuf_r>
 8003372:	89a0      	ldrh	r0, [r4, #12]
 8003374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003378:	f010 0301 	ands.w	r3, r0, #1
 800337c:	d00a      	beq.n	8003394 <__swsetup_r+0xbc>
 800337e:	2300      	movs	r3, #0
 8003380:	60a3      	str	r3, [r4, #8]
 8003382:	6963      	ldr	r3, [r4, #20]
 8003384:	425b      	negs	r3, r3
 8003386:	61a3      	str	r3, [r4, #24]
 8003388:	6923      	ldr	r3, [r4, #16]
 800338a:	b943      	cbnz	r3, 800339e <__swsetup_r+0xc6>
 800338c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003390:	d1ba      	bne.n	8003308 <__swsetup_r+0x30>
 8003392:	bd70      	pop	{r4, r5, r6, pc}
 8003394:	0781      	lsls	r1, r0, #30
 8003396:	bf58      	it	pl
 8003398:	6963      	ldrpl	r3, [r4, #20]
 800339a:	60a3      	str	r3, [r4, #8]
 800339c:	e7f4      	b.n	8003388 <__swsetup_r+0xb0>
 800339e:	2000      	movs	r0, #0
 80033a0:	e7f7      	b.n	8003392 <__swsetup_r+0xba>
 80033a2:	bf00      	nop
 80033a4:	2000000c 	.word	0x2000000c
 80033a8:	080054e8 	.word	0x080054e8
 80033ac:	08005508 	.word	0x08005508
 80033b0:	080054c8 	.word	0x080054c8

080033b4 <__assert_func>:
 80033b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80033b6:	4614      	mov	r4, r2
 80033b8:	461a      	mov	r2, r3
 80033ba:	4b09      	ldr	r3, [pc, #36]	; (80033e0 <__assert_func+0x2c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4605      	mov	r5, r0
 80033c0:	68d8      	ldr	r0, [r3, #12]
 80033c2:	b14c      	cbz	r4, 80033d8 <__assert_func+0x24>
 80033c4:	4b07      	ldr	r3, [pc, #28]	; (80033e4 <__assert_func+0x30>)
 80033c6:	9100      	str	r1, [sp, #0]
 80033c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80033cc:	4906      	ldr	r1, [pc, #24]	; (80033e8 <__assert_func+0x34>)
 80033ce:	462b      	mov	r3, r5
 80033d0:	f001 f81e 	bl	8004410 <fiprintf>
 80033d4:	f001 fdf4 	bl	8004fc0 <abort>
 80033d8:	4b04      	ldr	r3, [pc, #16]	; (80033ec <__assert_func+0x38>)
 80033da:	461c      	mov	r4, r3
 80033dc:	e7f3      	b.n	80033c6 <__assert_func+0x12>
 80033de:	bf00      	nop
 80033e0:	2000000c 	.word	0x2000000c
 80033e4:	080053f8 	.word	0x080053f8
 80033e8:	08005405 	.word	0x08005405
 80033ec:	08005433 	.word	0x08005433

080033f0 <quorem>:
 80033f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f4:	6903      	ldr	r3, [r0, #16]
 80033f6:	690c      	ldr	r4, [r1, #16]
 80033f8:	42a3      	cmp	r3, r4
 80033fa:	4607      	mov	r7, r0
 80033fc:	f2c0 8081 	blt.w	8003502 <quorem+0x112>
 8003400:	3c01      	subs	r4, #1
 8003402:	f101 0814 	add.w	r8, r1, #20
 8003406:	f100 0514 	add.w	r5, r0, #20
 800340a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800340e:	9301      	str	r3, [sp, #4]
 8003410:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003414:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003418:	3301      	adds	r3, #1
 800341a:	429a      	cmp	r2, r3
 800341c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003420:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003424:	fbb2 f6f3 	udiv	r6, r2, r3
 8003428:	d331      	bcc.n	800348e <quorem+0x9e>
 800342a:	f04f 0e00 	mov.w	lr, #0
 800342e:	4640      	mov	r0, r8
 8003430:	46ac      	mov	ip, r5
 8003432:	46f2      	mov	sl, lr
 8003434:	f850 2b04 	ldr.w	r2, [r0], #4
 8003438:	b293      	uxth	r3, r2
 800343a:	fb06 e303 	mla	r3, r6, r3, lr
 800343e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003442:	b29b      	uxth	r3, r3
 8003444:	ebaa 0303 	sub.w	r3, sl, r3
 8003448:	0c12      	lsrs	r2, r2, #16
 800344a:	f8dc a000 	ldr.w	sl, [ip]
 800344e:	fb06 e202 	mla	r2, r6, r2, lr
 8003452:	fa13 f38a 	uxtah	r3, r3, sl
 8003456:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800345a:	fa1f fa82 	uxth.w	sl, r2
 800345e:	f8dc 2000 	ldr.w	r2, [ip]
 8003462:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003466:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800346a:	b29b      	uxth	r3, r3
 800346c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003470:	4581      	cmp	r9, r0
 8003472:	f84c 3b04 	str.w	r3, [ip], #4
 8003476:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800347a:	d2db      	bcs.n	8003434 <quorem+0x44>
 800347c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003480:	b92b      	cbnz	r3, 800348e <quorem+0x9e>
 8003482:	9b01      	ldr	r3, [sp, #4]
 8003484:	3b04      	subs	r3, #4
 8003486:	429d      	cmp	r5, r3
 8003488:	461a      	mov	r2, r3
 800348a:	d32e      	bcc.n	80034ea <quorem+0xfa>
 800348c:	613c      	str	r4, [r7, #16]
 800348e:	4638      	mov	r0, r7
 8003490:	f001 fae6 	bl	8004a60 <__mcmp>
 8003494:	2800      	cmp	r0, #0
 8003496:	db24      	blt.n	80034e2 <quorem+0xf2>
 8003498:	3601      	adds	r6, #1
 800349a:	4628      	mov	r0, r5
 800349c:	f04f 0c00 	mov.w	ip, #0
 80034a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80034a4:	f8d0 e000 	ldr.w	lr, [r0]
 80034a8:	b293      	uxth	r3, r2
 80034aa:	ebac 0303 	sub.w	r3, ip, r3
 80034ae:	0c12      	lsrs	r2, r2, #16
 80034b0:	fa13 f38e 	uxtah	r3, r3, lr
 80034b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80034b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80034bc:	b29b      	uxth	r3, r3
 80034be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80034c2:	45c1      	cmp	r9, r8
 80034c4:	f840 3b04 	str.w	r3, [r0], #4
 80034c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80034cc:	d2e8      	bcs.n	80034a0 <quorem+0xb0>
 80034ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80034d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80034d6:	b922      	cbnz	r2, 80034e2 <quorem+0xf2>
 80034d8:	3b04      	subs	r3, #4
 80034da:	429d      	cmp	r5, r3
 80034dc:	461a      	mov	r2, r3
 80034de:	d30a      	bcc.n	80034f6 <quorem+0x106>
 80034e0:	613c      	str	r4, [r7, #16]
 80034e2:	4630      	mov	r0, r6
 80034e4:	b003      	add	sp, #12
 80034e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	3b04      	subs	r3, #4
 80034ee:	2a00      	cmp	r2, #0
 80034f0:	d1cc      	bne.n	800348c <quorem+0x9c>
 80034f2:	3c01      	subs	r4, #1
 80034f4:	e7c7      	b.n	8003486 <quorem+0x96>
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	3b04      	subs	r3, #4
 80034fa:	2a00      	cmp	r2, #0
 80034fc:	d1f0      	bne.n	80034e0 <quorem+0xf0>
 80034fe:	3c01      	subs	r4, #1
 8003500:	e7eb      	b.n	80034da <quorem+0xea>
 8003502:	2000      	movs	r0, #0
 8003504:	e7ee      	b.n	80034e4 <quorem+0xf4>
	...

08003508 <_dtoa_r>:
 8003508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800350c:	ed2d 8b02 	vpush	{d8}
 8003510:	ec57 6b10 	vmov	r6, r7, d0
 8003514:	b095      	sub	sp, #84	; 0x54
 8003516:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003518:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800351c:	9105      	str	r1, [sp, #20]
 800351e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003522:	4604      	mov	r4, r0
 8003524:	9209      	str	r2, [sp, #36]	; 0x24
 8003526:	930f      	str	r3, [sp, #60]	; 0x3c
 8003528:	b975      	cbnz	r5, 8003548 <_dtoa_r+0x40>
 800352a:	2010      	movs	r0, #16
 800352c:	f7ff f89a 	bl	8002664 <malloc>
 8003530:	4602      	mov	r2, r0
 8003532:	6260      	str	r0, [r4, #36]	; 0x24
 8003534:	b920      	cbnz	r0, 8003540 <_dtoa_r+0x38>
 8003536:	4bb2      	ldr	r3, [pc, #712]	; (8003800 <_dtoa_r+0x2f8>)
 8003538:	21ea      	movs	r1, #234	; 0xea
 800353a:	48b2      	ldr	r0, [pc, #712]	; (8003804 <_dtoa_r+0x2fc>)
 800353c:	f7ff ff3a 	bl	80033b4 <__assert_func>
 8003540:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003544:	6005      	str	r5, [r0, #0]
 8003546:	60c5      	str	r5, [r0, #12]
 8003548:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800354a:	6819      	ldr	r1, [r3, #0]
 800354c:	b151      	cbz	r1, 8003564 <_dtoa_r+0x5c>
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	604a      	str	r2, [r1, #4]
 8003552:	2301      	movs	r3, #1
 8003554:	4093      	lsls	r3, r2
 8003556:	608b      	str	r3, [r1, #8]
 8003558:	4620      	mov	r0, r4
 800355a:	f001 f843 	bl	80045e4 <_Bfree>
 800355e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	1e3b      	subs	r3, r7, #0
 8003566:	bfb9      	ittee	lt
 8003568:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800356c:	9303      	strlt	r3, [sp, #12]
 800356e:	2300      	movge	r3, #0
 8003570:	f8c8 3000 	strge.w	r3, [r8]
 8003574:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003578:	4ba3      	ldr	r3, [pc, #652]	; (8003808 <_dtoa_r+0x300>)
 800357a:	bfbc      	itt	lt
 800357c:	2201      	movlt	r2, #1
 800357e:	f8c8 2000 	strlt.w	r2, [r8]
 8003582:	ea33 0309 	bics.w	r3, r3, r9
 8003586:	d11b      	bne.n	80035c0 <_dtoa_r+0xb8>
 8003588:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800358a:	f242 730f 	movw	r3, #9999	; 0x270f
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003594:	4333      	orrs	r3, r6
 8003596:	f000 857a 	beq.w	800408e <_dtoa_r+0xb86>
 800359a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800359c:	b963      	cbnz	r3, 80035b8 <_dtoa_r+0xb0>
 800359e:	4b9b      	ldr	r3, [pc, #620]	; (800380c <_dtoa_r+0x304>)
 80035a0:	e024      	b.n	80035ec <_dtoa_r+0xe4>
 80035a2:	4b9b      	ldr	r3, [pc, #620]	; (8003810 <_dtoa_r+0x308>)
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	3308      	adds	r3, #8
 80035a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	9800      	ldr	r0, [sp, #0]
 80035ae:	b015      	add	sp, #84	; 0x54
 80035b0:	ecbd 8b02 	vpop	{d8}
 80035b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035b8:	4b94      	ldr	r3, [pc, #592]	; (800380c <_dtoa_r+0x304>)
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	3303      	adds	r3, #3
 80035be:	e7f3      	b.n	80035a8 <_dtoa_r+0xa0>
 80035c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80035c4:	2200      	movs	r2, #0
 80035c6:	ec51 0b17 	vmov	r0, r1, d7
 80035ca:	2300      	movs	r3, #0
 80035cc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80035d0:	f7fd fa9a 	bl	8000b08 <__aeabi_dcmpeq>
 80035d4:	4680      	mov	r8, r0
 80035d6:	b158      	cbz	r0, 80035f0 <_dtoa_r+0xe8>
 80035d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80035da:	2301      	movs	r3, #1
 80035dc:	6013      	str	r3, [r2, #0]
 80035de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 8551 	beq.w	8004088 <_dtoa_r+0xb80>
 80035e6:	488b      	ldr	r0, [pc, #556]	; (8003814 <_dtoa_r+0x30c>)
 80035e8:	6018      	str	r0, [r3, #0]
 80035ea:	1e43      	subs	r3, r0, #1
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	e7dd      	b.n	80035ac <_dtoa_r+0xa4>
 80035f0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80035f4:	aa12      	add	r2, sp, #72	; 0x48
 80035f6:	a913      	add	r1, sp, #76	; 0x4c
 80035f8:	4620      	mov	r0, r4
 80035fa:	f001 fad5 	bl	8004ba8 <__d2b>
 80035fe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003602:	4683      	mov	fp, r0
 8003604:	2d00      	cmp	r5, #0
 8003606:	d07c      	beq.n	8003702 <_dtoa_r+0x1fa>
 8003608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800360a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800360e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003612:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8003616:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800361a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800361e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003622:	4b7d      	ldr	r3, [pc, #500]	; (8003818 <_dtoa_r+0x310>)
 8003624:	2200      	movs	r2, #0
 8003626:	4630      	mov	r0, r6
 8003628:	4639      	mov	r1, r7
 800362a:	f7fc fe4d 	bl	80002c8 <__aeabi_dsub>
 800362e:	a36e      	add	r3, pc, #440	; (adr r3, 80037e8 <_dtoa_r+0x2e0>)
 8003630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003634:	f7fd f800 	bl	8000638 <__aeabi_dmul>
 8003638:	a36d      	add	r3, pc, #436	; (adr r3, 80037f0 <_dtoa_r+0x2e8>)
 800363a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363e:	f7fc fe45 	bl	80002cc <__adddf3>
 8003642:	4606      	mov	r6, r0
 8003644:	4628      	mov	r0, r5
 8003646:	460f      	mov	r7, r1
 8003648:	f7fc ff8c 	bl	8000564 <__aeabi_i2d>
 800364c:	a36a      	add	r3, pc, #424	; (adr r3, 80037f8 <_dtoa_r+0x2f0>)
 800364e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003652:	f7fc fff1 	bl	8000638 <__aeabi_dmul>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4630      	mov	r0, r6
 800365c:	4639      	mov	r1, r7
 800365e:	f7fc fe35 	bl	80002cc <__adddf3>
 8003662:	4606      	mov	r6, r0
 8003664:	460f      	mov	r7, r1
 8003666:	f7fd fa97 	bl	8000b98 <__aeabi_d2iz>
 800366a:	2200      	movs	r2, #0
 800366c:	4682      	mov	sl, r0
 800366e:	2300      	movs	r3, #0
 8003670:	4630      	mov	r0, r6
 8003672:	4639      	mov	r1, r7
 8003674:	f7fd fa52 	bl	8000b1c <__aeabi_dcmplt>
 8003678:	b148      	cbz	r0, 800368e <_dtoa_r+0x186>
 800367a:	4650      	mov	r0, sl
 800367c:	f7fc ff72 	bl	8000564 <__aeabi_i2d>
 8003680:	4632      	mov	r2, r6
 8003682:	463b      	mov	r3, r7
 8003684:	f7fd fa40 	bl	8000b08 <__aeabi_dcmpeq>
 8003688:	b908      	cbnz	r0, 800368e <_dtoa_r+0x186>
 800368a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800368e:	f1ba 0f16 	cmp.w	sl, #22
 8003692:	d854      	bhi.n	800373e <_dtoa_r+0x236>
 8003694:	4b61      	ldr	r3, [pc, #388]	; (800381c <_dtoa_r+0x314>)
 8003696:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80036a2:	f7fd fa3b 	bl	8000b1c <__aeabi_dcmplt>
 80036a6:	2800      	cmp	r0, #0
 80036a8:	d04b      	beq.n	8003742 <_dtoa_r+0x23a>
 80036aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80036ae:	2300      	movs	r3, #0
 80036b0:	930e      	str	r3, [sp, #56]	; 0x38
 80036b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80036b4:	1b5d      	subs	r5, r3, r5
 80036b6:	1e6b      	subs	r3, r5, #1
 80036b8:	9304      	str	r3, [sp, #16]
 80036ba:	bf43      	ittte	mi
 80036bc:	2300      	movmi	r3, #0
 80036be:	f1c5 0801 	rsbmi	r8, r5, #1
 80036c2:	9304      	strmi	r3, [sp, #16]
 80036c4:	f04f 0800 	movpl.w	r8, #0
 80036c8:	f1ba 0f00 	cmp.w	sl, #0
 80036cc:	db3b      	blt.n	8003746 <_dtoa_r+0x23e>
 80036ce:	9b04      	ldr	r3, [sp, #16]
 80036d0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80036d4:	4453      	add	r3, sl
 80036d6:	9304      	str	r3, [sp, #16]
 80036d8:	2300      	movs	r3, #0
 80036da:	9306      	str	r3, [sp, #24]
 80036dc:	9b05      	ldr	r3, [sp, #20]
 80036de:	2b09      	cmp	r3, #9
 80036e0:	d869      	bhi.n	80037b6 <_dtoa_r+0x2ae>
 80036e2:	2b05      	cmp	r3, #5
 80036e4:	bfc4      	itt	gt
 80036e6:	3b04      	subgt	r3, #4
 80036e8:	9305      	strgt	r3, [sp, #20]
 80036ea:	9b05      	ldr	r3, [sp, #20]
 80036ec:	f1a3 0302 	sub.w	r3, r3, #2
 80036f0:	bfcc      	ite	gt
 80036f2:	2500      	movgt	r5, #0
 80036f4:	2501      	movle	r5, #1
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d869      	bhi.n	80037ce <_dtoa_r+0x2c6>
 80036fa:	e8df f003 	tbb	[pc, r3]
 80036fe:	4e2c      	.short	0x4e2c
 8003700:	5a4c      	.short	0x5a4c
 8003702:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8003706:	441d      	add	r5, r3
 8003708:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800370c:	2b20      	cmp	r3, #32
 800370e:	bfc1      	itttt	gt
 8003710:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003714:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003718:	fa09 f303 	lslgt.w	r3, r9, r3
 800371c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003720:	bfda      	itte	le
 8003722:	f1c3 0320 	rsble	r3, r3, #32
 8003726:	fa06 f003 	lslle.w	r0, r6, r3
 800372a:	4318      	orrgt	r0, r3
 800372c:	f7fc ff0a 	bl	8000544 <__aeabi_ui2d>
 8003730:	2301      	movs	r3, #1
 8003732:	4606      	mov	r6, r0
 8003734:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003738:	3d01      	subs	r5, #1
 800373a:	9310      	str	r3, [sp, #64]	; 0x40
 800373c:	e771      	b.n	8003622 <_dtoa_r+0x11a>
 800373e:	2301      	movs	r3, #1
 8003740:	e7b6      	b.n	80036b0 <_dtoa_r+0x1a8>
 8003742:	900e      	str	r0, [sp, #56]	; 0x38
 8003744:	e7b5      	b.n	80036b2 <_dtoa_r+0x1aa>
 8003746:	f1ca 0300 	rsb	r3, sl, #0
 800374a:	9306      	str	r3, [sp, #24]
 800374c:	2300      	movs	r3, #0
 800374e:	eba8 080a 	sub.w	r8, r8, sl
 8003752:	930d      	str	r3, [sp, #52]	; 0x34
 8003754:	e7c2      	b.n	80036dc <_dtoa_r+0x1d4>
 8003756:	2300      	movs	r3, #0
 8003758:	9308      	str	r3, [sp, #32]
 800375a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800375c:	2b00      	cmp	r3, #0
 800375e:	dc39      	bgt.n	80037d4 <_dtoa_r+0x2cc>
 8003760:	f04f 0901 	mov.w	r9, #1
 8003764:	f8cd 9004 	str.w	r9, [sp, #4]
 8003768:	464b      	mov	r3, r9
 800376a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800376e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003770:	2200      	movs	r2, #0
 8003772:	6042      	str	r2, [r0, #4]
 8003774:	2204      	movs	r2, #4
 8003776:	f102 0614 	add.w	r6, r2, #20
 800377a:	429e      	cmp	r6, r3
 800377c:	6841      	ldr	r1, [r0, #4]
 800377e:	d92f      	bls.n	80037e0 <_dtoa_r+0x2d8>
 8003780:	4620      	mov	r0, r4
 8003782:	f000 feef 	bl	8004564 <_Balloc>
 8003786:	9000      	str	r0, [sp, #0]
 8003788:	2800      	cmp	r0, #0
 800378a:	d14b      	bne.n	8003824 <_dtoa_r+0x31c>
 800378c:	4b24      	ldr	r3, [pc, #144]	; (8003820 <_dtoa_r+0x318>)
 800378e:	4602      	mov	r2, r0
 8003790:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003794:	e6d1      	b.n	800353a <_dtoa_r+0x32>
 8003796:	2301      	movs	r3, #1
 8003798:	e7de      	b.n	8003758 <_dtoa_r+0x250>
 800379a:	2300      	movs	r3, #0
 800379c:	9308      	str	r3, [sp, #32]
 800379e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037a0:	eb0a 0903 	add.w	r9, sl, r3
 80037a4:	f109 0301 	add.w	r3, r9, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	9301      	str	r3, [sp, #4]
 80037ac:	bfb8      	it	lt
 80037ae:	2301      	movlt	r3, #1
 80037b0:	e7dd      	b.n	800376e <_dtoa_r+0x266>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e7f2      	b.n	800379c <_dtoa_r+0x294>
 80037b6:	2501      	movs	r5, #1
 80037b8:	2300      	movs	r3, #0
 80037ba:	9305      	str	r3, [sp, #20]
 80037bc:	9508      	str	r5, [sp, #32]
 80037be:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80037c2:	2200      	movs	r2, #0
 80037c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80037c8:	2312      	movs	r3, #18
 80037ca:	9209      	str	r2, [sp, #36]	; 0x24
 80037cc:	e7cf      	b.n	800376e <_dtoa_r+0x266>
 80037ce:	2301      	movs	r3, #1
 80037d0:	9308      	str	r3, [sp, #32]
 80037d2:	e7f4      	b.n	80037be <_dtoa_r+0x2b6>
 80037d4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80037d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80037dc:	464b      	mov	r3, r9
 80037de:	e7c6      	b.n	800376e <_dtoa_r+0x266>
 80037e0:	3101      	adds	r1, #1
 80037e2:	6041      	str	r1, [r0, #4]
 80037e4:	0052      	lsls	r2, r2, #1
 80037e6:	e7c6      	b.n	8003776 <_dtoa_r+0x26e>
 80037e8:	636f4361 	.word	0x636f4361
 80037ec:	3fd287a7 	.word	0x3fd287a7
 80037f0:	8b60c8b3 	.word	0x8b60c8b3
 80037f4:	3fc68a28 	.word	0x3fc68a28
 80037f8:	509f79fb 	.word	0x509f79fb
 80037fc:	3fd34413 	.word	0x3fd34413
 8003800:	08005441 	.word	0x08005441
 8003804:	08005458 	.word	0x08005458
 8003808:	7ff00000 	.word	0x7ff00000
 800380c:	0800543d 	.word	0x0800543d
 8003810:	08005434 	.word	0x08005434
 8003814:	080053d5 	.word	0x080053d5
 8003818:	3ff80000 	.word	0x3ff80000
 800381c:	080055b0 	.word	0x080055b0
 8003820:	080054b7 	.word	0x080054b7
 8003824:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003826:	9a00      	ldr	r2, [sp, #0]
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	9b01      	ldr	r3, [sp, #4]
 800382c:	2b0e      	cmp	r3, #14
 800382e:	f200 80ad 	bhi.w	800398c <_dtoa_r+0x484>
 8003832:	2d00      	cmp	r5, #0
 8003834:	f000 80aa 	beq.w	800398c <_dtoa_r+0x484>
 8003838:	f1ba 0f00 	cmp.w	sl, #0
 800383c:	dd36      	ble.n	80038ac <_dtoa_r+0x3a4>
 800383e:	4ac3      	ldr	r2, [pc, #780]	; (8003b4c <_dtoa_r+0x644>)
 8003840:	f00a 030f 	and.w	r3, sl, #15
 8003844:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003848:	ed93 7b00 	vldr	d7, [r3]
 800384c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003850:	ea4f 172a 	mov.w	r7, sl, asr #4
 8003854:	eeb0 8a47 	vmov.f32	s16, s14
 8003858:	eef0 8a67 	vmov.f32	s17, s15
 800385c:	d016      	beq.n	800388c <_dtoa_r+0x384>
 800385e:	4bbc      	ldr	r3, [pc, #752]	; (8003b50 <_dtoa_r+0x648>)
 8003860:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003864:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003868:	f7fd f810 	bl	800088c <__aeabi_ddiv>
 800386c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003870:	f007 070f 	and.w	r7, r7, #15
 8003874:	2503      	movs	r5, #3
 8003876:	4eb6      	ldr	r6, [pc, #728]	; (8003b50 <_dtoa_r+0x648>)
 8003878:	b957      	cbnz	r7, 8003890 <_dtoa_r+0x388>
 800387a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800387e:	ec53 2b18 	vmov	r2, r3, d8
 8003882:	f7fd f803 	bl	800088c <__aeabi_ddiv>
 8003886:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800388a:	e029      	b.n	80038e0 <_dtoa_r+0x3d8>
 800388c:	2502      	movs	r5, #2
 800388e:	e7f2      	b.n	8003876 <_dtoa_r+0x36e>
 8003890:	07f9      	lsls	r1, r7, #31
 8003892:	d508      	bpl.n	80038a6 <_dtoa_r+0x39e>
 8003894:	ec51 0b18 	vmov	r0, r1, d8
 8003898:	e9d6 2300 	ldrd	r2, r3, [r6]
 800389c:	f7fc fecc 	bl	8000638 <__aeabi_dmul>
 80038a0:	ec41 0b18 	vmov	d8, r0, r1
 80038a4:	3501      	adds	r5, #1
 80038a6:	107f      	asrs	r7, r7, #1
 80038a8:	3608      	adds	r6, #8
 80038aa:	e7e5      	b.n	8003878 <_dtoa_r+0x370>
 80038ac:	f000 80a6 	beq.w	80039fc <_dtoa_r+0x4f4>
 80038b0:	f1ca 0600 	rsb	r6, sl, #0
 80038b4:	4ba5      	ldr	r3, [pc, #660]	; (8003b4c <_dtoa_r+0x644>)
 80038b6:	4fa6      	ldr	r7, [pc, #664]	; (8003b50 <_dtoa_r+0x648>)
 80038b8:	f006 020f 	and.w	r2, r6, #15
 80038bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80038c8:	f7fc feb6 	bl	8000638 <__aeabi_dmul>
 80038cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80038d0:	1136      	asrs	r6, r6, #4
 80038d2:	2300      	movs	r3, #0
 80038d4:	2502      	movs	r5, #2
 80038d6:	2e00      	cmp	r6, #0
 80038d8:	f040 8085 	bne.w	80039e6 <_dtoa_r+0x4de>
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1d2      	bne.n	8003886 <_dtoa_r+0x37e>
 80038e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	f000 808c 	beq.w	8003a00 <_dtoa_r+0x4f8>
 80038e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80038ec:	4b99      	ldr	r3, [pc, #612]	; (8003b54 <_dtoa_r+0x64c>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	4630      	mov	r0, r6
 80038f2:	4639      	mov	r1, r7
 80038f4:	f7fd f912 	bl	8000b1c <__aeabi_dcmplt>
 80038f8:	2800      	cmp	r0, #0
 80038fa:	f000 8081 	beq.w	8003a00 <_dtoa_r+0x4f8>
 80038fe:	9b01      	ldr	r3, [sp, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d07d      	beq.n	8003a00 <_dtoa_r+0x4f8>
 8003904:	f1b9 0f00 	cmp.w	r9, #0
 8003908:	dd3c      	ble.n	8003984 <_dtoa_r+0x47c>
 800390a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800390e:	9307      	str	r3, [sp, #28]
 8003910:	2200      	movs	r2, #0
 8003912:	4b91      	ldr	r3, [pc, #580]	; (8003b58 <_dtoa_r+0x650>)
 8003914:	4630      	mov	r0, r6
 8003916:	4639      	mov	r1, r7
 8003918:	f7fc fe8e 	bl	8000638 <__aeabi_dmul>
 800391c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003920:	3501      	adds	r5, #1
 8003922:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8003926:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800392a:	4628      	mov	r0, r5
 800392c:	f7fc fe1a 	bl	8000564 <__aeabi_i2d>
 8003930:	4632      	mov	r2, r6
 8003932:	463b      	mov	r3, r7
 8003934:	f7fc fe80 	bl	8000638 <__aeabi_dmul>
 8003938:	4b88      	ldr	r3, [pc, #544]	; (8003b5c <_dtoa_r+0x654>)
 800393a:	2200      	movs	r2, #0
 800393c:	f7fc fcc6 	bl	80002cc <__adddf3>
 8003940:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8003944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003948:	9303      	str	r3, [sp, #12]
 800394a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800394c:	2b00      	cmp	r3, #0
 800394e:	d15c      	bne.n	8003a0a <_dtoa_r+0x502>
 8003950:	4b83      	ldr	r3, [pc, #524]	; (8003b60 <_dtoa_r+0x658>)
 8003952:	2200      	movs	r2, #0
 8003954:	4630      	mov	r0, r6
 8003956:	4639      	mov	r1, r7
 8003958:	f7fc fcb6 	bl	80002c8 <__aeabi_dsub>
 800395c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003960:	4606      	mov	r6, r0
 8003962:	460f      	mov	r7, r1
 8003964:	f7fd f8f8 	bl	8000b58 <__aeabi_dcmpgt>
 8003968:	2800      	cmp	r0, #0
 800396a:	f040 8296 	bne.w	8003e9a <_dtoa_r+0x992>
 800396e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003972:	4630      	mov	r0, r6
 8003974:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003978:	4639      	mov	r1, r7
 800397a:	f7fd f8cf 	bl	8000b1c <__aeabi_dcmplt>
 800397e:	2800      	cmp	r0, #0
 8003980:	f040 8288 	bne.w	8003e94 <_dtoa_r+0x98c>
 8003984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003988:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800398c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800398e:	2b00      	cmp	r3, #0
 8003990:	f2c0 8158 	blt.w	8003c44 <_dtoa_r+0x73c>
 8003994:	f1ba 0f0e 	cmp.w	sl, #14
 8003998:	f300 8154 	bgt.w	8003c44 <_dtoa_r+0x73c>
 800399c:	4b6b      	ldr	r3, [pc, #428]	; (8003b4c <_dtoa_r+0x644>)
 800399e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80039a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80039a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f280 80e3 	bge.w	8003b74 <_dtoa_r+0x66c>
 80039ae:	9b01      	ldr	r3, [sp, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f300 80df 	bgt.w	8003b74 <_dtoa_r+0x66c>
 80039b6:	f040 826d 	bne.w	8003e94 <_dtoa_r+0x98c>
 80039ba:	4b69      	ldr	r3, [pc, #420]	; (8003b60 <_dtoa_r+0x658>)
 80039bc:	2200      	movs	r2, #0
 80039be:	4640      	mov	r0, r8
 80039c0:	4649      	mov	r1, r9
 80039c2:	f7fc fe39 	bl	8000638 <__aeabi_dmul>
 80039c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80039ca:	f7fd f8bb 	bl	8000b44 <__aeabi_dcmpge>
 80039ce:	9e01      	ldr	r6, [sp, #4]
 80039d0:	4637      	mov	r7, r6
 80039d2:	2800      	cmp	r0, #0
 80039d4:	f040 8243 	bne.w	8003e5e <_dtoa_r+0x956>
 80039d8:	9d00      	ldr	r5, [sp, #0]
 80039da:	2331      	movs	r3, #49	; 0x31
 80039dc:	f805 3b01 	strb.w	r3, [r5], #1
 80039e0:	f10a 0a01 	add.w	sl, sl, #1
 80039e4:	e23f      	b.n	8003e66 <_dtoa_r+0x95e>
 80039e6:	07f2      	lsls	r2, r6, #31
 80039e8:	d505      	bpl.n	80039f6 <_dtoa_r+0x4ee>
 80039ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039ee:	f7fc fe23 	bl	8000638 <__aeabi_dmul>
 80039f2:	3501      	adds	r5, #1
 80039f4:	2301      	movs	r3, #1
 80039f6:	1076      	asrs	r6, r6, #1
 80039f8:	3708      	adds	r7, #8
 80039fa:	e76c      	b.n	80038d6 <_dtoa_r+0x3ce>
 80039fc:	2502      	movs	r5, #2
 80039fe:	e76f      	b.n	80038e0 <_dtoa_r+0x3d8>
 8003a00:	9b01      	ldr	r3, [sp, #4]
 8003a02:	f8cd a01c 	str.w	sl, [sp, #28]
 8003a06:	930c      	str	r3, [sp, #48]	; 0x30
 8003a08:	e78d      	b.n	8003926 <_dtoa_r+0x41e>
 8003a0a:	9900      	ldr	r1, [sp, #0]
 8003a0c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003a0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a10:	4b4e      	ldr	r3, [pc, #312]	; (8003b4c <_dtoa_r+0x644>)
 8003a12:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003a16:	4401      	add	r1, r0
 8003a18:	9102      	str	r1, [sp, #8]
 8003a1a:	9908      	ldr	r1, [sp, #32]
 8003a1c:	eeb0 8a47 	vmov.f32	s16, s14
 8003a20:	eef0 8a67 	vmov.f32	s17, s15
 8003a24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003a2c:	2900      	cmp	r1, #0
 8003a2e:	d045      	beq.n	8003abc <_dtoa_r+0x5b4>
 8003a30:	494c      	ldr	r1, [pc, #304]	; (8003b64 <_dtoa_r+0x65c>)
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fc ff2a 	bl	800088c <__aeabi_ddiv>
 8003a38:	ec53 2b18 	vmov	r2, r3, d8
 8003a3c:	f7fc fc44 	bl	80002c8 <__aeabi_dsub>
 8003a40:	9d00      	ldr	r5, [sp, #0]
 8003a42:	ec41 0b18 	vmov	d8, r0, r1
 8003a46:	4639      	mov	r1, r7
 8003a48:	4630      	mov	r0, r6
 8003a4a:	f7fd f8a5 	bl	8000b98 <__aeabi_d2iz>
 8003a4e:	900c      	str	r0, [sp, #48]	; 0x30
 8003a50:	f7fc fd88 	bl	8000564 <__aeabi_i2d>
 8003a54:	4602      	mov	r2, r0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4630      	mov	r0, r6
 8003a5a:	4639      	mov	r1, r7
 8003a5c:	f7fc fc34 	bl	80002c8 <__aeabi_dsub>
 8003a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a62:	3330      	adds	r3, #48	; 0x30
 8003a64:	f805 3b01 	strb.w	r3, [r5], #1
 8003a68:	ec53 2b18 	vmov	r2, r3, d8
 8003a6c:	4606      	mov	r6, r0
 8003a6e:	460f      	mov	r7, r1
 8003a70:	f7fd f854 	bl	8000b1c <__aeabi_dcmplt>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	d165      	bne.n	8003b44 <_dtoa_r+0x63c>
 8003a78:	4632      	mov	r2, r6
 8003a7a:	463b      	mov	r3, r7
 8003a7c:	4935      	ldr	r1, [pc, #212]	; (8003b54 <_dtoa_r+0x64c>)
 8003a7e:	2000      	movs	r0, #0
 8003a80:	f7fc fc22 	bl	80002c8 <__aeabi_dsub>
 8003a84:	ec53 2b18 	vmov	r2, r3, d8
 8003a88:	f7fd f848 	bl	8000b1c <__aeabi_dcmplt>
 8003a8c:	2800      	cmp	r0, #0
 8003a8e:	f040 80b9 	bne.w	8003c04 <_dtoa_r+0x6fc>
 8003a92:	9b02      	ldr	r3, [sp, #8]
 8003a94:	429d      	cmp	r5, r3
 8003a96:	f43f af75 	beq.w	8003984 <_dtoa_r+0x47c>
 8003a9a:	4b2f      	ldr	r3, [pc, #188]	; (8003b58 <_dtoa_r+0x650>)
 8003a9c:	ec51 0b18 	vmov	r0, r1, d8
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f7fc fdc9 	bl	8000638 <__aeabi_dmul>
 8003aa6:	4b2c      	ldr	r3, [pc, #176]	; (8003b58 <_dtoa_r+0x650>)
 8003aa8:	ec41 0b18 	vmov	d8, r0, r1
 8003aac:	2200      	movs	r2, #0
 8003aae:	4630      	mov	r0, r6
 8003ab0:	4639      	mov	r1, r7
 8003ab2:	f7fc fdc1 	bl	8000638 <__aeabi_dmul>
 8003ab6:	4606      	mov	r6, r0
 8003ab8:	460f      	mov	r7, r1
 8003aba:	e7c4      	b.n	8003a46 <_dtoa_r+0x53e>
 8003abc:	ec51 0b17 	vmov	r0, r1, d7
 8003ac0:	f7fc fdba 	bl	8000638 <__aeabi_dmul>
 8003ac4:	9b02      	ldr	r3, [sp, #8]
 8003ac6:	9d00      	ldr	r5, [sp, #0]
 8003ac8:	930c      	str	r3, [sp, #48]	; 0x30
 8003aca:	ec41 0b18 	vmov	d8, r0, r1
 8003ace:	4639      	mov	r1, r7
 8003ad0:	4630      	mov	r0, r6
 8003ad2:	f7fd f861 	bl	8000b98 <__aeabi_d2iz>
 8003ad6:	9011      	str	r0, [sp, #68]	; 0x44
 8003ad8:	f7fc fd44 	bl	8000564 <__aeabi_i2d>
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	4630      	mov	r0, r6
 8003ae2:	4639      	mov	r1, r7
 8003ae4:	f7fc fbf0 	bl	80002c8 <__aeabi_dsub>
 8003ae8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003aea:	3330      	adds	r3, #48	; 0x30
 8003aec:	f805 3b01 	strb.w	r3, [r5], #1
 8003af0:	9b02      	ldr	r3, [sp, #8]
 8003af2:	429d      	cmp	r5, r3
 8003af4:	4606      	mov	r6, r0
 8003af6:	460f      	mov	r7, r1
 8003af8:	f04f 0200 	mov.w	r2, #0
 8003afc:	d134      	bne.n	8003b68 <_dtoa_r+0x660>
 8003afe:	4b19      	ldr	r3, [pc, #100]	; (8003b64 <_dtoa_r+0x65c>)
 8003b00:	ec51 0b18 	vmov	r0, r1, d8
 8003b04:	f7fc fbe2 	bl	80002cc <__adddf3>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	4639      	mov	r1, r7
 8003b10:	f7fd f822 	bl	8000b58 <__aeabi_dcmpgt>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d175      	bne.n	8003c04 <_dtoa_r+0x6fc>
 8003b18:	ec53 2b18 	vmov	r2, r3, d8
 8003b1c:	4911      	ldr	r1, [pc, #68]	; (8003b64 <_dtoa_r+0x65c>)
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f7fc fbd2 	bl	80002c8 <__aeabi_dsub>
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4630      	mov	r0, r6
 8003b2a:	4639      	mov	r1, r7
 8003b2c:	f7fc fff6 	bl	8000b1c <__aeabi_dcmplt>
 8003b30:	2800      	cmp	r0, #0
 8003b32:	f43f af27 	beq.w	8003984 <_dtoa_r+0x47c>
 8003b36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b38:	1e6b      	subs	r3, r5, #1
 8003b3a:	930c      	str	r3, [sp, #48]	; 0x30
 8003b3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003b40:	2b30      	cmp	r3, #48	; 0x30
 8003b42:	d0f8      	beq.n	8003b36 <_dtoa_r+0x62e>
 8003b44:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003b48:	e04a      	b.n	8003be0 <_dtoa_r+0x6d8>
 8003b4a:	bf00      	nop
 8003b4c:	080055b0 	.word	0x080055b0
 8003b50:	08005588 	.word	0x08005588
 8003b54:	3ff00000 	.word	0x3ff00000
 8003b58:	40240000 	.word	0x40240000
 8003b5c:	401c0000 	.word	0x401c0000
 8003b60:	40140000 	.word	0x40140000
 8003b64:	3fe00000 	.word	0x3fe00000
 8003b68:	4baf      	ldr	r3, [pc, #700]	; (8003e28 <_dtoa_r+0x920>)
 8003b6a:	f7fc fd65 	bl	8000638 <__aeabi_dmul>
 8003b6e:	4606      	mov	r6, r0
 8003b70:	460f      	mov	r7, r1
 8003b72:	e7ac      	b.n	8003ace <_dtoa_r+0x5c6>
 8003b74:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003b78:	9d00      	ldr	r5, [sp, #0]
 8003b7a:	4642      	mov	r2, r8
 8003b7c:	464b      	mov	r3, r9
 8003b7e:	4630      	mov	r0, r6
 8003b80:	4639      	mov	r1, r7
 8003b82:	f7fc fe83 	bl	800088c <__aeabi_ddiv>
 8003b86:	f7fd f807 	bl	8000b98 <__aeabi_d2iz>
 8003b8a:	9002      	str	r0, [sp, #8]
 8003b8c:	f7fc fcea 	bl	8000564 <__aeabi_i2d>
 8003b90:	4642      	mov	r2, r8
 8003b92:	464b      	mov	r3, r9
 8003b94:	f7fc fd50 	bl	8000638 <__aeabi_dmul>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4630      	mov	r0, r6
 8003b9e:	4639      	mov	r1, r7
 8003ba0:	f7fc fb92 	bl	80002c8 <__aeabi_dsub>
 8003ba4:	9e02      	ldr	r6, [sp, #8]
 8003ba6:	9f01      	ldr	r7, [sp, #4]
 8003ba8:	3630      	adds	r6, #48	; 0x30
 8003baa:	f805 6b01 	strb.w	r6, [r5], #1
 8003bae:	9e00      	ldr	r6, [sp, #0]
 8003bb0:	1bae      	subs	r6, r5, r6
 8003bb2:	42b7      	cmp	r7, r6
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	d137      	bne.n	8003c2a <_dtoa_r+0x722>
 8003bba:	f7fc fb87 	bl	80002cc <__adddf3>
 8003bbe:	4642      	mov	r2, r8
 8003bc0:	464b      	mov	r3, r9
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	460f      	mov	r7, r1
 8003bc6:	f7fc ffc7 	bl	8000b58 <__aeabi_dcmpgt>
 8003bca:	b9c8      	cbnz	r0, 8003c00 <_dtoa_r+0x6f8>
 8003bcc:	4642      	mov	r2, r8
 8003bce:	464b      	mov	r3, r9
 8003bd0:	4630      	mov	r0, r6
 8003bd2:	4639      	mov	r1, r7
 8003bd4:	f7fc ff98 	bl	8000b08 <__aeabi_dcmpeq>
 8003bd8:	b110      	cbz	r0, 8003be0 <_dtoa_r+0x6d8>
 8003bda:	9b02      	ldr	r3, [sp, #8]
 8003bdc:	07d9      	lsls	r1, r3, #31
 8003bde:	d40f      	bmi.n	8003c00 <_dtoa_r+0x6f8>
 8003be0:	4620      	mov	r0, r4
 8003be2:	4659      	mov	r1, fp
 8003be4:	f000 fcfe 	bl	80045e4 <_Bfree>
 8003be8:	2300      	movs	r3, #0
 8003bea:	702b      	strb	r3, [r5, #0]
 8003bec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003bee:	f10a 0001 	add.w	r0, sl, #1
 8003bf2:	6018      	str	r0, [r3, #0]
 8003bf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f43f acd8 	beq.w	80035ac <_dtoa_r+0xa4>
 8003bfc:	601d      	str	r5, [r3, #0]
 8003bfe:	e4d5      	b.n	80035ac <_dtoa_r+0xa4>
 8003c00:	f8cd a01c 	str.w	sl, [sp, #28]
 8003c04:	462b      	mov	r3, r5
 8003c06:	461d      	mov	r5, r3
 8003c08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003c0c:	2a39      	cmp	r2, #57	; 0x39
 8003c0e:	d108      	bne.n	8003c22 <_dtoa_r+0x71a>
 8003c10:	9a00      	ldr	r2, [sp, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d1f7      	bne.n	8003c06 <_dtoa_r+0x6fe>
 8003c16:	9a07      	ldr	r2, [sp, #28]
 8003c18:	9900      	ldr	r1, [sp, #0]
 8003c1a:	3201      	adds	r2, #1
 8003c1c:	9207      	str	r2, [sp, #28]
 8003c1e:	2230      	movs	r2, #48	; 0x30
 8003c20:	700a      	strb	r2, [r1, #0]
 8003c22:	781a      	ldrb	r2, [r3, #0]
 8003c24:	3201      	adds	r2, #1
 8003c26:	701a      	strb	r2, [r3, #0]
 8003c28:	e78c      	b.n	8003b44 <_dtoa_r+0x63c>
 8003c2a:	4b7f      	ldr	r3, [pc, #508]	; (8003e28 <_dtoa_r+0x920>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f7fc fd03 	bl	8000638 <__aeabi_dmul>
 8003c32:	2200      	movs	r2, #0
 8003c34:	2300      	movs	r3, #0
 8003c36:	4606      	mov	r6, r0
 8003c38:	460f      	mov	r7, r1
 8003c3a:	f7fc ff65 	bl	8000b08 <__aeabi_dcmpeq>
 8003c3e:	2800      	cmp	r0, #0
 8003c40:	d09b      	beq.n	8003b7a <_dtoa_r+0x672>
 8003c42:	e7cd      	b.n	8003be0 <_dtoa_r+0x6d8>
 8003c44:	9a08      	ldr	r2, [sp, #32]
 8003c46:	2a00      	cmp	r2, #0
 8003c48:	f000 80c4 	beq.w	8003dd4 <_dtoa_r+0x8cc>
 8003c4c:	9a05      	ldr	r2, [sp, #20]
 8003c4e:	2a01      	cmp	r2, #1
 8003c50:	f300 80a8 	bgt.w	8003da4 <_dtoa_r+0x89c>
 8003c54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003c56:	2a00      	cmp	r2, #0
 8003c58:	f000 80a0 	beq.w	8003d9c <_dtoa_r+0x894>
 8003c5c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003c60:	9e06      	ldr	r6, [sp, #24]
 8003c62:	4645      	mov	r5, r8
 8003c64:	9a04      	ldr	r2, [sp, #16]
 8003c66:	2101      	movs	r1, #1
 8003c68:	441a      	add	r2, r3
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	4498      	add	r8, r3
 8003c6e:	9204      	str	r2, [sp, #16]
 8003c70:	f000 fd74 	bl	800475c <__i2b>
 8003c74:	4607      	mov	r7, r0
 8003c76:	2d00      	cmp	r5, #0
 8003c78:	dd0b      	ble.n	8003c92 <_dtoa_r+0x78a>
 8003c7a:	9b04      	ldr	r3, [sp, #16]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	dd08      	ble.n	8003c92 <_dtoa_r+0x78a>
 8003c80:	42ab      	cmp	r3, r5
 8003c82:	9a04      	ldr	r2, [sp, #16]
 8003c84:	bfa8      	it	ge
 8003c86:	462b      	movge	r3, r5
 8003c88:	eba8 0803 	sub.w	r8, r8, r3
 8003c8c:	1aed      	subs	r5, r5, r3
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	9304      	str	r3, [sp, #16]
 8003c92:	9b06      	ldr	r3, [sp, #24]
 8003c94:	b1fb      	cbz	r3, 8003cd6 <_dtoa_r+0x7ce>
 8003c96:	9b08      	ldr	r3, [sp, #32]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 809f 	beq.w	8003ddc <_dtoa_r+0x8d4>
 8003c9e:	2e00      	cmp	r6, #0
 8003ca0:	dd11      	ble.n	8003cc6 <_dtoa_r+0x7be>
 8003ca2:	4639      	mov	r1, r7
 8003ca4:	4632      	mov	r2, r6
 8003ca6:	4620      	mov	r0, r4
 8003ca8:	f000 fe14 	bl	80048d4 <__pow5mult>
 8003cac:	465a      	mov	r2, fp
 8003cae:	4601      	mov	r1, r0
 8003cb0:	4607      	mov	r7, r0
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f000 fd68 	bl	8004788 <__multiply>
 8003cb8:	4659      	mov	r1, fp
 8003cba:	9007      	str	r0, [sp, #28]
 8003cbc:	4620      	mov	r0, r4
 8003cbe:	f000 fc91 	bl	80045e4 <_Bfree>
 8003cc2:	9b07      	ldr	r3, [sp, #28]
 8003cc4:	469b      	mov	fp, r3
 8003cc6:	9b06      	ldr	r3, [sp, #24]
 8003cc8:	1b9a      	subs	r2, r3, r6
 8003cca:	d004      	beq.n	8003cd6 <_dtoa_r+0x7ce>
 8003ccc:	4659      	mov	r1, fp
 8003cce:	4620      	mov	r0, r4
 8003cd0:	f000 fe00 	bl	80048d4 <__pow5mult>
 8003cd4:	4683      	mov	fp, r0
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f000 fd3f 	bl	800475c <__i2b>
 8003cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	4606      	mov	r6, r0
 8003ce4:	dd7c      	ble.n	8003de0 <_dtoa_r+0x8d8>
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4601      	mov	r1, r0
 8003cea:	4620      	mov	r0, r4
 8003cec:	f000 fdf2 	bl	80048d4 <__pow5mult>
 8003cf0:	9b05      	ldr	r3, [sp, #20]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	4606      	mov	r6, r0
 8003cf6:	dd76      	ble.n	8003de6 <_dtoa_r+0x8de>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9306      	str	r3, [sp, #24]
 8003cfc:	6933      	ldr	r3, [r6, #16]
 8003cfe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003d02:	6918      	ldr	r0, [r3, #16]
 8003d04:	f000 fcda 	bl	80046bc <__hi0bits>
 8003d08:	f1c0 0020 	rsb	r0, r0, #32
 8003d0c:	9b04      	ldr	r3, [sp, #16]
 8003d0e:	4418      	add	r0, r3
 8003d10:	f010 001f 	ands.w	r0, r0, #31
 8003d14:	f000 8086 	beq.w	8003e24 <_dtoa_r+0x91c>
 8003d18:	f1c0 0320 	rsb	r3, r0, #32
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	dd7f      	ble.n	8003e20 <_dtoa_r+0x918>
 8003d20:	f1c0 001c 	rsb	r0, r0, #28
 8003d24:	9b04      	ldr	r3, [sp, #16]
 8003d26:	4403      	add	r3, r0
 8003d28:	4480      	add	r8, r0
 8003d2a:	4405      	add	r5, r0
 8003d2c:	9304      	str	r3, [sp, #16]
 8003d2e:	f1b8 0f00 	cmp.w	r8, #0
 8003d32:	dd05      	ble.n	8003d40 <_dtoa_r+0x838>
 8003d34:	4659      	mov	r1, fp
 8003d36:	4642      	mov	r2, r8
 8003d38:	4620      	mov	r0, r4
 8003d3a:	f000 fe25 	bl	8004988 <__lshift>
 8003d3e:	4683      	mov	fp, r0
 8003d40:	9b04      	ldr	r3, [sp, #16]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	dd05      	ble.n	8003d52 <_dtoa_r+0x84a>
 8003d46:	4631      	mov	r1, r6
 8003d48:	461a      	mov	r2, r3
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	f000 fe1c 	bl	8004988 <__lshift>
 8003d50:	4606      	mov	r6, r0
 8003d52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d069      	beq.n	8003e2c <_dtoa_r+0x924>
 8003d58:	4631      	mov	r1, r6
 8003d5a:	4658      	mov	r0, fp
 8003d5c:	f000 fe80 	bl	8004a60 <__mcmp>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	da63      	bge.n	8003e2c <_dtoa_r+0x924>
 8003d64:	2300      	movs	r3, #0
 8003d66:	4659      	mov	r1, fp
 8003d68:	220a      	movs	r2, #10
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	f000 fc5c 	bl	8004628 <__multadd>
 8003d70:	9b08      	ldr	r3, [sp, #32]
 8003d72:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003d76:	4683      	mov	fp, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 818f 	beq.w	800409c <_dtoa_r+0xb94>
 8003d7e:	4639      	mov	r1, r7
 8003d80:	2300      	movs	r3, #0
 8003d82:	220a      	movs	r2, #10
 8003d84:	4620      	mov	r0, r4
 8003d86:	f000 fc4f 	bl	8004628 <__multadd>
 8003d8a:	f1b9 0f00 	cmp.w	r9, #0
 8003d8e:	4607      	mov	r7, r0
 8003d90:	f300 808e 	bgt.w	8003eb0 <_dtoa_r+0x9a8>
 8003d94:	9b05      	ldr	r3, [sp, #20]
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	dc50      	bgt.n	8003e3c <_dtoa_r+0x934>
 8003d9a:	e089      	b.n	8003eb0 <_dtoa_r+0x9a8>
 8003d9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003d9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003da2:	e75d      	b.n	8003c60 <_dtoa_r+0x758>
 8003da4:	9b01      	ldr	r3, [sp, #4]
 8003da6:	1e5e      	subs	r6, r3, #1
 8003da8:	9b06      	ldr	r3, [sp, #24]
 8003daa:	42b3      	cmp	r3, r6
 8003dac:	bfbf      	itttt	lt
 8003dae:	9b06      	ldrlt	r3, [sp, #24]
 8003db0:	9606      	strlt	r6, [sp, #24]
 8003db2:	1af2      	sublt	r2, r6, r3
 8003db4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8003db6:	bfb6      	itet	lt
 8003db8:	189b      	addlt	r3, r3, r2
 8003dba:	1b9e      	subge	r6, r3, r6
 8003dbc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8003dbe:	9b01      	ldr	r3, [sp, #4]
 8003dc0:	bfb8      	it	lt
 8003dc2:	2600      	movlt	r6, #0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bfb5      	itete	lt
 8003dc8:	eba8 0503 	sublt.w	r5, r8, r3
 8003dcc:	9b01      	ldrge	r3, [sp, #4]
 8003dce:	2300      	movlt	r3, #0
 8003dd0:	4645      	movge	r5, r8
 8003dd2:	e747      	b.n	8003c64 <_dtoa_r+0x75c>
 8003dd4:	9e06      	ldr	r6, [sp, #24]
 8003dd6:	9f08      	ldr	r7, [sp, #32]
 8003dd8:	4645      	mov	r5, r8
 8003dda:	e74c      	b.n	8003c76 <_dtoa_r+0x76e>
 8003ddc:	9a06      	ldr	r2, [sp, #24]
 8003dde:	e775      	b.n	8003ccc <_dtoa_r+0x7c4>
 8003de0:	9b05      	ldr	r3, [sp, #20]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	dc18      	bgt.n	8003e18 <_dtoa_r+0x910>
 8003de6:	9b02      	ldr	r3, [sp, #8]
 8003de8:	b9b3      	cbnz	r3, 8003e18 <_dtoa_r+0x910>
 8003dea:	9b03      	ldr	r3, [sp, #12]
 8003dec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003df0:	b9a3      	cbnz	r3, 8003e1c <_dtoa_r+0x914>
 8003df2:	9b03      	ldr	r3, [sp, #12]
 8003df4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003df8:	0d1b      	lsrs	r3, r3, #20
 8003dfa:	051b      	lsls	r3, r3, #20
 8003dfc:	b12b      	cbz	r3, 8003e0a <_dtoa_r+0x902>
 8003dfe:	9b04      	ldr	r3, [sp, #16]
 8003e00:	3301      	adds	r3, #1
 8003e02:	9304      	str	r3, [sp, #16]
 8003e04:	f108 0801 	add.w	r8, r8, #1
 8003e08:	2301      	movs	r3, #1
 8003e0a:	9306      	str	r3, [sp, #24]
 8003e0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f47f af74 	bne.w	8003cfc <_dtoa_r+0x7f4>
 8003e14:	2001      	movs	r0, #1
 8003e16:	e779      	b.n	8003d0c <_dtoa_r+0x804>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e7f6      	b.n	8003e0a <_dtoa_r+0x902>
 8003e1c:	9b02      	ldr	r3, [sp, #8]
 8003e1e:	e7f4      	b.n	8003e0a <_dtoa_r+0x902>
 8003e20:	d085      	beq.n	8003d2e <_dtoa_r+0x826>
 8003e22:	4618      	mov	r0, r3
 8003e24:	301c      	adds	r0, #28
 8003e26:	e77d      	b.n	8003d24 <_dtoa_r+0x81c>
 8003e28:	40240000 	.word	0x40240000
 8003e2c:	9b01      	ldr	r3, [sp, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	dc38      	bgt.n	8003ea4 <_dtoa_r+0x99c>
 8003e32:	9b05      	ldr	r3, [sp, #20]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	dd35      	ble.n	8003ea4 <_dtoa_r+0x99c>
 8003e38:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003e3c:	f1b9 0f00 	cmp.w	r9, #0
 8003e40:	d10d      	bne.n	8003e5e <_dtoa_r+0x956>
 8003e42:	4631      	mov	r1, r6
 8003e44:	464b      	mov	r3, r9
 8003e46:	2205      	movs	r2, #5
 8003e48:	4620      	mov	r0, r4
 8003e4a:	f000 fbed 	bl	8004628 <__multadd>
 8003e4e:	4601      	mov	r1, r0
 8003e50:	4606      	mov	r6, r0
 8003e52:	4658      	mov	r0, fp
 8003e54:	f000 fe04 	bl	8004a60 <__mcmp>
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	f73f adbd 	bgt.w	80039d8 <_dtoa_r+0x4d0>
 8003e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e60:	9d00      	ldr	r5, [sp, #0]
 8003e62:	ea6f 0a03 	mvn.w	sl, r3
 8003e66:	f04f 0800 	mov.w	r8, #0
 8003e6a:	4631      	mov	r1, r6
 8003e6c:	4620      	mov	r0, r4
 8003e6e:	f000 fbb9 	bl	80045e4 <_Bfree>
 8003e72:	2f00      	cmp	r7, #0
 8003e74:	f43f aeb4 	beq.w	8003be0 <_dtoa_r+0x6d8>
 8003e78:	f1b8 0f00 	cmp.w	r8, #0
 8003e7c:	d005      	beq.n	8003e8a <_dtoa_r+0x982>
 8003e7e:	45b8      	cmp	r8, r7
 8003e80:	d003      	beq.n	8003e8a <_dtoa_r+0x982>
 8003e82:	4641      	mov	r1, r8
 8003e84:	4620      	mov	r0, r4
 8003e86:	f000 fbad 	bl	80045e4 <_Bfree>
 8003e8a:	4639      	mov	r1, r7
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f000 fba9 	bl	80045e4 <_Bfree>
 8003e92:	e6a5      	b.n	8003be0 <_dtoa_r+0x6d8>
 8003e94:	2600      	movs	r6, #0
 8003e96:	4637      	mov	r7, r6
 8003e98:	e7e1      	b.n	8003e5e <_dtoa_r+0x956>
 8003e9a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003e9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003ea0:	4637      	mov	r7, r6
 8003ea2:	e599      	b.n	80039d8 <_dtoa_r+0x4d0>
 8003ea4:	9b08      	ldr	r3, [sp, #32]
 8003ea6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f000 80fd 	beq.w	80040aa <_dtoa_r+0xba2>
 8003eb0:	2d00      	cmp	r5, #0
 8003eb2:	dd05      	ble.n	8003ec0 <_dtoa_r+0x9b8>
 8003eb4:	4639      	mov	r1, r7
 8003eb6:	462a      	mov	r2, r5
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f000 fd65 	bl	8004988 <__lshift>
 8003ebe:	4607      	mov	r7, r0
 8003ec0:	9b06      	ldr	r3, [sp, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d05c      	beq.n	8003f80 <_dtoa_r+0xa78>
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	4620      	mov	r0, r4
 8003eca:	f000 fb4b 	bl	8004564 <_Balloc>
 8003ece:	4605      	mov	r5, r0
 8003ed0:	b928      	cbnz	r0, 8003ede <_dtoa_r+0x9d6>
 8003ed2:	4b80      	ldr	r3, [pc, #512]	; (80040d4 <_dtoa_r+0xbcc>)
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003eda:	f7ff bb2e 	b.w	800353a <_dtoa_r+0x32>
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	3202      	adds	r2, #2
 8003ee2:	0092      	lsls	r2, r2, #2
 8003ee4:	f107 010c 	add.w	r1, r7, #12
 8003ee8:	300c      	adds	r0, #12
 8003eea:	f7fe fbcb 	bl	8002684 <memcpy>
 8003eee:	2201      	movs	r2, #1
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	4620      	mov	r0, r4
 8003ef4:	f000 fd48 	bl	8004988 <__lshift>
 8003ef8:	9b00      	ldr	r3, [sp, #0]
 8003efa:	3301      	adds	r3, #1
 8003efc:	9301      	str	r3, [sp, #4]
 8003efe:	9b00      	ldr	r3, [sp, #0]
 8003f00:	444b      	add	r3, r9
 8003f02:	9307      	str	r3, [sp, #28]
 8003f04:	9b02      	ldr	r3, [sp, #8]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	46b8      	mov	r8, r7
 8003f0c:	9306      	str	r3, [sp, #24]
 8003f0e:	4607      	mov	r7, r0
 8003f10:	9b01      	ldr	r3, [sp, #4]
 8003f12:	4631      	mov	r1, r6
 8003f14:	3b01      	subs	r3, #1
 8003f16:	4658      	mov	r0, fp
 8003f18:	9302      	str	r3, [sp, #8]
 8003f1a:	f7ff fa69 	bl	80033f0 <quorem>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	3330      	adds	r3, #48	; 0x30
 8003f22:	9004      	str	r0, [sp, #16]
 8003f24:	4641      	mov	r1, r8
 8003f26:	4658      	mov	r0, fp
 8003f28:	9308      	str	r3, [sp, #32]
 8003f2a:	f000 fd99 	bl	8004a60 <__mcmp>
 8003f2e:	463a      	mov	r2, r7
 8003f30:	4681      	mov	r9, r0
 8003f32:	4631      	mov	r1, r6
 8003f34:	4620      	mov	r0, r4
 8003f36:	f000 fdaf 	bl	8004a98 <__mdiff>
 8003f3a:	68c2      	ldr	r2, [r0, #12]
 8003f3c:	9b08      	ldr	r3, [sp, #32]
 8003f3e:	4605      	mov	r5, r0
 8003f40:	bb02      	cbnz	r2, 8003f84 <_dtoa_r+0xa7c>
 8003f42:	4601      	mov	r1, r0
 8003f44:	4658      	mov	r0, fp
 8003f46:	f000 fd8b 	bl	8004a60 <__mcmp>
 8003f4a:	9b08      	ldr	r3, [sp, #32]
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	4629      	mov	r1, r5
 8003f50:	4620      	mov	r0, r4
 8003f52:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8003f56:	f000 fb45 	bl	80045e4 <_Bfree>
 8003f5a:	9b05      	ldr	r3, [sp, #20]
 8003f5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f5e:	9d01      	ldr	r5, [sp, #4]
 8003f60:	ea43 0102 	orr.w	r1, r3, r2
 8003f64:	9b06      	ldr	r3, [sp, #24]
 8003f66:	430b      	orrs	r3, r1
 8003f68:	9b08      	ldr	r3, [sp, #32]
 8003f6a:	d10d      	bne.n	8003f88 <_dtoa_r+0xa80>
 8003f6c:	2b39      	cmp	r3, #57	; 0x39
 8003f6e:	d029      	beq.n	8003fc4 <_dtoa_r+0xabc>
 8003f70:	f1b9 0f00 	cmp.w	r9, #0
 8003f74:	dd01      	ble.n	8003f7a <_dtoa_r+0xa72>
 8003f76:	9b04      	ldr	r3, [sp, #16]
 8003f78:	3331      	adds	r3, #49	; 0x31
 8003f7a:	9a02      	ldr	r2, [sp, #8]
 8003f7c:	7013      	strb	r3, [r2, #0]
 8003f7e:	e774      	b.n	8003e6a <_dtoa_r+0x962>
 8003f80:	4638      	mov	r0, r7
 8003f82:	e7b9      	b.n	8003ef8 <_dtoa_r+0x9f0>
 8003f84:	2201      	movs	r2, #1
 8003f86:	e7e2      	b.n	8003f4e <_dtoa_r+0xa46>
 8003f88:	f1b9 0f00 	cmp.w	r9, #0
 8003f8c:	db06      	blt.n	8003f9c <_dtoa_r+0xa94>
 8003f8e:	9905      	ldr	r1, [sp, #20]
 8003f90:	ea41 0909 	orr.w	r9, r1, r9
 8003f94:	9906      	ldr	r1, [sp, #24]
 8003f96:	ea59 0101 	orrs.w	r1, r9, r1
 8003f9a:	d120      	bne.n	8003fde <_dtoa_r+0xad6>
 8003f9c:	2a00      	cmp	r2, #0
 8003f9e:	ddec      	ble.n	8003f7a <_dtoa_r+0xa72>
 8003fa0:	4659      	mov	r1, fp
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	4620      	mov	r0, r4
 8003fa6:	9301      	str	r3, [sp, #4]
 8003fa8:	f000 fcee 	bl	8004988 <__lshift>
 8003fac:	4631      	mov	r1, r6
 8003fae:	4683      	mov	fp, r0
 8003fb0:	f000 fd56 	bl	8004a60 <__mcmp>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	9b01      	ldr	r3, [sp, #4]
 8003fb8:	dc02      	bgt.n	8003fc0 <_dtoa_r+0xab8>
 8003fba:	d1de      	bne.n	8003f7a <_dtoa_r+0xa72>
 8003fbc:	07da      	lsls	r2, r3, #31
 8003fbe:	d5dc      	bpl.n	8003f7a <_dtoa_r+0xa72>
 8003fc0:	2b39      	cmp	r3, #57	; 0x39
 8003fc2:	d1d8      	bne.n	8003f76 <_dtoa_r+0xa6e>
 8003fc4:	9a02      	ldr	r2, [sp, #8]
 8003fc6:	2339      	movs	r3, #57	; 0x39
 8003fc8:	7013      	strb	r3, [r2, #0]
 8003fca:	462b      	mov	r3, r5
 8003fcc:	461d      	mov	r5, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003fd4:	2a39      	cmp	r2, #57	; 0x39
 8003fd6:	d050      	beq.n	800407a <_dtoa_r+0xb72>
 8003fd8:	3201      	adds	r2, #1
 8003fda:	701a      	strb	r2, [r3, #0]
 8003fdc:	e745      	b.n	8003e6a <_dtoa_r+0x962>
 8003fde:	2a00      	cmp	r2, #0
 8003fe0:	dd03      	ble.n	8003fea <_dtoa_r+0xae2>
 8003fe2:	2b39      	cmp	r3, #57	; 0x39
 8003fe4:	d0ee      	beq.n	8003fc4 <_dtoa_r+0xabc>
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	e7c7      	b.n	8003f7a <_dtoa_r+0xa72>
 8003fea:	9a01      	ldr	r2, [sp, #4]
 8003fec:	9907      	ldr	r1, [sp, #28]
 8003fee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003ff2:	428a      	cmp	r2, r1
 8003ff4:	d02a      	beq.n	800404c <_dtoa_r+0xb44>
 8003ff6:	4659      	mov	r1, fp
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	220a      	movs	r2, #10
 8003ffc:	4620      	mov	r0, r4
 8003ffe:	f000 fb13 	bl	8004628 <__multadd>
 8004002:	45b8      	cmp	r8, r7
 8004004:	4683      	mov	fp, r0
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	f04f 020a 	mov.w	r2, #10
 800400e:	4641      	mov	r1, r8
 8004010:	4620      	mov	r0, r4
 8004012:	d107      	bne.n	8004024 <_dtoa_r+0xb1c>
 8004014:	f000 fb08 	bl	8004628 <__multadd>
 8004018:	4680      	mov	r8, r0
 800401a:	4607      	mov	r7, r0
 800401c:	9b01      	ldr	r3, [sp, #4]
 800401e:	3301      	adds	r3, #1
 8004020:	9301      	str	r3, [sp, #4]
 8004022:	e775      	b.n	8003f10 <_dtoa_r+0xa08>
 8004024:	f000 fb00 	bl	8004628 <__multadd>
 8004028:	4639      	mov	r1, r7
 800402a:	4680      	mov	r8, r0
 800402c:	2300      	movs	r3, #0
 800402e:	220a      	movs	r2, #10
 8004030:	4620      	mov	r0, r4
 8004032:	f000 faf9 	bl	8004628 <__multadd>
 8004036:	4607      	mov	r7, r0
 8004038:	e7f0      	b.n	800401c <_dtoa_r+0xb14>
 800403a:	f1b9 0f00 	cmp.w	r9, #0
 800403e:	9a00      	ldr	r2, [sp, #0]
 8004040:	bfcc      	ite	gt
 8004042:	464d      	movgt	r5, r9
 8004044:	2501      	movle	r5, #1
 8004046:	4415      	add	r5, r2
 8004048:	f04f 0800 	mov.w	r8, #0
 800404c:	4659      	mov	r1, fp
 800404e:	2201      	movs	r2, #1
 8004050:	4620      	mov	r0, r4
 8004052:	9301      	str	r3, [sp, #4]
 8004054:	f000 fc98 	bl	8004988 <__lshift>
 8004058:	4631      	mov	r1, r6
 800405a:	4683      	mov	fp, r0
 800405c:	f000 fd00 	bl	8004a60 <__mcmp>
 8004060:	2800      	cmp	r0, #0
 8004062:	dcb2      	bgt.n	8003fca <_dtoa_r+0xac2>
 8004064:	d102      	bne.n	800406c <_dtoa_r+0xb64>
 8004066:	9b01      	ldr	r3, [sp, #4]
 8004068:	07db      	lsls	r3, r3, #31
 800406a:	d4ae      	bmi.n	8003fca <_dtoa_r+0xac2>
 800406c:	462b      	mov	r3, r5
 800406e:	461d      	mov	r5, r3
 8004070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004074:	2a30      	cmp	r2, #48	; 0x30
 8004076:	d0fa      	beq.n	800406e <_dtoa_r+0xb66>
 8004078:	e6f7      	b.n	8003e6a <_dtoa_r+0x962>
 800407a:	9a00      	ldr	r2, [sp, #0]
 800407c:	429a      	cmp	r2, r3
 800407e:	d1a5      	bne.n	8003fcc <_dtoa_r+0xac4>
 8004080:	f10a 0a01 	add.w	sl, sl, #1
 8004084:	2331      	movs	r3, #49	; 0x31
 8004086:	e779      	b.n	8003f7c <_dtoa_r+0xa74>
 8004088:	4b13      	ldr	r3, [pc, #76]	; (80040d8 <_dtoa_r+0xbd0>)
 800408a:	f7ff baaf 	b.w	80035ec <_dtoa_r+0xe4>
 800408e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004090:	2b00      	cmp	r3, #0
 8004092:	f47f aa86 	bne.w	80035a2 <_dtoa_r+0x9a>
 8004096:	4b11      	ldr	r3, [pc, #68]	; (80040dc <_dtoa_r+0xbd4>)
 8004098:	f7ff baa8 	b.w	80035ec <_dtoa_r+0xe4>
 800409c:	f1b9 0f00 	cmp.w	r9, #0
 80040a0:	dc03      	bgt.n	80040aa <_dtoa_r+0xba2>
 80040a2:	9b05      	ldr	r3, [sp, #20]
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	f73f aec9 	bgt.w	8003e3c <_dtoa_r+0x934>
 80040aa:	9d00      	ldr	r5, [sp, #0]
 80040ac:	4631      	mov	r1, r6
 80040ae:	4658      	mov	r0, fp
 80040b0:	f7ff f99e 	bl	80033f0 <quorem>
 80040b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80040b8:	f805 3b01 	strb.w	r3, [r5], #1
 80040bc:	9a00      	ldr	r2, [sp, #0]
 80040be:	1aaa      	subs	r2, r5, r2
 80040c0:	4591      	cmp	r9, r2
 80040c2:	ddba      	ble.n	800403a <_dtoa_r+0xb32>
 80040c4:	4659      	mov	r1, fp
 80040c6:	2300      	movs	r3, #0
 80040c8:	220a      	movs	r2, #10
 80040ca:	4620      	mov	r0, r4
 80040cc:	f000 faac 	bl	8004628 <__multadd>
 80040d0:	4683      	mov	fp, r0
 80040d2:	e7eb      	b.n	80040ac <_dtoa_r+0xba4>
 80040d4:	080054b7 	.word	0x080054b7
 80040d8:	080053d4 	.word	0x080053d4
 80040dc:	08005434 	.word	0x08005434

080040e0 <__sflush_r>:
 80040e0:	898a      	ldrh	r2, [r1, #12]
 80040e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040e6:	4605      	mov	r5, r0
 80040e8:	0710      	lsls	r0, r2, #28
 80040ea:	460c      	mov	r4, r1
 80040ec:	d458      	bmi.n	80041a0 <__sflush_r+0xc0>
 80040ee:	684b      	ldr	r3, [r1, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	dc05      	bgt.n	8004100 <__sflush_r+0x20>
 80040f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	dc02      	bgt.n	8004100 <__sflush_r+0x20>
 80040fa:	2000      	movs	r0, #0
 80040fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004100:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004102:	2e00      	cmp	r6, #0
 8004104:	d0f9      	beq.n	80040fa <__sflush_r+0x1a>
 8004106:	2300      	movs	r3, #0
 8004108:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800410c:	682f      	ldr	r7, [r5, #0]
 800410e:	602b      	str	r3, [r5, #0]
 8004110:	d032      	beq.n	8004178 <__sflush_r+0x98>
 8004112:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004114:	89a3      	ldrh	r3, [r4, #12]
 8004116:	075a      	lsls	r2, r3, #29
 8004118:	d505      	bpl.n	8004126 <__sflush_r+0x46>
 800411a:	6863      	ldr	r3, [r4, #4]
 800411c:	1ac0      	subs	r0, r0, r3
 800411e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004120:	b10b      	cbz	r3, 8004126 <__sflush_r+0x46>
 8004122:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004124:	1ac0      	subs	r0, r0, r3
 8004126:	2300      	movs	r3, #0
 8004128:	4602      	mov	r2, r0
 800412a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800412c:	6a21      	ldr	r1, [r4, #32]
 800412e:	4628      	mov	r0, r5
 8004130:	47b0      	blx	r6
 8004132:	1c43      	adds	r3, r0, #1
 8004134:	89a3      	ldrh	r3, [r4, #12]
 8004136:	d106      	bne.n	8004146 <__sflush_r+0x66>
 8004138:	6829      	ldr	r1, [r5, #0]
 800413a:	291d      	cmp	r1, #29
 800413c:	d82c      	bhi.n	8004198 <__sflush_r+0xb8>
 800413e:	4a2a      	ldr	r2, [pc, #168]	; (80041e8 <__sflush_r+0x108>)
 8004140:	40ca      	lsrs	r2, r1
 8004142:	07d6      	lsls	r6, r2, #31
 8004144:	d528      	bpl.n	8004198 <__sflush_r+0xb8>
 8004146:	2200      	movs	r2, #0
 8004148:	6062      	str	r2, [r4, #4]
 800414a:	04d9      	lsls	r1, r3, #19
 800414c:	6922      	ldr	r2, [r4, #16]
 800414e:	6022      	str	r2, [r4, #0]
 8004150:	d504      	bpl.n	800415c <__sflush_r+0x7c>
 8004152:	1c42      	adds	r2, r0, #1
 8004154:	d101      	bne.n	800415a <__sflush_r+0x7a>
 8004156:	682b      	ldr	r3, [r5, #0]
 8004158:	b903      	cbnz	r3, 800415c <__sflush_r+0x7c>
 800415a:	6560      	str	r0, [r4, #84]	; 0x54
 800415c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800415e:	602f      	str	r7, [r5, #0]
 8004160:	2900      	cmp	r1, #0
 8004162:	d0ca      	beq.n	80040fa <__sflush_r+0x1a>
 8004164:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004168:	4299      	cmp	r1, r3
 800416a:	d002      	beq.n	8004172 <__sflush_r+0x92>
 800416c:	4628      	mov	r0, r5
 800416e:	f7fe faaf 	bl	80026d0 <_free_r>
 8004172:	2000      	movs	r0, #0
 8004174:	6360      	str	r0, [r4, #52]	; 0x34
 8004176:	e7c1      	b.n	80040fc <__sflush_r+0x1c>
 8004178:	6a21      	ldr	r1, [r4, #32]
 800417a:	2301      	movs	r3, #1
 800417c:	4628      	mov	r0, r5
 800417e:	47b0      	blx	r6
 8004180:	1c41      	adds	r1, r0, #1
 8004182:	d1c7      	bne.n	8004114 <__sflush_r+0x34>
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0c4      	beq.n	8004114 <__sflush_r+0x34>
 800418a:	2b1d      	cmp	r3, #29
 800418c:	d001      	beq.n	8004192 <__sflush_r+0xb2>
 800418e:	2b16      	cmp	r3, #22
 8004190:	d101      	bne.n	8004196 <__sflush_r+0xb6>
 8004192:	602f      	str	r7, [r5, #0]
 8004194:	e7b1      	b.n	80040fa <__sflush_r+0x1a>
 8004196:	89a3      	ldrh	r3, [r4, #12]
 8004198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800419c:	81a3      	strh	r3, [r4, #12]
 800419e:	e7ad      	b.n	80040fc <__sflush_r+0x1c>
 80041a0:	690f      	ldr	r7, [r1, #16]
 80041a2:	2f00      	cmp	r7, #0
 80041a4:	d0a9      	beq.n	80040fa <__sflush_r+0x1a>
 80041a6:	0793      	lsls	r3, r2, #30
 80041a8:	680e      	ldr	r6, [r1, #0]
 80041aa:	bf08      	it	eq
 80041ac:	694b      	ldreq	r3, [r1, #20]
 80041ae:	600f      	str	r7, [r1, #0]
 80041b0:	bf18      	it	ne
 80041b2:	2300      	movne	r3, #0
 80041b4:	eba6 0807 	sub.w	r8, r6, r7
 80041b8:	608b      	str	r3, [r1, #8]
 80041ba:	f1b8 0f00 	cmp.w	r8, #0
 80041be:	dd9c      	ble.n	80040fa <__sflush_r+0x1a>
 80041c0:	6a21      	ldr	r1, [r4, #32]
 80041c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80041c4:	4643      	mov	r3, r8
 80041c6:	463a      	mov	r2, r7
 80041c8:	4628      	mov	r0, r5
 80041ca:	47b0      	blx	r6
 80041cc:	2800      	cmp	r0, #0
 80041ce:	dc06      	bgt.n	80041de <__sflush_r+0xfe>
 80041d0:	89a3      	ldrh	r3, [r4, #12]
 80041d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d6:	81a3      	strh	r3, [r4, #12]
 80041d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041dc:	e78e      	b.n	80040fc <__sflush_r+0x1c>
 80041de:	4407      	add	r7, r0
 80041e0:	eba8 0800 	sub.w	r8, r8, r0
 80041e4:	e7e9      	b.n	80041ba <__sflush_r+0xda>
 80041e6:	bf00      	nop
 80041e8:	20400001 	.word	0x20400001

080041ec <_fflush_r>:
 80041ec:	b538      	push	{r3, r4, r5, lr}
 80041ee:	690b      	ldr	r3, [r1, #16]
 80041f0:	4605      	mov	r5, r0
 80041f2:	460c      	mov	r4, r1
 80041f4:	b913      	cbnz	r3, 80041fc <_fflush_r+0x10>
 80041f6:	2500      	movs	r5, #0
 80041f8:	4628      	mov	r0, r5
 80041fa:	bd38      	pop	{r3, r4, r5, pc}
 80041fc:	b118      	cbz	r0, 8004206 <_fflush_r+0x1a>
 80041fe:	6983      	ldr	r3, [r0, #24]
 8004200:	b90b      	cbnz	r3, 8004206 <_fflush_r+0x1a>
 8004202:	f000 f887 	bl	8004314 <__sinit>
 8004206:	4b14      	ldr	r3, [pc, #80]	; (8004258 <_fflush_r+0x6c>)
 8004208:	429c      	cmp	r4, r3
 800420a:	d11b      	bne.n	8004244 <_fflush_r+0x58>
 800420c:	686c      	ldr	r4, [r5, #4]
 800420e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0ef      	beq.n	80041f6 <_fflush_r+0xa>
 8004216:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004218:	07d0      	lsls	r0, r2, #31
 800421a:	d404      	bmi.n	8004226 <_fflush_r+0x3a>
 800421c:	0599      	lsls	r1, r3, #22
 800421e:	d402      	bmi.n	8004226 <_fflush_r+0x3a>
 8004220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004222:	f000 f92c 	bl	800447e <__retarget_lock_acquire_recursive>
 8004226:	4628      	mov	r0, r5
 8004228:	4621      	mov	r1, r4
 800422a:	f7ff ff59 	bl	80040e0 <__sflush_r>
 800422e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004230:	07da      	lsls	r2, r3, #31
 8004232:	4605      	mov	r5, r0
 8004234:	d4e0      	bmi.n	80041f8 <_fflush_r+0xc>
 8004236:	89a3      	ldrh	r3, [r4, #12]
 8004238:	059b      	lsls	r3, r3, #22
 800423a:	d4dd      	bmi.n	80041f8 <_fflush_r+0xc>
 800423c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800423e:	f000 f91f 	bl	8004480 <__retarget_lock_release_recursive>
 8004242:	e7d9      	b.n	80041f8 <_fflush_r+0xc>
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <_fflush_r+0x70>)
 8004246:	429c      	cmp	r4, r3
 8004248:	d101      	bne.n	800424e <_fflush_r+0x62>
 800424a:	68ac      	ldr	r4, [r5, #8]
 800424c:	e7df      	b.n	800420e <_fflush_r+0x22>
 800424e:	4b04      	ldr	r3, [pc, #16]	; (8004260 <_fflush_r+0x74>)
 8004250:	429c      	cmp	r4, r3
 8004252:	bf08      	it	eq
 8004254:	68ec      	ldreq	r4, [r5, #12]
 8004256:	e7da      	b.n	800420e <_fflush_r+0x22>
 8004258:	080054e8 	.word	0x080054e8
 800425c:	08005508 	.word	0x08005508
 8004260:	080054c8 	.word	0x080054c8

08004264 <std>:
 8004264:	2300      	movs	r3, #0
 8004266:	b510      	push	{r4, lr}
 8004268:	4604      	mov	r4, r0
 800426a:	e9c0 3300 	strd	r3, r3, [r0]
 800426e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004272:	6083      	str	r3, [r0, #8]
 8004274:	8181      	strh	r1, [r0, #12]
 8004276:	6643      	str	r3, [r0, #100]	; 0x64
 8004278:	81c2      	strh	r2, [r0, #14]
 800427a:	6183      	str	r3, [r0, #24]
 800427c:	4619      	mov	r1, r3
 800427e:	2208      	movs	r2, #8
 8004280:	305c      	adds	r0, #92	; 0x5c
 8004282:	f7fe fa0d 	bl	80026a0 <memset>
 8004286:	4b05      	ldr	r3, [pc, #20]	; (800429c <std+0x38>)
 8004288:	6263      	str	r3, [r4, #36]	; 0x24
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <std+0x3c>)
 800428c:	62a3      	str	r3, [r4, #40]	; 0x28
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <std+0x40>)
 8004290:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004292:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <std+0x44>)
 8004294:	6224      	str	r4, [r4, #32]
 8004296:	6323      	str	r3, [r4, #48]	; 0x30
 8004298:	bd10      	pop	{r4, pc}
 800429a:	bf00      	nop
 800429c:	08004f15 	.word	0x08004f15
 80042a0:	08004f37 	.word	0x08004f37
 80042a4:	08004f6f 	.word	0x08004f6f
 80042a8:	08004f93 	.word	0x08004f93

080042ac <_cleanup_r>:
 80042ac:	4901      	ldr	r1, [pc, #4]	; (80042b4 <_cleanup_r+0x8>)
 80042ae:	f000 b8c1 	b.w	8004434 <_fwalk_reent>
 80042b2:	bf00      	nop
 80042b4:	080041ed 	.word	0x080041ed

080042b8 <__sfmoreglue>:
 80042b8:	b570      	push	{r4, r5, r6, lr}
 80042ba:	1e4a      	subs	r2, r1, #1
 80042bc:	2568      	movs	r5, #104	; 0x68
 80042be:	4355      	muls	r5, r2
 80042c0:	460e      	mov	r6, r1
 80042c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80042c6:	f7fe fa53 	bl	8002770 <_malloc_r>
 80042ca:	4604      	mov	r4, r0
 80042cc:	b140      	cbz	r0, 80042e0 <__sfmoreglue+0x28>
 80042ce:	2100      	movs	r1, #0
 80042d0:	e9c0 1600 	strd	r1, r6, [r0]
 80042d4:	300c      	adds	r0, #12
 80042d6:	60a0      	str	r0, [r4, #8]
 80042d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042dc:	f7fe f9e0 	bl	80026a0 <memset>
 80042e0:	4620      	mov	r0, r4
 80042e2:	bd70      	pop	{r4, r5, r6, pc}

080042e4 <__sfp_lock_acquire>:
 80042e4:	4801      	ldr	r0, [pc, #4]	; (80042ec <__sfp_lock_acquire+0x8>)
 80042e6:	f000 b8ca 	b.w	800447e <__retarget_lock_acquire_recursive>
 80042ea:	bf00      	nop
 80042ec:	20000230 	.word	0x20000230

080042f0 <__sfp_lock_release>:
 80042f0:	4801      	ldr	r0, [pc, #4]	; (80042f8 <__sfp_lock_release+0x8>)
 80042f2:	f000 b8c5 	b.w	8004480 <__retarget_lock_release_recursive>
 80042f6:	bf00      	nop
 80042f8:	20000230 	.word	0x20000230

080042fc <__sinit_lock_acquire>:
 80042fc:	4801      	ldr	r0, [pc, #4]	; (8004304 <__sinit_lock_acquire+0x8>)
 80042fe:	f000 b8be 	b.w	800447e <__retarget_lock_acquire_recursive>
 8004302:	bf00      	nop
 8004304:	2000022b 	.word	0x2000022b

08004308 <__sinit_lock_release>:
 8004308:	4801      	ldr	r0, [pc, #4]	; (8004310 <__sinit_lock_release+0x8>)
 800430a:	f000 b8b9 	b.w	8004480 <__retarget_lock_release_recursive>
 800430e:	bf00      	nop
 8004310:	2000022b 	.word	0x2000022b

08004314 <__sinit>:
 8004314:	b510      	push	{r4, lr}
 8004316:	4604      	mov	r4, r0
 8004318:	f7ff fff0 	bl	80042fc <__sinit_lock_acquire>
 800431c:	69a3      	ldr	r3, [r4, #24]
 800431e:	b11b      	cbz	r3, 8004328 <__sinit+0x14>
 8004320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004324:	f7ff bff0 	b.w	8004308 <__sinit_lock_release>
 8004328:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800432c:	6523      	str	r3, [r4, #80]	; 0x50
 800432e:	4b13      	ldr	r3, [pc, #76]	; (800437c <__sinit+0x68>)
 8004330:	4a13      	ldr	r2, [pc, #76]	; (8004380 <__sinit+0x6c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	62a2      	str	r2, [r4, #40]	; 0x28
 8004336:	42a3      	cmp	r3, r4
 8004338:	bf04      	itt	eq
 800433a:	2301      	moveq	r3, #1
 800433c:	61a3      	streq	r3, [r4, #24]
 800433e:	4620      	mov	r0, r4
 8004340:	f000 f820 	bl	8004384 <__sfp>
 8004344:	6060      	str	r0, [r4, #4]
 8004346:	4620      	mov	r0, r4
 8004348:	f000 f81c 	bl	8004384 <__sfp>
 800434c:	60a0      	str	r0, [r4, #8]
 800434e:	4620      	mov	r0, r4
 8004350:	f000 f818 	bl	8004384 <__sfp>
 8004354:	2200      	movs	r2, #0
 8004356:	60e0      	str	r0, [r4, #12]
 8004358:	2104      	movs	r1, #4
 800435a:	6860      	ldr	r0, [r4, #4]
 800435c:	f7ff ff82 	bl	8004264 <std>
 8004360:	68a0      	ldr	r0, [r4, #8]
 8004362:	2201      	movs	r2, #1
 8004364:	2109      	movs	r1, #9
 8004366:	f7ff ff7d 	bl	8004264 <std>
 800436a:	68e0      	ldr	r0, [r4, #12]
 800436c:	2202      	movs	r2, #2
 800436e:	2112      	movs	r1, #18
 8004370:	f7ff ff78 	bl	8004264 <std>
 8004374:	2301      	movs	r3, #1
 8004376:	61a3      	str	r3, [r4, #24]
 8004378:	e7d2      	b.n	8004320 <__sinit+0xc>
 800437a:	bf00      	nop
 800437c:	080053c0 	.word	0x080053c0
 8004380:	080042ad 	.word	0x080042ad

08004384 <__sfp>:
 8004384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004386:	4607      	mov	r7, r0
 8004388:	f7ff ffac 	bl	80042e4 <__sfp_lock_acquire>
 800438c:	4b1e      	ldr	r3, [pc, #120]	; (8004408 <__sfp+0x84>)
 800438e:	681e      	ldr	r6, [r3, #0]
 8004390:	69b3      	ldr	r3, [r6, #24]
 8004392:	b913      	cbnz	r3, 800439a <__sfp+0x16>
 8004394:	4630      	mov	r0, r6
 8004396:	f7ff ffbd 	bl	8004314 <__sinit>
 800439a:	3648      	adds	r6, #72	; 0x48
 800439c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80043a0:	3b01      	subs	r3, #1
 80043a2:	d503      	bpl.n	80043ac <__sfp+0x28>
 80043a4:	6833      	ldr	r3, [r6, #0]
 80043a6:	b30b      	cbz	r3, 80043ec <__sfp+0x68>
 80043a8:	6836      	ldr	r6, [r6, #0]
 80043aa:	e7f7      	b.n	800439c <__sfp+0x18>
 80043ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80043b0:	b9d5      	cbnz	r5, 80043e8 <__sfp+0x64>
 80043b2:	4b16      	ldr	r3, [pc, #88]	; (800440c <__sfp+0x88>)
 80043b4:	60e3      	str	r3, [r4, #12]
 80043b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80043ba:	6665      	str	r5, [r4, #100]	; 0x64
 80043bc:	f000 f85e 	bl	800447c <__retarget_lock_init_recursive>
 80043c0:	f7ff ff96 	bl	80042f0 <__sfp_lock_release>
 80043c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80043c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80043cc:	6025      	str	r5, [r4, #0]
 80043ce:	61a5      	str	r5, [r4, #24]
 80043d0:	2208      	movs	r2, #8
 80043d2:	4629      	mov	r1, r5
 80043d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043d8:	f7fe f962 	bl	80026a0 <memset>
 80043dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80043e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80043e4:	4620      	mov	r0, r4
 80043e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043e8:	3468      	adds	r4, #104	; 0x68
 80043ea:	e7d9      	b.n	80043a0 <__sfp+0x1c>
 80043ec:	2104      	movs	r1, #4
 80043ee:	4638      	mov	r0, r7
 80043f0:	f7ff ff62 	bl	80042b8 <__sfmoreglue>
 80043f4:	4604      	mov	r4, r0
 80043f6:	6030      	str	r0, [r6, #0]
 80043f8:	2800      	cmp	r0, #0
 80043fa:	d1d5      	bne.n	80043a8 <__sfp+0x24>
 80043fc:	f7ff ff78 	bl	80042f0 <__sfp_lock_release>
 8004400:	230c      	movs	r3, #12
 8004402:	603b      	str	r3, [r7, #0]
 8004404:	e7ee      	b.n	80043e4 <__sfp+0x60>
 8004406:	bf00      	nop
 8004408:	080053c0 	.word	0x080053c0
 800440c:	ffff0001 	.word	0xffff0001

08004410 <fiprintf>:
 8004410:	b40e      	push	{r1, r2, r3}
 8004412:	b503      	push	{r0, r1, lr}
 8004414:	4601      	mov	r1, r0
 8004416:	ab03      	add	r3, sp, #12
 8004418:	4805      	ldr	r0, [pc, #20]	; (8004430 <fiprintf+0x20>)
 800441a:	f853 2b04 	ldr.w	r2, [r3], #4
 800441e:	6800      	ldr	r0, [r0, #0]
 8004420:	9301      	str	r3, [sp, #4]
 8004422:	f000 fc47 	bl	8004cb4 <_vfiprintf_r>
 8004426:	b002      	add	sp, #8
 8004428:	f85d eb04 	ldr.w	lr, [sp], #4
 800442c:	b003      	add	sp, #12
 800442e:	4770      	bx	lr
 8004430:	2000000c 	.word	0x2000000c

08004434 <_fwalk_reent>:
 8004434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004438:	4606      	mov	r6, r0
 800443a:	4688      	mov	r8, r1
 800443c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004440:	2700      	movs	r7, #0
 8004442:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004446:	f1b9 0901 	subs.w	r9, r9, #1
 800444a:	d505      	bpl.n	8004458 <_fwalk_reent+0x24>
 800444c:	6824      	ldr	r4, [r4, #0]
 800444e:	2c00      	cmp	r4, #0
 8004450:	d1f7      	bne.n	8004442 <_fwalk_reent+0xe>
 8004452:	4638      	mov	r0, r7
 8004454:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004458:	89ab      	ldrh	r3, [r5, #12]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d907      	bls.n	800446e <_fwalk_reent+0x3a>
 800445e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004462:	3301      	adds	r3, #1
 8004464:	d003      	beq.n	800446e <_fwalk_reent+0x3a>
 8004466:	4629      	mov	r1, r5
 8004468:	4630      	mov	r0, r6
 800446a:	47c0      	blx	r8
 800446c:	4307      	orrs	r7, r0
 800446e:	3568      	adds	r5, #104	; 0x68
 8004470:	e7e9      	b.n	8004446 <_fwalk_reent+0x12>
	...

08004474 <_localeconv_r>:
 8004474:	4800      	ldr	r0, [pc, #0]	; (8004478 <_localeconv_r+0x4>)
 8004476:	4770      	bx	lr
 8004478:	20000160 	.word	0x20000160

0800447c <__retarget_lock_init_recursive>:
 800447c:	4770      	bx	lr

0800447e <__retarget_lock_acquire_recursive>:
 800447e:	4770      	bx	lr

08004480 <__retarget_lock_release_recursive>:
 8004480:	4770      	bx	lr

08004482 <__swhatbuf_r>:
 8004482:	b570      	push	{r4, r5, r6, lr}
 8004484:	460e      	mov	r6, r1
 8004486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800448a:	2900      	cmp	r1, #0
 800448c:	b096      	sub	sp, #88	; 0x58
 800448e:	4614      	mov	r4, r2
 8004490:	461d      	mov	r5, r3
 8004492:	da07      	bge.n	80044a4 <__swhatbuf_r+0x22>
 8004494:	2300      	movs	r3, #0
 8004496:	602b      	str	r3, [r5, #0]
 8004498:	89b3      	ldrh	r3, [r6, #12]
 800449a:	061a      	lsls	r2, r3, #24
 800449c:	d410      	bmi.n	80044c0 <__swhatbuf_r+0x3e>
 800449e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044a2:	e00e      	b.n	80044c2 <__swhatbuf_r+0x40>
 80044a4:	466a      	mov	r2, sp
 80044a6:	f000 fda3 	bl	8004ff0 <_fstat_r>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	dbf2      	blt.n	8004494 <__swhatbuf_r+0x12>
 80044ae:	9a01      	ldr	r2, [sp, #4]
 80044b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80044b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80044b8:	425a      	negs	r2, r3
 80044ba:	415a      	adcs	r2, r3
 80044bc:	602a      	str	r2, [r5, #0]
 80044be:	e7ee      	b.n	800449e <__swhatbuf_r+0x1c>
 80044c0:	2340      	movs	r3, #64	; 0x40
 80044c2:	2000      	movs	r0, #0
 80044c4:	6023      	str	r3, [r4, #0]
 80044c6:	b016      	add	sp, #88	; 0x58
 80044c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080044cc <__smakebuf_r>:
 80044cc:	898b      	ldrh	r3, [r1, #12]
 80044ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80044d0:	079d      	lsls	r5, r3, #30
 80044d2:	4606      	mov	r6, r0
 80044d4:	460c      	mov	r4, r1
 80044d6:	d507      	bpl.n	80044e8 <__smakebuf_r+0x1c>
 80044d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80044dc:	6023      	str	r3, [r4, #0]
 80044de:	6123      	str	r3, [r4, #16]
 80044e0:	2301      	movs	r3, #1
 80044e2:	6163      	str	r3, [r4, #20]
 80044e4:	b002      	add	sp, #8
 80044e6:	bd70      	pop	{r4, r5, r6, pc}
 80044e8:	ab01      	add	r3, sp, #4
 80044ea:	466a      	mov	r2, sp
 80044ec:	f7ff ffc9 	bl	8004482 <__swhatbuf_r>
 80044f0:	9900      	ldr	r1, [sp, #0]
 80044f2:	4605      	mov	r5, r0
 80044f4:	4630      	mov	r0, r6
 80044f6:	f7fe f93b 	bl	8002770 <_malloc_r>
 80044fa:	b948      	cbnz	r0, 8004510 <__smakebuf_r+0x44>
 80044fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004500:	059a      	lsls	r2, r3, #22
 8004502:	d4ef      	bmi.n	80044e4 <__smakebuf_r+0x18>
 8004504:	f023 0303 	bic.w	r3, r3, #3
 8004508:	f043 0302 	orr.w	r3, r3, #2
 800450c:	81a3      	strh	r3, [r4, #12]
 800450e:	e7e3      	b.n	80044d8 <__smakebuf_r+0xc>
 8004510:	4b0d      	ldr	r3, [pc, #52]	; (8004548 <__smakebuf_r+0x7c>)
 8004512:	62b3      	str	r3, [r6, #40]	; 0x28
 8004514:	89a3      	ldrh	r3, [r4, #12]
 8004516:	6020      	str	r0, [r4, #0]
 8004518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800451c:	81a3      	strh	r3, [r4, #12]
 800451e:	9b00      	ldr	r3, [sp, #0]
 8004520:	6163      	str	r3, [r4, #20]
 8004522:	9b01      	ldr	r3, [sp, #4]
 8004524:	6120      	str	r0, [r4, #16]
 8004526:	b15b      	cbz	r3, 8004540 <__smakebuf_r+0x74>
 8004528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800452c:	4630      	mov	r0, r6
 800452e:	f000 fd71 	bl	8005014 <_isatty_r>
 8004532:	b128      	cbz	r0, 8004540 <__smakebuf_r+0x74>
 8004534:	89a3      	ldrh	r3, [r4, #12]
 8004536:	f023 0303 	bic.w	r3, r3, #3
 800453a:	f043 0301 	orr.w	r3, r3, #1
 800453e:	81a3      	strh	r3, [r4, #12]
 8004540:	89a0      	ldrh	r0, [r4, #12]
 8004542:	4305      	orrs	r5, r0
 8004544:	81a5      	strh	r5, [r4, #12]
 8004546:	e7cd      	b.n	80044e4 <__smakebuf_r+0x18>
 8004548:	080042ad 	.word	0x080042ad

0800454c <__malloc_lock>:
 800454c:	4801      	ldr	r0, [pc, #4]	; (8004554 <__malloc_lock+0x8>)
 800454e:	f7ff bf96 	b.w	800447e <__retarget_lock_acquire_recursive>
 8004552:	bf00      	nop
 8004554:	2000022c 	.word	0x2000022c

08004558 <__malloc_unlock>:
 8004558:	4801      	ldr	r0, [pc, #4]	; (8004560 <__malloc_unlock+0x8>)
 800455a:	f7ff bf91 	b.w	8004480 <__retarget_lock_release_recursive>
 800455e:	bf00      	nop
 8004560:	2000022c 	.word	0x2000022c

08004564 <_Balloc>:
 8004564:	b570      	push	{r4, r5, r6, lr}
 8004566:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004568:	4604      	mov	r4, r0
 800456a:	460d      	mov	r5, r1
 800456c:	b976      	cbnz	r6, 800458c <_Balloc+0x28>
 800456e:	2010      	movs	r0, #16
 8004570:	f7fe f878 	bl	8002664 <malloc>
 8004574:	4602      	mov	r2, r0
 8004576:	6260      	str	r0, [r4, #36]	; 0x24
 8004578:	b920      	cbnz	r0, 8004584 <_Balloc+0x20>
 800457a:	4b18      	ldr	r3, [pc, #96]	; (80045dc <_Balloc+0x78>)
 800457c:	4818      	ldr	r0, [pc, #96]	; (80045e0 <_Balloc+0x7c>)
 800457e:	2166      	movs	r1, #102	; 0x66
 8004580:	f7fe ff18 	bl	80033b4 <__assert_func>
 8004584:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004588:	6006      	str	r6, [r0, #0]
 800458a:	60c6      	str	r6, [r0, #12]
 800458c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800458e:	68f3      	ldr	r3, [r6, #12]
 8004590:	b183      	cbz	r3, 80045b4 <_Balloc+0x50>
 8004592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800459a:	b9b8      	cbnz	r0, 80045cc <_Balloc+0x68>
 800459c:	2101      	movs	r1, #1
 800459e:	fa01 f605 	lsl.w	r6, r1, r5
 80045a2:	1d72      	adds	r2, r6, #5
 80045a4:	0092      	lsls	r2, r2, #2
 80045a6:	4620      	mov	r0, r4
 80045a8:	f7fe f882 	bl	80026b0 <_calloc_r>
 80045ac:	b160      	cbz	r0, 80045c8 <_Balloc+0x64>
 80045ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80045b2:	e00e      	b.n	80045d2 <_Balloc+0x6e>
 80045b4:	2221      	movs	r2, #33	; 0x21
 80045b6:	2104      	movs	r1, #4
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7fe f879 	bl	80026b0 <_calloc_r>
 80045be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045c0:	60f0      	str	r0, [r6, #12]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e4      	bne.n	8004592 <_Balloc+0x2e>
 80045c8:	2000      	movs	r0, #0
 80045ca:	bd70      	pop	{r4, r5, r6, pc}
 80045cc:	6802      	ldr	r2, [r0, #0]
 80045ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80045d2:	2300      	movs	r3, #0
 80045d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80045d8:	e7f7      	b.n	80045ca <_Balloc+0x66>
 80045da:	bf00      	nop
 80045dc:	08005441 	.word	0x08005441
 80045e0:	08005528 	.word	0x08005528

080045e4 <_Bfree>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80045e8:	4605      	mov	r5, r0
 80045ea:	460c      	mov	r4, r1
 80045ec:	b976      	cbnz	r6, 800460c <_Bfree+0x28>
 80045ee:	2010      	movs	r0, #16
 80045f0:	f7fe f838 	bl	8002664 <malloc>
 80045f4:	4602      	mov	r2, r0
 80045f6:	6268      	str	r0, [r5, #36]	; 0x24
 80045f8:	b920      	cbnz	r0, 8004604 <_Bfree+0x20>
 80045fa:	4b09      	ldr	r3, [pc, #36]	; (8004620 <_Bfree+0x3c>)
 80045fc:	4809      	ldr	r0, [pc, #36]	; (8004624 <_Bfree+0x40>)
 80045fe:	218a      	movs	r1, #138	; 0x8a
 8004600:	f7fe fed8 	bl	80033b4 <__assert_func>
 8004604:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004608:	6006      	str	r6, [r0, #0]
 800460a:	60c6      	str	r6, [r0, #12]
 800460c:	b13c      	cbz	r4, 800461e <_Bfree+0x3a>
 800460e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004610:	6862      	ldr	r2, [r4, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004618:	6021      	str	r1, [r4, #0]
 800461a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800461e:	bd70      	pop	{r4, r5, r6, pc}
 8004620:	08005441 	.word	0x08005441
 8004624:	08005528 	.word	0x08005528

08004628 <__multadd>:
 8004628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800462c:	690e      	ldr	r6, [r1, #16]
 800462e:	4607      	mov	r7, r0
 8004630:	4698      	mov	r8, r3
 8004632:	460c      	mov	r4, r1
 8004634:	f101 0014 	add.w	r0, r1, #20
 8004638:	2300      	movs	r3, #0
 800463a:	6805      	ldr	r5, [r0, #0]
 800463c:	b2a9      	uxth	r1, r5
 800463e:	fb02 8101 	mla	r1, r2, r1, r8
 8004642:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004646:	0c2d      	lsrs	r5, r5, #16
 8004648:	fb02 c505 	mla	r5, r2, r5, ip
 800464c:	b289      	uxth	r1, r1
 800464e:	3301      	adds	r3, #1
 8004650:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004654:	429e      	cmp	r6, r3
 8004656:	f840 1b04 	str.w	r1, [r0], #4
 800465a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800465e:	dcec      	bgt.n	800463a <__multadd+0x12>
 8004660:	f1b8 0f00 	cmp.w	r8, #0
 8004664:	d022      	beq.n	80046ac <__multadd+0x84>
 8004666:	68a3      	ldr	r3, [r4, #8]
 8004668:	42b3      	cmp	r3, r6
 800466a:	dc19      	bgt.n	80046a0 <__multadd+0x78>
 800466c:	6861      	ldr	r1, [r4, #4]
 800466e:	4638      	mov	r0, r7
 8004670:	3101      	adds	r1, #1
 8004672:	f7ff ff77 	bl	8004564 <_Balloc>
 8004676:	4605      	mov	r5, r0
 8004678:	b928      	cbnz	r0, 8004686 <__multadd+0x5e>
 800467a:	4602      	mov	r2, r0
 800467c:	4b0d      	ldr	r3, [pc, #52]	; (80046b4 <__multadd+0x8c>)
 800467e:	480e      	ldr	r0, [pc, #56]	; (80046b8 <__multadd+0x90>)
 8004680:	21b5      	movs	r1, #181	; 0xb5
 8004682:	f7fe fe97 	bl	80033b4 <__assert_func>
 8004686:	6922      	ldr	r2, [r4, #16]
 8004688:	3202      	adds	r2, #2
 800468a:	f104 010c 	add.w	r1, r4, #12
 800468e:	0092      	lsls	r2, r2, #2
 8004690:	300c      	adds	r0, #12
 8004692:	f7fd fff7 	bl	8002684 <memcpy>
 8004696:	4621      	mov	r1, r4
 8004698:	4638      	mov	r0, r7
 800469a:	f7ff ffa3 	bl	80045e4 <_Bfree>
 800469e:	462c      	mov	r4, r5
 80046a0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80046a4:	3601      	adds	r6, #1
 80046a6:	f8c3 8014 	str.w	r8, [r3, #20]
 80046aa:	6126      	str	r6, [r4, #16]
 80046ac:	4620      	mov	r0, r4
 80046ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b2:	bf00      	nop
 80046b4:	080054b7 	.word	0x080054b7
 80046b8:	08005528 	.word	0x08005528

080046bc <__hi0bits>:
 80046bc:	0c03      	lsrs	r3, r0, #16
 80046be:	041b      	lsls	r3, r3, #16
 80046c0:	b9d3      	cbnz	r3, 80046f8 <__hi0bits+0x3c>
 80046c2:	0400      	lsls	r0, r0, #16
 80046c4:	2310      	movs	r3, #16
 80046c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80046ca:	bf04      	itt	eq
 80046cc:	0200      	lsleq	r0, r0, #8
 80046ce:	3308      	addeq	r3, #8
 80046d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80046d4:	bf04      	itt	eq
 80046d6:	0100      	lsleq	r0, r0, #4
 80046d8:	3304      	addeq	r3, #4
 80046da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80046de:	bf04      	itt	eq
 80046e0:	0080      	lsleq	r0, r0, #2
 80046e2:	3302      	addeq	r3, #2
 80046e4:	2800      	cmp	r0, #0
 80046e6:	db05      	blt.n	80046f4 <__hi0bits+0x38>
 80046e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80046ec:	f103 0301 	add.w	r3, r3, #1
 80046f0:	bf08      	it	eq
 80046f2:	2320      	moveq	r3, #32
 80046f4:	4618      	mov	r0, r3
 80046f6:	4770      	bx	lr
 80046f8:	2300      	movs	r3, #0
 80046fa:	e7e4      	b.n	80046c6 <__hi0bits+0xa>

080046fc <__lo0bits>:
 80046fc:	6803      	ldr	r3, [r0, #0]
 80046fe:	f013 0207 	ands.w	r2, r3, #7
 8004702:	4601      	mov	r1, r0
 8004704:	d00b      	beq.n	800471e <__lo0bits+0x22>
 8004706:	07da      	lsls	r2, r3, #31
 8004708:	d424      	bmi.n	8004754 <__lo0bits+0x58>
 800470a:	0798      	lsls	r0, r3, #30
 800470c:	bf49      	itett	mi
 800470e:	085b      	lsrmi	r3, r3, #1
 8004710:	089b      	lsrpl	r3, r3, #2
 8004712:	2001      	movmi	r0, #1
 8004714:	600b      	strmi	r3, [r1, #0]
 8004716:	bf5c      	itt	pl
 8004718:	600b      	strpl	r3, [r1, #0]
 800471a:	2002      	movpl	r0, #2
 800471c:	4770      	bx	lr
 800471e:	b298      	uxth	r0, r3
 8004720:	b9b0      	cbnz	r0, 8004750 <__lo0bits+0x54>
 8004722:	0c1b      	lsrs	r3, r3, #16
 8004724:	2010      	movs	r0, #16
 8004726:	f013 0fff 	tst.w	r3, #255	; 0xff
 800472a:	bf04      	itt	eq
 800472c:	0a1b      	lsreq	r3, r3, #8
 800472e:	3008      	addeq	r0, #8
 8004730:	071a      	lsls	r2, r3, #28
 8004732:	bf04      	itt	eq
 8004734:	091b      	lsreq	r3, r3, #4
 8004736:	3004      	addeq	r0, #4
 8004738:	079a      	lsls	r2, r3, #30
 800473a:	bf04      	itt	eq
 800473c:	089b      	lsreq	r3, r3, #2
 800473e:	3002      	addeq	r0, #2
 8004740:	07da      	lsls	r2, r3, #31
 8004742:	d403      	bmi.n	800474c <__lo0bits+0x50>
 8004744:	085b      	lsrs	r3, r3, #1
 8004746:	f100 0001 	add.w	r0, r0, #1
 800474a:	d005      	beq.n	8004758 <__lo0bits+0x5c>
 800474c:	600b      	str	r3, [r1, #0]
 800474e:	4770      	bx	lr
 8004750:	4610      	mov	r0, r2
 8004752:	e7e8      	b.n	8004726 <__lo0bits+0x2a>
 8004754:	2000      	movs	r0, #0
 8004756:	4770      	bx	lr
 8004758:	2020      	movs	r0, #32
 800475a:	4770      	bx	lr

0800475c <__i2b>:
 800475c:	b510      	push	{r4, lr}
 800475e:	460c      	mov	r4, r1
 8004760:	2101      	movs	r1, #1
 8004762:	f7ff feff 	bl	8004564 <_Balloc>
 8004766:	4602      	mov	r2, r0
 8004768:	b928      	cbnz	r0, 8004776 <__i2b+0x1a>
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <__i2b+0x24>)
 800476c:	4805      	ldr	r0, [pc, #20]	; (8004784 <__i2b+0x28>)
 800476e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004772:	f7fe fe1f 	bl	80033b4 <__assert_func>
 8004776:	2301      	movs	r3, #1
 8004778:	6144      	str	r4, [r0, #20]
 800477a:	6103      	str	r3, [r0, #16]
 800477c:	bd10      	pop	{r4, pc}
 800477e:	bf00      	nop
 8004780:	080054b7 	.word	0x080054b7
 8004784:	08005528 	.word	0x08005528

08004788 <__multiply>:
 8004788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800478c:	4614      	mov	r4, r2
 800478e:	690a      	ldr	r2, [r1, #16]
 8004790:	6923      	ldr	r3, [r4, #16]
 8004792:	429a      	cmp	r2, r3
 8004794:	bfb8      	it	lt
 8004796:	460b      	movlt	r3, r1
 8004798:	460d      	mov	r5, r1
 800479a:	bfbc      	itt	lt
 800479c:	4625      	movlt	r5, r4
 800479e:	461c      	movlt	r4, r3
 80047a0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80047a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80047a8:	68ab      	ldr	r3, [r5, #8]
 80047aa:	6869      	ldr	r1, [r5, #4]
 80047ac:	eb0a 0709 	add.w	r7, sl, r9
 80047b0:	42bb      	cmp	r3, r7
 80047b2:	b085      	sub	sp, #20
 80047b4:	bfb8      	it	lt
 80047b6:	3101      	addlt	r1, #1
 80047b8:	f7ff fed4 	bl	8004564 <_Balloc>
 80047bc:	b930      	cbnz	r0, 80047cc <__multiply+0x44>
 80047be:	4602      	mov	r2, r0
 80047c0:	4b42      	ldr	r3, [pc, #264]	; (80048cc <__multiply+0x144>)
 80047c2:	4843      	ldr	r0, [pc, #268]	; (80048d0 <__multiply+0x148>)
 80047c4:	f240 115d 	movw	r1, #349	; 0x15d
 80047c8:	f7fe fdf4 	bl	80033b4 <__assert_func>
 80047cc:	f100 0614 	add.w	r6, r0, #20
 80047d0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80047d4:	4633      	mov	r3, r6
 80047d6:	2200      	movs	r2, #0
 80047d8:	4543      	cmp	r3, r8
 80047da:	d31e      	bcc.n	800481a <__multiply+0x92>
 80047dc:	f105 0c14 	add.w	ip, r5, #20
 80047e0:	f104 0314 	add.w	r3, r4, #20
 80047e4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80047e8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80047ec:	9202      	str	r2, [sp, #8]
 80047ee:	ebac 0205 	sub.w	r2, ip, r5
 80047f2:	3a15      	subs	r2, #21
 80047f4:	f022 0203 	bic.w	r2, r2, #3
 80047f8:	3204      	adds	r2, #4
 80047fa:	f105 0115 	add.w	r1, r5, #21
 80047fe:	458c      	cmp	ip, r1
 8004800:	bf38      	it	cc
 8004802:	2204      	movcc	r2, #4
 8004804:	9201      	str	r2, [sp, #4]
 8004806:	9a02      	ldr	r2, [sp, #8]
 8004808:	9303      	str	r3, [sp, #12]
 800480a:	429a      	cmp	r2, r3
 800480c:	d808      	bhi.n	8004820 <__multiply+0x98>
 800480e:	2f00      	cmp	r7, #0
 8004810:	dc55      	bgt.n	80048be <__multiply+0x136>
 8004812:	6107      	str	r7, [r0, #16]
 8004814:	b005      	add	sp, #20
 8004816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800481a:	f843 2b04 	str.w	r2, [r3], #4
 800481e:	e7db      	b.n	80047d8 <__multiply+0x50>
 8004820:	f8b3 a000 	ldrh.w	sl, [r3]
 8004824:	f1ba 0f00 	cmp.w	sl, #0
 8004828:	d020      	beq.n	800486c <__multiply+0xe4>
 800482a:	f105 0e14 	add.w	lr, r5, #20
 800482e:	46b1      	mov	r9, r6
 8004830:	2200      	movs	r2, #0
 8004832:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004836:	f8d9 b000 	ldr.w	fp, [r9]
 800483a:	b2a1      	uxth	r1, r4
 800483c:	fa1f fb8b 	uxth.w	fp, fp
 8004840:	fb0a b101 	mla	r1, sl, r1, fp
 8004844:	4411      	add	r1, r2
 8004846:	f8d9 2000 	ldr.w	r2, [r9]
 800484a:	0c24      	lsrs	r4, r4, #16
 800484c:	0c12      	lsrs	r2, r2, #16
 800484e:	fb0a 2404 	mla	r4, sl, r4, r2
 8004852:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004856:	b289      	uxth	r1, r1
 8004858:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800485c:	45f4      	cmp	ip, lr
 800485e:	f849 1b04 	str.w	r1, [r9], #4
 8004862:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004866:	d8e4      	bhi.n	8004832 <__multiply+0xaa>
 8004868:	9901      	ldr	r1, [sp, #4]
 800486a:	5072      	str	r2, [r6, r1]
 800486c:	9a03      	ldr	r2, [sp, #12]
 800486e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004872:	3304      	adds	r3, #4
 8004874:	f1b9 0f00 	cmp.w	r9, #0
 8004878:	d01f      	beq.n	80048ba <__multiply+0x132>
 800487a:	6834      	ldr	r4, [r6, #0]
 800487c:	f105 0114 	add.w	r1, r5, #20
 8004880:	46b6      	mov	lr, r6
 8004882:	f04f 0a00 	mov.w	sl, #0
 8004886:	880a      	ldrh	r2, [r1, #0]
 8004888:	f8be b002 	ldrh.w	fp, [lr, #2]
 800488c:	fb09 b202 	mla	r2, r9, r2, fp
 8004890:	4492      	add	sl, r2
 8004892:	b2a4      	uxth	r4, r4
 8004894:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004898:	f84e 4b04 	str.w	r4, [lr], #4
 800489c:	f851 4b04 	ldr.w	r4, [r1], #4
 80048a0:	f8be 2000 	ldrh.w	r2, [lr]
 80048a4:	0c24      	lsrs	r4, r4, #16
 80048a6:	fb09 2404 	mla	r4, r9, r4, r2
 80048aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80048ae:	458c      	cmp	ip, r1
 80048b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80048b4:	d8e7      	bhi.n	8004886 <__multiply+0xfe>
 80048b6:	9a01      	ldr	r2, [sp, #4]
 80048b8:	50b4      	str	r4, [r6, r2]
 80048ba:	3604      	adds	r6, #4
 80048bc:	e7a3      	b.n	8004806 <__multiply+0x7e>
 80048be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1a5      	bne.n	8004812 <__multiply+0x8a>
 80048c6:	3f01      	subs	r7, #1
 80048c8:	e7a1      	b.n	800480e <__multiply+0x86>
 80048ca:	bf00      	nop
 80048cc:	080054b7 	.word	0x080054b7
 80048d0:	08005528 	.word	0x08005528

080048d4 <__pow5mult>:
 80048d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048d8:	4615      	mov	r5, r2
 80048da:	f012 0203 	ands.w	r2, r2, #3
 80048de:	4606      	mov	r6, r0
 80048e0:	460f      	mov	r7, r1
 80048e2:	d007      	beq.n	80048f4 <__pow5mult+0x20>
 80048e4:	4c25      	ldr	r4, [pc, #148]	; (800497c <__pow5mult+0xa8>)
 80048e6:	3a01      	subs	r2, #1
 80048e8:	2300      	movs	r3, #0
 80048ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80048ee:	f7ff fe9b 	bl	8004628 <__multadd>
 80048f2:	4607      	mov	r7, r0
 80048f4:	10ad      	asrs	r5, r5, #2
 80048f6:	d03d      	beq.n	8004974 <__pow5mult+0xa0>
 80048f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80048fa:	b97c      	cbnz	r4, 800491c <__pow5mult+0x48>
 80048fc:	2010      	movs	r0, #16
 80048fe:	f7fd feb1 	bl	8002664 <malloc>
 8004902:	4602      	mov	r2, r0
 8004904:	6270      	str	r0, [r6, #36]	; 0x24
 8004906:	b928      	cbnz	r0, 8004914 <__pow5mult+0x40>
 8004908:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <__pow5mult+0xac>)
 800490a:	481e      	ldr	r0, [pc, #120]	; (8004984 <__pow5mult+0xb0>)
 800490c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004910:	f7fe fd50 	bl	80033b4 <__assert_func>
 8004914:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004918:	6004      	str	r4, [r0, #0]
 800491a:	60c4      	str	r4, [r0, #12]
 800491c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004920:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004924:	b94c      	cbnz	r4, 800493a <__pow5mult+0x66>
 8004926:	f240 2171 	movw	r1, #625	; 0x271
 800492a:	4630      	mov	r0, r6
 800492c:	f7ff ff16 	bl	800475c <__i2b>
 8004930:	2300      	movs	r3, #0
 8004932:	f8c8 0008 	str.w	r0, [r8, #8]
 8004936:	4604      	mov	r4, r0
 8004938:	6003      	str	r3, [r0, #0]
 800493a:	f04f 0900 	mov.w	r9, #0
 800493e:	07eb      	lsls	r3, r5, #31
 8004940:	d50a      	bpl.n	8004958 <__pow5mult+0x84>
 8004942:	4639      	mov	r1, r7
 8004944:	4622      	mov	r2, r4
 8004946:	4630      	mov	r0, r6
 8004948:	f7ff ff1e 	bl	8004788 <__multiply>
 800494c:	4639      	mov	r1, r7
 800494e:	4680      	mov	r8, r0
 8004950:	4630      	mov	r0, r6
 8004952:	f7ff fe47 	bl	80045e4 <_Bfree>
 8004956:	4647      	mov	r7, r8
 8004958:	106d      	asrs	r5, r5, #1
 800495a:	d00b      	beq.n	8004974 <__pow5mult+0xa0>
 800495c:	6820      	ldr	r0, [r4, #0]
 800495e:	b938      	cbnz	r0, 8004970 <__pow5mult+0x9c>
 8004960:	4622      	mov	r2, r4
 8004962:	4621      	mov	r1, r4
 8004964:	4630      	mov	r0, r6
 8004966:	f7ff ff0f 	bl	8004788 <__multiply>
 800496a:	6020      	str	r0, [r4, #0]
 800496c:	f8c0 9000 	str.w	r9, [r0]
 8004970:	4604      	mov	r4, r0
 8004972:	e7e4      	b.n	800493e <__pow5mult+0x6a>
 8004974:	4638      	mov	r0, r7
 8004976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800497a:	bf00      	nop
 800497c:	08005678 	.word	0x08005678
 8004980:	08005441 	.word	0x08005441
 8004984:	08005528 	.word	0x08005528

08004988 <__lshift>:
 8004988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800498c:	460c      	mov	r4, r1
 800498e:	6849      	ldr	r1, [r1, #4]
 8004990:	6923      	ldr	r3, [r4, #16]
 8004992:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004996:	68a3      	ldr	r3, [r4, #8]
 8004998:	4607      	mov	r7, r0
 800499a:	4691      	mov	r9, r2
 800499c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80049a0:	f108 0601 	add.w	r6, r8, #1
 80049a4:	42b3      	cmp	r3, r6
 80049a6:	db0b      	blt.n	80049c0 <__lshift+0x38>
 80049a8:	4638      	mov	r0, r7
 80049aa:	f7ff fddb 	bl	8004564 <_Balloc>
 80049ae:	4605      	mov	r5, r0
 80049b0:	b948      	cbnz	r0, 80049c6 <__lshift+0x3e>
 80049b2:	4602      	mov	r2, r0
 80049b4:	4b28      	ldr	r3, [pc, #160]	; (8004a58 <__lshift+0xd0>)
 80049b6:	4829      	ldr	r0, [pc, #164]	; (8004a5c <__lshift+0xd4>)
 80049b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80049bc:	f7fe fcfa 	bl	80033b4 <__assert_func>
 80049c0:	3101      	adds	r1, #1
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	e7ee      	b.n	80049a4 <__lshift+0x1c>
 80049c6:	2300      	movs	r3, #0
 80049c8:	f100 0114 	add.w	r1, r0, #20
 80049cc:	f100 0210 	add.w	r2, r0, #16
 80049d0:	4618      	mov	r0, r3
 80049d2:	4553      	cmp	r3, sl
 80049d4:	db33      	blt.n	8004a3e <__lshift+0xb6>
 80049d6:	6920      	ldr	r0, [r4, #16]
 80049d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049dc:	f104 0314 	add.w	r3, r4, #20
 80049e0:	f019 091f 	ands.w	r9, r9, #31
 80049e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80049e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80049ec:	d02b      	beq.n	8004a46 <__lshift+0xbe>
 80049ee:	f1c9 0e20 	rsb	lr, r9, #32
 80049f2:	468a      	mov	sl, r1
 80049f4:	2200      	movs	r2, #0
 80049f6:	6818      	ldr	r0, [r3, #0]
 80049f8:	fa00 f009 	lsl.w	r0, r0, r9
 80049fc:	4302      	orrs	r2, r0
 80049fe:	f84a 2b04 	str.w	r2, [sl], #4
 8004a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a06:	459c      	cmp	ip, r3
 8004a08:	fa22 f20e 	lsr.w	r2, r2, lr
 8004a0c:	d8f3      	bhi.n	80049f6 <__lshift+0x6e>
 8004a0e:	ebac 0304 	sub.w	r3, ip, r4
 8004a12:	3b15      	subs	r3, #21
 8004a14:	f023 0303 	bic.w	r3, r3, #3
 8004a18:	3304      	adds	r3, #4
 8004a1a:	f104 0015 	add.w	r0, r4, #21
 8004a1e:	4584      	cmp	ip, r0
 8004a20:	bf38      	it	cc
 8004a22:	2304      	movcc	r3, #4
 8004a24:	50ca      	str	r2, [r1, r3]
 8004a26:	b10a      	cbz	r2, 8004a2c <__lshift+0xa4>
 8004a28:	f108 0602 	add.w	r6, r8, #2
 8004a2c:	3e01      	subs	r6, #1
 8004a2e:	4638      	mov	r0, r7
 8004a30:	612e      	str	r6, [r5, #16]
 8004a32:	4621      	mov	r1, r4
 8004a34:	f7ff fdd6 	bl	80045e4 <_Bfree>
 8004a38:	4628      	mov	r0, r5
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004a42:	3301      	adds	r3, #1
 8004a44:	e7c5      	b.n	80049d2 <__lshift+0x4a>
 8004a46:	3904      	subs	r1, #4
 8004a48:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8004a50:	459c      	cmp	ip, r3
 8004a52:	d8f9      	bhi.n	8004a48 <__lshift+0xc0>
 8004a54:	e7ea      	b.n	8004a2c <__lshift+0xa4>
 8004a56:	bf00      	nop
 8004a58:	080054b7 	.word	0x080054b7
 8004a5c:	08005528 	.word	0x08005528

08004a60 <__mcmp>:
 8004a60:	b530      	push	{r4, r5, lr}
 8004a62:	6902      	ldr	r2, [r0, #16]
 8004a64:	690c      	ldr	r4, [r1, #16]
 8004a66:	1b12      	subs	r2, r2, r4
 8004a68:	d10e      	bne.n	8004a88 <__mcmp+0x28>
 8004a6a:	f100 0314 	add.w	r3, r0, #20
 8004a6e:	3114      	adds	r1, #20
 8004a70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004a74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004a78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004a7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004a80:	42a5      	cmp	r5, r4
 8004a82:	d003      	beq.n	8004a8c <__mcmp+0x2c>
 8004a84:	d305      	bcc.n	8004a92 <__mcmp+0x32>
 8004a86:	2201      	movs	r2, #1
 8004a88:	4610      	mov	r0, r2
 8004a8a:	bd30      	pop	{r4, r5, pc}
 8004a8c:	4283      	cmp	r3, r0
 8004a8e:	d3f3      	bcc.n	8004a78 <__mcmp+0x18>
 8004a90:	e7fa      	b.n	8004a88 <__mcmp+0x28>
 8004a92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a96:	e7f7      	b.n	8004a88 <__mcmp+0x28>

08004a98 <__mdiff>:
 8004a98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	4606      	mov	r6, r0
 8004aa0:	4611      	mov	r1, r2
 8004aa2:	4620      	mov	r0, r4
 8004aa4:	4617      	mov	r7, r2
 8004aa6:	f7ff ffdb 	bl	8004a60 <__mcmp>
 8004aaa:	1e05      	subs	r5, r0, #0
 8004aac:	d110      	bne.n	8004ad0 <__mdiff+0x38>
 8004aae:	4629      	mov	r1, r5
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	f7ff fd57 	bl	8004564 <_Balloc>
 8004ab6:	b930      	cbnz	r0, 8004ac6 <__mdiff+0x2e>
 8004ab8:	4b39      	ldr	r3, [pc, #228]	; (8004ba0 <__mdiff+0x108>)
 8004aba:	4602      	mov	r2, r0
 8004abc:	f240 2132 	movw	r1, #562	; 0x232
 8004ac0:	4838      	ldr	r0, [pc, #224]	; (8004ba4 <__mdiff+0x10c>)
 8004ac2:	f7fe fc77 	bl	80033b4 <__assert_func>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004acc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad0:	bfa4      	itt	ge
 8004ad2:	463b      	movge	r3, r7
 8004ad4:	4627      	movge	r7, r4
 8004ad6:	4630      	mov	r0, r6
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	bfa6      	itte	ge
 8004adc:	461c      	movge	r4, r3
 8004ade:	2500      	movge	r5, #0
 8004ae0:	2501      	movlt	r5, #1
 8004ae2:	f7ff fd3f 	bl	8004564 <_Balloc>
 8004ae6:	b920      	cbnz	r0, 8004af2 <__mdiff+0x5a>
 8004ae8:	4b2d      	ldr	r3, [pc, #180]	; (8004ba0 <__mdiff+0x108>)
 8004aea:	4602      	mov	r2, r0
 8004aec:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004af0:	e7e6      	b.n	8004ac0 <__mdiff+0x28>
 8004af2:	693e      	ldr	r6, [r7, #16]
 8004af4:	60c5      	str	r5, [r0, #12]
 8004af6:	6925      	ldr	r5, [r4, #16]
 8004af8:	f107 0114 	add.w	r1, r7, #20
 8004afc:	f104 0914 	add.w	r9, r4, #20
 8004b00:	f100 0e14 	add.w	lr, r0, #20
 8004b04:	f107 0210 	add.w	r2, r7, #16
 8004b08:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004b0c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004b10:	46f2      	mov	sl, lr
 8004b12:	2700      	movs	r7, #0
 8004b14:	f859 3b04 	ldr.w	r3, [r9], #4
 8004b18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004b1c:	fa1f f883 	uxth.w	r8, r3
 8004b20:	fa17 f78b 	uxtah	r7, r7, fp
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	eba7 0808 	sub.w	r8, r7, r8
 8004b2a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004b2e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004b32:	fa1f f888 	uxth.w	r8, r8
 8004b36:	141f      	asrs	r7, r3, #16
 8004b38:	454d      	cmp	r5, r9
 8004b3a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004b3e:	f84a 3b04 	str.w	r3, [sl], #4
 8004b42:	d8e7      	bhi.n	8004b14 <__mdiff+0x7c>
 8004b44:	1b2b      	subs	r3, r5, r4
 8004b46:	3b15      	subs	r3, #21
 8004b48:	f023 0303 	bic.w	r3, r3, #3
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	3415      	adds	r4, #21
 8004b50:	42a5      	cmp	r5, r4
 8004b52:	bf38      	it	cc
 8004b54:	2304      	movcc	r3, #4
 8004b56:	4419      	add	r1, r3
 8004b58:	4473      	add	r3, lr
 8004b5a:	469e      	mov	lr, r3
 8004b5c:	460d      	mov	r5, r1
 8004b5e:	4565      	cmp	r5, ip
 8004b60:	d30e      	bcc.n	8004b80 <__mdiff+0xe8>
 8004b62:	f10c 0203 	add.w	r2, ip, #3
 8004b66:	1a52      	subs	r2, r2, r1
 8004b68:	f022 0203 	bic.w	r2, r2, #3
 8004b6c:	3903      	subs	r1, #3
 8004b6e:	458c      	cmp	ip, r1
 8004b70:	bf38      	it	cc
 8004b72:	2200      	movcc	r2, #0
 8004b74:	441a      	add	r2, r3
 8004b76:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004b7a:	b17b      	cbz	r3, 8004b9c <__mdiff+0x104>
 8004b7c:	6106      	str	r6, [r0, #16]
 8004b7e:	e7a5      	b.n	8004acc <__mdiff+0x34>
 8004b80:	f855 8b04 	ldr.w	r8, [r5], #4
 8004b84:	fa17 f488 	uxtah	r4, r7, r8
 8004b88:	1422      	asrs	r2, r4, #16
 8004b8a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8004b8e:	b2a4      	uxth	r4, r4
 8004b90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004b94:	f84e 4b04 	str.w	r4, [lr], #4
 8004b98:	1417      	asrs	r7, r2, #16
 8004b9a:	e7e0      	b.n	8004b5e <__mdiff+0xc6>
 8004b9c:	3e01      	subs	r6, #1
 8004b9e:	e7ea      	b.n	8004b76 <__mdiff+0xde>
 8004ba0:	080054b7 	.word	0x080054b7
 8004ba4:	08005528 	.word	0x08005528

08004ba8 <__d2b>:
 8004ba8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004bac:	4689      	mov	r9, r1
 8004bae:	2101      	movs	r1, #1
 8004bb0:	ec57 6b10 	vmov	r6, r7, d0
 8004bb4:	4690      	mov	r8, r2
 8004bb6:	f7ff fcd5 	bl	8004564 <_Balloc>
 8004bba:	4604      	mov	r4, r0
 8004bbc:	b930      	cbnz	r0, 8004bcc <__d2b+0x24>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	4b25      	ldr	r3, [pc, #148]	; (8004c58 <__d2b+0xb0>)
 8004bc2:	4826      	ldr	r0, [pc, #152]	; (8004c5c <__d2b+0xb4>)
 8004bc4:	f240 310a 	movw	r1, #778	; 0x30a
 8004bc8:	f7fe fbf4 	bl	80033b4 <__assert_func>
 8004bcc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004bd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004bd4:	bb35      	cbnz	r5, 8004c24 <__d2b+0x7c>
 8004bd6:	2e00      	cmp	r6, #0
 8004bd8:	9301      	str	r3, [sp, #4]
 8004bda:	d028      	beq.n	8004c2e <__d2b+0x86>
 8004bdc:	4668      	mov	r0, sp
 8004bde:	9600      	str	r6, [sp, #0]
 8004be0:	f7ff fd8c 	bl	80046fc <__lo0bits>
 8004be4:	9900      	ldr	r1, [sp, #0]
 8004be6:	b300      	cbz	r0, 8004c2a <__d2b+0x82>
 8004be8:	9a01      	ldr	r2, [sp, #4]
 8004bea:	f1c0 0320 	rsb	r3, r0, #32
 8004bee:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf2:	430b      	orrs	r3, r1
 8004bf4:	40c2      	lsrs	r2, r0
 8004bf6:	6163      	str	r3, [r4, #20]
 8004bf8:	9201      	str	r2, [sp, #4]
 8004bfa:	9b01      	ldr	r3, [sp, #4]
 8004bfc:	61a3      	str	r3, [r4, #24]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf14      	ite	ne
 8004c02:	2202      	movne	r2, #2
 8004c04:	2201      	moveq	r2, #1
 8004c06:	6122      	str	r2, [r4, #16]
 8004c08:	b1d5      	cbz	r5, 8004c40 <__d2b+0x98>
 8004c0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004c0e:	4405      	add	r5, r0
 8004c10:	f8c9 5000 	str.w	r5, [r9]
 8004c14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004c18:	f8c8 0000 	str.w	r0, [r8]
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	b003      	add	sp, #12
 8004c20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c28:	e7d5      	b.n	8004bd6 <__d2b+0x2e>
 8004c2a:	6161      	str	r1, [r4, #20]
 8004c2c:	e7e5      	b.n	8004bfa <__d2b+0x52>
 8004c2e:	a801      	add	r0, sp, #4
 8004c30:	f7ff fd64 	bl	80046fc <__lo0bits>
 8004c34:	9b01      	ldr	r3, [sp, #4]
 8004c36:	6163      	str	r3, [r4, #20]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	6122      	str	r2, [r4, #16]
 8004c3c:	3020      	adds	r0, #32
 8004c3e:	e7e3      	b.n	8004c08 <__d2b+0x60>
 8004c40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004c44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004c48:	f8c9 0000 	str.w	r0, [r9]
 8004c4c:	6918      	ldr	r0, [r3, #16]
 8004c4e:	f7ff fd35 	bl	80046bc <__hi0bits>
 8004c52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004c56:	e7df      	b.n	8004c18 <__d2b+0x70>
 8004c58:	080054b7 	.word	0x080054b7
 8004c5c:	08005528 	.word	0x08005528

08004c60 <__sfputc_r>:
 8004c60:	6893      	ldr	r3, [r2, #8]
 8004c62:	3b01      	subs	r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	b410      	push	{r4}
 8004c68:	6093      	str	r3, [r2, #8]
 8004c6a:	da08      	bge.n	8004c7e <__sfputc_r+0x1e>
 8004c6c:	6994      	ldr	r4, [r2, #24]
 8004c6e:	42a3      	cmp	r3, r4
 8004c70:	db01      	blt.n	8004c76 <__sfputc_r+0x16>
 8004c72:	290a      	cmp	r1, #10
 8004c74:	d103      	bne.n	8004c7e <__sfputc_r+0x1e>
 8004c76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c7a:	f7fe badb 	b.w	8003234 <__swbuf_r>
 8004c7e:	6813      	ldr	r3, [r2, #0]
 8004c80:	1c58      	adds	r0, r3, #1
 8004c82:	6010      	str	r0, [r2, #0]
 8004c84:	7019      	strb	r1, [r3, #0]
 8004c86:	4608      	mov	r0, r1
 8004c88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <__sfputs_r>:
 8004c8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c90:	4606      	mov	r6, r0
 8004c92:	460f      	mov	r7, r1
 8004c94:	4614      	mov	r4, r2
 8004c96:	18d5      	adds	r5, r2, r3
 8004c98:	42ac      	cmp	r4, r5
 8004c9a:	d101      	bne.n	8004ca0 <__sfputs_r+0x12>
 8004c9c:	2000      	movs	r0, #0
 8004c9e:	e007      	b.n	8004cb0 <__sfputs_r+0x22>
 8004ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ca4:	463a      	mov	r2, r7
 8004ca6:	4630      	mov	r0, r6
 8004ca8:	f7ff ffda 	bl	8004c60 <__sfputc_r>
 8004cac:	1c43      	adds	r3, r0, #1
 8004cae:	d1f3      	bne.n	8004c98 <__sfputs_r+0xa>
 8004cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cb4 <_vfiprintf_r>:
 8004cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb8:	460d      	mov	r5, r1
 8004cba:	b09d      	sub	sp, #116	; 0x74
 8004cbc:	4614      	mov	r4, r2
 8004cbe:	4698      	mov	r8, r3
 8004cc0:	4606      	mov	r6, r0
 8004cc2:	b118      	cbz	r0, 8004ccc <_vfiprintf_r+0x18>
 8004cc4:	6983      	ldr	r3, [r0, #24]
 8004cc6:	b90b      	cbnz	r3, 8004ccc <_vfiprintf_r+0x18>
 8004cc8:	f7ff fb24 	bl	8004314 <__sinit>
 8004ccc:	4b89      	ldr	r3, [pc, #548]	; (8004ef4 <_vfiprintf_r+0x240>)
 8004cce:	429d      	cmp	r5, r3
 8004cd0:	d11b      	bne.n	8004d0a <_vfiprintf_r+0x56>
 8004cd2:	6875      	ldr	r5, [r6, #4]
 8004cd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cd6:	07d9      	lsls	r1, r3, #31
 8004cd8:	d405      	bmi.n	8004ce6 <_vfiprintf_r+0x32>
 8004cda:	89ab      	ldrh	r3, [r5, #12]
 8004cdc:	059a      	lsls	r2, r3, #22
 8004cde:	d402      	bmi.n	8004ce6 <_vfiprintf_r+0x32>
 8004ce0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ce2:	f7ff fbcc 	bl	800447e <__retarget_lock_acquire_recursive>
 8004ce6:	89ab      	ldrh	r3, [r5, #12]
 8004ce8:	071b      	lsls	r3, r3, #28
 8004cea:	d501      	bpl.n	8004cf0 <_vfiprintf_r+0x3c>
 8004cec:	692b      	ldr	r3, [r5, #16]
 8004cee:	b9eb      	cbnz	r3, 8004d2c <_vfiprintf_r+0x78>
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	f7fe faf0 	bl	80032d8 <__swsetup_r>
 8004cf8:	b1c0      	cbz	r0, 8004d2c <_vfiprintf_r+0x78>
 8004cfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cfc:	07dc      	lsls	r4, r3, #31
 8004cfe:	d50e      	bpl.n	8004d1e <_vfiprintf_r+0x6a>
 8004d00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d04:	b01d      	add	sp, #116	; 0x74
 8004d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0a:	4b7b      	ldr	r3, [pc, #492]	; (8004ef8 <_vfiprintf_r+0x244>)
 8004d0c:	429d      	cmp	r5, r3
 8004d0e:	d101      	bne.n	8004d14 <_vfiprintf_r+0x60>
 8004d10:	68b5      	ldr	r5, [r6, #8]
 8004d12:	e7df      	b.n	8004cd4 <_vfiprintf_r+0x20>
 8004d14:	4b79      	ldr	r3, [pc, #484]	; (8004efc <_vfiprintf_r+0x248>)
 8004d16:	429d      	cmp	r5, r3
 8004d18:	bf08      	it	eq
 8004d1a:	68f5      	ldreq	r5, [r6, #12]
 8004d1c:	e7da      	b.n	8004cd4 <_vfiprintf_r+0x20>
 8004d1e:	89ab      	ldrh	r3, [r5, #12]
 8004d20:	0598      	lsls	r0, r3, #22
 8004d22:	d4ed      	bmi.n	8004d00 <_vfiprintf_r+0x4c>
 8004d24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d26:	f7ff fbab 	bl	8004480 <__retarget_lock_release_recursive>
 8004d2a:	e7e9      	b.n	8004d00 <_vfiprintf_r+0x4c>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004d30:	2320      	movs	r3, #32
 8004d32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d36:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d3a:	2330      	movs	r3, #48	; 0x30
 8004d3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004f00 <_vfiprintf_r+0x24c>
 8004d40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d44:	f04f 0901 	mov.w	r9, #1
 8004d48:	4623      	mov	r3, r4
 8004d4a:	469a      	mov	sl, r3
 8004d4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d50:	b10a      	cbz	r2, 8004d56 <_vfiprintf_r+0xa2>
 8004d52:	2a25      	cmp	r2, #37	; 0x25
 8004d54:	d1f9      	bne.n	8004d4a <_vfiprintf_r+0x96>
 8004d56:	ebba 0b04 	subs.w	fp, sl, r4
 8004d5a:	d00b      	beq.n	8004d74 <_vfiprintf_r+0xc0>
 8004d5c:	465b      	mov	r3, fp
 8004d5e:	4622      	mov	r2, r4
 8004d60:	4629      	mov	r1, r5
 8004d62:	4630      	mov	r0, r6
 8004d64:	f7ff ff93 	bl	8004c8e <__sfputs_r>
 8004d68:	3001      	adds	r0, #1
 8004d6a:	f000 80aa 	beq.w	8004ec2 <_vfiprintf_r+0x20e>
 8004d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d70:	445a      	add	r2, fp
 8004d72:	9209      	str	r2, [sp, #36]	; 0x24
 8004d74:	f89a 3000 	ldrb.w	r3, [sl]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 80a2 	beq.w	8004ec2 <_vfiprintf_r+0x20e>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d88:	f10a 0a01 	add.w	sl, sl, #1
 8004d8c:	9304      	str	r3, [sp, #16]
 8004d8e:	9307      	str	r3, [sp, #28]
 8004d90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d94:	931a      	str	r3, [sp, #104]	; 0x68
 8004d96:	4654      	mov	r4, sl
 8004d98:	2205      	movs	r2, #5
 8004d9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d9e:	4858      	ldr	r0, [pc, #352]	; (8004f00 <_vfiprintf_r+0x24c>)
 8004da0:	f7fb fa3e 	bl	8000220 <memchr>
 8004da4:	9a04      	ldr	r2, [sp, #16]
 8004da6:	b9d8      	cbnz	r0, 8004de0 <_vfiprintf_r+0x12c>
 8004da8:	06d1      	lsls	r1, r2, #27
 8004daa:	bf44      	itt	mi
 8004dac:	2320      	movmi	r3, #32
 8004dae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004db2:	0713      	lsls	r3, r2, #28
 8004db4:	bf44      	itt	mi
 8004db6:	232b      	movmi	r3, #43	; 0x2b
 8004db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dbc:	f89a 3000 	ldrb.w	r3, [sl]
 8004dc0:	2b2a      	cmp	r3, #42	; 0x2a
 8004dc2:	d015      	beq.n	8004df0 <_vfiprintf_r+0x13c>
 8004dc4:	9a07      	ldr	r2, [sp, #28]
 8004dc6:	4654      	mov	r4, sl
 8004dc8:	2000      	movs	r0, #0
 8004dca:	f04f 0c0a 	mov.w	ip, #10
 8004dce:	4621      	mov	r1, r4
 8004dd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dd4:	3b30      	subs	r3, #48	; 0x30
 8004dd6:	2b09      	cmp	r3, #9
 8004dd8:	d94e      	bls.n	8004e78 <_vfiprintf_r+0x1c4>
 8004dda:	b1b0      	cbz	r0, 8004e0a <_vfiprintf_r+0x156>
 8004ddc:	9207      	str	r2, [sp, #28]
 8004dde:	e014      	b.n	8004e0a <_vfiprintf_r+0x156>
 8004de0:	eba0 0308 	sub.w	r3, r0, r8
 8004de4:	fa09 f303 	lsl.w	r3, r9, r3
 8004de8:	4313      	orrs	r3, r2
 8004dea:	9304      	str	r3, [sp, #16]
 8004dec:	46a2      	mov	sl, r4
 8004dee:	e7d2      	b.n	8004d96 <_vfiprintf_r+0xe2>
 8004df0:	9b03      	ldr	r3, [sp, #12]
 8004df2:	1d19      	adds	r1, r3, #4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	9103      	str	r1, [sp, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bfbb      	ittet	lt
 8004dfc:	425b      	neglt	r3, r3
 8004dfe:	f042 0202 	orrlt.w	r2, r2, #2
 8004e02:	9307      	strge	r3, [sp, #28]
 8004e04:	9307      	strlt	r3, [sp, #28]
 8004e06:	bfb8      	it	lt
 8004e08:	9204      	strlt	r2, [sp, #16]
 8004e0a:	7823      	ldrb	r3, [r4, #0]
 8004e0c:	2b2e      	cmp	r3, #46	; 0x2e
 8004e0e:	d10c      	bne.n	8004e2a <_vfiprintf_r+0x176>
 8004e10:	7863      	ldrb	r3, [r4, #1]
 8004e12:	2b2a      	cmp	r3, #42	; 0x2a
 8004e14:	d135      	bne.n	8004e82 <_vfiprintf_r+0x1ce>
 8004e16:	9b03      	ldr	r3, [sp, #12]
 8004e18:	1d1a      	adds	r2, r3, #4
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	9203      	str	r2, [sp, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	bfb8      	it	lt
 8004e22:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e26:	3402      	adds	r4, #2
 8004e28:	9305      	str	r3, [sp, #20]
 8004e2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f10 <_vfiprintf_r+0x25c>
 8004e2e:	7821      	ldrb	r1, [r4, #0]
 8004e30:	2203      	movs	r2, #3
 8004e32:	4650      	mov	r0, sl
 8004e34:	f7fb f9f4 	bl	8000220 <memchr>
 8004e38:	b140      	cbz	r0, 8004e4c <_vfiprintf_r+0x198>
 8004e3a:	2340      	movs	r3, #64	; 0x40
 8004e3c:	eba0 000a 	sub.w	r0, r0, sl
 8004e40:	fa03 f000 	lsl.w	r0, r3, r0
 8004e44:	9b04      	ldr	r3, [sp, #16]
 8004e46:	4303      	orrs	r3, r0
 8004e48:	3401      	adds	r4, #1
 8004e4a:	9304      	str	r3, [sp, #16]
 8004e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e50:	482c      	ldr	r0, [pc, #176]	; (8004f04 <_vfiprintf_r+0x250>)
 8004e52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e56:	2206      	movs	r2, #6
 8004e58:	f7fb f9e2 	bl	8000220 <memchr>
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	d03f      	beq.n	8004ee0 <_vfiprintf_r+0x22c>
 8004e60:	4b29      	ldr	r3, [pc, #164]	; (8004f08 <_vfiprintf_r+0x254>)
 8004e62:	bb1b      	cbnz	r3, 8004eac <_vfiprintf_r+0x1f8>
 8004e64:	9b03      	ldr	r3, [sp, #12]
 8004e66:	3307      	adds	r3, #7
 8004e68:	f023 0307 	bic.w	r3, r3, #7
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	9303      	str	r3, [sp, #12]
 8004e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e72:	443b      	add	r3, r7
 8004e74:	9309      	str	r3, [sp, #36]	; 0x24
 8004e76:	e767      	b.n	8004d48 <_vfiprintf_r+0x94>
 8004e78:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e7c:	460c      	mov	r4, r1
 8004e7e:	2001      	movs	r0, #1
 8004e80:	e7a5      	b.n	8004dce <_vfiprintf_r+0x11a>
 8004e82:	2300      	movs	r3, #0
 8004e84:	3401      	adds	r4, #1
 8004e86:	9305      	str	r3, [sp, #20]
 8004e88:	4619      	mov	r1, r3
 8004e8a:	f04f 0c0a 	mov.w	ip, #10
 8004e8e:	4620      	mov	r0, r4
 8004e90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e94:	3a30      	subs	r2, #48	; 0x30
 8004e96:	2a09      	cmp	r2, #9
 8004e98:	d903      	bls.n	8004ea2 <_vfiprintf_r+0x1ee>
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d0c5      	beq.n	8004e2a <_vfiprintf_r+0x176>
 8004e9e:	9105      	str	r1, [sp, #20]
 8004ea0:	e7c3      	b.n	8004e2a <_vfiprintf_r+0x176>
 8004ea2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e7f0      	b.n	8004e8e <_vfiprintf_r+0x1da>
 8004eac:	ab03      	add	r3, sp, #12
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	462a      	mov	r2, r5
 8004eb2:	4b16      	ldr	r3, [pc, #88]	; (8004f0c <_vfiprintf_r+0x258>)
 8004eb4:	a904      	add	r1, sp, #16
 8004eb6:	4630      	mov	r0, r6
 8004eb8:	f7fd fd54 	bl	8002964 <_printf_float>
 8004ebc:	4607      	mov	r7, r0
 8004ebe:	1c78      	adds	r0, r7, #1
 8004ec0:	d1d6      	bne.n	8004e70 <_vfiprintf_r+0x1bc>
 8004ec2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ec4:	07d9      	lsls	r1, r3, #31
 8004ec6:	d405      	bmi.n	8004ed4 <_vfiprintf_r+0x220>
 8004ec8:	89ab      	ldrh	r3, [r5, #12]
 8004eca:	059a      	lsls	r2, r3, #22
 8004ecc:	d402      	bmi.n	8004ed4 <_vfiprintf_r+0x220>
 8004ece:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ed0:	f7ff fad6 	bl	8004480 <__retarget_lock_release_recursive>
 8004ed4:	89ab      	ldrh	r3, [r5, #12]
 8004ed6:	065b      	lsls	r3, r3, #25
 8004ed8:	f53f af12 	bmi.w	8004d00 <_vfiprintf_r+0x4c>
 8004edc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ede:	e711      	b.n	8004d04 <_vfiprintf_r+0x50>
 8004ee0:	ab03      	add	r3, sp, #12
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	462a      	mov	r2, r5
 8004ee6:	4b09      	ldr	r3, [pc, #36]	; (8004f0c <_vfiprintf_r+0x258>)
 8004ee8:	a904      	add	r1, sp, #16
 8004eea:	4630      	mov	r0, r6
 8004eec:	f7fd ffde 	bl	8002eac <_printf_i>
 8004ef0:	e7e4      	b.n	8004ebc <_vfiprintf_r+0x208>
 8004ef2:	bf00      	nop
 8004ef4:	080054e8 	.word	0x080054e8
 8004ef8:	08005508 	.word	0x08005508
 8004efc:	080054c8 	.word	0x080054c8
 8004f00:	08005684 	.word	0x08005684
 8004f04:	0800568e 	.word	0x0800568e
 8004f08:	08002965 	.word	0x08002965
 8004f0c:	08004c8f 	.word	0x08004c8f
 8004f10:	0800568a 	.word	0x0800568a

08004f14 <__sread>:
 8004f14:	b510      	push	{r4, lr}
 8004f16:	460c      	mov	r4, r1
 8004f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f1c:	f000 f8ae 	bl	800507c <_read_r>
 8004f20:	2800      	cmp	r0, #0
 8004f22:	bfab      	itete	ge
 8004f24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f26:	89a3      	ldrhlt	r3, [r4, #12]
 8004f28:	181b      	addge	r3, r3, r0
 8004f2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f2e:	bfac      	ite	ge
 8004f30:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f32:	81a3      	strhlt	r3, [r4, #12]
 8004f34:	bd10      	pop	{r4, pc}

08004f36 <__swrite>:
 8004f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f3a:	461f      	mov	r7, r3
 8004f3c:	898b      	ldrh	r3, [r1, #12]
 8004f3e:	05db      	lsls	r3, r3, #23
 8004f40:	4605      	mov	r5, r0
 8004f42:	460c      	mov	r4, r1
 8004f44:	4616      	mov	r6, r2
 8004f46:	d505      	bpl.n	8004f54 <__swrite+0x1e>
 8004f48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f000 f870 	bl	8005034 <_lseek_r>
 8004f54:	89a3      	ldrh	r3, [r4, #12]
 8004f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f5e:	81a3      	strh	r3, [r4, #12]
 8004f60:	4632      	mov	r2, r6
 8004f62:	463b      	mov	r3, r7
 8004f64:	4628      	mov	r0, r5
 8004f66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f6a:	f000 b817 	b.w	8004f9c <_write_r>

08004f6e <__sseek>:
 8004f6e:	b510      	push	{r4, lr}
 8004f70:	460c      	mov	r4, r1
 8004f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f76:	f000 f85d 	bl	8005034 <_lseek_r>
 8004f7a:	1c43      	adds	r3, r0, #1
 8004f7c:	89a3      	ldrh	r3, [r4, #12]
 8004f7e:	bf15      	itete	ne
 8004f80:	6560      	strne	r0, [r4, #84]	; 0x54
 8004f82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004f86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004f8a:	81a3      	strheq	r3, [r4, #12]
 8004f8c:	bf18      	it	ne
 8004f8e:	81a3      	strhne	r3, [r4, #12]
 8004f90:	bd10      	pop	{r4, pc}

08004f92 <__sclose>:
 8004f92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f96:	f000 b81b 	b.w	8004fd0 <_close_r>
	...

08004f9c <_write_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	4d07      	ldr	r5, [pc, #28]	; (8004fbc <_write_r+0x20>)
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	4608      	mov	r0, r1
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	602a      	str	r2, [r5, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f7fc f864 	bl	8001078 <_write>
 8004fb0:	1c43      	adds	r3, r0, #1
 8004fb2:	d102      	bne.n	8004fba <_write_r+0x1e>
 8004fb4:	682b      	ldr	r3, [r5, #0]
 8004fb6:	b103      	cbz	r3, 8004fba <_write_r+0x1e>
 8004fb8:	6023      	str	r3, [r4, #0]
 8004fba:	bd38      	pop	{r3, r4, r5, pc}
 8004fbc:	20000234 	.word	0x20000234

08004fc0 <abort>:
 8004fc0:	b508      	push	{r3, lr}
 8004fc2:	2006      	movs	r0, #6
 8004fc4:	f000 f894 	bl	80050f0 <raise>
 8004fc8:	2001      	movs	r0, #1
 8004fca:	f7fc fa7b 	bl	80014c4 <_exit>
	...

08004fd0 <_close_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4d06      	ldr	r5, [pc, #24]	; (8004fec <_close_r+0x1c>)
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	4608      	mov	r0, r1
 8004fda:	602b      	str	r3, [r5, #0]
 8004fdc:	f7fc fa86 	bl	80014ec <_close>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d102      	bne.n	8004fea <_close_r+0x1a>
 8004fe4:	682b      	ldr	r3, [r5, #0]
 8004fe6:	b103      	cbz	r3, 8004fea <_close_r+0x1a>
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	20000234 	.word	0x20000234

08004ff0 <_fstat_r>:
 8004ff0:	b538      	push	{r3, r4, r5, lr}
 8004ff2:	4d07      	ldr	r5, [pc, #28]	; (8005010 <_fstat_r+0x20>)
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	4604      	mov	r4, r0
 8004ff8:	4608      	mov	r0, r1
 8004ffa:	4611      	mov	r1, r2
 8004ffc:	602b      	str	r3, [r5, #0]
 8004ffe:	f7fc fa79 	bl	80014f4 <_fstat>
 8005002:	1c43      	adds	r3, r0, #1
 8005004:	d102      	bne.n	800500c <_fstat_r+0x1c>
 8005006:	682b      	ldr	r3, [r5, #0]
 8005008:	b103      	cbz	r3, 800500c <_fstat_r+0x1c>
 800500a:	6023      	str	r3, [r4, #0]
 800500c:	bd38      	pop	{r3, r4, r5, pc}
 800500e:	bf00      	nop
 8005010:	20000234 	.word	0x20000234

08005014 <_isatty_r>:
 8005014:	b538      	push	{r3, r4, r5, lr}
 8005016:	4d06      	ldr	r5, [pc, #24]	; (8005030 <_isatty_r+0x1c>)
 8005018:	2300      	movs	r3, #0
 800501a:	4604      	mov	r4, r0
 800501c:	4608      	mov	r0, r1
 800501e:	602b      	str	r3, [r5, #0]
 8005020:	f7fc fa6e 	bl	8001500 <_isatty>
 8005024:	1c43      	adds	r3, r0, #1
 8005026:	d102      	bne.n	800502e <_isatty_r+0x1a>
 8005028:	682b      	ldr	r3, [r5, #0]
 800502a:	b103      	cbz	r3, 800502e <_isatty_r+0x1a>
 800502c:	6023      	str	r3, [r4, #0]
 800502e:	bd38      	pop	{r3, r4, r5, pc}
 8005030:	20000234 	.word	0x20000234

08005034 <_lseek_r>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	4d07      	ldr	r5, [pc, #28]	; (8005054 <_lseek_r+0x20>)
 8005038:	4604      	mov	r4, r0
 800503a:	4608      	mov	r0, r1
 800503c:	4611      	mov	r1, r2
 800503e:	2200      	movs	r2, #0
 8005040:	602a      	str	r2, [r5, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	f7fc fa5e 	bl	8001504 <_lseek>
 8005048:	1c43      	adds	r3, r0, #1
 800504a:	d102      	bne.n	8005052 <_lseek_r+0x1e>
 800504c:	682b      	ldr	r3, [r5, #0]
 800504e:	b103      	cbz	r3, 8005052 <_lseek_r+0x1e>
 8005050:	6023      	str	r3, [r4, #0]
 8005052:	bd38      	pop	{r3, r4, r5, pc}
 8005054:	20000234 	.word	0x20000234

08005058 <__ascii_mbtowc>:
 8005058:	b082      	sub	sp, #8
 800505a:	b901      	cbnz	r1, 800505e <__ascii_mbtowc+0x6>
 800505c:	a901      	add	r1, sp, #4
 800505e:	b142      	cbz	r2, 8005072 <__ascii_mbtowc+0x1a>
 8005060:	b14b      	cbz	r3, 8005076 <__ascii_mbtowc+0x1e>
 8005062:	7813      	ldrb	r3, [r2, #0]
 8005064:	600b      	str	r3, [r1, #0]
 8005066:	7812      	ldrb	r2, [r2, #0]
 8005068:	1e10      	subs	r0, r2, #0
 800506a:	bf18      	it	ne
 800506c:	2001      	movne	r0, #1
 800506e:	b002      	add	sp, #8
 8005070:	4770      	bx	lr
 8005072:	4610      	mov	r0, r2
 8005074:	e7fb      	b.n	800506e <__ascii_mbtowc+0x16>
 8005076:	f06f 0001 	mvn.w	r0, #1
 800507a:	e7f8      	b.n	800506e <__ascii_mbtowc+0x16>

0800507c <_read_r>:
 800507c:	b538      	push	{r3, r4, r5, lr}
 800507e:	4d07      	ldr	r5, [pc, #28]	; (800509c <_read_r+0x20>)
 8005080:	4604      	mov	r4, r0
 8005082:	4608      	mov	r0, r1
 8005084:	4611      	mov	r1, r2
 8005086:	2200      	movs	r2, #0
 8005088:	602a      	str	r2, [r5, #0]
 800508a:	461a      	mov	r2, r3
 800508c:	f7fc fa20 	bl	80014d0 <_read>
 8005090:	1c43      	adds	r3, r0, #1
 8005092:	d102      	bne.n	800509a <_read_r+0x1e>
 8005094:	682b      	ldr	r3, [r5, #0]
 8005096:	b103      	cbz	r3, 800509a <_read_r+0x1e>
 8005098:	6023      	str	r3, [r4, #0]
 800509a:	bd38      	pop	{r3, r4, r5, pc}
 800509c:	20000234 	.word	0x20000234

080050a0 <_raise_r>:
 80050a0:	291f      	cmp	r1, #31
 80050a2:	b538      	push	{r3, r4, r5, lr}
 80050a4:	4604      	mov	r4, r0
 80050a6:	460d      	mov	r5, r1
 80050a8:	d904      	bls.n	80050b4 <_raise_r+0x14>
 80050aa:	2316      	movs	r3, #22
 80050ac:	6003      	str	r3, [r0, #0]
 80050ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b2:	bd38      	pop	{r3, r4, r5, pc}
 80050b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80050b6:	b112      	cbz	r2, 80050be <_raise_r+0x1e>
 80050b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80050bc:	b94b      	cbnz	r3, 80050d2 <_raise_r+0x32>
 80050be:	4620      	mov	r0, r4
 80050c0:	f000 f830 	bl	8005124 <_getpid_r>
 80050c4:	462a      	mov	r2, r5
 80050c6:	4601      	mov	r1, r0
 80050c8:	4620      	mov	r0, r4
 80050ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050ce:	f000 b817 	b.w	8005100 <_kill_r>
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d00a      	beq.n	80050ec <_raise_r+0x4c>
 80050d6:	1c59      	adds	r1, r3, #1
 80050d8:	d103      	bne.n	80050e2 <_raise_r+0x42>
 80050da:	2316      	movs	r3, #22
 80050dc:	6003      	str	r3, [r0, #0]
 80050de:	2001      	movs	r0, #1
 80050e0:	e7e7      	b.n	80050b2 <_raise_r+0x12>
 80050e2:	2400      	movs	r4, #0
 80050e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80050e8:	4628      	mov	r0, r5
 80050ea:	4798      	blx	r3
 80050ec:	2000      	movs	r0, #0
 80050ee:	e7e0      	b.n	80050b2 <_raise_r+0x12>

080050f0 <raise>:
 80050f0:	4b02      	ldr	r3, [pc, #8]	; (80050fc <raise+0xc>)
 80050f2:	4601      	mov	r1, r0
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	f7ff bfd3 	b.w	80050a0 <_raise_r>
 80050fa:	bf00      	nop
 80050fc:	2000000c 	.word	0x2000000c

08005100 <_kill_r>:
 8005100:	b538      	push	{r3, r4, r5, lr}
 8005102:	4d07      	ldr	r5, [pc, #28]	; (8005120 <_kill_r+0x20>)
 8005104:	2300      	movs	r3, #0
 8005106:	4604      	mov	r4, r0
 8005108:	4608      	mov	r0, r1
 800510a:	4611      	mov	r1, r2
 800510c:	602b      	str	r3, [r5, #0]
 800510e:	f7fc f9d1 	bl	80014b4 <_kill>
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	d102      	bne.n	800511c <_kill_r+0x1c>
 8005116:	682b      	ldr	r3, [r5, #0]
 8005118:	b103      	cbz	r3, 800511c <_kill_r+0x1c>
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	bd38      	pop	{r3, r4, r5, pc}
 800511e:	bf00      	nop
 8005120:	20000234 	.word	0x20000234

08005124 <_getpid_r>:
 8005124:	f7fc b9c4 	b.w	80014b0 <_getpid>

08005128 <__ascii_wctomb>:
 8005128:	b149      	cbz	r1, 800513e <__ascii_wctomb+0x16>
 800512a:	2aff      	cmp	r2, #255	; 0xff
 800512c:	bf85      	ittet	hi
 800512e:	238a      	movhi	r3, #138	; 0x8a
 8005130:	6003      	strhi	r3, [r0, #0]
 8005132:	700a      	strbls	r2, [r1, #0]
 8005134:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005138:	bf98      	it	ls
 800513a:	2001      	movls	r0, #1
 800513c:	4770      	bx	lr
 800513e:	4608      	mov	r0, r1
 8005140:	4770      	bx	lr
	...

08005144 <_init>:
 8005144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005146:	bf00      	nop
 8005148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800514a:	bc08      	pop	{r3}
 800514c:	469e      	mov	lr, r3
 800514e:	4770      	bx	lr

08005150 <_fini>:
 8005150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005152:	bf00      	nop
 8005154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005156:	bc08      	pop	{r3}
 8005158:	469e      	mov	lr, r3
 800515a:	4770      	bx	lr
