{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 16:51:06 2015 " "Info: Processing started: Mon May 11 16:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pos_text -c pos_text --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pos_text -c pos_text --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "zpozd_cas\[20\] " "Info: Detected ripple clock \"zpozd_cas\[20\]\" as buffer" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 45 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zpozd_cas\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[14\] " "Info: Detected ripple clock \"registr\[14\]\" as buffer" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 60 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sl_cas2\[1\] register slp6\[0\] 134.05 MHz 7.46 ns Internal " "Info: Clock \"clk\" has Internal fmax of 134.05 MHz between source register \"sl_cas2\[1\]\" and destination register \"slp6\[0\]\" (period= 7.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.184 ns + Longest register register " "Info: + Longest register to register delay is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sl_cas2\[1\] 1 REG LCFF_X20_Y12_N25 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N25; Fanout = 93; REG Node = 'sl_cas2\[1\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sl_cas2[1] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.202 ns) 1.736 ns Equal6~1 2 COMB LCCOMB_X13_Y12_N28 6 " "Info: 2: + IC(1.534 ns) + CELL(0.202 ns) = 1.736 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 6; COMB Node = 'Equal6~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { sl_cas2[1] Equal6~1 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 2.335 ns sl_cas6~0 3 COMB LCCOMB_X13_Y12_N6 41 " "Info: 3: + IC(0.393 ns) + CELL(0.206 ns) = 2.335 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 41; COMB Node = 'sl_cas6~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Equal6~1 sl_cas6~0 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.206 ns) 3.926 ns Mux55~4 4 COMB LCCOMB_X14_Y11_N8 1 " "Info: 4: + IC(1.385 ns) + CELL(0.206 ns) = 3.926 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Mux55~4'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { sl_cas6~0 Mux55~4 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 4.914 ns Mux55~5 5 COMB LCCOMB_X14_Y11_N10 1 " "Info: 5: + IC(0.365 ns) + CELL(0.623 ns) = 4.914 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 1; COMB Node = 'Mux55~5'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Mux55~4 Mux55~5 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.206 ns) 5.808 ns Mux55~14 6 COMB LCCOMB_X15_Y11_N2 1 " "Info: 6: + IC(0.688 ns) + CELL(0.206 ns) = 5.808 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'Mux55~14'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { Mux55~5 Mux55~14 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 7.076 ns Mux55~21 7 COMB LCCOMB_X14_Y13_N8 1 " "Info: 7: + IC(1.062 ns) + CELL(0.206 ns) = 7.076 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'Mux55~21'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { Mux55~14 Mux55~21 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.184 ns slp6\[0\] 8 REG LCFF_X14_Y13_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.184 ns; Loc. = LCFF_X14_Y13_N9; Fanout = 1; REG Node = 'slp6\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux55~21 slp6[0] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 24.46 % ) " "Info: Total cell delay = 1.757 ns ( 24.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.427 ns ( 75.54 % ) " "Info: Total interconnect delay = 5.427 ns ( 75.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.184 ns" { sl_cas2[1] Equal6~1 sl_cas6~0 Mux55~4 Mux55~5 Mux55~14 Mux55~21 slp6[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.184 ns" { sl_cas2[1] {} Equal6~1 {} sl_cas6~0 {} Mux55~4 {} Mux55~5 {} Mux55~14 {} Mux55~21 {} slp6[0] {} } { 0.000ns 1.534ns 0.393ns 1.385ns 0.365ns 0.688ns 1.062ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.612 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.970 ns) 3.916 ns zpozd_cas\[20\] 2 REG LCFF_X27_Y6_N19 2 " "Info: 2: + IC(1.846 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X27_Y6_N19; Fanout = 2; REG Node = 'zpozd_cas\[20\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk zpozd_cas[20] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.000 ns) 5.098 ns zpozd_cas\[20\]~clkctrl 3 COMB CLKCTRL_G4 118 " "Info: 3: + IC(1.182 ns) + CELL(0.000 ns) = 5.098 ns; Loc. = CLKCTRL_G4; Fanout = 118; COMB Node = 'zpozd_cas\[20\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { zpozd_cas[20] zpozd_cas[20]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 6.612 ns slp6\[0\] 4 REG LCFF_X14_Y13_N9 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 6.612 ns; Loc. = LCFF_X14_Y13_N9; Fanout = 1; REG Node = 'slp6\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { zpozd_cas[20]~clkctrl slp6[0] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.38 % ) " "Info: Total cell delay = 2.736 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 58.62 % ) " "Info: Total interconnect delay = 3.876 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp6[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp6[0] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.624 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.970 ns) 3.916 ns zpozd_cas\[20\] 2 REG LCFF_X27_Y6_N19 2 " "Info: 2: + IC(1.846 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X27_Y6_N19; Fanout = 2; REG Node = 'zpozd_cas\[20\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk zpozd_cas[20] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.000 ns) 5.098 ns zpozd_cas\[20\]~clkctrl 3 COMB CLKCTRL_G4 118 " "Info: 3: + IC(1.182 ns) + CELL(0.000 ns) = 5.098 ns; Loc. = CLKCTRL_G4; Fanout = 118; COMB Node = 'zpozd_cas\[20\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { zpozd_cas[20] zpozd_cas[20]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 6.624 ns sl_cas2\[1\] 4 REG LCFF_X20_Y12_N25 93 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 6.624 ns; Loc. = LCFF_X20_Y12_N25; Fanout = 93; REG Node = 'sl_cas2\[1\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { zpozd_cas[20]~clkctrl sl_cas2[1] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.30 % ) " "Info: Total cell delay = 2.736 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 58.70 % ) " "Info: Total interconnect delay = 3.888 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas2[1] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.624 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas2[1] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp6[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp6[0] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas2[1] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.624 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas2[1] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.184 ns" { sl_cas2[1] Equal6~1 sl_cas6~0 Mux55~4 Mux55~5 Mux55~14 Mux55~21 slp6[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.184 ns" { sl_cas2[1] {} Equal6~1 {} sl_cas6~0 {} Mux55~4 {} Mux55~5 {} Mux55~14 {} Mux55~21 {} slp6[0] {} } { 0.000ns 1.534ns 0.393ns 1.385ns 0.365ns 0.688ns 1.062ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.206ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl slp6[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} slp6[0] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { clk zpozd_cas[20] zpozd_cas[20]~clkctrl sl_cas2[1] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.624 ns" { clk {} clk~combout {} zpozd_cas[20] {} zpozd_cas[20]~clkctrl {} sl_cas2[1] {} } { 0.000ns 0.000ns 1.846ns 1.182ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[7\] reg\[7\] 21.254 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[7\]\" through register \"reg\[7\]\" is 21.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.952 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.970 ns) 4.316 ns registr\[14\] 2 REG LCFF_X26_Y7_N27 2 " "Info: 2: + IC(2.246 ns) + CELL(0.970 ns) = 4.316 ns; Loc. = LCFF_X26_Y7_N27; Fanout = 2; REG Node = 'registr\[14\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk registr[14] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 5.442 ns registr\[14\]~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 5.442 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'registr\[14\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { registr[14] registr[14]~clkctrl } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 6.952 ns reg\[7\] 4 REG LCFF_X17_Y9_N13 20 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 6.952 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 20; REG Node = 'reg\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { registr[14]~clkctrl reg[7] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.36 % ) " "Info: Total cell delay = 2.736 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 60.64 % ) " "Info: Total interconnect delay = 4.216 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { clk registr[14] registr[14]~clkctrl reg[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { clk {} clk~combout {} registr[14] {} registr[14]~clkctrl {} reg[7] {} } { 0.000ns 0.000ns 2.246ns 1.126ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.998 ns + Longest register pin " "Info: + Longest register to pin delay is 13.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[7\] 1 REG LCFF_X17_Y9_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 20; REG Node = 'reg\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[7] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.534 ns) 1.424 ns Mux70~11 2 COMB LCCOMB_X18_Y9_N14 18 " "Info: 2: + IC(0.890 ns) + CELL(0.534 ns) = 1.424 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 18; COMB Node = 'Mux70~11'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { reg[7] Mux70~11 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(0.370 ns) 4.507 ns Mux64~12 3 COMB LCCOMB_X17_Y10_N22 1 " "Info: 3: + IC(2.713 ns) + CELL(0.370 ns) = 4.507 ns; Loc. = LCCOMB_X17_Y10_N22; Fanout = 1; COMB Node = 'Mux64~12'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { Mux70~11 Mux64~12 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.651 ns) 5.856 ns Mux64~13 4 COMB LCCOMB_X17_Y10_N16 1 " "Info: 4: + IC(0.698 ns) + CELL(0.651 ns) = 5.856 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 1; COMB Node = 'Mux64~13'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Mux64~12 Mux64~13 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.370 ns) 7.671 ns Mux64~14 5 COMB LCCOMB_X13_Y9_N2 1 " "Info: 5: + IC(1.445 ns) + CELL(0.370 ns) = 7.671 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 1; COMB Node = 'Mux64~14'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Mux64~13 Mux64~14 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.624 ns) 8.658 ns Mux64~15 6 COMB LCCOMB_X13_Y9_N28 1 " "Info: 6: + IC(0.363 ns) + CELL(0.624 ns) = 8.658 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 1; COMB Node = 'Mux64~15'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { Mux64~14 Mux64~15 } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(3.236 ns) 13.998 ns radky\[7\] 7 PIN PIN_135 0 " "Info: 7: + IC(2.104 ns) + CELL(3.236 ns) = 13.998 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'radky\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { Mux64~15 radky[7] } "NODE_NAME" } } { "pos_text.vhd" "" { Text "Z:/CST - Scroll text/pos_text.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.785 ns ( 41.33 % ) " "Info: Total cell delay = 5.785 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.213 ns ( 58.67 % ) " "Info: Total interconnect delay = 8.213 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.998 ns" { reg[7] Mux70~11 Mux64~12 Mux64~13 Mux64~14 Mux64~15 radky[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "13.998 ns" { reg[7] {} Mux70~11 {} Mux64~12 {} Mux64~13 {} Mux64~14 {} Mux64~15 {} radky[7] {} } { 0.000ns 0.890ns 2.713ns 0.698ns 1.445ns 0.363ns 2.104ns } { 0.000ns 0.534ns 0.370ns 0.651ns 0.370ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { clk registr[14] registr[14]~clkctrl reg[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { clk {} clk~combout {} registr[14] {} registr[14]~clkctrl {} reg[7] {} } { 0.000ns 0.000ns 2.246ns 1.126ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.998 ns" { reg[7] Mux70~11 Mux64~12 Mux64~13 Mux64~14 Mux64~15 radky[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "13.998 ns" { reg[7] {} Mux70~11 {} Mux64~12 {} Mux64~13 {} Mux64~14 {} Mux64~15 {} radky[7] {} } { 0.000ns 0.890ns 2.713ns 0.698ns 1.445ns 0.363ns 2.104ns } { 0.000ns 0.534ns 0.370ns 0.651ns 0.370ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 16:51:08 2015 " "Info: Processing ended: Mon May 11 16:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
