<!-- Profile README for Steffen Brown -->

<h1 align="center">Hi, I'm Steffen ğŸ‘‹</h1>

<p align="center">
  <b>Computer Engineering @ UIUC</b><br/>
  RTL Design â€¢ Computer Architecture â€¢ ASIC / SoC â€¢ Verification â€¢ Embedded Systems
</p>

---

## ğŸš€ About Me
- ğŸ“ Computer Engineering student at the **University of Illinois Urbana-Champaign**
- ğŸ§  Focused on **digital design, microarchitecture, and verification**, with hands-on experience building complex RTL systems
- ğŸ§© Designed and validated **out-of-order RISC-V processors, cache subsystems, and verification infrastructure** in SystemVerilog
- âš™ï¸ Supplemental background in embedded and robotics systems, with ML used as a supporting tool for perception and systems analysis
- ğŸ’¡ Interested in roles where **correctness, performance, and architectural tradeoffs** matter

---

## ğŸ› ï¸ Technical Stack

### ğŸ”¹ Digital Design & Computer Architecture
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-00979D?logo=verilog&logoColor=fff"/>
  <img src="https://img.shields.io/badge/RTL%20Design-555555"/>
  <img src="https://img.shields.io/badge/Microarchitecture-555555"/>
  <img src="https://img.shields.io/badge/Out--of--Order%20Execution-555555"/>
  <img src="https://img.shields.io/badge/Superscalar%20Pipelines-555555"/>
  <img src="https://img.shields.io/badge/Cache%20%26%20Memory%20Systems-555555"/>
  <img src="https://img.shields.io/badge/Branch%20Prediction-555555"/>
</p>

---

### ğŸ”¹ Verification & Hardware Tooling
<p>
  <img src="https://img.shields.io/badge/VCS-8A2BE2"/>
  <img src="https://img.shields.io/badge/Verdi-8A2BE2"/>
  <img src="https://img.shields.io/badge/Design%20Vision-8A2BE2"/>
  <img src="https://img.shields.io/badge/SystemVerilog%20Assertions-555555"/>
  <img src="https://img.shields.io/badge/RVFI-555555"/>
  <img src="https://img.shields.io/badge/Spike%20(RISC--V)-555555"/>
  <img src="https://img.shields.io/badge/Python--based%20Test%20Generation-555555"/>
  <img src="https://img.shields.io/badge/Git-F05032?logo=git&logoColor=fff"/>
</p>

---

### ğŸ”¹ Embedded Systems & Low-Level Software
<p>
  <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=fff"/>
  <img src="https://img.shields.io/badge/C++-00599C?logo=cplusplus&logoColor=fff"/>
  <img src="https://img.shields.io/badge/RISC--V%20Assembly-555555"/>
  <img src="https://img.shields.io/badge/x86%20Assembly-555555"/>
  <img src="https://img.shields.io/badge/Bare--Metal%20Programming-555555"/>
  <img src="https://img.shields.io/badge/ARM%20Microcontrollers-00979D?logo=arm&logoColor=fff"/>
  <img src="https://img.shields.io/badge/Linux%20Development-555555"/>
  <img src="https://img.shields.io/badge/Vivado-EE4C2C"/>
</p>

---

### ğŸ”¹ Machine Learning (Applied to Systems)
<p>
  <img src="https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=fff"/>
  <img src="https://img.shields.io/badge/scikit--learn-F7931E?logo=scikitlearn&logoColor=fff"/>
  <img src="https://img.shields.io/badge/PyTorch-EE4C2C?logo=pytorch&logoColor=fff"/>
  <img src="https://img.shields.io/badge/OpenCV-5C3EE8?logo=opencv&logoColor=fff"/>
  <img src="https://img.shields.io/badge/NumPy-013243?logo=numpy&logoColor=fff"/>
</p>

---

## ğŸ“Œ Featured Projects

### ğŸ§  Hardware & RTL Design

| Project | Description | Tech | Repo |
|------|------------|------|------|
| **Superscalar Out-of-Order RISC-V Core** | Designed and validated a SystemVerilog RV32IM out-of-order processor with register renaming, ROB-based retirement, reservation stations, split LSQ, speculative execution, and 625 MHz timing closure. Benchmarked IPC, power, and delay. | SystemVerilog, RTL, VCS, Verdi, RVFI, Spike | [RISC-V Core](https://github.com/steffen-brown/RISC-V-Core) |
| **Cache Verification Testbench** | Built a transaction-level verification environment for a 4-way set-associative write-back cache with constrained-random stimulus and cycle-accurate golden modeling. | SystemVerilog, SVA, Verification | [Cache Testbench](https://github.com/steffen-brown/cache-testbench) |
| **FPGA-Based Pac-Man** | Hardware-software co-design project implementing VGA rendering, keyboard input, and game logic using custom SystemVerilog modules and AXI-Lite control. | SystemVerilog, FPGA, C | [Pacman-FPGA](https://github.com/steffen-brown/Pacman-FPGA) |

---

### âš™ï¸ Embedded & Robotics Systems

| Project | Description | Tech | Repo |
|------|------------|------|------|
| **GEM Car Summon System** | Autonomous â€œSummonâ€ system for a GEM e2 EV using camera-based perception, LiDAR obstacle avoidance, and web-triggered navigation. | Python, ROS, OpenCV, C++ | [Firmware](https://github.com/steffen-brown/GEM-Summon-Firmware)<br/>[Frontend](https://github.com/steffen-brown/GEM-Summoner-Frontend)<br/>[Backend](https://github.com/steffen-brown/GEM-Summoner-Backend) |
| **Lightweight Operating System** | Minimal x86 OS implementing task scheduling, interrupts, memory management, and device drivers without external libraries. | C, x86 Assembly | [Lightweight-Operating-System](https://github.com/steffen-brown/Lightweight-Operating-System) |

---

### ğŸ“Š Machine Learning for Engineering Systems

| Project | Description | Tech | Repo |
|------|------------|------|------|
| **WUSN Soil Moisture Extrapolator** | ML pipeline to interpolate soil moisture fields from sparse underground sensor networks for large-area environmental modeling. | Python, scikit-learn, PyTorch | [Soil-Moisture-Interpolator-Extrapolator](https://github.com/steffen-brown/Soil-Moisture-Interpolator-Extrapolator) |

---

## ğŸ“« Letâ€™s Connect
<p>
  <a href="https://www.linkedin.com/in/steffenbrown/">
    <img src="https://img.shields.io/badge/LinkedIn-0A66C2?logo=linkedin&logoColor=fff"/>
  </a>
  <a href="mailto:sbrown16@illinois.edu">
    <img src="https://img.shields.io/badge/Email-0078D4?logo=microsoft-outlook&logoColor=fff"/>
  </a>
</p>

---

<p align="center"><i>Building hardware systems where architecture, correctness, and performance matter.</i></p>
