{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487123006591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487123006593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 20:43:19 2017 " "Processing started: Tue Feb 14 20:43:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487123006593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487123006593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487123006593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1487123006895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec374.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elec374.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELEC374-bdf_type " "Found design unit 1: ELEC374-bdf_type" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELEC374 " "Found entity 1: ELEC374" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "../reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007512 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "../encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007520 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "../encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-testbench_arch " "Found design unit 1: testbench-testbench_arch" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007528 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMux-behaviour " "Found design unit 1: MDMux-behaviour" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007539 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdder-behaviour " "Found design unit 1: CLAdder-behaviour" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdder " "Found entity 1: CLAdder" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487123007554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487123007554 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "Zhighou testbench.vhd(202) " "VHDL Association List error at testbench.vhd(202): formal \"Zhighou\" does not exist" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 202 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1487123007572 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Zhighout testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"Zhighout\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007573 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Zhighout testbench.vhd(122) " "HDL error at testbench.vhd(122): see declaration for object \"Zhighout\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 122 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007573 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Zlowout testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"Zlowout\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007573 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Zlowout testbench.vhd(123) " "HDL error at testbench.vhd(123): see declaration for object \"Zlowout\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 123 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007573 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "InPortout testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"InPortout\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "InPortout testbench.vhd(124) " "HDL error at testbench.vhd(124): see declaration for object \"InPortout\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 124 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "HIin testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"HIin\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "HIin testbench.vhd(125) " "HDL error at testbench.vhd(125): see declaration for object \"HIin\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 125 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "PCin testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"PCin\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "PCin testbench.vhd(126) " "HDL error at testbench.vhd(126): see declaration for object \"PCin\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 126 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Zin testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"Zin\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Zin testbench.vhd(127) " "HDL error at testbench.vhd(127): see declaration for object \"Zin\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 127 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Zhighin testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"Zhighin\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Zhighin testbench.vhd(128) " "HDL error at testbench.vhd(128): see declaration for object \"Zhighin\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 128 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "LOin testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"LOin\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007574 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "LOin testbench.vhd(129) " "HDL error at testbench.vhd(129): see declaration for object \"LOin\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 129 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007575 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Read testbench.vhd(167) " "VHDL error at testbench.vhd(167): formal port or parameter \"Read\" must have actual or default value" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 167 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1487123007575 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Read testbench.vhd(130) " "HDL error at testbench.vhd(130): see declaration for object \"Read\"" {  } { { "../testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 130 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487123007575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487123008655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 14 20:43:28 2017 " "Processing ended: Tue Feb 14 20:43:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487123008655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487123008655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487123008655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487123008655 ""}
