/**
 *****************************************************************************
 *
 * @file at_pinmux.h
 *
 * @brief Pinmux definitions
 *
 * Copyright (C) Atmosic 2022-2025
 *
 *****************************************************************************
 */

#pragma once

#define PINMUX_SWDCLK                1
#define PINMUX_SWDIO                 2
#define PINMUX_QSPI_CLK              3
#define PINMUX_QSPI_CSN              4
#define PINMUX_QSPI_D0               5
#define PINMUX_QSPI_D1               6
#define PINMUX_QSPI_D2               7
#define PINMUX_QSPI_D3               8
#define PINMUX_SPI0_CSN              9
#define PINMUX_SPI0_CS               9
#define PINMUX_SPI0_SCLK             10
#define PINMUX_SPI0_CLK              10
#define PINMUX_SPI0_MOSI             11
#define PINMUX_SPI0_MISO             12
#define PINMUX_SPI1_CSN              13
#define PINMUX_SPI1_CS               13
#define PINMUX_SPI1_SCLK             14
#define PINMUX_SPI1_CLK              14
#define PINMUX_SPI1_MOSI             15
#define PINMUX_SPI1_MISO             16
#define PINMUX_I2C0_SCK              17
#define PINMUX_I2C0_SCL              17
#define PINMUX_I2C0_SDA              18
#define PINMUX_I2C1_SCK              19
#define PINMUX_I2C1_SCL              19
#define PINMUX_I2C1_SDA              20
#define PINMUX_PDM0_CLK              21
#define PINMUX_PDM0_IN               22
#define PINMUX_PDM1_CLK              23
#define PINMUX_PDM1_IN               24
#define PINMUX_I2S0_SCK_OUT          25
#define PINMUX_I2S0_WS_OUT           26
#define PINMUX_I2S0_SD_OUT           27
#define PINMUX_I2S0_SCK_IN           28
#define PINMUX_I2S0_WS_IN            29
#define PINMUX_I2S0_SD_IN            30
#define PINMUX_UART0_RX              31
#define PINMUX_UART0_TX              32
#define PINMUX_UART0_CTS             33
#define PINMUX_UART0_RTS             34
#define PINMUX_UART1_RX              35
#define PINMUX_UART1_TX              36
#define PINMUX_UART1_CTS             37
#define PINMUX_UART1_RTS             38
#define PINMUX_PWM0                  39
#define PINMUX_PWM1                  40
#define PINMUX_PWM2                  41
#define PINMUX_PWM3                  42
#define PINMUX_PWM4                  43
#define PINMUX_PWM5                  44
#define PINMUX_PWM6                  45
#define PINMUX_PWM7                  46
#define PINMUX_KSI19                 47
#define PINMUX_KSI18                 48
#define PINMUX_KSI17                 49
#define PINMUX_KSI16                 50
#define PINMUX_KSI15                 51
#define PINMUX_KSI14                 52
#define PINMUX_KSI13                 53
#define PINMUX_KSI12                 54
#define PINMUX_KSI11                 55
#define PINMUX_KSI10                 56
#define PINMUX_KSI9                  57
#define PINMUX_KSI8                  58
#define PINMUX_KSI7                  59
#define PINMUX_KSI6                  60
#define PINMUX_KSI5                  61
#define PINMUX_KSI4                  62
#define PINMUX_KSI3                  63
#define PINMUX_KSI2                  64
#define PINMUX_KSI1                  65
#define PINMUX_KSI0                  66
#define PINMUX_KSO19                 67
#define PINMUX_KSO18                 68
#define PINMUX_KSO17                 69
#define PINMUX_KSO16                 70
#define PINMUX_KSO15                 71
#define PINMUX_KSO14                 72
#define PINMUX_KSO13                 73
#define PINMUX_KSO12                 74
#define PINMUX_KSO11                 75
#define PINMUX_KSO10                 76
#define PINMUX_KSO9                  77
#define PINMUX_KSO8                  78
#define PINMUX_KSO7                  79
#define PINMUX_KSO6                  80
#define PINMUX_KSO5                  81
#define PINMUX_KSO4                  82
#define PINMUX_KSO3                  83
#define PINMUX_KSO2                  84
#define PINMUX_KSO1                  85
#define PINMUX_KSO0                  86
#define PINMUX_SHUB_SPI0_CSN         87
#define PINMUX_SHUB_SPI0_CS          87
#define PINMUX_SHUB_SPI0_SCLK        88
#define PINMUX_SHUB_SPI0_CLK         88
#define PINMUX_SHUB_SPI0_MOSI        89
#define PINMUX_SHUB_SPI0_MISO        90
#define PINMUX_SHUB_SPI1_CSN         91
#define PINMUX_SHUB_SPI1_CS          91
#define PINMUX_SHUB_SPI1_SCLK        92
#define PINMUX_SHUB_SPI1_CLK         92
#define PINMUX_SHUB_SPI1_MOSI        93
#define PINMUX_SHUB_SPI1_MISO        94
#define PINMUX_SHUB_I2C0_SCK         95
#define PINMUX_SHUB_I2C0_SCL         95
#define PINMUX_SHUB_I2C0_SDA         96
#define PINMUX_SHUB_I2C1_SCK         97
#define PINMUX_SHUB_I2C1_SCL         97
#define PINMUX_SHUB_I2C1_SDA         98
#define PINMUX_QDEC0_A               99
#define PINMUX_QDEC0_B               100
#define PINMUX_QDEC1_A               101
#define PINMUX_QDEC1_B               102
#define PINMUX_QDEC2_A               103
#define PINMUX_QDEC2_B               104
#define PINMUX_XLNA_XPA0             105
#define PINMUX_XLNA_XPA1             106
#define PINMUX_XLNA_XPA2             107
#define PINMUX_XLNA_XPA3             108
#define PINMUX_XLNA_XPA4             109
#define PINMUX_MDM_IN4               110
#define PINMUX_MDM_IN3               111
#define PINMUX_MDM_IN2               112
#define PINMUX_MDM_IN1               113
#define PINMUX_MDM_IN0               114
#define PINMUX_MDM_OUT7              115
#define PINMUX_MDM_OUT6              116
#define PINMUX_MDM_OUT5              117
#define PINMUX_MDM_OUT4              118
#define PINMUX_MDM_OUT3              119
#define PINMUX_MDM_OUT2              120
#define PINMUX_MDM_OUT1              121
#define PINMUX_MDM_OUT0              122
#define PINMUX_LC_RX_EN              123
#define PINMUX_LC_TX_EN              124
#define PINMUX_ANT_OUT7              125
#define PINMUX_ANT_OUT6              126
#define PINMUX_ANT_OUT5              127
#define PINMUX_ANT_OUT4              128
#define PINMUX_ANT_OUT3              129
#define PINMUX_ANT_OUT2              130
#define PINMUX_ANT_OUT1              131
#define PINMUX_ANT_OUT0              132
#define PINMUX_BLE_SYNC              133
#define PINMUX_BLE_IN_PROCESS        134
#define PINMUX_BLE_TX                135
#define PINMUX_BLE_RX                136
#define PINMUX_BLE_PTI0              137
#define PINMUX_BLE_PTI1              138
#define PINMUX_BLE_PTI2              139
#define PINMUX_BLE_PTI3              140
#define PINMUX_WLAN_TX               141
#define PINMUX_WLAN_RX               142
#define PINMUX_TRACECLKOUT           143
#define PINMUX_TRACEDATA_IQ0         144
#define PINMUX_TRACEDATA_IQ1         145
#define PINMUX_TRACEDATA_IQ2         146
#define PINMUX_TRACEDATA_IQ3         147
#define PINMUX_TRACEDATA_IQ4         148
#define PINMUX_TRACEDATA_IQ5         149
#define PINMUX_TRACEDATA_IQ6         150
#define PINMUX_TRACEDATA_IQ7         151
#define PINMUX_TRACEDATA_IQ8         152
#define PINMUX_TRACEDATA_IQ9         153
#define PINMUX_TRACEDATA_IQ10        154
#define PINMUX_TRACEDATA_IQ11        155
#define PINMUX_TRACEDATA_IQ12        156
#define PINMUX_TRACEDATA_IQ13        157
#define PINMUX_TRACEDATA_IQ14        158
#define PINMUX_TRACEDATA_IQ15        159
#define PINMUX_DBG                   160
#define PINMUX_DTOPBYP               161
#define PINMUX_GPIO                  0
/*
pin count = 31
package = 7x7
bond outs = 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
swdclk          : x..............................
swdio           : .x.............................
qspi_clk        : x.....x.....x.....x...........x
qspi_csn        : .x.....x.....x.....x.....x.....
qspi_d0         : ..x.....x.....x.....x.....x....
qspi_d1         : ...x...........x.....x.....x...
qspi_d2         : ....x...........x.....x.....x..
qspi_d3         : .....x...........x.....x.....x.
spi0_csn        : x.......x.......x...x.........x
spi0_sclk       : .x...............x.......x.x...
spi0_mosi       : ..x...............x.......x.x..
spi0_miso       : ...x...............x.........x.
spi1_csn        : ....x.......x.......x..........
spi1_sclk       : .....x.......x.......x.........
spi1_mosi       : ......x.......x.......x........
spi1_miso       : .......x.......x.......x.......
i2c0_sck        : x...x...x...x...x...x.....x...x
i2c0_sda        : .x...x.......x...x...x...x.x.x.
i2c1_sck        : ..x...x.......x...x...x...x.x..
i2c1_sda        : ...x...x.......x...x...x.....x.
pdm0_clk        : x...x...x...x...x...x.........x
pdm0_in         : .x...x.......x...x...x...x.x...
pdm1_clk        : ..x...x.......x...x...x...x.x..
pdm1_in         : ...x...x.......x...x...x.....x.
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x
i2s0_ws_out     : .x..x..x.....x..x..x..x..x..x..
i2s0_sd_out     : ..x..x..x.....x..x..x..x..x..x.
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x
i2s0_ws_in      : .x..x..x.....x..x..x..x..x..x..
i2s0_sd_in      : ..x..x..x.....x..x..x..x..x..x.
uart0_rx        : x.x.x.x.x...x.x.x.x.x.x...x.x.x
uart0_tx        : .x.x.x.x.....x.x.x.x.x.x.x.x.x.
uart0_cts       : x...x...x...x...x...x........xx
uart0_rts       : .x...x.......x...x...x...x.x...
uart1_rx        : .x...x.......x...x...x...x.x...
uart1_tx        : ..x...x.......x...x...x...xxx..
uart1_cts       : ...x...x.......x...x...x.....x.
uart1_rts       : x...x...x...x...x...x.........x
pwm0            : x....x..x...x...x.............x
pwm1            : .x...............x.......x.x...
pwm2            : ..x...............x.......x.x..
pwm3            : ...x...............x.........x.
pwm4            : ....x.......x.......x..........
pwm5            : .....x.......x.......x.........
pwm6            : ......x.......x.......x........
pwm7            : .......x.......x.......x.......
ksi19           : ..........................x....
ksi18           : ...........................x...
ksi17           : ...................x...........
ksi16           : ..................x............
ksi15           : .................x.............
ksi14           : ................x..............
ksi13           : ...............x...............
ksi12           : ............x............x.....
ksi11           : ...........x.................xx
ksi10           : ..........x............x....x..
ksi9            : .........x............x....x...
ksi8            : ........x............x.........
ksi7            : .......x............x..........
ksi6            : ......x............x...........
ksi5            : .....x............x............
ksi4            : ....x............x.............
ksi3            : ...x............x..............
ksi2            : ..x............x...............
ksi1            : .x............x................
ksi0            : x............x............x....
kso19           : ..........................x....
kso18           : ...........................x...
kso17           : ..............................x
kso16           : .............................x.
kso15           : ............................x..
kso14           : ........................x......
kso13           : .......................x.......
kso12           : ............x............x.....
kso11           : ...........x.................xx
kso10           : ..........x............x....x..
kso9            : .........x............x....x...
kso8            : ........x............x.........
kso7            : .......x............x..........
kso6            : ......x............x...........
kso5            : .....x............x............
kso4            : ....x............x.............
kso3            : ...x............x..............
kso2            : ..x............x...............
kso1            : .x............x................
kso0            : x............x............x....
shub_spi0_csn   : x.......x.......x...x.........x
shub_spi0_sclk  : .x...............x.......x.x...
shub_spi0_mosi  : ..x...............x.......x.x..
shub_spi0_miso  : ...x...............x.........x.
shub_spi1_csn   : ....x.......x.......x..........
shub_spi1_sclk  : .....x.......x.......x.........
shub_spi1_mosi  : ......x.......x.......x........
shub_spi1_miso  : .......x.......x.......x.......
shub_i2c0_sck   : x...x...x...x...x...x.........x
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x.
shub_i2c1_sck   : ..x...............x............
shub_i2c1_sda   : ...x...............x...........
qdec0_a         : x.....x.....x.....x...........x
qdec0_b         : .x.....x.....x.....x.....x.....
qdec1_a         : ..x.....x.....x.....x.....x....
qdec1_b         : ...x...........x.....x.....x...
qdec2_a         : ....x...........x.....x.....x..
qdec2_b         : .....x...........x.....x.....x.
xlna_xpa0       : x....x.........x....x....x..x..
xlna_xpa1       : .x....x.........x....x....x..x.
xlna_xpa2       : ..x....x....x....x....x........
xlna_xpa3       : ...x....x....x....x....x.......
xlna_xpa4       : ....x.........x....x.......x..x
mdm_in4         : ...........................x...
mdm_in3         : ........x......................
mdm_in2         : .......x.......................
mdm_in1         : ......x........................
mdm_in0         : .....x.........................
mdm_out7        : ..........................x....
mdm_out6        : .........................x.....
mdm_out5        : ..............................x
mdm_out4        : .......................x.......
mdm_out3        : ......................x........
mdm_out2        : .....................x.........
mdm_out1        : ....................x..........
mdm_out0        : ...................x...........
lc_rx_en        : x.x.x.x.x...x.x.x.x.x.x...x.x.x
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.x.x.x.x.
ant_out7        : .......x.......x.......x.......
ant_out6        : ......x.......x.......x........
ant_out5        : .....x.......x.......x.........
ant_out4        : ....x.......x.......x..........
ant_out3        : ...x...............x.........x.
ant_out2        : ..x...............x.......x.x..
ant_out1        : .x...............x.......x.x...
ant_out0        : x.......x.......x.............x
ble_sync        : x...................x.......x..
ble_in_process  : .x...................x.......x.
ble_tx          : ..x.........x.........x........
ble_rx          : ...x.........x.........x.......
ble_pti0        : ....x.........x...............x
ble_pti1        : .....x.........x.........x.....
ble_pti2        : ......x.........x.........x....
ble_pti3        : .......x.........x.............
wlan_tx         : ........x.........x............
wlan_rx         : ...................x.......x...
traceclkout     : x.......x.......x.............x
tracedata_iq0   : .x...............x.......x.x...
tracedata_iq1   : ..x...............x.......x.x..
tracedata_iq2   : ...x...............x.........x.
tracedata_iq3   : ....x.......x.......x..........
tracedata_iq4   : .....x.......x.......x.........
tracedata_iq5   : ......x.......x.......x........
tracedata_iq6   : .......x.......x.......x.......
tracedata_iq7   : x.......x.......x.............x
tracedata_iq8   : .x...............x.......x.x...
tracedata_iq9   : ..x...............x.......x.x..
tracedata_iq10  : ...x...............x.........x.
tracedata_iq11  : ....x.......x.......x..........
tracedata_iq12  : .....x.......x.......x.........
tracedata_iq13  : ......x.......x.......x........
tracedata_iq14  : .......x.......x.......x.......
tracedata_iq15  : x.......x.......x.............x
dbg             : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
dtopbyp         : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
gpio            : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
*/
#define ANT_OUT0__MASK            0x40010101
#define ANT_OUT1__MASK            0x0a020002
#define ANT_OUT2__MASK            0x14040004
#define ANT_OUT3__MASK            0x20080008
#define ANT_OUT4__MASK            0x00101010
#define ANT_OUT5__MASK            0x00202020
#define ANT_OUT6__MASK            0x00404040
#define ANT_OUT7__MASK            0x00808080
#define BLE_IN_PROCESS__MASK      0x20200002
#define BLE_PTI0__MASK            0x40004010
#define BLE_PTI1__MASK            0x02008020
#define BLE_PTI2__MASK            0x04010040
#define BLE_PTI3__MASK            0x00020080
#define BLE_RX__MASK              0x00802008
#define BLE_SYNC__MASK            0x10100001
#define BLE_TX__MASK              0x00401004
#define DBG__MASK                 0x7fffffff
#define DTOPBYP__MASK             0x7fffffff
#define GPIO__MASK                0x7fffffff
#define I2C0_SCK__MASK            0x44111111
#define I2C0_SCL__MASK            0x44111111
#define I2C0_SDA__MASK            0x2a222022
#define I2C1_SCK__MASK            0x14444044
#define I2C1_SCL__MASK            0x14444044
#define I2C1_SDA__MASK            0x20888088
#define I2S0_SCK_IN__MASK         0x48249049
#define I2S0_SCK_OUT__MASK        0x48249049
#define I2S0_SD_IN__MASK          0x24924124
#define I2S0_SD_OUT__MASK         0x24924124
#define I2S0_WS_IN__MASK          0x12492092
#define I2S0_WS_OUT__MASK         0x12492092
#define KSI0__MASK                0x04002001
#define KSI1__MASK                0x00004002
#define KSI10__MASK               0x10800400
#define KSI11__MASK               0x60000800
#define KSI12__MASK               0x02001000
#define KSI13__MASK               0x00008000
#define KSI14__MASK               0x00010000
#define KSI15__MASK               0x00020000
#define KSI16__MASK               0x00040000
#define KSI17__MASK               0x00080000
#define KSI18__MASK               0x08000000
#define KSI19__MASK               0x04000000
#define KSI2__MASK                0x00008004
#define KSI3__MASK                0x00010008
#define KSI4__MASK                0x00020010
#define KSI5__MASK                0x00040020
#define KSI6__MASK                0x00080040
#define KSI7__MASK                0x00100080
#define KSI8__MASK                0x00200100
#define KSI9__MASK                0x08400200
#define KSO0__MASK                0x04002001
#define KSO1__MASK                0x00004002
#define KSO10__MASK               0x10800400
#define KSO11__MASK               0x60000800
#define KSO12__MASK               0x02001000
#define KSO13__MASK               0x00800000
#define KSO14__MASK               0x01000000
#define KSO15__MASK               0x10000000
#define KSO16__MASK               0x20000000
#define KSO17__MASK               0x40000000
#define KSO18__MASK               0x08000000
#define KSO19__MASK               0x04000000
#define KSO2__MASK                0x00008004
#define KSO3__MASK                0x00010008
#define KSO4__MASK                0x00020010
#define KSO5__MASK                0x00040020
#define KSO6__MASK                0x00080040
#define KSO7__MASK                0x00100080
#define KSO8__MASK                0x00200100
#define KSO9__MASK                0x08400200
#define LC_RX_EN__MASK            0x54555155
#define LC_TX_EN__MASK            0x2aaaa0aa
#define MDM_IN0__MASK             0x00000020
#define MDM_IN1__MASK             0x00000040
#define MDM_IN2__MASK             0x00000080
#define MDM_IN3__MASK             0x00000100
#define MDM_IN4__MASK             0x08000000
#define MDM_OUT0__MASK            0x00080000
#define MDM_OUT1__MASK            0x00100000
#define MDM_OUT2__MASK            0x00200000
#define MDM_OUT3__MASK            0x00400000
#define MDM_OUT4__MASK            0x00800000
#define MDM_OUT5__MASK            0x40000000
#define MDM_OUT6__MASK            0x02000000
#define MDM_OUT7__MASK            0x04000000
#define PDM0_CLK__MASK            0x40111111
#define PDM0_IN__MASK             0x0a222022
#define PDM1_CLK__MASK            0x14444044
#define PDM1_IN__MASK             0x20888088
#define PWM0__MASK                0x40011121
#define PWM1__MASK                0x0a020002
#define PWM2__MASK                0x14040004
#define PWM3__MASK                0x20080008
#define PWM4__MASK                0x00101010
#define PWM5__MASK                0x00202020
#define PWM6__MASK                0x00404040
#define PWM7__MASK                0x00808080
#define QDEC0_A__MASK             0x40041041
#define QDEC0_B__MASK             0x02082082
#define QDEC1_A__MASK             0x04104104
#define QDEC1_B__MASK             0x08208008
#define QDEC2_A__MASK             0x10410010
#define QDEC2_B__MASK             0x20820020
#define QSPI_CLK__MASK            0x40041041
#define QSPI_CSN__MASK            0x02082082
#define QSPI_D0__MASK             0x04104104
#define QSPI_D1__MASK             0x08208008
#define QSPI_D2__MASK             0x10410010
#define QSPI_D3__MASK             0x20820020
#define SHUB_I2C0_SCK__MASK       0x40111111
#define SHUB_I2C0_SCL__MASK       0x40111111
#define SHUB_I2C0_SDA__MASK       0x2a222022
#define SHUB_I2C1_SCK__MASK       0x00040004
#define SHUB_I2C1_SCL__MASK       0x00040004
#define SHUB_I2C1_SDA__MASK       0x00080008
#define SHUB_SPI0_CSN__MASK       0x40110101
#define SHUB_SPI0_CS__MASK        0x40110101
#define SHUB_SPI0_MISO__MASK      0x20080008
#define SHUB_SPI0_MOSI__MASK      0x14040004
#define SHUB_SPI0_SCLK__MASK      0x0a020002
#define SHUB_SPI0_CLK__MASK       0x0a020002
#define SHUB_SPI1_CSN__MASK       0x00101010
#define SHUB_SPI1_CS__MASK        0x00101010
#define SHUB_SPI1_MISO__MASK      0x00808080
#define SHUB_SPI1_MOSI__MASK      0x00404040
#define SHUB_SPI1_SCLK__MASK      0x00202020
#define SHUB_SPI1_CLK__MASK       0x00202020
#define SPI0_CSN__MASK            0x40110101
#define SPI0_CS__MASK             0x40110101
#define SPI0_MISO__MASK           0x20080008
#define SPI0_MOSI__MASK           0x14040004
#define SPI0_SCLK__MASK           0x0a020002
#define SPI0_CLK__MASK            0x0a020002
#define SPI1_CSN__MASK            0x00101010
#define SPI1_CS__MASK             0x00101010
#define SPI1_MISO__MASK           0x00808080
#define SPI1_MOSI__MASK           0x00404040
#define SPI1_SCLK__MASK           0x00202020
#define SPI1_CLK__MASK            0x00202020
#define SWDCLK__MASK              0x00000001
#define SWDIO__MASK               0x00000002
#define TRACECLKOUT__MASK         0x40010101
#define TRACEDATA_IQ0__MASK       0x0a020002
#define TRACEDATA_IQ1__MASK       0x14040004
#define TRACEDATA_IQ10__MASK      0x20080008
#define TRACEDATA_IQ11__MASK      0x00101010
#define TRACEDATA_IQ12__MASK      0x00202020
#define TRACEDATA_IQ13__MASK      0x00404040
#define TRACEDATA_IQ14__MASK      0x00808080
#define TRACEDATA_IQ15__MASK      0x40010101
#define TRACEDATA_IQ2__MASK       0x20080008
#define TRACEDATA_IQ3__MASK       0x00101010
#define TRACEDATA_IQ4__MASK       0x00202020
#define TRACEDATA_IQ5__MASK       0x00404040
#define TRACEDATA_IQ6__MASK       0x00808080
#define TRACEDATA_IQ7__MASK       0x40010101
#define TRACEDATA_IQ8__MASK       0x0a020002
#define TRACEDATA_IQ9__MASK       0x14040004
#define UART0_CTS__MASK           0x60111111
#define UART0_RTS__MASK           0x0a222022
#define UART0_RX__MASK            0x54555155
#define UART0_TX__MASK            0x2aaaa0aa
#define UART1_CTS__MASK           0x20888088
#define UART1_RTS__MASK           0x40111111
#define UART1_RX__MASK            0x0a222022
#define UART1_TX__MASK            0x1c444044
#define WLAN_RX__MASK             0x08080000
#define WLAN_TX__MASK             0x00040100
#define XLNA_XPA0__MASK           0x12108021
#define XLNA_XPA1__MASK           0x24210042
#define XLNA_XPA2__MASK           0x00421084
#define XLNA_XPA3__MASK           0x00842108
#define XLNA_XPA4__MASK           0x48084010
/*
pin count = 31
package = 6x6
bond outs = 0 1 2 3 4 5 6 7 8 12 13 14 15 16 17 18 19 20 21 22 23 25 26 27 28 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
swdclk          : x..............................
swdio           : .x.............................
qspi_clk        : x.....x.....x.....x...........x
qspi_csn        : .x.....x.....x.....x.....x.....
qspi_d0         : ..x.....x.....x.....x.....x....
qspi_d1         : ...x...........x.....x.....x...
qspi_d2         : ....x...........x.....x.....x..
qspi_d3         : .....x...........x.....x.....x.
spi0_csn        : x.......x.......x...x.........x
spi0_sclk       : .x...............x.......x.x...
spi0_mosi       : ..x...............x.......x.x..
spi0_miso       : ...x...............x.........x.
spi1_csn        : ....x.......x.......x..........
spi1_sclk       : .....x.......x.......x.........
spi1_mosi       : ......x.......x.......x........
spi1_miso       : .......x.......x.......x.......
i2c0_sck        : x...x...x...x...x...x.....x...x
i2c0_sda        : .x...x.......x...x...x...x.x.x.
i2c1_sck        : ..x...x.......x...x...x...x.x..
i2c1_sda        : ...x...x.......x...x...x.....x.
pdm0_clk        : x...x...x...x...x...x.........x
pdm0_in         : .x...x.......x...x...x...x.x...
pdm1_clk        : ..x...x.......x...x...x...x.x..
pdm1_in         : ...x...x.......x...x...x.....x.
i2s0_sck_out    : x..x..x.....x..x..x..x.....x..x
i2s0_ws_out     : .x..x..x.....x..x..x..x..x..x..
i2s0_sd_out     : ..x..x..x.....x..x..x..x..x..x.
i2s0_sck_in     : x..x..x.....x..x..x..x.....x..x
i2s0_ws_in      : .x..x..x.....x..x..x..x..x..x..
i2s0_sd_in      : ..x..x..x.....x..x..x..x..x..x.
uart0_rx        : x.x.x.x.x...x.x.x.x.x.x...x.x.x
uart0_tx        : .x.x.x.x.....x.x.x.x.x.x.x.x.x.
uart0_cts       : x...x...x...x...x...x........xx
uart0_rts       : .x...x.......x...x...x...x.x...
uart1_rx        : .x...x.......x...x...x...x.x...
uart1_tx        : ..x...x.......x...x...x...xxx..
uart1_cts       : ...x...x.......x...x...x.....x.
uart1_rts       : x...x...x...x...x...x.........x
pwm0            : x....x..x...x...x.............x
pwm1            : .x...............x.......x.x...
pwm2            : ..x...............x.......x.x..
pwm3            : ...x...............x.........x.
pwm4            : ....x.......x.......x..........
pwm5            : .....x.......x.......x.........
pwm6            : ......x.......x.......x........
pwm7            : .......x.......x.......x.......
ksi19           : ..........................x....
ksi18           : ...........................x...
ksi17           : ...................x...........
ksi16           : ..................x............
ksi15           : .................x.............
ksi14           : ................x..............
ksi13           : ...............x...............
ksi12           : ............x............x.....
ksi11           : ...........!.................xx
ksi10           : ..........!............x....x..
ksi9            : .........!............x....x...
ksi8            : ........x............x.........
ksi7            : .......x............x..........
ksi6            : ......x............x...........
ksi5            : .....x............x............
ksi4            : ....x............x.............
ksi3            : ...x............x..............
ksi2            : ..x............x...............
ksi1            : .x............x................
ksi0            : x............x............x....
kso19           : ..........................x....
kso18           : ...........................x...
kso17           : ..............................x
kso16           : .............................x.
kso15           : ............................x..
kso14           : ........................!......
kso13           : .......................x.......
kso12           : ............x............x.....
kso11           : ...........!.................xx
kso10           : ..........!............x....x..
kso9            : .........!............x....x...
kso8            : ........x............x.........
kso7            : .......x............x..........
kso6            : ......x............x...........
kso5            : .....x............x............
kso4            : ....x............x.............
kso3            : ...x............x..............
kso2            : ..x............x...............
kso1            : .x............x................
kso0            : x............x............x....
shub_spi0_csn   : x.......x.......x...x.........x
shub_spi0_sclk  : .x...............x.......x.x...
shub_spi0_mosi  : ..x...............x.......x.x..
shub_spi0_miso  : ...x...............x.........x.
shub_spi1_csn   : ....x.......x.......x..........
shub_spi1_sclk  : .....x.......x.......x.........
shub_spi1_mosi  : ......x.......x.......x........
shub_spi1_miso  : .......x.......x.......x.......
shub_i2c0_sck   : x...x...x...x...x...x.........x
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x.
shub_i2c1_sck   : ..x...............x............
shub_i2c1_sda   : ...x...............x...........
qdec0_a         : x.....x.....x.....x...........x
qdec0_b         : .x.....x.....x.....x.....x.....
qdec1_a         : ..x.....x.....x.....x.....x....
qdec1_b         : ...x...........x.....x.....x...
qdec2_a         : ....x...........x.....x.....x..
qdec2_b         : .....x...........x.....x.....x.
xlna_xpa0       : x....x.........x....x....x..x..
xlna_xpa1       : .x....x.........x....x....x..x.
xlna_xpa2       : ..x....x....x....x....x........
xlna_xpa3       : ...x....x....x....x....x.......
xlna_xpa4       : ....x.........x....x.......x..x
mdm_in4         : ...........................x...
mdm_in3         : ........x......................
mdm_in2         : .......x.......................
mdm_in1         : ......x........................
mdm_in0         : .....x.........................
mdm_out7        : ..........................x....
mdm_out6        : .........................x.....
mdm_out5        : ..............................x
mdm_out4        : .......................x.......
mdm_out3        : ......................x........
mdm_out2        : .....................x.........
mdm_out1        : ....................x..........
mdm_out0        : ...................x...........
lc_rx_en        : x.x.x.x.x...x.x.x.x.x.x...x.x.x
lc_tx_en        : .x.x.x.x.....x.x.x.x.x.x.x.x.x.
ant_out7        : .......x.......x.......x.......
ant_out6        : ......x.......x.......x........
ant_out5        : .....x.......x.......x.........
ant_out4        : ....x.......x.......x..........
ant_out3        : ...x...............x.........x.
ant_out2        : ..x...............x.......x.x..
ant_out1        : .x...............x.......x.x...
ant_out0        : x.......x.......x.............x
ble_sync        : x...................x.......x..
ble_in_process  : .x...................x.......x.
ble_tx          : ..x.........x.........x........
ble_rx          : ...x.........x.........x.......
ble_pti0        : ....x.........x...............x
ble_pti1        : .....x.........x.........x.....
ble_pti2        : ......x.........x.........x....
ble_pti3        : .......x.........x.............
wlan_tx         : ........x.........x............
wlan_rx         : ...................x.......x...
traceclkout     : x.......x.......x.............x
tracedata_iq0   : .x...............x.......x.x...
tracedata_iq1   : ..x...............x.......x.x..
tracedata_iq2   : ...x...............x.........x.
tracedata_iq3   : ....x.......x.......x..........
tracedata_iq4   : .....x.......x.......x.........
tracedata_iq5   : ......x.......x.......x........
tracedata_iq6   : .......x.......x.......x.......
tracedata_iq7   : x.......x.......x.............x
tracedata_iq8   : .x...............x.......x.x...
tracedata_iq9   : ..x...............x.......x.x..
tracedata_iq10  : ...x...............x.........x.
tracedata_iq11  : ....x.......x.......x..........
tracedata_iq12  : .....x.......x.......x.........
tracedata_iq13  : ......x.......x.......x........
tracedata_iq14  : .......x.......x.......x.......
tracedata_iq15  : x.......x.......x.............x
dbg             : xxxxxxxxx!!!xxxxxxxxxxxx!xxxxxx
dtopbyp         : xxxxxxxxx!!!xxxxxxxxxxxx!xxxxxx
gpio            : xxxxxxxxx!!!xxxxxxxxxxxx!xxxxxx
*/
#define ANT_OUT0__MASK_6X6        0x40010101
#define ANT_OUT1__MASK_6X6        0x0a020002
#define ANT_OUT2__MASK_6X6        0x14040004
#define ANT_OUT3__MASK_6X6        0x20080008
#define ANT_OUT4__MASK_6X6        0x00101010
#define ANT_OUT5__MASK_6X6        0x00202020
#define ANT_OUT6__MASK_6X6        0x00404040
#define ANT_OUT7__MASK_6X6        0x00808080
#define BLE_IN_PROCESS__MASK_6X6  0x20200002
#define BLE_PTI0__MASK_6X6        0x40004010
#define BLE_PTI1__MASK_6X6        0x02008020
#define BLE_PTI2__MASK_6X6        0x04010040
#define BLE_PTI3__MASK_6X6        0x00020080
#define BLE_RX__MASK_6X6          0x00802008
#define BLE_SYNC__MASK_6X6        0x10100001
#define BLE_TX__MASK_6X6          0x00401004
#define DBG__MASK_6X6             0x7efff1ff
#define DTOPBYP__MASK_6X6         0x7efff1ff
#define GPIO__MASK_6X6            0x7efff1ff
#define I2C0_SCK__MASK_6X6        0x44111111
#define I2C0_SCL__MASK_6X6        0x44111111
#define I2C0_SDA__MASK_6X6        0x2a222022
#define I2C1_SCK__MASK_6X6        0x14444044
#define I2C1_SCL__MASK_6X6        0x14444044
#define I2C1_SDA__MASK_6X6        0x20888088
#define I2S0_SCK_IN__MASK_6X6     0x48249049
#define I2S0_SCK_OUT__MASK_6X6    0x48249049
#define I2S0_SD_IN__MASK_6X6      0x24924124
#define I2S0_SD_OUT__MASK_6X6     0x24924124
#define I2S0_WS_IN__MASK_6X6      0x12492092
#define I2S0_WS_OUT__MASK_6X6     0x12492092
#define KSI0__MASK_6X6            0x04002001
#define KSI1__MASK_6X6            0x00004002
#define KSI10__MASK_6X6           0x10800000
#define KSI11__MASK_6X6           0x60000000
#define KSI12__MASK_6X6           0x02001000
#define KSI13__MASK_6X6           0x00008000
#define KSI14__MASK_6X6           0x00010000
#define KSI15__MASK_6X6           0x00020000
#define KSI16__MASK_6X6           0x00040000
#define KSI17__MASK_6X6           0x00080000
#define KSI18__MASK_6X6           0x08000000
#define KSI19__MASK_6X6           0x04000000
#define KSI2__MASK_6X6            0x00008004
#define KSI3__MASK_6X6            0x00010008
#define KSI4__MASK_6X6            0x00020010
#define KSI5__MASK_6X6            0x00040020
#define KSI6__MASK_6X6            0x00080040
#define KSI7__MASK_6X6            0x00100080
#define KSI8__MASK_6X6            0x00200100
#define KSI9__MASK_6X6            0x08400000
#define KSO0__MASK_6X6            0x04002001
#define KSO1__MASK_6X6            0x00004002
#define KSO10__MASK_6X6           0x10800000
#define KSO11__MASK_6X6           0x60000000
#define KSO12__MASK_6X6           0x02001000
#define KSO13__MASK_6X6           0x00800000
#define KSO14__MASK_6X6           0x00000000
#define KSO15__MASK_6X6           0x10000000
#define KSO16__MASK_6X6           0x20000000
#define KSO17__MASK_6X6           0x40000000
#define KSO18__MASK_6X6           0x08000000
#define KSO19__MASK_6X6           0x04000000
#define KSO2__MASK_6X6            0x00008004
#define KSO3__MASK_6X6            0x00010008
#define KSO4__MASK_6X6            0x00020010
#define KSO5__MASK_6X6            0x00040020
#define KSO6__MASK_6X6            0x00080040
#define KSO7__MASK_6X6            0x00100080
#define KSO8__MASK_6X6            0x00200100
#define KSO9__MASK_6X6            0x08400000
#define LC_RX_EN__MASK_6X6        0x54555155
#define LC_TX_EN__MASK_6X6        0x2aaaa0aa
#define MDM_IN0__MASK_6X6         0x00000020
#define MDM_IN1__MASK_6X6         0x00000040
#define MDM_IN2__MASK_6X6         0x00000080
#define MDM_IN3__MASK_6X6         0x00000100
#define MDM_IN4__MASK_6X6         0x08000000
#define MDM_OUT0__MASK_6X6        0x00080000
#define MDM_OUT1__MASK_6X6        0x00100000
#define MDM_OUT2__MASK_6X6        0x00200000
#define MDM_OUT3__MASK_6X6        0x00400000
#define MDM_OUT4__MASK_6X6        0x00800000
#define MDM_OUT5__MASK_6X6        0x40000000
#define MDM_OUT6__MASK_6X6        0x02000000
#define MDM_OUT7__MASK_6X6        0x04000000
#define PDM0_CLK__MASK_6X6        0x40111111
#define PDM0_IN__MASK_6X6         0x0a222022
#define PDM1_CLK__MASK_6X6        0x14444044
#define PDM1_IN__MASK_6X6         0x20888088
#define PWM0__MASK_6X6            0x40011121
#define PWM1__MASK_6X6            0x0a020002
#define PWM2__MASK_6X6            0x14040004
#define PWM3__MASK_6X6            0x20080008
#define PWM4__MASK_6X6            0x00101010
#define PWM5__MASK_6X6            0x00202020
#define PWM6__MASK_6X6            0x00404040
#define PWM7__MASK_6X6            0x00808080
#define QDEC0_A__MASK_6X6         0x40041041
#define QDEC0_B__MASK_6X6         0x02082082
#define QDEC1_A__MASK_6X6         0x04104104
#define QDEC1_B__MASK_6X6         0x08208008
#define QDEC2_A__MASK_6X6         0x10410010
#define QDEC2_B__MASK_6X6         0x20820020
#define QSPI_CLK__MASK_6X6        0x40041041
#define QSPI_CSN__MASK_6X6        0x02082082
#define QSPI_D0__MASK_6X6         0x04104104
#define QSPI_D1__MASK_6X6         0x08208008
#define QSPI_D2__MASK_6X6         0x10410010
#define QSPI_D3__MASK_6X6         0x20820020
#define SHUB_I2C0_SCK__MASK_6X6   0x40111111
#define SHUB_I2C0_SCL__MASK_6X6   0x40111111
#define SHUB_I2C0_SDA__MASK_6X6   0x2a222022
#define SHUB_I2C1_SCK__MASK_6X6   0x00040004
#define SHUB_I2C1_SCL__MASK_6X6   0x00040004
#define SHUB_I2C1_SDA__MASK_6X6   0x00080008
#define SHUB_SPI0_CSN__MASK_6X6   0x40110101
#define SHUB_SPI0_CS__MASK_6X6    0x40110101
#define SHUB_SPI0_MISO__MASK_6X6  0x20080008
#define SHUB_SPI0_MOSI__MASK_6X6  0x14040004
#define SHUB_SPI0_SCLK__MASK_6X6  0x0a020002
#define SHUB_SPI0_CLK__MASK_6X6   0x0a020002
#define SHUB_SPI1_CSN__MASK_6X6   0x00101010
#define SHUB_SPI1_CS__MASK_6X6    0x00101010
#define SHUB_SPI1_MISO__MASK_6X6  0x00808080
#define SHUB_SPI1_MOSI__MASK_6X6  0x00404040
#define SHUB_SPI1_SCLK__MASK_6X6  0x00202020
#define SHUB_SPI1_CLK__MASK_6X6   0x00202020
#define SPI0_CSN__MASK_6X6        0x40110101
#define SPI0_CS__MASK_6X6         0x40110101
#define SPI0_MISO__MASK_6X6       0x20080008
#define SPI0_MOSI__MASK_6X6       0x14040004
#define SPI0_SCLK__MASK_6X6       0x0a020002
#define SPI0_CLK__MASK_6X6        0x0a020002
#define SPI1_CSN__MASK_6X6        0x00101010
#define SPI1_CS__MASK_6X6         0x00101010
#define SPI1_MISO__MASK_6X6       0x00808080
#define SPI1_MOSI__MASK_6X6       0x00404040
#define SPI1_SCLK__MASK_6X6       0x00202020
#define SPI1_CLK__MASK_6X6        0x00202020
#define SWDCLK__MASK_6X6          0x00000001
#define SWDIO__MASK_6X6           0x00000002
#define TRACECLKOUT__MASK_6X6     0x40010101
#define TRACEDATA_IQ0__MASK_6X6   0x0a020002
#define TRACEDATA_IQ1__MASK_6X6   0x14040004
#define TRACEDATA_IQ10__MASK_6X6  0x20080008
#define TRACEDATA_IQ11__MASK_6X6  0x00101010
#define TRACEDATA_IQ12__MASK_6X6  0x00202020
#define TRACEDATA_IQ13__MASK_6X6  0x00404040
#define TRACEDATA_IQ14__MASK_6X6  0x00808080
#define TRACEDATA_IQ15__MASK_6X6  0x40010101
#define TRACEDATA_IQ2__MASK_6X6   0x20080008
#define TRACEDATA_IQ3__MASK_6X6   0x00101010
#define TRACEDATA_IQ4__MASK_6X6   0x00202020
#define TRACEDATA_IQ5__MASK_6X6   0x00404040
#define TRACEDATA_IQ6__MASK_6X6   0x00808080
#define TRACEDATA_IQ7__MASK_6X6   0x40010101
#define TRACEDATA_IQ8__MASK_6X6   0x0a020002
#define TRACEDATA_IQ9__MASK_6X6   0x14040004
#define UART0_CTS__MASK_6X6       0x60111111
#define UART0_RTS__MASK_6X6       0x0a222022
#define UART0_RX__MASK_6X6        0x54555155
#define UART0_TX__MASK_6X6        0x2aaaa0aa
#define UART1_CTS__MASK_6X6       0x20888088
#define UART1_RTS__MASK_6X6       0x40111111
#define UART1_RX__MASK_6X6        0x0a222022
#define UART1_TX__MASK_6X6        0x1c444044
#define WLAN_RX__MASK_6X6         0x08080000
#define WLAN_TX__MASK_6X6         0x00040100
#define XLNA_XPA0__MASK_6X6       0x12108021
#define XLNA_XPA1__MASK_6X6       0x24210042
#define XLNA_XPA2__MASK_6X6       0x00421084
#define XLNA_XPA3__MASK_6X6       0x00842108
#define XLNA_XPA4__MASK_6X6       0x48084010
/*
pin count = 31
package = 5x5
bond outs = 0 1 4 5 15 17 18 19 20 21 22 25 27 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
swdclk          : x..............................
swdio           : .x.............................
qspi_clk        : x.....!.....!.....x...........x
qspi_csn        : .x.....!.....!.....x.....x.....
qspi_d0         : ..!.....!.....!.....x.....!....
qspi_d1         : ...!...........x.....x.....x...
qspi_d2         : ....x...........!.....x.....!..
qspi_d3         : .....x...........x.....!.....x.
spi0_csn        : x.......!.......!...x.........x
spi0_sclk       : .x...............x.......x.x...
spi0_mosi       : ..!...............x.......!.!..
spi0_miso       : ...!...............x.........x.
spi1_csn        : ....x.......!.......x..........
spi1_sclk       : .....x.......!.......x.........
spi1_mosi       : ......!.......!.......x........
spi1_miso       : .......!.......x.......!.......
i2c0_sck        : x...x...!...!...!...x.....!...x
i2c0_sda        : .x...x.......!...x...x...x.x.x.
i2c1_sck        : ..!...!.......!...x...x...!.!..
i2c1_sda        : ...!...!.......x...x...!.....x.
pdm0_clk        : x...x...!...!...!...x.........x
pdm0_in         : .x...x.......!...x...x...x.x...
pdm1_clk        : ..!...!.......!...x...x...!.!..
pdm1_in         : ...!...!.......x...x...!.....x.
i2s0_sck_out    : x..!..!.....!..x..x..x.....x..x
i2s0_ws_out     : .x..x..!.....!..!..x..x..x..!..
i2s0_sd_out     : ..!..x..!.....!..x..x..!..!..x.
i2s0_sck_in     : x..!..!.....!..x..x..x.....x..x
i2s0_ws_in      : .x..x..!.....!..!..x..x..x..!..
i2s0_sd_in      : ..!..x..!.....!..x..x..!..!..x.
uart0_rx        : x.!.x.!.!...!.!.!.x.x.x...!.!.x
uart0_tx        : .x.!.x.!.....!.x.x.x.x.!.x.x.x.
uart0_cts       : x...x...!...!...!...x........xx
uart0_rts       : .x...x.......!...x...x...x.x...
uart1_rx        : .x...x.......!...x...x...x.x...
uart1_tx        : ..!...!.......!...x...x...!x!..
uart1_cts       : ...!...!.......x...x...!.....x.
uart1_rts       : x...x...!...!...!...x.........x
pwm0            : x....x..!...!...!.............x
pwm1            : .x...............x.......x.x...
pwm2            : ..!...............x.......!.!..
pwm3            : ...!...............x.........x.
pwm4            : ....x.......!.......x..........
pwm5            : .....x.......!.......x.........
pwm6            : ......!.......!.......x........
pwm7            : .......!.......x.......!.......
ksi19           : ..........................!....
ksi18           : ...........................x...
ksi17           : ...................x...........
ksi16           : ..................x............
ksi15           : .................x.............
ksi14           : ................!..............
ksi13           : ...............x...............
ksi12           : ............!............x.....
ksi11           : ...........!.................xx
ksi10           : ..........!............!....!..
ksi9            : .........!............x....x...
ksi8            : ........!............x.........
ksi7            : .......!............x..........
ksi6            : ......!............x...........
ksi5            : .....x............x............
ksi4            : ....x............x.............
ksi3            : ...!............!..............
ksi2            : ..!............x...............
ksi1            : .x............!................
ksi0            : x............!............!....
kso19           : ..........................!....
kso18           : ...........................x...
kso17           : ..............................x
kso16           : .............................x.
kso15           : ............................!..
kso14           : ........................!......
kso13           : .......................!.......
kso12           : ............!............x.....
kso11           : ...........!.................xx
kso10           : ..........!............!....!..
kso9            : .........!............x....x...
kso8            : ........!............x.........
kso7            : .......!............x..........
kso6            : ......!............x...........
kso5            : .....x............x............
kso4            : ....x............x.............
kso3            : ...!............!..............
kso2            : ..!............x...............
kso1            : .x............!................
kso0            : x............!............!....
shub_spi0_csn   : x.......!.......!...x.........x
shub_spi0_sclk  : .x...............x.......x.x...
shub_spi0_mosi  : ..!...............x.......!.!..
shub_spi0_miso  : ...!...............x.........x.
shub_spi1_csn   : ....x.......!.......x..........
shub_spi1_sclk  : .....x.......!.......x.........
shub_spi1_mosi  : ......!.......!.......x........
shub_spi1_miso  : .......!.......x.......!.......
shub_i2c0_sck   : x...x...!...!...!...x.........x
shub_i2c0_sda   : .x...x.......!...x...x...x.x.x.
shub_i2c1_sck   : ..!...............x............
shub_i2c1_sda   : ...!...............x...........
qdec0_a         : x.....!.....!.....x...........x
qdec0_b         : .x.....!.....!.....x.....x.....
qdec1_a         : ..!.....!.....!.....x.....!....
qdec1_b         : ...!...........x.....x.....x...
qdec2_a         : ....x...........!.....x.....!..
qdec2_b         : .....x...........x.....!.....x.
xlna_xpa0       : x....x.........x....x....x..!..
xlna_xpa1       : .x....!.........!....x....!..x.
xlna_xpa2       : ..!....!....!....x....x........
xlna_xpa3       : ...!....!....!....x....!.......
xlna_xpa4       : ....x.........!....x.......x..x
mdm_in4         : ...........................x...
mdm_in3         : ........!......................
mdm_in2         : .......!.......................
mdm_in1         : ......!........................
mdm_in0         : .....x.........................
mdm_out7        : ..........................!....
mdm_out6        : .........................x.....
mdm_out5        : ..............................x
mdm_out4        : .......................!.......
mdm_out3        : ......................x........
mdm_out2        : .....................x.........
mdm_out1        : ....................x..........
mdm_out0        : ...................x...........
lc_rx_en        : x.!.x.!.!...!.!.!.x.x.x...!.!.x
lc_tx_en        : .x.!.x.!.....!.x.x.x.x.!.x.x.x.
ant_out7        : .......!.......x.......!.......
ant_out6        : ......!.......!.......x........
ant_out5        : .....x.......!.......x.........
ant_out4        : ....x.......!.......x..........
ant_out3        : ...!...............x.........x.
ant_out2        : ..!...............x.......!.!..
ant_out1        : .x...............x.......x.x...
ant_out0        : x.......!.......!.............x
ble_sync        : x...................x.......!..
ble_in_process  : .x...................x.......x.
ble_tx          : ..!.........!.........x........
ble_rx          : ...!.........!.........!.......
ble_pti0        : ....x.........!...............x
ble_pti1        : .....x.........x.........x.....
ble_pti2        : ......!.........!.........!....
ble_pti3        : .......!.........x.............
wlan_tx         : ........!.........x............
wlan_rx         : ...................x.......x...
traceclkout     : x.......!.......!.............x
tracedata_iq0   : .x...............x.......x.x...
tracedata_iq1   : ..!...............x.......!.!..
tracedata_iq2   : ...!...............x.........x.
tracedata_iq3   : ....x.......!.......x..........
tracedata_iq4   : .....x.......!.......x.........
tracedata_iq5   : ......!.......!.......x........
tracedata_iq6   : .......!.......x.......!.......
tracedata_iq7   : x.......!.......!.............x
tracedata_iq8   : .x...............x.......x.x...
tracedata_iq9   : ..!...............x.......!.!..
tracedata_iq10  : ...!...............x.........x.
tracedata_iq11  : ....x.......!.......x..........
tracedata_iq12  : .....x.......!.......x.........
tracedata_iq13  : ......!.......!.......x........
tracedata_iq14  : .......!.......x.......!.......
tracedata_iq15  : x.......!.......!.............x
dbg             : xx!!xx!!!!!!!!!x!xxxxxx!!x!x!xx
dtopbyp         : xx!!xx!!!!!!!!!x!xxxxxx!!x!x!xx
gpio            : xx!!xx!!!!!!!!!x!xxxxxx!!x!x!xx
*/
#define ANT_OUT0__MASK_5X5        0x40000001
#define ANT_OUT1__MASK_5X5        0x0a020002
#define ANT_OUT2__MASK_5X5        0x00040000
#define ANT_OUT3__MASK_5X5        0x20080000
#define ANT_OUT4__MASK_5X5        0x00100010
#define ANT_OUT5__MASK_5X5        0x00200020
#define ANT_OUT6__MASK_5X5        0x00400000
#define ANT_OUT7__MASK_5X5        0x00008000
#define BLE_IN_PROCESS__MASK_5X5  0x20200002
#define BLE_PTI0__MASK_5X5        0x40000010
#define BLE_PTI1__MASK_5X5        0x02008020
#define BLE_PTI2__MASK_5X5        0x00000000
#define BLE_PTI3__MASK_5X5        0x00020000
#define BLE_RX__MASK_5X5          0x00000000
#define BLE_SYNC__MASK_5X5        0x00100001
#define BLE_TX__MASK_5X5          0x00400000
#define DBG__MASK_5X5             0x6a7e8033
#define DTOPBYP__MASK_5X5         0x6a7e8033
#define GPIO__MASK_5X5            0x6a7e8033
#define I2C0_SCK__MASK_5X5        0x40100011
#define I2C0_SCL__MASK_5X5        0x40100011
#define I2C0_SDA__MASK_5X5        0x2a220022
#define I2C1_SCK__MASK_5X5        0x00440000
#define I2C1_SCL__MASK_5X5        0x00440000
#define I2C1_SDA__MASK_5X5        0x20088000
#define I2S0_SCK_IN__MASK_5X5     0x48248001
#define I2S0_SCK_OUT__MASK_5X5    0x48248001
#define I2S0_SD_IN__MASK_5X5      0x20120020
#define I2S0_SD_OUT__MASK_5X5     0x20120020
#define I2S0_WS_IN__MASK_5X5      0x02480012
#define I2S0_WS_OUT__MASK_5X5     0x02480012
#define KSI0__MASK_5X5            0x00000001
#define KSI1__MASK_5X5            0x00000002
#define KSI10__MASK_5X5           0x00000000
#define KSI11__MASK_5X5           0x60000000
#define KSI12__MASK_5X5           0x02000000
#define KSI13__MASK_5X5           0x00008000
#define KSI14__MASK_5X5           0x00000000
#define KSI15__MASK_5X5           0x00020000
#define KSI16__MASK_5X5           0x00040000
#define KSI17__MASK_5X5           0x00080000
#define KSI18__MASK_5X5           0x08000000
#define KSI19__MASK_5X5           0x00000000
#define KSI2__MASK_5X5            0x00008000
#define KSI3__MASK_5X5            0x00000000
#define KSI4__MASK_5X5            0x00020010
#define KSI5__MASK_5X5            0x00040020
#define KSI6__MASK_5X5            0x00080000
#define KSI7__MASK_5X5            0x00100000
#define KSI8__MASK_5X5            0x00200000
#define KSI9__MASK_5X5            0x08400000
#define KSO0__MASK_5X5            0x00000001
#define KSO1__MASK_5X5            0x00000002
#define KSO10__MASK_5X5           0x00000000
#define KSO11__MASK_5X5           0x60000000
#define KSO12__MASK_5X5           0x02000000
#define KSO13__MASK_5X5           0x00000000
#define KSO14__MASK_5X5           0x00000000
#define KSO15__MASK_5X5           0x00000000
#define KSO16__MASK_5X5           0x20000000
#define KSO17__MASK_5X5           0x40000000
#define KSO18__MASK_5X5           0x08000000
#define KSO19__MASK_5X5           0x00000000
#define KSO2__MASK_5X5            0x00008000
#define KSO3__MASK_5X5            0x00000000
#define KSO4__MASK_5X5            0x00020010
#define KSO5__MASK_5X5            0x00040020
#define KSO6__MASK_5X5            0x00080000
#define KSO7__MASK_5X5            0x00100000
#define KSO8__MASK_5X5            0x00200000
#define KSO9__MASK_5X5            0x08400000
#define LC_RX_EN__MASK_5X5        0x40540011
#define LC_TX_EN__MASK_5X5        0x2a2a8022
#define MDM_IN0__MASK_5X5         0x00000020
#define MDM_IN1__MASK_5X5         0x00000000
#define MDM_IN2__MASK_5X5         0x00000000
#define MDM_IN3__MASK_5X5         0x00000000
#define MDM_IN4__MASK_5X5         0x08000000
#define MDM_OUT0__MASK_5X5        0x00080000
#define MDM_OUT1__MASK_5X5        0x00100000
#define MDM_OUT2__MASK_5X5        0x00200000
#define MDM_OUT3__MASK_5X5        0x00400000
#define MDM_OUT4__MASK_5X5        0x00000000
#define MDM_OUT5__MASK_5X5        0x40000000
#define MDM_OUT6__MASK_5X5        0x02000000
#define MDM_OUT7__MASK_5X5        0x00000000
#define PDM0_CLK__MASK_5X5        0x40100011
#define PDM0_IN__MASK_5X5         0x0a220022
#define PDM1_CLK__MASK_5X5        0x00440000
#define PDM1_IN__MASK_5X5         0x20088000
#define PWM0__MASK_5X5            0x40000021
#define PWM1__MASK_5X5            0x0a020002
#define PWM2__MASK_5X5            0x00040000
#define PWM3__MASK_5X5            0x20080000
#define PWM4__MASK_5X5            0x00100010
#define PWM5__MASK_5X5            0x00200020
#define PWM6__MASK_5X5            0x00400000
#define PWM7__MASK_5X5            0x00008000
#define QDEC0_A__MASK_5X5         0x40040001
#define QDEC0_B__MASK_5X5         0x02080002
#define QDEC1_A__MASK_5X5         0x00100000
#define QDEC1_B__MASK_5X5         0x08208000
#define QDEC2_A__MASK_5X5         0x00400010
#define QDEC2_B__MASK_5X5         0x20020020
#define QSPI_CLK__MASK_5X5        0x40040001
#define QSPI_CSN__MASK_5X5        0x02080002
#define QSPI_D0__MASK_5X5         0x00100000
#define QSPI_D1__MASK_5X5         0x08208000
#define QSPI_D2__MASK_5X5         0x00400010
#define QSPI_D3__MASK_5X5         0x20020020
#define SHUB_I2C0_SCK__MASK_5X5   0x40100011
#define SHUB_I2C0_SCL__MASK_5X5   0x40100011
#define SHUB_I2C0_SDA__MASK_5X5   0x2a220022
#define SHUB_I2C1_SCK__MASK_5X5   0x00040000
#define SHUB_I2C1_SCL__MASK_5X5   0x00040000
#define SHUB_I2C1_SDA__MASK_5X5   0x00080000
#define SHUB_SPI0_CSN__MASK_5X5   0x40100001
#define SHUB_SPI0_CS__MASK_5X5    0x40100001
#define SHUB_SPI0_MISO__MASK_5X5  0x20080000
#define SHUB_SPI0_MOSI__MASK_5X5  0x00040000
#define SHUB_SPI0_SCLK__MASK_5X5  0x0a020002
#define SHUB_SPI0_CLK__MASK_5X5   0x0a020002
#define SHUB_SPI1_CSN__MASK_5X5   0x00100010
#define SHUB_SPI1_CS__MASK_5X5    0x00100010
#define SHUB_SPI1_MISO__MASK_5X5  0x00008000
#define SHUB_SPI1_MOSI__MASK_5X5  0x00400000
#define SHUB_SPI1_SCLK__MASK_5X5  0x00200020
#define SHUB_SPI1_CLK__MASK_5X5   0x00200020
#define SPI0_CSN__MASK_5X5        0x40100001
#define SPI0_CS__MASK_5X5         0x40100001
#define SPI0_MISO__MASK_5X5       0x20080000
#define SPI0_MOSI__MASK_5X5       0x00040000
#define SPI0_SCLK__MASK_5X5       0x0a020002
#define SPI0_CLK__MASK_5X5        0x0a020002
#define SPI1_CSN__MASK_5X5        0x00100010
#define SPI1_CS__MASK_5X5         0x00100010
#define SPI1_MISO__MASK_5X5       0x00008000
#define SPI1_MOSI__MASK_5X5       0x00400000
#define SPI1_SCLK__MASK_5X5       0x00200020
#define SPI1_CLK__MASK_5X5        0x00200020
#define SWDCLK__MASK_5X5          0x00000001
#define SWDIO__MASK_5X5           0x00000002
#define TRACECLKOUT__MASK_5X5     0x40000001
#define TRACEDATA_IQ0__MASK_5X5   0x0a020002
#define TRACEDATA_IQ1__MASK_5X5   0x00040000
#define TRACEDATA_IQ10__MASK_5X5  0x20080000
#define TRACEDATA_IQ11__MASK_5X5  0x00100010
#define TRACEDATA_IQ12__MASK_5X5  0x00200020
#define TRACEDATA_IQ13__MASK_5X5  0x00400000
#define TRACEDATA_IQ14__MASK_5X5  0x00008000
#define TRACEDATA_IQ15__MASK_5X5  0x40000001
#define TRACEDATA_IQ2__MASK_5X5   0x20080000
#define TRACEDATA_IQ3__MASK_5X5   0x00100010
#define TRACEDATA_IQ4__MASK_5X5   0x00200020
#define TRACEDATA_IQ5__MASK_5X5   0x00400000
#define TRACEDATA_IQ6__MASK_5X5   0x00008000
#define TRACEDATA_IQ7__MASK_5X5   0x40000001
#define TRACEDATA_IQ8__MASK_5X5   0x0a020002
#define TRACEDATA_IQ9__MASK_5X5   0x00040000
#define UART0_CTS__MASK_5X5       0x60100011
#define UART0_RTS__MASK_5X5       0x0a220022
#define UART0_RX__MASK_5X5        0x40540011
#define UART0_TX__MASK_5X5        0x2a2a8022
#define UART1_CTS__MASK_5X5       0x20088000
#define UART1_RTS__MASK_5X5       0x40100011
#define UART1_RX__MASK_5X5        0x0a220022
#define UART1_TX__MASK_5X5        0x08440000
#define WLAN_RX__MASK_5X5         0x08080000
#define WLAN_TX__MASK_5X5         0x00040000
#define XLNA_XPA0__MASK_5X5       0x02108021
#define XLNA_XPA1__MASK_5X5       0x20200002
#define XLNA_XPA2__MASK_5X5       0x00420000
#define XLNA_XPA3__MASK_5X5       0x00040000
#define XLNA_XPA4__MASK_5X5       0x48080010
/*
pin count = 31
package = csp
bond outs = 0 1 4 5 6 7 12 13 15 17 18 19 20 21 22 25 27 29 30
                  P0
                   P1
                    P2
                     P3
                      P4
                       P5
                        P6
                         P7
                          P8
                           P9
                            P10
                             P11
                              P12
                               P13
                                P14
                                 P15
                                  P16
                                   P17
                                    P18
                                     P19
                                      P20
                                       P21
                                        P22
                                         P23
                                          P24
                                           P25
                                            P26
                                             P27
                                              P28
                                               P29
                                                P30
swdclk          : x..............................
swdio           : .x.............................
qspi_clk        : x.....x.....x.....x...........x
qspi_csn        : .x.....x.....x.....x.....x.....
qspi_d0         : ..!.....!.....!.....x.....!....
qspi_d1         : ...!...........x.....x.....x...
qspi_d2         : ....x...........!.....x.....!..
qspi_d3         : .....x...........x.....!.....x.
spi0_csn        : x.......!.......!...x.........x
spi0_sclk       : .x...............x.......x.x...
spi0_mosi       : ..!...............x.......!.!..
spi0_miso       : ...!...............x.........x.
spi1_csn        : ....x.......x.......x..........
spi1_sclk       : .....x.......x.......x.........
spi1_mosi       : ......x.......!.......x........
spi1_miso       : .......x.......x.......!.......
i2c0_sck        : x...x...!...x...!...x.....!...x
i2c0_sda        : .x...x.......x...x...x...x.x.x.
i2c1_sck        : ..!...x.......!...x...x...!.!..
i2c1_sda        : ...!...x.......x...x...!.....x.
pdm0_clk        : x...x...!...x...!...x.........x
pdm0_in         : .x...x.......x...x...x...x.x...
pdm1_clk        : ..!...x.......!...x...x...!.!..
pdm1_in         : ...!...x.......x...x...!.....x.
i2s0_sck_out    : x..!..x.....x..x..x..x.....x..x
i2s0_ws_out     : .x..x..x.....x..!..x..x..x..!..
i2s0_sd_out     : ..!..x..!.....!..x..x..!..!..x.
i2s0_sck_in     : x..!..x.....x..x..x..x.....x..x
i2s0_ws_in      : .x..x..x.....x..!..x..x..x..!..
i2s0_sd_in      : ..!..x..!.....!..x..x..!..!..x.
uart0_rx        : x.!.x.x.!...x.!.!.x.x.x...!.!.x
uart0_tx        : .x.!.x.x.....x.x.x.x.x.!.x.x.x.
uart0_cts       : x...x...!...x...!...x........xx
uart0_rts       : .x...x.......x...x...x...x.x...
uart1_rx        : .x...x.......x...x...x...x.x...
uart1_tx        : ..!...x.......!...x...x...!x!..
uart1_cts       : ...!...x.......x...x...!.....x.
uart1_rts       : x...x...!...x...!...x.........x
pwm0            : x....x..!...x...!.............x
pwm1            : .x...............x.......x.x...
pwm2            : ..!...............x.......!.!..
pwm3            : ...!...............x.........x.
pwm4            : ....x.......x.......x..........
pwm5            : .....x.......x.......x.........
pwm6            : ......x.......!.......x........
pwm7            : .......x.......x.......!.......
ksi19           : ..........................!....
ksi18           : ...........................x...
ksi17           : ...................x...........
ksi16           : ..................x............
ksi15           : .................x.............
ksi14           : ................!..............
ksi13           : ...............x...............
ksi12           : ............x............x.....
ksi11           : ...........!.................xx
ksi10           : ..........!............!....!..
ksi9            : .........!............x....x...
ksi8            : ........!............x.........
ksi7            : .......x............x..........
ksi6            : ......x............x...........
ksi5            : .....x............x............
ksi4            : ....x............x.............
ksi3            : ...!............!..............
ksi2            : ..!............x...............
ksi1            : .x............!................
ksi0            : x............x............!....
kso19           : ..........................!....
kso18           : ...........................x...
kso17           : ..............................x
kso16           : .............................x.
kso15           : ............................!..
kso14           : ........................!......
kso13           : .......................!.......
kso12           : ............x............x.....
kso11           : ...........!.................xx
kso10           : ..........!............!....!..
kso9            : .........!............x....x...
kso8            : ........!............x.........
kso7            : .......x............x..........
kso6            : ......x............x...........
kso5            : .....x............x............
kso4            : ....x............x.............
kso3            : ...!............!..............
kso2            : ..!............x...............
kso1            : .x............!................
kso0            : x............x............!....
shub_spi0_csn   : x.......!.......!...x.........x
shub_spi0_sclk  : .x...............x.......x.x...
shub_spi0_mosi  : ..!...............x.......!.!..
shub_spi0_miso  : ...!...............x.........x.
shub_spi1_csn   : ....x.......x.......x..........
shub_spi1_sclk  : .....x.......x.......x.........
shub_spi1_mosi  : ......x.......!.......x........
shub_spi1_miso  : .......x.......x.......!.......
shub_i2c0_sck   : x...x...!...x...!...x.........x
shub_i2c0_sda   : .x...x.......x...x...x...x.x.x.
shub_i2c1_sck   : ..!...............x............
shub_i2c1_sda   : ...!...............x...........
qdec0_a         : x.....x.....x.....x...........x
qdec0_b         : .x.....x.....x.....x.....x.....
qdec1_a         : ..!.....!.....!.....x.....!....
qdec1_b         : ...!...........x.....x.....x...
qdec2_a         : ....x...........!.....x.....!..
qdec2_b         : .....x...........x.....!.....x.
xlna_xpa0       : x....x.........x....x....x..!..
xlna_xpa1       : .x....x.........!....x....!..x.
xlna_xpa2       : ..!....x....x....x....x........
xlna_xpa3       : ...!....!....x....x....!.......
xlna_xpa4       : ....x.........!....x.......x..x
mdm_in4         : ...........................x...
mdm_in3         : ........!......................
mdm_in2         : .......x.......................
mdm_in1         : ......x........................
mdm_in0         : .....x.........................
mdm_out7        : ..........................!....
mdm_out6        : .........................x.....
mdm_out5        : ..............................x
mdm_out4        : .......................!.......
mdm_out3        : ......................x........
mdm_out2        : .....................x.........
mdm_out1        : ....................x..........
mdm_out0        : ...................x...........
lc_rx_en        : x.!.x.x.!...x.!.!.x.x.x...!.!.x
lc_tx_en        : .x.!.x.x.....x.x.x.x.x.!.x.x.x.
ant_out7        : .......x.......x.......!.......
ant_out6        : ......x.......!.......x........
ant_out5        : .....x.......x.......x.........
ant_out4        : ....x.......x.......x..........
ant_out3        : ...!...............x.........x.
ant_out2        : ..!...............x.......!.!..
ant_out1        : .x...............x.......x.x...
ant_out0        : x.......!.......!.............x
ble_sync        : x...................x.......!..
ble_in_process  : .x...................x.......x.
ble_tx          : ..!.........x.........x........
ble_rx          : ...!.........x.........!.......
ble_pti0        : ....x.........!...............x
ble_pti1        : .....x.........x.........x.....
ble_pti2        : ......x.........!.........!....
ble_pti3        : .......x.........x.............
wlan_tx         : ........!.........x............
wlan_rx         : ...................x.......x...
traceclkout     : x.......!.......!.............x
tracedata_iq0   : .x...............x.......x.x...
tracedata_iq1   : ..!...............x.......!.!..
tracedata_iq2   : ...!...............x.........x.
tracedata_iq3   : ....x.......x.......x..........
tracedata_iq4   : .....x.......x.......x.........
tracedata_iq5   : ......x.......!.......x........
tracedata_iq6   : .......x.......x.......!.......
tracedata_iq7   : x.......!.......!.............x
tracedata_iq8   : .x...............x.......x.x...
tracedata_iq9   : ..!...............x.......!.!..
tracedata_iq10  : ...!...............x.........x.
tracedata_iq11  : ....x.......x.......x..........
tracedata_iq12  : .....x.......x.......x.........
tracedata_iq13  : ......x.......!.......x........
tracedata_iq14  : .......x.......x.......!.......
tracedata_iq15  : x.......!.......!.............x
dbg             : xx!!xxxx!!!!xx!x!xxxxxx!!x!x!xx
dtopbyp         : xx!!xxxx!!!!xx!x!xxxxxx!!x!x!xx
gpio            : xx!!xxxx!!!!xx!x!xxxxxx!!x!x!xx
*/
#define ANT_OUT0__MASK_CSP        0x40000001
#define ANT_OUT1__MASK_CSP        0x0a020002
#define ANT_OUT2__MASK_CSP        0x00040000
#define ANT_OUT3__MASK_CSP        0x20080000
#define ANT_OUT4__MASK_CSP        0x00101010
#define ANT_OUT5__MASK_CSP        0x00202020
#define ANT_OUT6__MASK_CSP        0x00400040
#define ANT_OUT7__MASK_CSP        0x00008080
#define BLE_IN_PROCESS__MASK_CSP  0x20200002
#define BLE_PTI0__MASK_CSP        0x40000010
#define BLE_PTI1__MASK_CSP        0x02008020
#define BLE_PTI2__MASK_CSP        0x00000040
#define BLE_PTI3__MASK_CSP        0x00020080
#define BLE_RX__MASK_CSP          0x00002000
#define BLE_SYNC__MASK_CSP        0x00100001
#define BLE_TX__MASK_CSP          0x00401000
#define DBG__MASK_CSP             0x6a7eb0f3
#define DTOPBYP__MASK_CSP         0x6a7eb0f3
#define GPIO__MASK_CSP            0x6a7eb0f3
#define I2C0_SCK__MASK_CSP        0x40101011
#define I2C0_SCL__MASK_CSP        0x40101011
#define I2C0_SDA__MASK_CSP        0x2a222022
#define I2C1_SCK__MASK_CSP        0x00440040
#define I2C1_SCL__MASK_CSP        0x00440040
#define I2C1_SDA__MASK_CSP        0x20088080
#define I2S0_SCK_IN__MASK_CSP     0x48249041
#define I2S0_SCK_OUT__MASK_CSP    0x48249041
#define I2S0_SD_IN__MASK_CSP      0x20120020
#define I2S0_SD_OUT__MASK_CSP     0x20120020
#define I2S0_WS_IN__MASK_CSP      0x02482092
#define I2S0_WS_OUT__MASK_CSP     0x02482092
#define KSI0__MASK_CSP            0x00002001
#define KSI1__MASK_CSP            0x00000002
#define KSI10__MASK_CSP           0x00000000
#define KSI11__MASK_CSP           0x60000000
#define KSI12__MASK_CSP           0x02001000
#define KSI13__MASK_CSP           0x00008000
#define KSI14__MASK_CSP           0x00000000
#define KSI15__MASK_CSP           0x00020000
#define KSI16__MASK_CSP           0x00040000
#define KSI17__MASK_CSP           0x00080000
#define KSI18__MASK_CSP           0x08000000
#define KSI19__MASK_CSP           0x00000000
#define KSI2__MASK_CSP            0x00008000
#define KSI3__MASK_CSP            0x00000000
#define KSI4__MASK_CSP            0x00020010
#define KSI5__MASK_CSP            0x00040020
#define KSI6__MASK_CSP            0x00080040
#define KSI7__MASK_CSP            0x00100080
#define KSI8__MASK_CSP            0x00200000
#define KSI9__MASK_CSP            0x08400000
#define KSO0__MASK_CSP            0x00002001
#define KSO1__MASK_CSP            0x00000002
#define KSO10__MASK_CSP           0x00000000
#define KSO11__MASK_CSP           0x60000000
#define KSO12__MASK_CSP           0x02001000
#define KSO13__MASK_CSP           0x00000000
#define KSO14__MASK_CSP           0x00000000
#define KSO15__MASK_CSP           0x00000000
#define KSO16__MASK_CSP           0x20000000
#define KSO17__MASK_CSP           0x40000000
#define KSO18__MASK_CSP           0x08000000
#define KSO19__MASK_CSP           0x00000000
#define KSO2__MASK_CSP            0x00008000
#define KSO3__MASK_CSP            0x00000000
#define KSO4__MASK_CSP            0x00020010
#define KSO5__MASK_CSP            0x00040020
#define KSO6__MASK_CSP            0x00080040
#define KSO7__MASK_CSP            0x00100080
#define KSO8__MASK_CSP            0x00200000
#define KSO9__MASK_CSP            0x08400000
#define LC_RX_EN__MASK_CSP        0x40541051
#define LC_TX_EN__MASK_CSP        0x2a2aa0a2
#define MDM_IN0__MASK_CSP         0x00000020
#define MDM_IN1__MASK_CSP         0x00000040
#define MDM_IN2__MASK_CSP         0x00000080
#define MDM_IN3__MASK_CSP         0x00000000
#define MDM_IN4__MASK_CSP         0x08000000
#define MDM_OUT0__MASK_CSP        0x00080000
#define MDM_OUT1__MASK_CSP        0x00100000
#define MDM_OUT2__MASK_CSP        0x00200000
#define MDM_OUT3__MASK_CSP        0x00400000
#define MDM_OUT4__MASK_CSP        0x00000000
#define MDM_OUT5__MASK_CSP        0x40000000
#define MDM_OUT6__MASK_CSP        0x02000000
#define MDM_OUT7__MASK_CSP        0x00000000
#define PDM0_CLK__MASK_CSP        0x40101011
#define PDM0_IN__MASK_CSP         0x0a222022
#define PDM1_CLK__MASK_CSP        0x00440040
#define PDM1_IN__MASK_CSP         0x20088080
#define PWM0__MASK_CSP            0x40001021
#define PWM1__MASK_CSP            0x0a020002
#define PWM2__MASK_CSP            0x00040000
#define PWM3__MASK_CSP            0x20080000
#define PWM4__MASK_CSP            0x00101010
#define PWM5__MASK_CSP            0x00202020
#define PWM6__MASK_CSP            0x00400040
#define PWM7__MASK_CSP            0x00008080
#define QDEC0_A__MASK_CSP         0x40041041
#define QDEC0_B__MASK_CSP         0x02082082
#define QDEC1_A__MASK_CSP         0x00100000
#define QDEC1_B__MASK_CSP         0x08208000
#define QDEC2_A__MASK_CSP         0x00400010
#define QDEC2_B__MASK_CSP         0x20020020
#define QSPI_CLK__MASK_CSP        0x40041041
#define QSPI_CSN__MASK_CSP        0x02082082
#define QSPI_D0__MASK_CSP         0x00100000
#define QSPI_D1__MASK_CSP         0x08208000
#define QSPI_D2__MASK_CSP         0x00400010
#define QSPI_D3__MASK_CSP         0x20020020
#define SHUB_I2C0_SCK__MASK_CSP   0x40101011
#define SHUB_I2C0_SCL__MASK_CSP   0x40101011
#define SHUB_I2C0_SDA__MASK_CSP   0x2a222022
#define SHUB_I2C1_SCK__MASK_CSP   0x00040000
#define SHUB_I2C1_SCL__MASK_CSP   0x00040000
#define SHUB_I2C1_SDA__MASK_CSP   0x00080000
#define SHUB_SPI0_CSN__MASK_CSP   0x40100001
#define SHUB_SPI0_CS__MASK_CSP    0x40100001
#define SHUB_SPI0_MISO__MASK_CSP  0x20080000
#define SHUB_SPI0_MOSI__MASK_CSP  0x00040000
#define SHUB_SPI0_SCLK__MASK_CSP  0x0a020002
#define SHUB_SPI0_CLK__MASK_CSP   0x0a020002
#define SHUB_SPI1_CSN__MASK_CSP   0x00101010
#define SHUB_SPI1_CS__MASK_CSP    0x00101010
#define SHUB_SPI1_MISO__MASK_CSP  0x00008080
#define SHUB_SPI1_MOSI__MASK_CSP  0x00400040
#define SHUB_SPI1_SCLK__MASK_CSP  0x00202020
#define SHUB_SPI1_CLK__MASK_CSP   0x00202020
#define SPI0_CSN__MASK_CSP        0x40100001
#define SPI0_CS__MASK_CSP         0x40100001
#define SPI0_MISO__MASK_CSP       0x20080000
#define SPI0_MOSI__MASK_CSP       0x00040000
#define SPI0_SCLK__MASK_CSP       0x0a020002
#define SPI0_CLK__MASK_CSP        0x0a020002
#define SPI1_CSN__MASK_CSP        0x00101010
#define SPI1_CS__MASK_CSP         0x00101010
#define SPI1_MISO__MASK_CSP       0x00008080
#define SPI1_MOSI__MASK_CSP       0x00400040
#define SPI1_SCLK__MASK_CSP       0x00202020
#define SPI1_CLK__MASK_CSP        0x00202020
#define SWDCLK__MASK_CSP          0x00000001
#define SWDIO__MASK_CSP           0x00000002
#define TRACECLKOUT__MASK_CSP     0x40000001
#define TRACEDATA_IQ0__MASK_CSP   0x0a020002
#define TRACEDATA_IQ1__MASK_CSP   0x00040000
#define TRACEDATA_IQ10__MASK_CSP  0x20080000
#define TRACEDATA_IQ11__MASK_CSP  0x00101010
#define TRACEDATA_IQ12__MASK_CSP  0x00202020
#define TRACEDATA_IQ13__MASK_CSP  0x00400040
#define TRACEDATA_IQ14__MASK_CSP  0x00008080
#define TRACEDATA_IQ15__MASK_CSP  0x40000001
#define TRACEDATA_IQ2__MASK_CSP   0x20080000
#define TRACEDATA_IQ3__MASK_CSP   0x00101010
#define TRACEDATA_IQ4__MASK_CSP   0x00202020
#define TRACEDATA_IQ5__MASK_CSP   0x00400040
#define TRACEDATA_IQ6__MASK_CSP   0x00008080
#define TRACEDATA_IQ7__MASK_CSP   0x40000001
#define TRACEDATA_IQ8__MASK_CSP   0x0a020002
#define TRACEDATA_IQ9__MASK_CSP   0x00040000
#define UART0_CTS__MASK_CSP       0x60101011
#define UART0_RTS__MASK_CSP       0x0a222022
#define UART0_RX__MASK_CSP        0x40541051
#define UART0_TX__MASK_CSP        0x2a2aa0a2
#define UART1_CTS__MASK_CSP       0x20088080
#define UART1_RTS__MASK_CSP       0x40101011
#define UART1_RX__MASK_CSP        0x0a222022
#define UART1_TX__MASK_CSP        0x08440040
#define WLAN_RX__MASK_CSP         0x08080000
#define WLAN_TX__MASK_CSP         0x00040000
#define XLNA_XPA0__MASK_CSP       0x02108021
#define XLNA_XPA1__MASK_CSP       0x20200042
#define XLNA_XPA2__MASK_CSP       0x00421080
#define XLNA_XPA3__MASK_CSP       0x00042000
#define XLNA_XPA4__MASK_CSP       0x48080010
