#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010a0700 .scope module, "glitch_free" "glitch_free" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk0";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 1 "outclk";
o00000000010c7018 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000010bd330 .functor AND 1, v000000000108e3a0_0, o00000000010c7018, C4<1>, C4<1>;
o00000000010c6fe8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000010bcc30 .functor AND 1, v000000000108e1c0_0, o00000000010c6fe8, C4<1>, C4<1>;
L_00000000010bd3a0 .functor OR 1, L_00000000010bd330, L_00000000010bcc30, C4<0>, C4<0>;
v000000000108ec60_0 .net *"_ivl_0", 0 0, L_00000000010bd330;  1 drivers
v000000000108e580_0 .net *"_ivl_2", 0 0, L_00000000010bcc30;  1 drivers
v000000000108eee0_0 .net "clk0", 0 0, o00000000010c6fe8;  0 drivers
v000000000108e120_0 .net "clk1", 0 0, o00000000010c7018;  0 drivers
v000000000108e1c0_0 .var "out0", 0 0;
v000000000108e3a0_0 .var "out1", 0 0;
v00000000011200d0_0 .var "out_r0", 0 0;
v000000000111f9f0_0 .var "out_r1", 0 0;
v000000000111f090_0 .net "outclk", 0 0, L_00000000010bd3a0;  1 drivers
o00000000010c7138 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011205d0_0 .net "rst_n", 0 0, o00000000010c7138;  0 drivers
o00000000010c7168 .functor BUFZ 1, C4<z>; HiZ drive
v000000000111f310_0 .net "select", 0 0, o00000000010c7168;  0 drivers
E_000000000108dae0 .event negedge, v00000000011205d0_0, v000000000108eee0_0;
E_000000000108cf20/0 .event negedge, v00000000011205d0_0;
E_000000000108cf20/1 .event posedge, v000000000108eee0_0;
E_000000000108cf20 .event/or E_000000000108cf20/0, E_000000000108cf20/1;
E_000000000108d6a0 .event negedge, v00000000011205d0_0, v000000000108e120_0;
E_000000000108da60/0 .event negedge, v00000000011205d0_0;
E_000000000108da60/1 .event posedge, v000000000108e120_0;
E_000000000108da60 .event/or E_000000000108da60/0, E_000000000108da60/1;
S_00000000010a0890 .scope module, "tb" "tb" 3 8;
 .timescale -9 -12;
v000000000180c1e0_0 .net "bsy", 0 0, v000000000111f6d0_0;  1 drivers
v000000000180c140_0 .var "ctrl", 1 0;
v000000000180cc80_0 .net "dout", 31 0, v0000000001120170_0;  1 drivers
v000000000180c6e0_0 .var "g_hclk_es1", 0 0;
v000000000180cdc0_0 .var "haddr_reg", 31 0;
v000000000180b740_0 .var "hreset_n", 0 0;
v000000000180c5a0_0 .var "n", 31 0;
v000000000180c780_0 .var "pdm_clk", 0 0;
v000000000180c320 .array "pdm_data", 1536000 0, 0 0;
v000000000180bec0_0 .var "pdm_signal", 0 0;
S_00000000010a0a20 .scope begin, "clk_100MHz" "clk_100MHz" 3 33, 3 33 0, S_00000000010a0890;
 .timescale -9 -12;
S_00000000010982c0 .scope begin, "clk_1_5MHz" "clk_1_5MHz" 3 49, 3 49 0, S_00000000010a0890;
 .timescale -9 -12;
S_0000000001098450 .scope module, "pdm" "pdm_m" 3 22, 4 2 0, S_00000000010a0890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "AHBclk";
    .port_info 1 /INPUT 1 "PDMclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 1 "pdm_signal";
    .port_info 6 /OUTPUT 32 "dout";
    .port_info 7 /OUTPUT 1 "bsy";
    .port_info 8 /OUTPUT 1 "empty_signal";
v000000000111fa90_0 .net "AHBclk", 0 0, v000000000180c6e0_0;  1 drivers
v000000000111f8b0_0 .net "PDMclk", 0 0, v000000000180c780_0;  1 drivers
v000000000111f950_0 .net "RW", 0 0, v0000000001120350_0;  1 drivers
v0000000001120030_0 .net *"_ivl_3", 15 0, L_000000000180c460;  1 drivers
v0000000001120a30_0 .net "addr", 31 0, v000000000180cdc0_0;  1 drivers
v0000000001120ad0_0 .net "bsy", 0 0, v000000000111f6d0_0;  alias, 1 drivers
v0000000001120b70_0 .net "cnt_en", 0 0, v000000000111f4f0_0;  1 drivers
v0000000001120cb0_0 .net "ctrl", 1 0, v000000000180c140_0;  1 drivers
v000000000180caa0_0 .net "dout", 31 0, v0000000001120170_0;  alias, 1 drivers
o0000000001b21568 .functor BUFZ 1, C4<z>; HiZ drive
v000000000180c280_0 .net "empty_signal", 0 0, o0000000001b21568;  0 drivers
v000000000180c500_0 .net "memory_idx", 15 0, v00000000011208f0_0;  1 drivers
v000000000180c3c0_0 .net "pdm_array", 31 0, v0000000001120e90_0;  1 drivers
v000000000180cd20_0 .net "pdm_signal", 0 0, v000000000180bec0_0;  1 drivers
v000000000180c000_0 .net "rd_en", 0 0, v000000000111fef0_0;  1 drivers
o0000000001b20f08 .functor BUFZ 1, C4<z>; HiZ drive
v000000000180b240_0 .net "rd_rst_busy", 0 0, o0000000001b20f08;  0 drivers
v000000000180b2e0_0 .net "rst", 0 0, v000000000180b740_0;  1 drivers
v000000000180b7e0_0 .net "w_i", 0 0, L_000000000180b880;  1 drivers
v000000000180b9c0_0 .net "wr_en", 0 0, v000000000111fdb0_0;  1 drivers
o0000000001b20fc8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000180b060_0 .net "wr_rst_busy", 0 0, o0000000001b20fc8;  0 drivers
L_000000000180b1a0 .functor MUXZ 1, v000000000180c6e0_0, v000000000180c780_0, v000000000111f6d0_0, C4<>;
L_000000000180c460 .part v000000000180cdc0_0, 2, 16;
L_000000000180b420 .functor MUXZ 16, L_000000000180c460, v00000000011208f0_0, v000000000111f6d0_0, C4<>;
S_00000000010985e0 .scope module, "buff_m" "dbuf" 4 73, 5 1 0, S_0000000001098450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 16 "didx";
    .port_info 3 /INPUT 1 "RW";
    .port_info 4 /OUTPUT 32 "di";
v00000000011202b0_0 .array/port v00000000011202b0, 0;
L_00000000010bc8b0 .functor BUFZ 32, v00000000011202b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011202b0_1 .array/port v00000000011202b0, 1;
L_00000000010bd410 .functor BUFZ 32, v00000000011202b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011202b0_2 .array/port v00000000011202b0, 2;
L_00000000010bc990 .functor BUFZ 32, v00000000011202b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011202b0_3 .array/port v00000000011202b0, 3;
L_00000000010bc7d0 .functor BUFZ 32, v00000000011202b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000111f770_0 .net "RW", 0 0, v0000000001120350_0;  alias, 1 drivers
v0000000001120d50_0 .net "clk", 0 0, L_000000000180b1a0;  1 drivers
v0000000001120170_0 .var "di", 31 0;
v0000000001120210_0 .net "didx", 15 0, L_000000000180b420;  1 drivers
v0000000001120530_0 .net "din", 31 0, v0000000001120e90_0;  alias, 1 drivers
v00000000011202b0 .array "mem", 47999 0, 31 0;
v0000000001120f30_0 .net "mem0", 31 0, L_00000000010bc8b0;  1 drivers
v000000000111ff90_0 .net "mem1", 31 0, L_00000000010bd410;  1 drivers
v000000000111f630_0 .net "mem2", 31 0, L_00000000010bc990;  1 drivers
v000000000111fd10_0 .net "mem3", 31 0, L_00000000010bc7d0;  1 drivers
E_000000000108d8a0 .event posedge, v0000000001120d50_0;
S_0000000001139080 .scope module, "ctrl_r" "read_ctrl" 4 29, 6 2 0, S_0000000001098450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ahb_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 1 "w_i";
    .port_info 4 /OUTPUT 1 "wr_en";
    .port_info 5 /OUTPUT 1 "rd_en";
    .port_info 6 /OUTPUT 1 "wr_rst_busy";
    .port_info 7 /OUTPUT 1 "rd_rst_busy";
    .port_info 8 /OUTPUT 1 "cnt_en";
    .port_info 9 /OUTPUT 1 "RW";
    .port_info 10 /OUTPUT 1 "bsy";
P_00000000010635e0 .param/l "Idle" 0 6 20, C4<0>;
P_0000000001063618 .param/l "Shift" 0 6 21, C4<1>;
v000000000111f590_0 .var "CS", 0 0;
v0000000001120c10_0 .var "NS", 0 0;
v0000000001120350_0 .var "RW", 0 0;
v000000000111f3b0_0 .net "ahb_clk", 0 0, v000000000180c6e0_0;  alias, 1 drivers
v000000000111f6d0_0 .var "bsy", 0 0;
v000000000111f4f0_0 .var "cnt_en", 0 0;
v000000000111fb30_0 .net "ctrl", 1 0, v000000000180c140_0;  alias, 1 drivers
v000000000111fef0_0 .var "rd_en", 0 0;
v00000000011203f0_0 .net "rd_rst_busy", 0 0, o0000000001b20f08;  alias, 0 drivers
v000000000111f1d0_0 .net "rst", 0 0, v000000000180b740_0;  alias, 1 drivers
v000000000111f450_0 .net "w_i", 0 0, L_000000000180b880;  alias, 1 drivers
v000000000111fdb0_0 .var "wr_en", 0 0;
v0000000001120490_0 .net "wr_rst_busy", 0 0, o0000000001b20fc8;  alias, 0 drivers
E_000000000108dc20 .event edge, v000000000111f590_0;
E_000000000108cf60 .event edge, v000000000111f590_0, v000000000111fb30_0, v000000000111f450_0;
E_000000000108d8e0/0 .event negedge, v000000000111f1d0_0;
E_000000000108d8e0/1 .event posedge, v000000000111f3b0_0;
E_000000000108d8e0 .event/or E_000000000108d8e0/0, E_000000000108d8e0/1;
S_0000000001139210 .scope module, "ctrl_w" "write_ctrl" 4 45, 7 2 0, S_0000000001098450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pdm_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 1 "pdm_signal";
    .port_info 4 /INPUT 1 "cnt_en";
    .port_info 5 /OUTPUT 1 "w_i";
    .port_info 6 /OUTPUT 32 "pdm";
    .port_info 7 /OUTPUT 16 "didx";
L_0000000001b76028 .functor BUFT 1, C4<1011101101111111>, C4<0>, C4<0>, C4<0>;
v000000000111f810_0 .net/2u *"_ivl_0", 15 0, L_0000000001b76028;  1 drivers
v0000000001120df0_0 .net *"_ivl_2", 0 0, L_000000000180b380;  1 drivers
L_0000000001b76070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000111fbd0_0 .net/2u *"_ivl_4", 0 0, L_0000000001b76070;  1 drivers
L_0000000001b760b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001120670_0 .net/2u *"_ivl_6", 0 0, L_0000000001b760b8;  1 drivers
v00000000011207b0_0 .net "cnt_en", 0 0, v000000000111f4f0_0;  alias, 1 drivers
v0000000001120850_0 .var "counter", 5 0;
v000000000111fe50_0 .net "ctrl", 1 0, v000000000180c140_0;  alias, 1 drivers
v00000000011208f0_0 .var "didx", 15 0;
v0000000001120e90_0 .var "pdm", 31 0;
v000000000111f130_0 .net "pdm_clk", 0 0, v000000000180c780_0;  alias, 1 drivers
v000000000111fc70_0 .net "pdm_signal", 0 0, v000000000180bec0_0;  alias, 1 drivers
v0000000001120990_0 .net "rst", 0 0, v000000000180b740_0;  alias, 1 drivers
v000000000111f270_0 .net "w_i", 0 0, L_000000000180b880;  alias, 1 drivers
E_000000000108d3e0/0 .event negedge, v000000000111f1d0_0;
E_000000000108d3e0/1 .event posedge, v000000000111f130_0;
E_000000000108d3e0 .event/or E_000000000108d3e0/0, E_000000000108d3e0/1;
E_000000000108d4e0 .event negedge, v000000000111f1d0_0, v000000000111f130_0;
L_000000000180b380 .cmp/gt 16, v00000000011208f0_0, L_0000000001b76028;
L_000000000180b880 .functor MUXZ 1, L_0000000001b760b8, L_0000000001b76070, L_000000000180b380, C4<>;
    .scope S_00000000010a0700;
T_0 ;
    %wait E_000000000108da60;
    %load/vec4 v00000000011205d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000111f9f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000108e1c0_0;
    %inv;
    %load/vec4 v000000000111f310_0;
    %and;
    %assign/vec4 v000000000111f9f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010a0700;
T_1 ;
    %wait E_000000000108d6a0;
    %load/vec4 v00000000011205d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000108e3a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000111f9f0_0;
    %assign/vec4 v000000000108e3a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010a0700;
T_2 ;
    %wait E_000000000108cf20;
    %load/vec4 v00000000011205d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011200d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000111f310_0;
    %inv;
    %load/vec4 v000000000108e3a0_0;
    %inv;
    %and;
    %assign/vec4 v00000000011200d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010a0700;
T_3 ;
    %wait E_000000000108dae0;
    %load/vec4 v00000000011205d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000108e1c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000011200d0_0;
    %assign/vec4 v000000000108e1c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001139080;
T_4 ;
    %wait E_000000000108d8e0;
    %load/vec4 v000000000111f1d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000111f590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001120c10_0;
    %assign/vec4 v000000000111f590_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001139080;
T_5 ;
    %wait E_000000000108cf60;
    %load/vec4 v000000000111f590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001120c10_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v000000000111fb30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001120c10_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001120c10_0, 0, 1;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v000000000111f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001120c10_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001120c10_0, 0, 1;
T_5.7 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001139080;
T_6 ;
    %wait E_000000000108dc20;
    %load/vec4 v000000000111f590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001120350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111f4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111f6d0_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001120350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111fef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111f4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111f6d0_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001120350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000111fef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111fdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111f4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000111f6d0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000001139210;
T_7 ;
    %wait E_000000000108d4e0;
    %load/vec4 v0000000001120990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001120e90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000111fe50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001120e90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000011207b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000000001120e90_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000000000111fc70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001120e90_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001139210;
T_8 ;
    %wait E_000000000108d3e0;
    %load/vec4 v0000000001120990_0;
    %inv;
    %load/vec4 v000000000111fe50_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000001120850_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001120850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000001120850_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000011207b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000000001120850_0;
    %subi 1, 0, 6;
    %assign/vec4 v0000000001120850_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001139210;
T_9 ;
    %wait E_000000000108d3e0;
    %load/vec4 v0000000001120990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011208f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001120850_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000011208f0_0;
    %assign/vec4 v00000000011208f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000011208f0_0;
    %pushi/vec4 47999, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000111fe50_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011208f0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000000001120850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v00000000011208f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000011208f0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010985e0;
T_10 ;
    %wait E_000000000108d8a0;
    %load/vec4 v000000000111f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000001120530_0;
    %load/vec4 v0000000001120210_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011202b0, 0, 4;
T_10.0 ;
    %load/vec4 v000000000111f770_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0000000001120530_0;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0000000001120210_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000011202b0, 4;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v0000000001120170_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000010a0890;
T_11 ;
    %fork t_1, S_00000000010a0a20;
    %jmp t_0;
    .scope S_00000000010a0a20;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180c6e0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000000000180c6e0_0;
    %inv;
    %assign/vec4 v000000000180c6e0_0, 0;
    %jmp T_11.0;
    %end;
    .scope S_00000000010a0890;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_00000000010a0890;
T_12 ;
    %delay 1332000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000180c5a0_0, 0, 32;
T_12.0 ;
    %delay 666000, 0;
    %load/vec4 v000000000180c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000180c5a0_0, 0, 32;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_00000000010a0890;
T_13 ;
    %fork t_3, S_00000000010982c0;
    %jmp t_2;
    .scope S_00000000010982c0;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180c780_0, 0, 1;
    %delay 1332000, 0;
T_13.0 ;
    %delay 333000, 0;
    %load/vec4 v000000000180c780_0;
    %inv;
    %assign/vec4 v000000000180c780_0, 0;
    %load/vec4 v000000000180c5a0_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_13.1, 4;
    %vpi_call 3 60 "$finish" {0 0 0};
T_13.1 ;
    %jmp T_13.0;
    %end;
    .scope S_00000000010a0890;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_00000000010a0890;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180c780_0, 0, 1;
    %delay 1042000, 0;
T_14.0 ;
    %delay 300000, 0;
    %ix/getv 4, v000000000180c5a0_0;
    %load/vec4a v000000000180c320, 4;
    %assign/vec4 v000000000180bec0_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_00000000010a0890;
T_15 ;
    %vpi_call 3 76 "$readmemb", "pdm.txt", v000000000180c320 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000180c140_0, 0, 2;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000000000180cdc0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000180b740_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000180b740_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000180c140_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000180c140_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000180c140_0, 0, 2;
    %end;
    .thread T_15;
    .scope S_00000000010a0890;
T_16 ;
    %vpi_call 3 102 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 103 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./glitch_free.v";
    "tb.v";
    "./pdm.v";
    "./dbuf.v";
    "./read_ctrl.v";
    "./write_ctrl.v";
