

================================================================
== Vivado HLS Report for 'sha512_final'
================================================================
* Date:           Fri Jun  2 12:27:11 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        |- Loop 3  |  256|  256|         2|          -|          -|   128|    no    |
        |- Loop 4  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5  |  256|  256|         2|          -|          -|   128|    no    |
        |- Loop 6  |  256|  256|         2|          -|          -|   128|    no    |
        |- Loop 7  |   72|   72|         9|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (icmp)
	18  / (!icmp)
2 --> 
	7  / (!tmp_24)
	3  / (tmp_24)
3 --> 
	3  / (!tmp_54)
	4  / (tmp_54)
4 --> 
	5  / (!exitcond1)
	6  / (exitcond1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_24 & !exitcond2)
	9  / (!tmp_24) | (exitcond2)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_28)
	9  / (tmp_28)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond9)
	15  / (exitcond9)
14 --> 
	13  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond8)
	18  / (exitcond8)
17 --> 
	16  / true
18 --> 
	19  / (icmp & !exitcond)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	18  / true
* FSM state operations: 

 <State 1>: 1.41ns
ST_1: empty (7)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %out_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: temp_buf (8)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:364
:1  %temp_buf = alloca [128 x i8], align 16

ST_1: md_curlen_read (9)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:369
:2  %md_curlen_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_1: tmp (10)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:369
:3  %tmp = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %md_curlen_read, i32 7, i32 63)

ST_1: icmp (11)  [1/1] 0.80ns  loc: ed25519/src/sha512.cpp:369
:4  %icmp = icmp eq i57 %tmp, 0

ST_1: StgValue_32 (12)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:369
:5  br i1 %icmp, label %1, label %.loopexit

ST_1: tmp_39 (14)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:369
:0  %tmp_39 = trunc i64 %md_curlen_read to i7

ST_1: tmp_s (15)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:374
:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_39, i3 0)

ST_1: tmp_cast (16)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:374
:2  %tmp_cast = zext i10 %tmp_s to i64

ST_1: md_length_read (17)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:374
:3  %md_length_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_1: tmp_22 (18)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:374
:4  %tmp_22 = add i64 %md_length_read, %tmp_cast

ST_1: StgValue_38 (19)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:374
:5  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_22)

ST_1: tmp_23 (20)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:377
:6  %tmp_23 = add i64 1, %md_curlen_read

ST_1: StgValue_40 (21)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:377
:7  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_23)

ST_1: md_buf_addr (22)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:377
:8  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %md_curlen_read

ST_1: StgValue_42 (23)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:377
:9  store i8 -128, i8* %md_buf_addr, align 1


 <State 2>: 0.56ns
ST_2: md_curlen_read_13 (24)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:383
:10  %md_curlen_read_13 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_2: tmp_52 (25)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:383
:11  %tmp_52 = trunc i64 %md_curlen_read_13 to i8

ST_2: tmp_24 (26)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:383
:12  %tmp_24 = icmp ugt i8 %tmp_52, 112

ST_2: StgValue_46 (27)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:383
:13  br i1 %tmp_24, label %.preheader13.preheader, label %._crit_edge

ST_2: StgValue_47 (29)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:384
.preheader13.preheader:0  br label %.preheader13


 <State 3>: 1.09ns
ST_3: md_curlen_read_14 (31)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:384
.preheader13:0  %md_curlen_read_14 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_3: tmp_53 (32)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:384
.preheader13:1  %tmp_53 = trunc i64 %md_curlen_read_14 to i8

ST_3: tmp_54 (33)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:384
.preheader13:2  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %md_curlen_read_14, i32 7)

ST_3: StgValue_51 (34)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:384
.preheader13:3  br i1 %tmp_54, label %.preheader12.preheader, label %2

ST_3: tmp_25 (36)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:385
:0  %tmp_25 = add i8 %tmp_53, 1

ST_3: tmp_27_cast (37)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:385
:1  %tmp_27_cast = zext i8 %tmp_25 to i64

ST_3: StgValue_54 (38)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:385
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_27_cast)

ST_3: md_buf_addr_9 (39)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:385
:3  %md_buf_addr_9 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %md_curlen_read_14

ST_3: StgValue_56 (40)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:385
:4  store i8 0, i8* %md_buf_addr_9, align 1

ST_3: StgValue_57 (41)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:386
:5  br label %.preheader13

ST_3: StgValue_58 (43)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:387
.preheader12.preheader:0  br label %.preheader12


 <State 4>: 1.09ns
ST_4: temp_index (45)  [1/1] 0.00ns
.preheader12:0  %temp_index = phi i8 [ %temp_index_6, %3 ], [ 0, %.preheader12.preheader ]

ST_4: exitcond1 (46)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:387
.preheader12:1  %exitcond1 = icmp eq i8 %temp_index, -128

ST_4: empty_90 (47)  [1/1] 0.00ns
.preheader12:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_4: temp_index_6 (48)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:387
.preheader12:3  %temp_index_6 = add i8 %temp_index, 1

ST_4: StgValue_63 (49)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:387
.preheader12:4  br i1 %exitcond1, label %4, label %3

ST_4: tmp_26 (51)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:388
:0  %tmp_26 = zext i8 %temp_index to i64

ST_4: md_buf_addr_10 (52)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:388
:1  %md_buf_addr_10 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_26

ST_4: md_buf_load (53)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:388
:2  %md_buf_load = load i8* %md_buf_addr_10, align 1

ST_4: StgValue_67 (58)  [2/2] 0.66ns  loc: ed25519/src/sha512.cpp:390
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 5>: 1.14ns
ST_5: md_buf_load (53)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:388
:2  %md_buf_load = load i8* %md_buf_addr_10, align 1

ST_5: temp_buf_addr (54)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:388
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_26

ST_5: StgValue_70 (55)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:388
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_5: StgValue_71 (56)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:387
:5  br label %.preheader12


 <State 6>: 0.66ns
ST_6: StgValue_72 (58)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:390
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_6: StgValue_73 (59)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:391
:1  br label %5


 <State 7>: 1.09ns
ST_7: temp_index_1 (61)  [1/1] 0.00ns
:0  %temp_index_1 = phi i8 [ 0, %4 ], [ %temp_index_7, %6 ]

ST_7: exitcond2 (62)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:391
:1  %exitcond2 = icmp eq i8 %temp_index_1, -128

ST_7: empty_91 (63)  [1/1] 0.00ns
:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_7: temp_index_7 (64)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:391
:3  %temp_index_7 = add i8 %temp_index_1, 1

ST_7: StgValue_78 (65)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:391
:4  br i1 %exitcond2, label %7, label %6

ST_7: tmp_27 (67)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:392
:0  %tmp_27 = zext i8 %temp_index_1 to i64

ST_7: temp_buf_addr_3 (68)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:392
:1  %temp_buf_addr_3 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_27

ST_7: temp_buf_load (69)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:392
:2  %temp_buf_load = load i8* %temp_buf_addr_3, align 1

ST_7: StgValue_82 (74)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:394
:0  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 0)

ST_7: StgValue_83 (75)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:395
:1  br label %._crit_edge

ST_7: StgValue_84 (77)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:401
._crit_edge:0  br label %8


 <State 8>: 1.14ns
ST_8: temp_buf_load (69)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:392
:2  %temp_buf_load = load i8* %temp_buf_addr_3, align 1

ST_8: md_buf_addr_11 (70)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:392
:3  %md_buf_addr_11 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_27

ST_8: StgValue_87 (71)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:392
:4  store i8 %temp_buf_load, i8* %md_buf_addr_11, align 1

ST_8: StgValue_88 (72)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:391
:5  br label %5


 <State 9>: 1.09ns
ST_9: md_curlen_read_15 (79)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:401
:0  %md_curlen_read_15 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_9: tmp_55 (80)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:401
:1  %tmp_55 = trunc i64 %md_curlen_read_15 to i8

ST_9: tmp_28 (81)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:401
:2  %tmp_28 = icmp ult i8 %tmp_55, 120

ST_9: StgValue_92 (82)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:401
:3  br i1 %tmp_28, label %9, label %10

ST_9: tmp_29 (84)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:402
:0  %tmp_29 = add i8 %tmp_55, 1

ST_9: tmp_31_cast (85)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:402
:1  %tmp_31_cast = zext i8 %tmp_29 to i64

ST_9: StgValue_95 (86)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:402
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_31_cast)

ST_9: md_buf_addr_12 (87)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:402
:3  %md_buf_addr_12 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %md_curlen_read_15

ST_9: StgValue_97 (88)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:402
:4  store i8 0, i8* %md_buf_addr_12, align 1

ST_9: StgValue_98 (89)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:403
:5  br label %8

ST_9: md_length_read_5 (91)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:0  %md_length_read_5 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_9: tmp_30 (92)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:1  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 56, i32 63)

ST_9: md_buf_addr_13 (93)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:2  %md_buf_addr_13 = getelementptr [128 x i8]* %md_buf, i64 0, i64 120

ST_9: StgValue_102 (94)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:3  store i8 %tmp_30, i8* %md_buf_addr_13, align 1

ST_9: tmp_31 (95)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:4  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 48, i32 55)

ST_9: md_buf_addr_14 (96)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:5  %md_buf_addr_14 = getelementptr [128 x i8]* %md_buf, i64 0, i64 121

ST_9: StgValue_105 (97)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:6  store i8 %tmp_31, i8* %md_buf_addr_14, align 1

ST_9: tmp_32 (98)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:7  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 40, i32 47)

ST_9: tmp_33 (101)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:10  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 32, i32 39)

ST_9: tmp_34 (104)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:13  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 24, i32 31)

ST_9: tmp_35 (107)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:16  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 16, i32 23)

ST_9: tmp_36 (110)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:19  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_length_read_5, i32 8, i32 15)

ST_9: tmp_56 (113)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:22  %tmp_56 = trunc i64 %md_length_read_5 to i8


 <State 10>: 0.57ns
ST_10: md_buf_addr_15 (99)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:8  %md_buf_addr_15 = getelementptr [128 x i8]* %md_buf, i64 0, i64 122

ST_10: StgValue_113 (100)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:9  store i8 %tmp_32, i8* %md_buf_addr_15, align 1

ST_10: md_buf_addr_16 (102)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:11  %md_buf_addr_16 = getelementptr [128 x i8]* %md_buf, i64 0, i64 123

ST_10: StgValue_115 (103)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:12  store i8 %tmp_33, i8* %md_buf_addr_16, align 1


 <State 11>: 0.57ns
ST_11: md_buf_addr_17 (105)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:14  %md_buf_addr_17 = getelementptr [128 x i8]* %md_buf, i64 0, i64 124

ST_11: StgValue_117 (106)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:15  store i8 %tmp_34, i8* %md_buf_addr_17, align 1

ST_11: md_buf_addr_18 (108)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:17  %md_buf_addr_18 = getelementptr [128 x i8]* %md_buf, i64 0, i64 125

ST_11: StgValue_119 (109)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:18  store i8 %tmp_35, i8* %md_buf_addr_18, align 1


 <State 12>: 0.66ns
ST_12: md_buf_addr_19 (111)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:20  %md_buf_addr_19 = getelementptr [128 x i8]* %md_buf, i64 0, i64 126

ST_12: StgValue_121 (112)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:21  store i8 %tmp_36, i8* %md_buf_addr_19, align 1

ST_12: md_buf_addr_20 (114)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:406
:23  %md_buf_addr_20 = getelementptr [128 x i8]* %md_buf, i64 0, i64 127

ST_12: StgValue_123 (115)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:406
:24  store i8 %tmp_56, i8* %md_buf_addr_20, align 1

ST_12: StgValue_124 (116)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:407
:25  br label %11


 <State 13>: 1.09ns
ST_13: temp_index_2 (118)  [1/1] 0.00ns
:0  %temp_index_2 = phi i8 [ 0, %10 ], [ %temp_index_8, %12 ]

ST_13: exitcond9 (119)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:407
:1  %exitcond9 = icmp eq i8 %temp_index_2, -128

ST_13: empty_92 (120)  [1/1] 0.00ns
:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_13: temp_index_8 (121)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:407
:3  %temp_index_8 = add i8 %temp_index_2, 1

ST_13: StgValue_129 (122)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:407
:4  br i1 %exitcond9, label %13, label %12

ST_13: tmp_37 (124)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:408
:0  %tmp_37 = zext i8 %temp_index_2 to i64

ST_13: md_buf_addr_21 (125)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:408
:1  %md_buf_addr_21 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_37

ST_13: md_buf_load_1 (126)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:408
:2  %md_buf_load_1 = load i8* %md_buf_addr_21, align 1

ST_13: StgValue_133 (131)  [2/2] 0.66ns  loc: ed25519/src/sha512.cpp:410
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 14>: 1.14ns
ST_14: md_buf_load_1 (126)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:408
:2  %md_buf_load_1 = load i8* %md_buf_addr_21, align 1

ST_14: temp_buf_addr_4 (127)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:408
:3  %temp_buf_addr_4 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_37

ST_14: StgValue_136 (128)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:408
:4  store i8 %md_buf_load_1, i8* %temp_buf_addr_4, align 1

ST_14: StgValue_137 (129)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:407
:5  br label %11


 <State 15>: 0.66ns
ST_15: StgValue_138 (131)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:410
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_15: StgValue_139 (132)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:411
:1  br label %14


 <State 16>: 1.09ns
ST_16: temp_index_3 (134)  [1/1] 0.00ns
:0  %temp_index_3 = phi i8 [ 0, %13 ], [ %temp_index_9, %15 ]

ST_16: exitcond8 (135)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:411
:1  %exitcond8 = icmp eq i8 %temp_index_3, -128

ST_16: empty_93 (136)  [1/1] 0.00ns
:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_16: temp_index_9 (137)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:411
:3  %temp_index_9 = add i8 %temp_index_3, 1

ST_16: StgValue_144 (138)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:411
:4  br i1 %exitcond8, label %.preheader.preheader, label %15

ST_16: tmp_38 (140)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:412
:0  %tmp_38 = zext i8 %temp_index_3 to i64

ST_16: temp_buf_addr_5 (141)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:412
:1  %temp_buf_addr_5 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_38

ST_16: temp_buf_load_1 (142)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:412
:2  %temp_buf_load_1 = load i8* %temp_buf_addr_5, align 1

ST_16: StgValue_148 (147)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:416
.preheader.preheader:0  br label %.preheader


 <State 17>: 1.14ns
ST_17: temp_buf_load_1 (142)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:412
:2  %temp_buf_load_1 = load i8* %temp_buf_addr_5, align 1

ST_17: md_buf_addr_22 (143)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:412
:3  %md_buf_addr_22 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_38

ST_17: StgValue_151 (144)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:412
:4  store i8 %temp_buf_load_1, i8* %md_buf_addr_22, align 1

ST_17: StgValue_152 (145)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:411
:5  br label %14


 <State 18>: 1.12ns
ST_18: i (149)  [1/1] 0.00ns
.preheader:0  %i = phi i4 [ %i_3, %16 ], [ 0, %.preheader.preheader ]

ST_18: exitcond (150)  [1/1] 0.44ns  loc: ed25519/src/sha512.cpp:416
.preheader:1  %exitcond = icmp eq i4 %i, -8

ST_18: empty_94 (151)  [1/1] 0.00ns
.preheader:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_18: i_3 (152)  [1/1] 1.12ns  loc: ed25519/src/sha512.cpp:416
.preheader:3  %i_3 = add i4 %i, 1

ST_18: StgValue_157 (153)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:416
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %16

ST_18: tmp_40 (155)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:0  %tmp_40 = zext i4 %i to i64

ST_18: md_state_addr (156)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:1  %md_state_addr = getelementptr [8 x i64]* %md_state, i64 0, i64 %tmp_40

ST_18: md_state_load (157)  [2/2] 0.68ns  loc: ed25519/src/sha512.cpp:417
:2  %md_state_load = load i64* %md_state_addr, align 8

ST_18: tmp_57 (159)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:416
:4  %tmp_57 = trunc i4 %i to i3

ST_18: StgValue_162 (201)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_18: StgValue_163 (203)  [1/1] 0.00ns
.loopexit:0  ret void


 <State 19>: 1.35ns
ST_19: md_state_load (157)  [1/2] 0.68ns  loc: ed25519/src/sha512.cpp:417
:2  %md_state_load = load i64* %md_state_addr, align 8

ST_19: tmp_41 (158)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:3  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 56, i32 63)

ST_19: tmp_42 (160)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:5  %tmp_42 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_57, i3 0)

ST_19: tmp_43 (161)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:6  %tmp_43 = zext i6 %tmp_42 to i64

ST_19: out_addr (162)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:7  %out_addr = getelementptr [64 x i8]* %out_r, i64 0, i64 %tmp_43

ST_19: StgValue_169 (163)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:8  store i8 %tmp_41, i8* %out_addr, align 1

ST_19: tmp_44 (164)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:9  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 48, i32 55)

ST_19: tmp_45 (169)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:14  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 40, i32 47)

ST_19: tmp_46 (174)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:19  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 32, i32 39)

ST_19: tmp_47 (179)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:24  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 24, i32 31)

ST_19: tmp_48 (184)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:29  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 16, i32 23)

ST_19: tmp_49 (189)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:34  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %md_state_load, i32 8, i32 15)

ST_19: tmp_58 (194)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:39  %tmp_58 = trunc i64 %md_state_load to i8


 <State 20>: 0.68ns
ST_20: p_sum1 (165)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:10  %p_sum1 = or i6 %tmp_42, 1

ST_20: p_sum1_cast (166)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:11  %p_sum1_cast = zext i6 %p_sum1 to i64

ST_20: out_addr_1 (167)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:12  %out_addr_1 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum1_cast

ST_20: StgValue_180 (168)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:13  store i8 %tmp_44, i8* %out_addr_1, align 1


 <State 21>: 0.68ns
ST_21: p_sum2 (170)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:15  %p_sum2 = or i6 %tmp_42, 2

ST_21: p_sum2_cast (171)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:16  %p_sum2_cast = zext i6 %p_sum2 to i64

ST_21: out_addr_2 (172)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:17  %out_addr_2 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum2_cast

ST_21: StgValue_184 (173)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:18  store i8 %tmp_45, i8* %out_addr_2, align 1


 <State 22>: 0.68ns
ST_22: p_sum3 (175)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:20  %p_sum3 = or i6 %tmp_42, 3

ST_22: p_sum3_cast (176)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:21  %p_sum3_cast = zext i6 %p_sum3 to i64

ST_22: out_addr_3 (177)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:22  %out_addr_3 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum3_cast

ST_22: StgValue_188 (178)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:23  store i8 %tmp_46, i8* %out_addr_3, align 1


 <State 23>: 0.68ns
ST_23: p_sum4 (180)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:25  %p_sum4 = or i6 %tmp_42, 4

ST_23: p_sum4_cast (181)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:26  %p_sum4_cast = zext i6 %p_sum4 to i64

ST_23: out_addr_4 (182)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:27  %out_addr_4 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum4_cast

ST_23: StgValue_192 (183)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:28  store i8 %tmp_47, i8* %out_addr_4, align 1


 <State 24>: 0.68ns
ST_24: p_sum5 (185)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:30  %p_sum5 = or i6 %tmp_42, 5

ST_24: p_sum5_cast (186)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:31  %p_sum5_cast = zext i6 %p_sum5 to i64

ST_24: out_addr_5 (187)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:32  %out_addr_5 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum5_cast

ST_24: StgValue_196 (188)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:33  store i8 %tmp_48, i8* %out_addr_5, align 1


 <State 25>: 0.68ns
ST_25: p_sum6 (190)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:35  %p_sum6 = or i6 %tmp_42, 6

ST_25: p_sum6_cast (191)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:36  %p_sum6_cast = zext i6 %p_sum6 to i64

ST_25: out_addr_6 (192)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:37  %out_addr_6 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum6_cast

ST_25: StgValue_200 (193)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:38  store i8 %tmp_49, i8* %out_addr_6, align 1


 <State 26>: 0.68ns
ST_26: p_sum7 (195)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:40  %p_sum7 = or i6 %tmp_42, 7

ST_26: p_sum7_cast (196)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:41  %p_sum7_cast = zext i6 %p_sum7 to i64

ST_26: out_addr_7 (197)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:417
:42  %out_addr_7 = getelementptr [64 x i8]* %out_r, i64 0, i64 %p_sum7_cast

ST_26: StgValue_204 (198)  [1/1] 0.68ns  loc: ed25519/src/sha512.cpp:417
:43  store i8 %tmp_58, i8* %out_addr_7, align 1

ST_26: StgValue_205 (199)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:416
:44  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.41ns
The critical path consists of the following:
	wire read on port 'md_curlen' (ed25519/src/sha512.cpp:369) [9]  (0 ns)
	'add' operation ('tmp_22', ed25519/src/sha512.cpp:374) [18]  (1.41 ns)

 <State 2>: 0.555ns
The critical path consists of the following:
	wire read on port 'md_curlen' (ed25519/src/sha512.cpp:383) [24]  (0 ns)
	'icmp' operation ('tmp_24', ed25519/src/sha512.cpp:383) [26]  (0.555 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	wire read on port 'md_curlen' (ed25519/src/sha512.cpp:384) [31]  (0 ns)
	'add' operation ('tmp_25', ed25519/src/sha512.cpp:385) [36]  (1.09 ns)

 <State 4>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:387) [45]  (0 ns)
	'add' operation ('temp_index', ed25519/src/sha512.cpp:387) [48]  (1.09 ns)

 <State 5>: 1.14ns
The critical path consists of the following:
	'load' operation ('md_buf_load', ed25519/src/sha512.cpp:388) on array 'md_buf' [53]  (0.571 ns)
	'store' operation (ed25519/src/sha512.cpp:388) of variable 'md_buf_load', ed25519/src/sha512.cpp:388 on array 'temp_buf', ed25519/src/sha512.cpp:364 [55]  (0.571 ns)

 <State 6>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:391) [61]  (0.656 ns)

 <State 7>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:391) [61]  (0 ns)
	'add' operation ('temp_index', ed25519/src/sha512.cpp:391) [64]  (1.09 ns)

 <State 8>: 1.14ns
The critical path consists of the following:
	'load' operation ('temp_buf_load', ed25519/src/sha512.cpp:392) on array 'temp_buf', ed25519/src/sha512.cpp:364 [69]  (0.571 ns)
	'store' operation (ed25519/src/sha512.cpp:392) of variable 'temp_buf_load', ed25519/src/sha512.cpp:392 on array 'md_buf' [71]  (0.571 ns)

 <State 9>: 1.09ns
The critical path consists of the following:
	wire read on port 'md_curlen' (ed25519/src/sha512.cpp:401) [79]  (0 ns)
	'add' operation ('tmp_29', ed25519/src/sha512.cpp:402) [84]  (1.09 ns)

 <State 10>: 0.571ns
The critical path consists of the following:
	'getelementptr' operation ('md_buf_addr_15', ed25519/src/sha512.cpp:406) [99]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:406) of variable 'tmp_32', ed25519/src/sha512.cpp:406 on array 'md_buf' [100]  (0.571 ns)

 <State 11>: 0.571ns
The critical path consists of the following:
	'getelementptr' operation ('md_buf_addr_17', ed25519/src/sha512.cpp:406) [105]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:406) of variable 'tmp_34', ed25519/src/sha512.cpp:406 on array 'md_buf' [106]  (0.571 ns)

 <State 12>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:407) [118]  (0.656 ns)

 <State 13>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:407) [118]  (0 ns)
	'add' operation ('temp_index', ed25519/src/sha512.cpp:407) [121]  (1.09 ns)

 <State 14>: 1.14ns
The critical path consists of the following:
	'load' operation ('md_buf_load_1', ed25519/src/sha512.cpp:408) on array 'md_buf' [126]  (0.571 ns)
	'store' operation (ed25519/src/sha512.cpp:408) of variable 'md_buf_load_1', ed25519/src/sha512.cpp:408 on array 'temp_buf', ed25519/src/sha512.cpp:364 [128]  (0.571 ns)

 <State 15>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:411) [134]  (0.656 ns)

 <State 16>: 1.09ns
The critical path consists of the following:
	'phi' operation ('temp_index') with incoming values : ('temp_index', ed25519/src/sha512.cpp:411) [134]  (0 ns)
	'add' operation ('temp_index', ed25519/src/sha512.cpp:411) [137]  (1.09 ns)

 <State 17>: 1.14ns
The critical path consists of the following:
	'load' operation ('temp_buf_load_1', ed25519/src/sha512.cpp:412) on array 'temp_buf', ed25519/src/sha512.cpp:364 [142]  (0.571 ns)
	'store' operation (ed25519/src/sha512.cpp:412) of variable 'temp_buf_load_1', ed25519/src/sha512.cpp:412 on array 'md_buf' [144]  (0.571 ns)

 <State 18>: 1.12ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519/src/sha512.cpp:416) [149]  (0 ns)
	'add' operation ('i', ed25519/src/sha512.cpp:416) [152]  (1.12 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'load' operation ('md_state_load', ed25519/src/sha512.cpp:417) on array 'md_state' [157]  (0.677 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_41', ed25519/src/sha512.cpp:417 on array 'out_r' [163]  (0.677 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum1', ed25519/src/sha512.cpp:417) [165]  (0 ns)
	'getelementptr' operation ('out_addr_1', ed25519/src/sha512.cpp:417) [167]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_44', ed25519/src/sha512.cpp:417 on array 'out_r' [168]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum2', ed25519/src/sha512.cpp:417) [170]  (0 ns)
	'getelementptr' operation ('out_addr_2', ed25519/src/sha512.cpp:417) [172]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_45', ed25519/src/sha512.cpp:417 on array 'out_r' [173]  (0.677 ns)

 <State 22>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum3', ed25519/src/sha512.cpp:417) [175]  (0 ns)
	'getelementptr' operation ('out_addr_3', ed25519/src/sha512.cpp:417) [177]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_46', ed25519/src/sha512.cpp:417 on array 'out_r' [178]  (0.677 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum4', ed25519/src/sha512.cpp:417) [180]  (0 ns)
	'getelementptr' operation ('out_addr_4', ed25519/src/sha512.cpp:417) [182]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_47', ed25519/src/sha512.cpp:417 on array 'out_r' [183]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum5', ed25519/src/sha512.cpp:417) [185]  (0 ns)
	'getelementptr' operation ('out_addr_5', ed25519/src/sha512.cpp:417) [187]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_48', ed25519/src/sha512.cpp:417 on array 'out_r' [188]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum6', ed25519/src/sha512.cpp:417) [190]  (0 ns)
	'getelementptr' operation ('out_addr_6', ed25519/src/sha512.cpp:417) [192]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_49', ed25519/src/sha512.cpp:417 on array 'out_r' [193]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'or' operation ('p_sum7', ed25519/src/sha512.cpp:417) [195]  (0 ns)
	'getelementptr' operation ('out_addr_7', ed25519/src/sha512.cpp:417) [197]  (0 ns)
	'store' operation (ed25519/src/sha512.cpp:417) of variable 'tmp_58', ed25519/src/sha512.cpp:417 on array 'out_r' [198]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
