IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 45.69        
Core2: 23.26        Core3: 49.70        
Core4: 22.71        Core5: 48.55        
Core6: 23.77        Core7: 38.71        
Core8: 23.49        Core9: 37.96        
Core10: 22.56        Core11: 56.66        
Core12: 22.29        Core13: 56.64        
Core14: 22.98        Core15: 56.60        
Core16: 26.14        Core17: 31.33        
Core18: 27.14        Core19: 27.99        
Core20: 26.49        Core21: 39.25        
Core22: 25.46        Core23: 32.06        
Core24: 24.93        Core25: 38.46        
Core26: 26.25        Core27: 56.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 45.16
DDR read Latency(ns)
Socket0: 43355.07
Socket1: 145.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.84        Core1: 45.19        
Core2: 23.42        Core3: 49.16        
Core4: 22.31        Core5: 45.98        
Core6: 22.60        Core7: 38.45        
Core8: 22.42        Core9: 36.80        
Core10: 23.21        Core11: 56.39        
Core12: 23.68        Core13: 55.80        
Core14: 23.57        Core15: 56.45        
Core16: 24.14        Core17: 30.49        
Core18: 25.68        Core19: 30.17        
Core20: 25.82        Core21: 39.54        
Core22: 25.69        Core23: 33.52        
Core24: 25.61        Core25: 37.81        
Core26: 25.70        Core27: 56.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 45.02
DDR read Latency(ns)
Socket0: 45019.41
Socket1: 148.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 46.70        
Core2: 23.97        Core3: 49.31        
Core4: 14.95        Core5: 46.94        
Core6: 20.86        Core7: 39.09        
Core8: 21.18        Core9: 37.05        
Core10: 19.54        Core11: 56.53        
Core12: 19.92        Core13: 55.73        
Core14: 22.80        Core15: 56.68        
Core16: 23.79        Core17: 30.95        
Core18: 25.77        Core19: 30.13        
Core20: 24.00        Core21: 38.98        
Core22: 23.92        Core23: 33.21        
Core24: 24.33        Core25: 38.46        
Core26: 24.30        Core27: 56.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.20
Socket1: 45.36
DDR read Latency(ns)
Socket0: 44650.14
Socket1: 148.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 44.69        
Core2: 23.55        Core3: 49.74        
Core4: 22.25        Core5: 46.54        
Core6: 24.23        Core7: 38.70        
Core8: 23.18        Core9: 36.38        
Core10: 21.82        Core11: 56.62        
Core12: 22.27        Core13: 56.50        
Core14: 23.13        Core15: 56.84        
Core16: 23.82        Core17: 31.82        
Core18: 23.93        Core19: 30.84        
Core20: 25.84        Core21: 39.19        
Core22: 25.52        Core23: 33.29        
Core24: 26.34        Core25: 39.01        
Core26: 24.47        Core27: 56.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.91
Socket1: 45.46
DDR read Latency(ns)
Socket0: 45426.62
Socket1: 147.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 44.98        
Core2: 23.31        Core3: 49.32        
Core4: 24.77        Core5: 46.31        
Core6: 24.05        Core7: 38.82        
Core8: 21.82        Core9: 36.33        
Core10: 22.27        Core11: 56.25        
Core12: 23.02        Core13: 55.84        
Core14: 23.11        Core15: 56.16        
Core16: 23.96        Core17: 29.88        
Core18: 25.53        Core19: 29.34        
Core20: 25.58        Core21: 38.97        
Core22: 25.94        Core23: 32.04        
Core24: 26.35        Core25: 38.56        
Core26: 25.18        Core27: 56.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.04
Socket1: 44.76
DDR read Latency(ns)
Socket0: 45815.77
Socket1: 149.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 45.32        
Core2: 23.56        Core3: 49.23        
Core4: 23.37        Core5: 46.98        
Core6: 24.02        Core7: 38.39        
Core8: 22.98        Core9: 36.72        
Core10: 21.44        Core11: 56.52        
Core12: 22.42        Core13: 55.50        
Core14: 22.70        Core15: 56.59        
Core16: 24.06        Core17: 31.66        
Core18: 24.56        Core19: 29.07        
Core20: 24.16        Core21: 38.80        
Core22: 23.59        Core23: 31.31        
Core24: 25.18        Core25: 38.39        
Core26: 23.40        Core27: 56.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.57
Socket1: 44.92
DDR read Latency(ns)
Socket0: 44874.21
Socket1: 148.92
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 45.77        
Core2: 24.13        Core3: 49.80        
Core4: 25.13        Core5: 46.94        
Core6: 22.23        Core7: 37.71        
Core8: 22.45        Core9: 34.01        
Core10: 21.39        Core11: 56.11        
Core12: 21.64        Core13: 57.30        
Core14: 24.04        Core15: 57.22        
Core16: 24.45        Core17: 33.39        
Core18: 26.54        Core19: 37.39        
Core20: 25.94        Core21: 38.43        
Core22: 25.02        Core23: 31.91        
Core24: 25.10        Core25: 38.97        
Core26: 26.51        Core27: 57.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.90
Socket1: 46.04
DDR read Latency(ns)
Socket0: 44398.85
Socket1: 146.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.24        Core1: 44.20        
Core2: 24.23        Core3: 49.13        
Core4: 22.95        Core5: 46.01        
Core6: 21.68        Core7: 36.28        
Core8: 22.26        Core9: 32.53        
Core10: 21.20        Core11: 55.55        
Core12: 24.56        Core13: 56.64        
Core14: 24.71        Core15: 56.33        
Core16: 20.85        Core17: 32.67        
Core18: 22.85        Core19: 36.02        
Core20: 24.72        Core21: 39.58        
Core22: 23.21        Core23: 31.86        
Core24: 23.15        Core25: 38.33        
Core26: 23.08        Core27: 57.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 45.29
DDR read Latency(ns)
Socket0: 44177.21
Socket1: 148.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 45.00        
Core2: 24.23        Core3: 48.99        
Core4: 24.09        Core5: 47.21        
Core6: 22.21        Core7: 37.34        
Core8: 21.88        Core9: 33.19        
Core10: 11.17        Core11: 56.46        
Core12: 21.22        Core13: 56.89        
Core14: 15.98        Core15: 57.14        
Core16: 21.02        Core17: 33.36        
Core18: 21.50        Core19: 35.98        
Core20: 18.18        Core21: 40.90        
Core22: 22.08        Core23: 33.10        
Core24: 22.89        Core25: 38.32        
Core26: 24.25        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.11
Socket1: 46.03
DDR read Latency(ns)
Socket0: 43638.04
Socket1: 147.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.84        Core1: 46.94        
Core2: 24.08        Core3: 49.83        
Core4: 22.80        Core5: 48.50        
Core6: 21.73        Core7: 38.14        
Core8: 21.90        Core9: 34.07        
Core10: 25.33        Core11: 56.76        
Core12: 21.27        Core13: 57.81        
Core14: 22.05        Core15: 57.74        
Core16: 20.72        Core17: 33.54        
Core18: 22.58        Core19: 37.59        
Core20: 23.40        Core21: 41.91        
Core22: 23.57        Core23: 33.69        
Core24: 23.28        Core25: 38.64        
Core26: 23.45        Core27: 58.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.23
Socket1: 46.92
DDR read Latency(ns)
Socket0: 44455.52
Socket1: 145.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 45.52        
Core2: 23.76        Core3: 48.97        
Core4: 23.03        Core5: 44.44        
Core6: 21.75        Core7: 37.61        
Core8: 22.18        Core9: 33.51        
Core10: 21.24        Core11: 56.03        
Core12: 21.08        Core13: 56.68        
Core14: 21.92        Core15: 56.49        
Core16: 24.41        Core17: 31.44        
Core18: 26.18        Core19: 36.97        
Core20: 25.59        Core21: 39.45        
Core22: 24.30        Core23: 30.59        
Core24: 24.17        Core25: 37.36        
Core26: 23.71        Core27: 57.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 45.18
DDR read Latency(ns)
Socket0: 44390.81
Socket1: 148.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 46.53        
Core2: 24.25        Core3: 49.11        
Core4: 24.47        Core5: 46.21        
Core6: 22.28        Core7: 37.51        
Core8: 21.89        Core9: 34.43        
Core10: 21.87        Core11: 55.75        
Core12: 20.98        Core13: 57.02        
Core14: 23.51        Core15: 57.08        
Core16: 21.79        Core17: 32.84        
Core18: 25.02        Core19: 37.43        
Core20: 24.92        Core21: 40.58        
Core22: 22.48        Core23: 31.76        
Core24: 23.44        Core25: 37.33        
Core26: 23.08        Core27: 57.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.23
Socket1: 45.86
DDR read Latency(ns)
Socket0: 44199.60
Socket1: 146.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.96        Core1: 43.06        
Core2: 21.74        Core3: 48.11        
Core4: 22.15        Core5: 46.89        
Core6: 23.49        Core7: 36.22        
Core8: 23.96        Core9: 36.95        
Core10: 24.01        Core11: 56.86        
Core12: 23.78        Core13: 56.65        
Core14: 24.96        Core15: 56.42        
Core16: 21.79        Core17: 31.23        
Core18: 23.86        Core19: 25.94        
Core20: 22.18        Core21: 39.45        
Core22: 22.33        Core23: 35.85        
Core24: 23.40        Core25: 38.96        
Core26: 23.49        Core27: 56.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 44.67
DDR read Latency(ns)
Socket0: 44740.10
Socket1: 144.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.93        Core1: 43.90        
Core2: 21.96        Core3: 48.85        
Core4: 21.83        Core5: 47.51        
Core6: 21.97        Core7: 36.34        
Core8: 22.41        Core9: 35.32        
Core10: 22.86        Core11: 57.04        
Core12: 23.64        Core13: 56.87        
Core14: 23.99        Core15: 56.79        
Core16: 23.88        Core17: 33.66        
Core18: 26.52        Core19: 26.21        
Core20: 21.85        Core21: 40.11        
Core22: 22.64        Core23: 36.50        
Core24: 23.29        Core25: 38.92        
Core26: 22.66        Core27: 56.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.34
Socket1: 45.27
DDR read Latency(ns)
Socket0: 45966.00
Socket1: 146.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 38.79        
Core2: 23.21        Core3: 48.45        
Core4: 22.01        Core5: 45.98        
Core6: 21.90        Core7: 36.40        
Core8: 22.42        Core9: 35.17        
Core10: 23.15        Core11: 56.65        
Core12: 13.92        Core13: 56.34        
Core14: 21.18        Core15: 56.18        
Core16: 19.14        Core17: 31.12        
Core18: 20.48        Core19: 24.34        
Core20: 21.88        Core21: 39.41        
Core22: 22.35        Core23: 36.85        
Core24: 21.77        Core25: 38.46        
Core26: 23.26        Core27: 55.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 44.03
DDR read Latency(ns)
Socket0: 46071.26
Socket1: 148.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.74        Core1: 45.64        
Core2: 24.12        Core3: 48.71        
Core4: 21.84        Core5: 45.86        
Core6: 25.36        Core7: 35.67        
Core8: 24.42        Core9: 37.13        
Core10: 24.13        Core11: 56.89        
Core12: 24.06        Core13: 56.46        
Core14: 26.57        Core15: 56.52        
Core16: 23.98        Core17: 30.74        
Core18: 24.89        Core19: 27.92        
Core20: 21.85        Core21: 38.83        
Core22: 22.04        Core23: 37.57        
Core24: 21.93        Core25: 39.05        
Core26: 22.27        Core27: 56.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 45.04
DDR read Latency(ns)
Socket0: 45873.39
Socket1: 147.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 44.82        
Core2: 24.13        Core3: 47.89        
Core4: 21.80        Core5: 45.99        
Core6: 26.20        Core7: 34.91        
Core8: 23.97        Core9: 36.42        
Core10: 23.40        Core11: 56.40        
Core12: 24.66        Core13: 56.21        
Core14: 23.92        Core15: 56.10        
Core16: 23.82        Core17: 30.63        
Core18: 25.08        Core19: 27.54        
Core20: 21.71        Core21: 38.82        
Core22: 22.28        Core23: 37.15        
Core24: 22.30        Core25: 38.15        
Core26: 24.03        Core27: 55.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.52
Socket1: 44.60
DDR read Latency(ns)
Socket0: 45298.88
Socket1: 147.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 47.92        
Core2: 22.99        Core3: 48.62        
Core4: 23.01        Core5: 47.29        
Core6: 24.72        Core7: 36.17        
Core8: 23.15        Core9: 37.58        
Core10: 23.77        Core11: 56.92        
Core12: 23.50        Core13: 56.38        
Core14: 22.07        Core15: 56.45        
Core16: 23.41        Core17: 29.65        
Core18: 24.77        Core19: 29.03        
Core20: 23.93        Core21: 39.77        
Core22: 22.03        Core23: 37.49        
Core24: 21.84        Core25: 37.94        
Core26: 22.39        Core27: 56.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.54
Socket1: 45.34
DDR read Latency(ns)
Socket0: 46249.05
Socket1: 147.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.14        Core1: 49.61        
Core2: 23.43        Core3: 50.69        
Core4: 25.23        Core5: 49.08        
Core6: 26.22        Core7: 40.25        
Core8: 21.59        Core9: 38.01        
Core10: 21.32        Core11: 59.24        
Core12: 21.38        Core13: 58.67        
Core14: 21.17        Core15: 58.70        
Core16: 21.86        Core17: 34.74        
Core18: 25.37        Core19: 32.39        
Core20: 24.02        Core21: 38.22        
Core22: 23.31        Core23: 37.34        
Core24: 25.47        Core25: 39.48        
Core26: 25.88        Core27: 58.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.20
Socket1: 47.56
DDR read Latency(ns)
Socket0: 47301.73
Socket1: 144.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 49.82        
Core2: 23.96        Core3: 50.84        
Core4: 24.66        Core5: 48.37        
Core6: 24.69        Core7: 40.55        
Core8: 21.96        Core9: 39.37        
Core10: 21.11        Core11: 58.80        
Core12: 21.47        Core13: 58.45        
Core14: 21.64        Core15: 57.95        
Core16: 23.90        Core17: 32.48        
Core18: 25.51        Core19: 31.64        
Core20: 24.58        Core21: 40.57        
Core22: 25.23        Core23: 36.46        
Core24: 24.28        Core25: 38.88        
Core26: 26.47        Core27: 58.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.20
Socket1: 47.21
DDR read Latency(ns)
Socket0: 48949.60
Socket1: 147.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.33        Core1: 50.55        
Core2: 22.90        Core3: 50.85        
Core4: 21.91        Core5: 47.06        
Core6: 20.96        Core7: 40.81        
Core8: 15.56        Core9: 41.16        
Core10: 20.95        Core11: 59.04        
Core12: 21.21        Core13: 58.27        
Core14: 18.87        Core15: 58.55        
Core16: 20.26        Core17: 33.06        
Core18: 24.80        Core19: 32.64        
Core20: 25.23        Core21: 39.43        
Core22: 24.14        Core23: 36.44        
Core24: 21.55        Core25: 39.40        
Core26: 22.00        Core27: 58.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 47.38
DDR read Latency(ns)
Socket0: 48199.40
Socket1: 147.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 51.43        
Core2: 24.15        Core3: 50.59        
Core4: 24.06        Core5: 50.15        
Core6: 26.81        Core7: 40.97        
Core8: 23.79        Core9: 40.84        
Core10: 21.07        Core11: 59.21        
Core12: 21.03        Core13: 58.45        
Core14: 22.05        Core15: 58.57        
Core16: 22.00        Core17: 33.98        
Core18: 24.62        Core19: 31.89        
Core20: 22.64        Core21: 38.95        
Core22: 26.32        Core23: 36.60        
Core24: 23.66        Core25: 39.05        
Core26: 26.62        Core27: 58.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.98
Socket1: 47.64
DDR read Latency(ns)
Socket0: 48696.69
Socket1: 146.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 50.09        
Core2: 23.58        Core3: 51.01        
Core4: 24.08        Core5: 49.95        
Core6: 24.03        Core7: 40.36        
Core8: 23.46        Core9: 38.69        
Core10: 20.88        Core11: 59.23        
Core12: 21.07        Core13: 58.29        
Core14: 21.30        Core15: 58.68        
Core16: 22.42        Core17: 33.96        
Core18: 25.37        Core19: 32.30        
Core20: 23.40        Core21: 38.73        
Core22: 27.03        Core23: 37.19        
Core24: 22.89        Core25: 39.85        
Core26: 26.51        Core27: 58.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 47.64
DDR read Latency(ns)
Socket0: 48733.45
Socket1: 147.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.43        Core1: 50.05        
Core2: 23.34        Core3: 50.69        
Core4: 24.80        Core5: 50.43        
Core6: 24.22        Core7: 41.47        
Core8: 24.75        Core9: 39.80        
Core10: 21.23        Core11: 59.06        
Core12: 21.42        Core13: 58.53        
Core14: 21.25        Core15: 58.38        
Core16: 21.04        Core17: 33.07        
Core18: 21.96        Core19: 32.74        
Core20: 25.16        Core21: 39.73        
Core22: 25.55        Core23: 37.60        
Core24: 25.16        Core25: 39.57        
Core26: 25.92        Core27: 58.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 47.81
DDR read Latency(ns)
Socket0: 48448.58
Socket1: 147.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.96        Core1: 51.91        
Core2: 22.25        Core3: 49.85        
Core4: 21.60        Core5: 49.12        
Core6: 21.91        Core7: 42.62        
Core8: 24.30        Core9: 45.77        
Core10: 19.26        Core11: 58.48        
Core12: 21.52        Core13: 57.50        
Core14: 21.50        Core15: 57.71        
Core16: 21.27        Core17: 31.40        
Core18: 23.39        Core19: 36.56        
Core20: 25.08        Core21: 32.75        
Core22: 25.54        Core23: 37.04        
Core24: 24.05        Core25: 39.33        
Core26: 21.45        Core27: 58.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.03
Socket1: 47.13
DDR read Latency(ns)
Socket0: 44916.37
Socket1: 144.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 51.96        
Core2: 23.12        Core3: 50.11        
Core4: 21.83        Core5: 49.87        
Core6: 21.96        Core7: 42.93        
Core8: 21.76        Core9: 45.07        
Core10: 23.34        Core11: 58.48        
Core12: 21.43        Core13: 57.67        
Core14: 23.49        Core15: 57.66        
Core16: 23.71        Core17: 30.11        
Core18: 23.62        Core19: 36.75        
Core20: 24.22        Core21: 31.10        
Core22: 24.58        Core23: 36.76        
Core24: 23.60        Core25: 39.52        
Core26: 21.55        Core27: 57.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 46.89
DDR read Latency(ns)
Socket0: 45985.08
Socket1: 145.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.81        Core1: 51.82        
Core2: 23.19        Core3: 49.95        
Core4: 21.70        Core5: 49.15        
Core6: 23.94        Core7: 42.89        
Core8: 24.73        Core9: 46.39        
Core10: 22.78        Core11: 58.71        
Core12: 20.96        Core13: 57.63        
Core14: 22.79        Core15: 58.06        
Core16: 15.55        Core17: 31.44        
Core18: 19.26        Core19: 38.55        
Core20: 20.45        Core21: 34.23        
Core22: 24.06        Core23: 37.68        
Core24: 25.51        Core25: 39.27        
Core26: 22.18        Core27: 58.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.06
Socket1: 47.65
DDR read Latency(ns)
Socket0: 44859.42
Socket1: 143.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.52        Core1: 52.16        
Core2: 23.96        Core3: 50.34        
Core4: 21.61        Core5: 48.91        
Core6: 21.91        Core7: 42.65        
Core8: 21.23        Core9: 45.83        
Core10: 21.59        Core11: 59.09        
Core12: 21.15        Core13: 58.24        
Core14: 21.08        Core15: 57.83        
Core16: 24.66        Core17: 31.21        
Core18: 24.51        Core19: 38.78        
Core20: 23.72        Core21: 34.08        
Core22: 25.51        Core23: 37.19        
Core24: 24.87        Core25: 38.94        
Core26: 23.81        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.95
Socket1: 47.67
DDR read Latency(ns)
Socket0: 46649.09
Socket1: 147.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.45        Core1: 51.51        
Core2: 23.61        Core3: 50.45        
Core4: 21.54        Core5: 48.70        
Core6: 21.59        Core7: 42.66        
Core8: 22.18        Core9: 45.76        
Core10: 22.53        Core11: 58.83        
Core12: 21.16        Core13: 58.09        
Core14: 22.36        Core15: 58.15        
Core16: 23.95        Core17: 31.33        
Core18: 23.25        Core19: 37.88        
Core20: 23.44        Core21: 34.60        
Core22: 24.59        Core23: 36.66        
Core24: 25.14        Core25: 39.99        
Core26: 22.54        Core27: 58.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.10
Socket1: 47.56
DDR read Latency(ns)
Socket0: 46660.91
Socket1: 147.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.51        Core1: 52.06        
Core2: 23.20        Core3: 50.32        
Core4: 22.53        Core5: 50.87        
Core6: 21.63        Core7: 43.36        
Core8: 22.12        Core9: 46.62        
Core10: 22.97        Core11: 58.96        
Core12: 20.95        Core13: 58.24        
Core14: 20.54        Core15: 58.36        
Core16: 21.15        Core17: 31.52        
Core18: 22.70        Core19: 36.67        
Core20: 23.10        Core21: 35.74        
Core22: 23.92        Core23: 36.98        
Core24: 24.31        Core25: 39.41        
Core26: 23.74        Core27: 58.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.83
Socket1: 47.97
DDR read Latency(ns)
Socket0: 46893.38
Socket1: 147.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 45.92        
Core2: 23.27        Core3: 46.12        
Core4: 24.36        Core5: 46.61        
Core6: 24.37        Core7: 31.45        
Core8: 23.54        Core9: 42.34        
Core10: 22.80        Core11: 54.09        
Core12: 27.26        Core13: 53.68        
Core14: 21.98        Core15: 54.09        
Core16: 22.24        Core17: 26.14        
Core18: 22.53        Core19: 25.60        
Core20: 22.15        Core21: 34.24        
Core22: 21.84        Core23: 36.53        
Core24: 22.16        Core25: 34.35        
Core26: 23.37        Core27: 52.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 42.31
DDR read Latency(ns)
Socket0: 43157.67
Socket1: 149.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 45.63        
Core2: 23.95        Core3: 45.73        
Core4: 24.38        Core5: 45.75        
Core6: 23.69        Core7: 31.29        
Core8: 23.06        Core9: 41.33        
Core10: 23.03        Core11: 53.82        
Core12: 23.49        Core13: 53.06        
Core14: 23.80        Core15: 53.77        
Core16: 22.83        Core17: 25.28        
Core18: 24.06        Core19: 24.89        
Core20: 22.35        Core21: 33.70        
Core22: 22.07        Core23: 36.04        
Core24: 22.21        Core25: 35.04        
Core26: 22.27        Core27: 52.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 41.91
DDR read Latency(ns)
Socket0: 43956.56
Socket1: 155.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.51        Core1: 44.79        
Core2: 21.70        Core3: 45.75        
Core4: 22.46        Core5: 46.41        
Core6: 22.99        Core7: 31.38        
Core8: 15.86        Core9: 40.61        
Core10: 20.90        Core11: 53.73        
Core12: 19.79        Core13: 53.09        
Core14: 20.39        Core15: 53.80        
Core16: 19.91        Core17: 25.49        
Core18: 24.60        Core19: 25.14        
Core20: 25.01        Core21: 33.34        
Core22: 22.00        Core23: 36.30        
Core24: 22.39        Core25: 34.40        
Core26: 22.00        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.28
Socket1: 41.88
DDR read Latency(ns)
Socket0: 44335.87
Socket1: 154.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 45.94        
Core2: 21.64        Core3: 45.32        
Core4: 21.93        Core5: 44.62        
Core6: 21.67        Core7: 31.08        
Core8: 22.98        Core9: 41.94        
Core10: 22.07        Core11: 53.43        
Core12: 24.48        Core13: 52.73        
Core14: 22.34        Core15: 53.63        
Core16: 23.47        Core17: 24.58        
Core18: 24.22        Core19: 24.21        
Core20: 25.10        Core21: 33.15        
Core22: 21.61        Core23: 36.16        
Core24: 21.86        Core25: 34.66        
Core26: 22.57        Core27: 51.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 41.45
DDR read Latency(ns)
Socket0: 44396.40
Socket1: 156.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 44.42        
Core2: 22.04        Core3: 45.53        
Core4: 21.83        Core5: 45.70        
Core6: 22.22        Core7: 30.93        
Core8: 21.96        Core9: 41.46        
Core10: 23.66        Core11: 53.20        
Core12: 23.83        Core13: 52.74        
Core14: 23.26        Core15: 53.48        
Core16: 21.80        Core17: 23.11        
Core18: 22.53        Core19: 24.30        
Core20: 23.58        Core21: 33.30        
Core22: 23.65        Core23: 35.70        
Core24: 23.26        Core25: 33.46        
Core26: 22.82        Core27: 51.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.33
Socket1: 41.13
DDR read Latency(ns)
Socket0: 44356.18
Socket1: 155.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 44.12        
Core2: 21.63        Core3: 45.58        
Core4: 21.63        Core5: 45.78        
Core6: 22.68        Core7: 31.37        
Core8: 23.51        Core9: 41.87        
Core10: 23.04        Core11: 53.46        
Core12: 22.01        Core13: 52.96        
Core14: 23.31        Core15: 53.66        
Core16: 21.83        Core17: 24.95        
Core18: 22.83        Core19: 26.44        
Core20: 23.56        Core21: 33.17        
Core22: 23.24        Core23: 36.44        
Core24: 23.18        Core25: 34.62        
Core26: 22.80        Core27: 51.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.19
Socket1: 41.82
DDR read Latency(ns)
Socket0: 44955.89
Socket1: 156.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.06        Core1: 49.88        
Core2: 21.59        Core3: 50.61        
Core4: 21.71        Core5: 49.76        
Core6: 21.91        Core7: 37.53        
Core8: 22.87        Core9: 33.43        
Core10: 22.44        Core11: 58.41        
Core12: 23.94        Core13: 58.42        
Core14: 22.99        Core15: 59.59        
Core16: 22.24        Core17: 38.06        
Core18: 23.53        Core19: 29.41        
Core20: 23.17        Core21: 40.71        
Core22: 25.61        Core23: 35.49        
Core24: 23.92        Core25: 40.12        
Core26: 24.92        Core27: 58.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 47.39
DDR read Latency(ns)
Socket0: 44669.86
Socket1: 145.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 49.67        
Core2: 22.28        Core3: 51.71        
Core4: 21.79        Core5: 49.17        
Core6: 21.75        Core7: 38.92        
Core8: 22.63        Core9: 35.17        
Core10: 22.19        Core11: 59.14        
Core12: 22.03        Core13: 58.89        
Core14: 23.90        Core15: 60.07        
Core16: 22.87        Core17: 38.43        
Core18: 22.79        Core19: 30.71        
Core20: 23.63        Core21: 40.65        
Core22: 23.43        Core23: 36.23        
Core24: 22.44        Core25: 40.00        
Core26: 24.25        Core27: 59.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.28
Socket1: 47.85
DDR read Latency(ns)
Socket0: 46271.73
Socket1: 144.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 48.43        
Core2: 22.27        Core3: 50.92        
Core4: 18.81        Core5: 49.12        
Core6: 21.96        Core7: 39.51        
Core8: 21.74        Core9: 32.98        
Core10: 16.95        Core11: 57.58        
Core12: 19.24        Core13: 58.25        
Core14: 22.72        Core15: 59.34        
Core16: 22.21        Core17: 38.27        
Core18: 23.03        Core19: 30.12        
Core20: 22.44        Core21: 40.63        
Core22: 23.66        Core23: 33.49        
Core24: 23.36        Core25: 39.89        
Core26: 24.06        Core27: 58.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 47.13
DDR read Latency(ns)
Socket0: 45645.98
Socket1: 146.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 47.83        
Core2: 23.70        Core3: 51.33        
Core4: 21.94        Core5: 51.93        
Core6: 21.64        Core7: 39.30        
Core8: 22.21        Core9: 36.78        
Core10: 23.71        Core11: 59.01        
Core12: 25.05        Core13: 59.00        
Core14: 24.38        Core15: 60.11        
Core16: 23.41        Core17: 37.82        
Core18: 23.74        Core19: 32.36        
Core20: 24.25        Core21: 40.44        
Core22: 24.73        Core23: 33.25        
Core24: 23.50        Core25: 39.99        
Core26: 24.29        Core27: 59.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 47.82
DDR read Latency(ns)
Socket0: 47166.33
Socket1: 147.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.76        Core1: 50.61        
Core2: 23.73        Core3: 50.62        
Core4: 21.84        Core5: 50.43        
Core6: 21.76        Core7: 38.12        
Core8: 21.55        Core9: 36.29        
Core10: 21.41        Core11: 59.20        
Core12: 23.65        Core13: 58.52        
Core14: 23.30        Core15: 59.66        
Core16: 23.09        Core17: 38.70        
Core18: 24.14        Core19: 32.33        
Core20: 23.16        Core21: 39.74        
Core22: 25.21        Core23: 32.56        
Core24: 24.51        Core25: 40.33        
Core26: 24.20        Core27: 59.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 47.69
DDR read Latency(ns)
Socket0: 47338.08
Socket1: 147.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 49.77        
Core2: 24.43        Core3: 51.34        
Core4: 21.81        Core5: 50.30        
Core6: 21.96        Core7: 38.53        
Core8: 21.95        Core9: 35.14        
Core10: 21.17        Core11: 58.95        
Core12: 23.10        Core13: 58.70        
Core14: 23.49        Core15: 59.86        
Core16: 22.53        Core17: 38.48        
Core18: 23.28        Core19: 31.49        
Core20: 24.10        Core21: 40.49        
Core22: 23.82        Core23: 35.09        
Core24: 24.39        Core25: 39.67        
Core26: 23.71        Core27: 59.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 47.82
DDR read Latency(ns)
Socket0: 47123.77
Socket1: 147.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 41.24        
Core2: 23.57        Core3: 49.75        
Core4: 21.69        Core5: 47.14        
Core6: 24.70        Core7: 35.42        
Core8: 25.85        Core9: 40.04        
Core10: 24.30        Core11: 57.15        
Core12: 21.07        Core13: 56.96        
Core14: 20.67        Core15: 56.35        
Core16: 21.18        Core17: 33.02        
Core18: 23.93        Core19: 29.91        
Core20: 25.27        Core21: 38.57        
Core22: 25.32        Core23: 30.31        
Core24: 24.54        Core25: 40.23        
Core26: 25.45        Core27: 56.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 44.65
DDR read Latency(ns)
Socket0: 48737.15
Socket1: 148.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.81        Core1: 43.26        
Core2: 23.80        Core3: 50.14        
Core4: 21.76        Core5: 49.13        
Core6: 21.99        Core7: 36.74        
Core8: 25.26        Core9: 41.22        
Core10: 25.25        Core11: 57.15        
Core12: 22.86        Core13: 57.22        
Core14: 20.83        Core15: 56.69        
Core16: 21.15        Core17: 32.52        
Core18: 25.03        Core19: 34.45        
Core20: 24.42        Core21: 38.95        
Core22: 24.76        Core23: 30.74        
Core24: 24.89        Core25: 40.52        
Core26: 24.25        Core27: 56.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 45.66
DDR read Latency(ns)
Socket0: 49999.87
Socket1: 149.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.68        Core1: 41.08        
Core2: 24.76        Core3: 49.47        
Core4: 21.71        Core5: 48.20        
Core6: 21.39        Core7: 36.22        
Core8: 15.29        Core9: 41.14        
Core10: 20.45        Core11: 56.52        
Core12: 18.65        Core13: 56.69        
Core14: 20.83        Core15: 56.08        
Core16: 19.62        Core17: 31.93        
Core18: 25.37        Core19: 33.15        
Core20: 25.00        Core21: 39.24        
Core22: 24.74        Core23: 30.36        
Core24: 24.28        Core25: 39.10        
Core26: 25.36        Core27: 56.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 44.85
DDR read Latency(ns)
Socket0: 48067.18
Socket1: 150.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.34        Core1: 42.98        
Core2: 24.02        Core3: 49.74        
Core4: 21.91        Core5: 48.20        
Core6: 23.73        Core7: 36.08        
Core8: 26.62        Core9: 41.62        
Core10: 21.06        Core11: 56.97        
Core12: 20.84        Core13: 56.96        
Core14: 20.81        Core15: 56.29        
Core16: 21.07        Core17: 32.31        
Core18: 25.37        Core19: 33.53        
Core20: 24.51        Core21: 38.57        
Core22: 24.25        Core23: 30.58        
Core24: 23.07        Core25: 39.69        
Core26: 24.26        Core27: 56.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.79
Socket1: 45.22
DDR read Latency(ns)
Socket0: 49889.02
Socket1: 149.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.57        Core1: 44.41        
Core2: 23.90        Core3: 49.92        
Core4: 21.94        Core5: 46.82        
Core6: 23.01        Core7: 35.35        
Core8: 25.87        Core9: 41.07        
Core10: 20.90        Core11: 57.15        
Core12: 20.72        Core13: 56.78        
Core14: 20.96        Core15: 56.33        
Core16: 21.43        Core17: 33.16        
Core18: 22.55        Core19: 33.34        
Core20: 24.47        Core21: 39.43        
Core22: 24.31        Core23: 29.40        
Core24: 23.76        Core25: 40.07        
Core26: 24.05        Core27: 56.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 45.26
DDR read Latency(ns)
Socket0: 49563.88
Socket1: 150.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 42.75        
Core2: 23.64        Core3: 50.02        
Core4: 21.67        Core5: 48.84        
Core6: 21.87        Core7: 35.53        
Core8: 25.70        Core9: 40.41        
Core10: 20.93        Core11: 56.93        
Core12: 20.85        Core13: 57.14        
Core14: 22.03        Core15: 56.34        
Core16: 23.67        Core17: 32.44        
Core18: 24.96        Core19: 31.66        
Core20: 24.56        Core21: 38.28        
Core22: 24.63        Core23: 29.63        
Core24: 24.14        Core25: 40.32        
Core26: 22.94        Core27: 56.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.12
Socket1: 44.96
DDR read Latency(ns)
Socket0: 49981.12
Socket1: 149.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.09        Core1: 52.34        
Core2: 22.55        Core3: 50.36        
Core4: 22.80        Core5: 50.79        
Core6: 27.03        Core7: 40.20        
Core8: 24.09        Core9: 41.43        
Core10: 26.03        Core11: 59.13        
Core12: 24.30        Core13: 59.52        
Core14: 24.39        Core15: 59.09        
Core16: 26.42        Core17: 35.94        
Core18: 26.58        Core19: 40.03        
Core20: 26.95        Core21: 35.64        
Core22: 25.29        Core23: 33.47        
Core24: 25.67        Core25: 40.16        
Core26: 22.26        Core27: 59.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 48.50
DDR read Latency(ns)
Socket0: 45499.35
Socket1: 141.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.82        Core1: 52.16        
Core2: 21.91        Core3: 50.27        
Core4: 21.94        Core5: 49.69        
Core6: 22.21        Core7: 38.69        
Core8: 23.57        Core9: 39.46        
Core10: 23.79        Core11: 58.60        
Core12: 22.65        Core13: 58.92        
Core14: 22.69        Core15: 58.58        
Core16: 22.85        Core17: 35.36        
Core18: 25.65        Core19: 40.78        
Core20: 25.65        Core21: 34.37        
Core22: 26.11        Core23: 32.38        
Core24: 24.52        Core25: 38.90        
Core26: 22.83        Core27: 59.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 47.78
DDR read Latency(ns)
Socket0: 45795.32
Socket1: 143.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.86        Core1: 52.34        
Core2: 21.75        Core3: 49.81        
Core4: 21.98        Core5: 48.55        
Core6: 22.37        Core7: 38.10        
Core8: 14.82        Core9: 39.21        
Core10: 18.47        Core11: 58.36        
Core12: 20.07        Core13: 58.80        
Core14: 19.04        Core15: 58.54        
Core16: 24.45        Core17: 32.73        
Core18: 25.55        Core19: 39.07        
Core20: 23.09        Core21: 35.42        
Core22: 25.42        Core23: 32.41        
Core24: 25.02        Core25: 40.02        
Core26: 23.66        Core27: 58.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.20
Socket1: 47.37
DDR read Latency(ns)
Socket0: 45557.95
Socket1: 145.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.81        Core1: 52.24        
Core2: 21.89        Core3: 50.46        
Core4: 21.87        Core5: 49.83        
Core6: 21.65        Core7: 39.84        
Core8: 24.08        Core9: 40.45        
Core10: 23.77        Core11: 58.71        
Core12: 24.47        Core13: 59.03        
Core14: 23.03        Core15: 58.70        
Core16: 23.08        Core17: 34.73        
Core18: 24.99        Core19: 40.30        
Core20: 24.39        Core21: 34.58        
Core22: 24.74        Core23: 30.61        
Core24: 24.96        Core25: 39.56        
Core26: 23.42        Core27: 59.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 47.72
DDR read Latency(ns)
Socket0: 45655.78
Socket1: 143.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 52.43        
Core2: 21.95        Core3: 50.19        
Core4: 22.09        Core5: 50.54        
Core6: 22.65        Core7: 38.77        
Core8: 24.34        Core9: 40.52        
Core10: 25.05        Core11: 58.40        
Core12: 22.40        Core13: 58.38        
Core14: 23.66        Core15: 58.43        
Core16: 23.99        Core17: 33.27        
Core18: 23.85        Core19: 39.75        
Core20: 24.72        Core21: 35.67        
Core22: 24.63        Core23: 30.96        
Core24: 23.82        Core25: 39.84        
Core26: 24.93        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 47.53
DDR read Latency(ns)
Socket0: 46731.71
Socket1: 145.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 52.66        
Core2: 22.66        Core3: 50.53        
Core4: 22.19        Core5: 49.98        
Core6: 22.04        Core7: 40.09        
Core8: 22.35        Core9: 39.97        
Core10: 24.31        Core11: 59.15        
Core12: 24.91        Core13: 59.42        
Core14: 25.58        Core15: 59.03        
Core16: 23.34        Core17: 36.47        
Core18: 23.57        Core19: 40.24        
Core20: 26.00        Core21: 35.54        
Core22: 26.00        Core23: 33.45        
Core24: 24.03        Core25: 40.74        
Core26: 25.56        Core27: 59.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.82
Socket1: 48.54
DDR read Latency(ns)
Socket0: 46757.13
Socket1: 143.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.82        Core1: 50.48        
Core2: 22.45        Core3: 50.78        
Core4: 22.90        Core5: 46.84        
Core6: 26.06        Core7: 37.95        
Core8: 23.92        Core9: 44.27        
Core10: 24.62        Core11: 59.89        
Core12: 22.51        Core13: 59.81        
Core14: 23.04        Core15: 59.88        
Core16: 23.89        Core17: 39.07        
Core18: 24.92        Core19: 37.65        
Core20: 23.16        Core21: 43.35        
Core22: 25.54        Core23: 34.72        
Core24: 21.77        Core25: 43.97        
Core26: 22.28        Core27: 59.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 49.01
DDR read Latency(ns)
Socket0: 47315.18
Socket1: 145.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.65        Core1: 50.42        
Core2: 21.74        Core3: 50.78        
Core4: 22.46        Core5: 48.13        
Core6: 26.08        Core7: 36.53        
Core8: 26.67        Core9: 47.44        
Core10: 25.12        Core11: 59.89        
Core12: 23.76        Core13: 59.99        
Core14: 25.52        Core15: 60.03        
Core16: 25.10        Core17: 40.04        
Core18: 25.54        Core19: 37.60        
Core20: 24.33        Core21: 42.74        
Core22: 26.60        Core23: 36.55        
Core24: 22.26        Core25: 43.78        
Core26: 21.95        Core27: 59.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 49.24
DDR read Latency(ns)
Socket0: 47023.31
Socket1: 144.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 50.67        
Core2: 22.69        Core3: 50.26        
Core4: 23.89        Core5: 42.75        
Core6: 14.19        Core7: 37.09        
Core8: 18.48        Core9: 47.71        
Core10: 18.48        Core11: 59.63        
Core12: 22.98        Core13: 59.33        
Core14: 23.19        Core15: 58.94        
Core16: 23.01        Core17: 38.99        
Core18: 24.18        Core19: 36.91        
Core20: 24.59        Core21: 42.09        
Core22: 26.12        Core23: 36.30        
Core24: 21.72        Core25: 43.49        
Core26: 21.51        Core27: 59.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.08
Socket1: 48.37
DDR read Latency(ns)
Socket0: 46814.88
Socket1: 147.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.41        Core1: 49.74        
Core2: 21.91        Core3: 50.13        
Core4: 24.20        Core5: 41.57        
Core6: 25.85        Core7: 36.27        
Core8: 24.80        Core9: 46.45        
Core10: 24.14        Core11: 58.85        
Core12: 24.53        Core13: 58.80        
Core14: 22.97        Core15: 58.45        
Core16: 23.68        Core17: 37.95        
Core18: 25.29        Core19: 36.22        
Core20: 23.81        Core21: 43.24        
Core22: 25.31        Core23: 34.41        
Core24: 21.76        Core25: 43.33        
Core26: 21.68        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 47.70
DDR read Latency(ns)
Socket0: 47065.22
Socket1: 147.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.31        Core1: 49.13        
Core2: 22.41        Core3: 49.61        
Core4: 24.33        Core5: 43.43        
Core6: 26.06        Core7: 35.71        
Core8: 25.64        Core9: 45.52        
Core10: 23.47        Core11: 58.53        
Core12: 23.36        Core13: 58.32        
Core14: 23.73        Core15: 58.16        
Core16: 23.44        Core17: 36.80        
Core18: 23.32        Core19: 36.26        
Core20: 23.70        Core21: 42.59        
Core22: 24.42        Core23: 32.81        
Core24: 22.11        Core25: 42.59        
Core26: 21.84        Core27: 58.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 47.25
DDR read Latency(ns)
Socket0: 48211.53
Socket1: 150.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.80        Core1: 48.87        
Core2: 23.31        Core3: 49.76        
Core4: 23.86        Core5: 43.79        
Core6: 23.78        Core7: 35.99        
Core8: 24.96        Core9: 46.91        
Core10: 24.35        Core11: 58.83        
Core12: 23.04        Core13: 58.48        
Core14: 23.38        Core15: 58.30        
Core16: 23.75        Core17: 38.48        
Core18: 23.04        Core19: 35.81        
Core20: 23.80        Core21: 42.64        
Core22: 24.39        Core23: 34.17        
Core24: 21.62        Core25: 42.92        
Core26: 21.83        Core27: 58.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 47.61
DDR read Latency(ns)
Socket0: 47512.01
Socket1: 149.47
