Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Nai, L., Xia, Y., Tanase, I.G., Kim, H.","Exploring big graph computing — An empirical study from architectural perspective",2017,"Journal of Parallel and Distributed Computing","108",,,"122","137",,,10.1016/j.jpdc.2016.07.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994416040&doi=10.1016%2fj.jpdc.2016.07.006&partnerID=40&md5=b8a4266825ed81b3575b3ffa93b250c9",Article,Scopus,2-s2.0-84994416040
"Nai, L., Hadidi, R., Sim, J., Kim, H., Kumar, P., Kim, H.","GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920847,"457","468",,,10.1109/HPCA.2017.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019605898&doi=10.1109%2fHPCA.2017.54&partnerID=40&md5=041981a78b45b3e00fc800b07631b09a",Conference Paper,Scopus,2-s2.0-85019605898
"Reddi, V.J., Kim, H.","On the Internet of Things",2016,"IEEE Micro","36","6", 7765237,"5","7",,,10.1109/MM.2016.92,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85003480083&doi=10.1109%2fMM.2016.92&partnerID=40&md5=9ca60b5b496d6e2ce8f5ffa721663e24",Review,Scopus,2-s2.0-85003480083
"Kumar, P., Nai, L., Kim, H.","Analyzing consistency issues in HMC atomics",2016,"ACM International Conference Proceeding Series","03-06-October-2016",,,"151","152",,,10.1145/2989081.2989104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995428257&doi=10.1145%2f2989081.2989104&partnerID=40&md5=3a94ee87abf3cfc5793e949b28e64766",Conference Paper,Scopus,2-s2.0-84995428257
"Lee, J.H., Sim, J., Kim, H.","BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models",2016,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2016-March",, 7429309,"241","252",,2,10.1109/PACT.2015.42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975475166&doi=10.1109%2fPACT.2015.42&partnerID=40&md5=6c9e7c869ca73f53b59a825368d3ac4e",Conference Paper,Scopus,2-s2.0-84975475166
"Nai, L., Xia, Y., Tanase, I.G., Kim, H., Lin, C.-Y.","GraphBIG: Understanding graph computing in the context of industrial solutions",2015,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC","15-20-November-2015",, a69,"","",,12,10.1145/2807591.2807626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966461490&doi=10.1145%2f2807591.2807626&partnerID=40&md5=d19f5c21437d41e2a2b767d492bab65a",Conference Paper,Scopus,2-s2.0-84966461490
"Lakshminarayana, N.B., Kim, H.","Block-Precise Processors: Low-Power Processors with Reduced Operand Store Accesses and Result Broadcasts",2015,"IEEE Transactions on Computers","64","11", 7018012,"3102","3114",,,10.1109/TC.2015.2395436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960891063&doi=10.1109%2fTC.2015.2395436&partnerID=40&md5=2c83d13d80a596bdfdc882233a2eaa5b",Article,Scopus,2-s2.0-84960891063
"Lee, J., Woo, D.H., Kim, H., Azimi, M.","GREEN Cache: Exploiting the Disciplined Memory Model of OpenCL on GPUs",2015,"IEEE Transactions on Computers","64","11", 7018047,"3167","3180",,2,10.1109/TC.2015.2395435,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960893370&doi=10.1109%2fTC.2015.2395435&partnerID=40&md5=b19a9c5315daee4af0e2ca0a37e389f2",Article,Scopus,2-s2.0-84960893370
"Kim, H., Yalamanchili, S.","Message from the program chairs",2015,"Proceedings - 2015 IEEE International Symposium on Workload Characterization, IISWC 2015",,, 7314138,"ix","",,,10.1109/IISWC.2015.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962246057&doi=10.1109%2fIISWC.2015.5&partnerID=40&md5=ebdb54b0427ba4d5032eee4795b7416f",Editorial,Scopus,2-s2.0-84962246057
"Nai, L., Kim, H.","Instruction offloading with hmc 2.0 standard - A case study for graph traversals",2015,"ACM International Conference Proceeding Series","05-08-October-2015",,,"258","261",,7,10.1145/2818950.2818982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959387621&doi=10.1145%2f2818950.2818982&partnerID=40&md5=01f3d446c9037ae1240fdabcab49c4d1",Conference Paper,Scopus,2-s2.0-84959387621
"Kim, H., Kim, H., Yalamanchili, S., Rodrigues, A.F.","Understanding energy aspects of processing-near-memory for hpc workloads",2015,"ACM International Conference Proceeding Series","05-08-October-2015",,,"276","282",,2,10.1145/2818950.2818985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959361169&doi=10.1145%2f2818950.2818985&partnerID=40&md5=323cdc0039f722b90c9136d43f320304",Conference Paper,Scopus,2-s2.0-84959361169
"Kersey, C.D., Yalamanchili, S., Kim, H.","SIMT-based logic layers for stacked dram architectures: A prototype",2015,"ACM International Conference Proceeding Series","05-08-October-2015",,,"29","30",,2,10.1145/2818950.2818954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959440654&doi=10.1145%2f2818950.2818954&partnerID=40&md5=584944e88cb78d7413865a18030d9ec3",Conference Paper,Scopus,2-s2.0-84959440654
"Manatunga, D., Kim, H., Mukhopadhyay, S.","SP-CNN: A Scalable and Programmable CNN-Based Accelerator",2015,"IEEE Micro","35","5", 7310929,"42","50",,1,10.1109/MM.2015.121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946600863&doi=10.1109%2fMM.2015.121&partnerID=40&md5=a56aeadf6c70ce16e6d22fbc5a65f427",Article,Scopus,2-s2.0-84946600863
"Manatunga, D., Lee, J.H., Kim, H.","Hardware support for safe execution of native client applications",2015,"IEEE Computer Architecture Letters","14","1", 6766786,"37","40",,,10.1109/LCA.2014.2309601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932642450&doi=10.1109%2fLCA.2014.2309601&partnerID=40&md5=fd760e090805cb3927d8d9f8a56dd790",Article,Scopus,2-s2.0-84932642450
"Huang, J.-C., Lee, J.H., Kim, H., Lee, H.-H.S.","GPUMech: GPU Performance Modeling Technique Based on Interval Analysis",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011394,"268","279",,1,10.1109/MICRO.2014.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937704148&doi=10.1109%2fMICRO.2014.59&partnerID=40&md5=27c1e34ae43c57e1effcada21abed768",Conference Paper,Scopus,2-s2.0-84937704148
"Manatunga, D., Kim, H., Mukhopadhyay, S.","SP-CNN: A scalable and programmable CNN-based accelerator",2015,"IEEE Micro","PP","99", 7325186,"","",,,10.1109/MM.2015.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990975402&doi=10.1109%2fMM.2015.130&partnerID=40&md5=3e8bff1082538eedcead0510e5e474e5",Article,Scopus,2-s2.0-84990975402
"Sim, J., Alameldeen, A.R., Chishti, Z., Wilkerson, C., Kim, H.","Transparent hardware management of stacked DRAM as part of memory",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011374,"13","24",,19,10.1109/MICRO.2014.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937691534&doi=10.1109%2fMICRO.2014.56&partnerID=40&md5=a3f2d0b60a2ed6313e34dac2c8154214",Conference Paper,Scopus,2-s2.0-84937691534
"Kim, H., Lim, H., Manatunga, D., Kim, H., Park, G.-H.","Accelerating application start-up with nonvolatile memory in android systems",2015,"IEEE Micro","35","1", 7006346,"15","25",,1,10.1109/MM.2015.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925060675&doi=10.1109%2fMM.2015.9&partnerID=40&md5=6b6b5f319cef8c4b43f2229a5959db3a",Article,Scopus,2-s2.0-84925060675
"Lee, J.H., Nigania, N., Kim, H., Patel, K., Kim, H.","OpenCL performance evaluation on modern multicore CPUs",2015,"Scientific Programming","2015",, 859491,"","",,2,10.1155/2015/859491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944386771&doi=10.1155%2f2015%2f859491&partnerID=40&md5=70e12a205d45d9f6370e7202cf43e63e",Article,Scopus,2-s2.0-84944386771
"Lakshminarayana, N.B., Kim, H.","Spare register aware prefetching for graph algorithms on GPUs",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835970,"614","625",,12,10.1109/HPCA.2014.6835970,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903977378&doi=10.1109%2fHPCA.2014.6835970&partnerID=40&md5=e73cb726148f86c8276110229cf9b8cc",Conference Paper,Scopus,2-s2.0-84903977378
"Lim, J., Kim, H.","Design space exploration of memory model for heterogeneous computing",2014,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 6970660,"160","167",,,10.1109/SBAC-PAD.2014.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919421119&doi=10.1109%2fSBAC-PAD.2014.9&partnerID=40&md5=698ea420a9b126e2c473a6e2ae596b20",Conference Paper,Scopus,2-s2.0-84919421119
"Lee, J.H., Meng, J., Kim, H.","SESH framework: A space exploration framework for GPU application and hardware codesign",2014,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8551",,,"182","202",,,10.1007/978-3-319-10214-6_9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908698774&doi=10.1007%2f978-3-319-10214-6_9&partnerID=40&md5=2eeab4c9e360bc4a62c21f6c6d109f49",Conference Paper,Scopus,2-s2.0-84908698774
"Huang, J.-C., Nai, L., Kim, H., Lee, H.-H.S.","TBPoint: Reducing simulation time for large-scale GPGPU kernels",2014,"Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS",,, 6877277,"437","446",,4,10.1109/IPDPS.2014.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906709211&doi=10.1109%2fIPDPS.2014.53&partnerID=40&md5=2342970d83b0d59a9d114330ccdd8d21",Conference Paper,Scopus,2-s2.0-84906709211
"Kersey, C., Yalamanchili, S., Kim, H., Nigania, N., Kim, H.","Harmonica: An FPGA-based data parallel soft core",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861615,"171","",,1,10.1109/FCCM.2014.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912524012&doi=10.1109%2fFCCM.2014.53&partnerID=40&md5=93c8dc55b8c59edb2fcda90f768aefcf",Conference Paper,Scopus,2-s2.0-84912524012
"Lim, J., Lakshminarayana, N.B., Kim, H., Song, W., Yalamanchili, S., Sung, W.","Power modeling for GPU architectures using McPAT",2014,"ACM Transactions on Design Automation of Electronic Systems","19","3", 26,"","",,17,10.1145/2611758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902969245&doi=10.1145%2f2611758&partnerID=40&md5=1ee5db56aebec2597461205236ca22f9",Article,Scopus,2-s2.0-84902969245
"Kim, M., Lakshminarayana, N.B., Kim, H., Luk, C.-K.","SD3: An efficient dynamic data-dependence profiling mechanism",2013,"IEEE Transactions on Computers","62","12", 6256661,"2516","2530",,1,10.1109/TC.2012.182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887956191&doi=10.1109%2fTC.2012.182&partnerID=40&md5=a3c5015bfbf7bd62c87f1e400f0bcf30",Article,Scopus,2-s2.0-84887956191
"Lee, J., Li, S., Kim, H., Yalamanchili, S.","Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures",2013,"ACM Transactions on Design Automation of Electronic Systems","18","4", 48,"","",,8,10.1145/2504906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887851142&doi=10.1145%2f2504906&partnerID=40&md5=92549337f44236951265a1c5fa1e52cf",Article,Scopus,2-s2.0-84887851142
"Lee, J., Li, S., Kim, H., Yalamanchili, S.","Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture",2013,"Journal of Parallel and Distributed Computing","73","12",,"1525","1538",,7,10.1016/j.jpdc.2013.07.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885951676&doi=10.1016%2fj.jpdc.2013.07.014&partnerID=40&md5=93289dfe776cf2ec8095fc11513e8402",Article,Scopus,2-s2.0-84885951676
"Brett, B., Kumar, P., Kim, M., Kim, H.","CHiP: A profiler to measure the effect of cache contention on scalability",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013",,, 6651053,"1565","1574",,4,10.1109/IPDPSW.2013.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899712751&doi=10.1109%2fIPDPSW.2013.49&partnerID=40&md5=846a210d31e0774b147f319044f65f2e",Conference Paper,Scopus,2-s2.0-84899712751
"Lee, J.H., Patel, K., Nigania, N., Kim, H., Kim, H.","OpenCL performance evaluation on modern multi core CPUs",2013,"Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013",,, 6651004,"1177","1185",,7,10.1109/IPDPSW.2013.141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899746576&doi=10.1109%2fIPDPSW.2013.141&partnerID=40&md5=10a28bae4fb03299955bdf12f4577835",Conference Paper,Scopus,2-s2.0-84899746576
"Sim, J., Loh, G.H., Kim, H., Oconnor, M., Thottethodi, M.","A mostly-clean DRAM cache for effective hit speculation and self-balancing dispatch",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493624,"247","257",,43,10.1109/MICRO.2012.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876515756&doi=10.1109%2fMICRO.2012.31&partnerID=40&md5=6f13896b48e108773b34bcd7cea22190",Conference Paper,Scopus,2-s2.0-84876515756
"Kim, H., Vuduc, R., Baghsorkhi, S., Hwu, W.M., Jee Choi","Performance analysis and tuning for general purpose graphics processing units (GPGPU)",2012,"Synthesis Lectures on Computer Architecture","20",,,"1","94",,3,10.2200/S00451ED1V01Y201209CAC020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870493423&doi=10.2200%2fS00451ED1V01Y201209CAC020&partnerID=40&md5=367c90d7f2b665cf716be3f336f70b70",Article,Scopus,2-s2.0-84870493423
"Kim, M., Kumar, P., Kim, H., Brett, B.","Predicting potential speedup of serial code via lightweight profiling and emulations with memory performance model",2012,"Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, IPDPS 2012",,, 6267933,"1318","1329",,12,10.1109/IPDPS.2012.128,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866875045&doi=10.1109%2fIPDPS.2012.128&partnerID=40&md5=7995ca451079b2f3472b812d67e59eeb",Conference Paper,Scopus,2-s2.0-84866875045
"Sim, J., Lee, J., Qureshi, M.K., Kim, H.","FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237028,"321","332",,14,10.1109/ISCA.2012.6237028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864858369&doi=10.1109%2fISCA.2012.6237028&partnerID=40&md5=67748b8327a5c355daf6d054b71ec6fa",Conference Paper,Scopus,2-s2.0-84864858369
"Sim, J., Dasgupta, A., Kim, H., Vuduc, R.","A performance analysis framework for identifying potential benefits in GPGPU applications",2012,"ACM SIGPLAN Notices","47","8",,"11","21",,15,10.1145/2370036.2145819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878523756&doi=10.1145%2f2370036.2145819&partnerID=40&md5=6fdab89371acc25447a9dc9fa341b6c5",Conference Paper,Scopus,2-s2.0-84878523756
"Kim, H.","Supporting virtual memory in GPGPU without supporting precise exceptions",2012,"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC'12",,,,"70","71",,4,10.1145/2247684.2247698,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863436331&doi=10.1145%2f2247684.2247698&partnerID=40&md5=d2fb972357130b48b35a0d0e74c043f9",Conference Paper,Scopus,2-s2.0-84863436331
"Lim, J., Kim, H.","Design space exploration of memory model for heterogeneous computing",2012,"Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC'12",,,,"74","75",,2,10.1145/2247684.2247700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863459010&doi=10.1145%2f2247684.2247700&partnerID=40&md5=1afbaec17a56d26aba2aaaea39dfeec2",Conference Paper,Scopus,2-s2.0-84863459010
"Lee, J., Kim, H.","TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6168947,"91","102",,41,10.1109/HPCA.2012.6168947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860351946&doi=10.1109%2fHPCA.2012.6168947&partnerID=40&md5=b6b9ec02cdac7603e93092307a124dfe",Conference Paper,Scopus,2-s2.0-84860351946
"Sim, J., Dasgupta, A., Kim, H., Vuduc, R.","A performance analysis framework for identifying potential benefits in GPGPU applications",2012,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"11","21",,65,10.1145/2145816.2145819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863347222&doi=10.1145%2f2145816.2145819&partnerID=40&md5=8c4b39c1361c092b2e572f7c1b4a1a28",Conference Paper,Scopus,2-s2.0-84863347222
"Lee, J., Kim, H., Vuduc, R.","When prefetching works, when it doesn't, and why",2012,"Transactions on Architecture and Code Optimization","9","1", 2,"","",,34,10.1145/2133382.2133384,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859463353&doi=10.1145%2f2133382.2133384&partnerID=40&md5=a2dfcae042601728ab6c4c85f3e5539c",Article,Scopus,2-s2.0-84859463353
"Lakshminarayana, N.B., Lee, J., Kim, H., Shin, J.","DRAM scheduling policy for GPGPU architectures based on a potential function",2012,"IEEE Computer Architecture Letters","11","2", 6092408,"33","36",,6,10.1109/L-CA.2011.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870990602&doi=10.1109%2fL-CA.2011.32&partnerID=40&md5=a4c50662ab47940078744967f2075e1c",Article,Scopus,2-s2.0-84870990602
"Rodrigues, A., Bergman, K., Bunde, D., Cooper-Balis, E., Ferreira, K., Hemmert, K.S., Barrett, B., Versaggi, C., Hendry, R., Jacob, B., Kim, H., Leung, V., Levenhagen, M., Rasquinha, M., Riesen, R., Rosenfeld, P., Del Carmen Ruiz Varela, M., Yalamanchili, S.","Improvements to the structural simulation toolkit",2012,"SIMUTools 2012 - 5th International Conference on Simulation Tools and Techniques",,,,"190","195",,7,10.4108/icst.simutools.2012.247848,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922800667&doi=10.4108%2ficst.simutools.2012.247848&partnerID=40&md5=e035d4c582e271473e482525cf57e519",Conference Paper,Scopus,2-s2.0-84922800667
"Lee, D., Wolf, M., Kim, H.","Design space exploration of the turbo decoding algorithm on GPUs",2010,"Embedded Systems Week 2010 - Proceedings of the 2010 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'10",,,,"217","226",,13,10.1145/1878921.1878953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650635403&doi=10.1145%2f1878921.1878953&partnerID=40&md5=7e45fbea2a53a70104e41e31d76a3b66",Conference Paper,Scopus,2-s2.0-78650635403
"Kim, M., Kim, H., Luk, C.-K.","SD3: A scalable approach to dynamic data-dependence profiling",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695564,"535","546",,46,10.1109/MICRO.2010.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951696651&doi=10.1109%2fMICRO.2010.49&partnerID=40&md5=1f2b8df98a4021f8d9ca3ba0cde2678e",Conference Paper,Scopus,2-s2.0-79951696651
"Lee, J., Lakshminarayana, N.B., Kim, H., Vuduc, R.","Many-thread aware prefetching mechanisms for GPGPU applications",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695538,"213","224",,56,10.1109/MICRO.2010.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951719035&doi=10.1109%2fMICRO.2010.44&partnerID=40&md5=1e1aba1b8011d1bc8d219423054166c2",Conference Paper,Scopus,2-s2.0-79951719035
"Hong, S., Kim, H.","An integrated GPU power and performance model",2010,"Proceedings - International Symposium on Computer Architecture",,,,"280","289",,206,10.1145/1815961.1815998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954994853&doi=10.1145%2f1815961.1815998&partnerID=40&md5=70c34d8ec53d876d295494a3a9a16ca2",Conference Paper,Scopus,2-s2.0-77954994853
"Lakshminarayana, N.B., Lee, J., Kim, H.","Age based scheduling for asymmetric multiprocessors",2009,"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09",,, 1654085,"","",,35,10.1145/1654059.1654085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049134932&doi=10.1145%2f1654059.1654085&partnerID=40&md5=955671cb6e48e830d1a7dcc35aa37625",Conference Paper,Scopus,2-s2.0-74049134932
"Luk, C.-K., Hong, S., Kim, H.","Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"45","55",,268,10.1145/1669112.1669121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749140917&doi=10.1145%2f1669112.1669121&partnerID=40&md5=16735dfc3863d4f099b440fc7f0baa51",Conference Paper,Scopus,2-s2.0-76749140917
"Hong, S., Kim, H.","An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness",2009,"Proceedings - International Symposium on Computer Architecture",,,,"152","163",,308,10.1145/1555754.1555775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450231944&doi=10.1145%2f1555754.1555775&partnerID=40&md5=2363fa97a622bd92e4bb6f68c39f51d0",Conference Paper,Scopus,2-s2.0-70450231944
"Kim, H., Joao, J.A., Mutlu, O., Lee, C.J., Patt, Y.N., Cohn, R.","Virtual program counter (VPC) prediction: Very low cost indirect branch prediction using conditional branch prediction hardware",2009,"IEEE Transactions on Computers","58","9",,"1153","1170",,4,10.1109/TC.2008.227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68949189664&doi=10.1109%2fTC.2008.227&partnerID=40&md5=f82346f405ea74a4af2cf85a04edbc79",Article,Scopus,2-s2.0-68949189664
"Chang, J.L., Kim, H., Mutlu, O., Patt, Y.N.","Performance-aware speculation control using wrong path usefulness prediction",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658626,"39","49",,4,10.1109/HPCA.2008.4658626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57749169056&doi=10.1109%2fHPCA.2008.4658626&partnerID=40&md5=03329bb15d49777f727595c6a509da1c",Conference Paper,Scopus,2-s2.0-57749169056
"Lakshminarayana, N.B., Kim, H.","Understanding performance, power and energy behavior in asymmetric multiprocessors",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751903,"471","477",,8,10.1109/ICCD.2008.4751903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349132453&doi=10.1109%2fICCD.2008.4751903&partnerID=40&md5=437bf28878d180d4b2907180a0d1eb64",Conference Paper,Scopus,2-s2.0-62349132453
"Joao, J.A., Mutlu, O., Kim, H., Agarwal, R., Patt, Y.N.","Improving the performance of object-oriented languages with dynamic predication of indirect jumps",2008,"Operating Systems Review (ACM)","42","2",,"80","90",,19,10.1145/1346281.1346293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957809249&doi=10.1145%2f1346281.1346293&partnerID=40&md5=64fc3d831a198306c876c1355f68d2a9",Conference Paper,Scopus,2-s2.0-77957809249
"Joao, J.A., Mutlu, O., Kim, H., Agarwal, R., Patt, Y.N.","Improving the performance of object-oriented languages with dynamic predication of indirect jumps",2008,"ACM SIGPLAN Notices","43","3",,"80","90",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650035170&partnerID=40&md5=ed31783ba6822bbbafabf301b8d4280c",Article,Scopus,2-s2.0-67650035170
"Joao, J.A., Mutlu, O., Kim, H., Patt, Y.N.","Dynamic predication of indirect jumps",2008,"IEEE Computer Architecture Letters","7","1", 4531781,"1","4",,,10.1109/L-CA.2008.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44849103986&doi=10.1109%2fL-CA.2008.2&partnerID=40&md5=da6d87858ec27e8a7e109241a0caa76a",Article,Scopus,2-s2.0-44849103986
"Kim, H., Joao, J.A., Mutlu, O., Lee, C.J., Patt, Y.N., Cohn, R.","VPC prediction: Reducing the cost of indirect branches via hardware-based dynamic devirtualization",2007,"Proceedings - International Symposium on Computer Architecture",,,,"424","435",,32,10.1145/1250662.1250715,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348819332&doi=10.1145%2f1250662.1250715&partnerID=40&md5=cab6b444da9e54d9299931961cd8a5ab",Conference Paper,Scopus,2-s2.0-35348819332
"Kim, H., Joao, J.A., Mutlu, O., Patt, Y.N.","Profile-assisted compiler support for dynamic predication in diverge-merge processors",2007,"International Symposium on Code Generation and Optimization, CGO 2007",,, 4145128,"367","378",,9,10.1109/CGO.2007.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547697450&doi=10.1109%2fCGO.2007.31&partnerID=40&md5=f86e30d840cd89ab4ff77ee7f593d052",Conference Paper,Scopus,2-s2.0-34547697450
"Srinath, S., Mutlu, O., Kim, H., Patt, Y.N.","Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147648,"63","74",,140,10.1109/HPCA.2007.346185,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547655822&doi=10.1109%2fHPCA.2007.346185&partnerID=40&md5=fbc6f29c8f70b0dc8be17ffde19f388a",Conference Paper,Scopus,2-s2.0-34547655822
"Joao, J.A., Mutlu, O., Kim, H., Patt, Y.N.","Dynamic predication of indirect jumps",2007,"IEEE Computer Architecture Letters","6","2",,"","",,6,10.1109/L-CA.2007.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36749029952&doi=10.1109%2fL-CA.2007.7&partnerID=40&md5=fd81e00bcf57beb89407786102b8336a",Article,Scopus,2-s2.0-36749029952
"Kim, H., Joao, J.A., Mutlu, O., Patt, Y.N.","Diverge-merge processor: Generalized and energy-efficient dynamic predication",2007,"IEEE Micro","27","1",,"94","104",,5,10.1109/MM.2007.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249801218&doi=10.1109%2fMM.2007.9&partnerID=40&md5=9ad7d1facdb18b2caf8c593f2d02fc5b",Article,Scopus,2-s2.0-34249801218
"Mutlu, O., Kim, H., Patt, Y.N.","Address-value delta (AVD) prediction: A hardware technique for efficiently parallelizing dependent cache misses",2006,"IEEE Transactions on Computers","55","12",,"1491","1507",,4,10.1109/TC.2006.191,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947255949&doi=10.1109%2fTC.2006.191&partnerID=40&md5=ec0331e0972cb96f3e9a0157070d7373",Article,Scopus,2-s2.0-33947255949
"Kim, H., Joao, J.A., Mutlu, O., Patt, Y.N.","Diverge-merge processor (DMP): Dynamic predicated execution of complex control-flow graphs based on frequently executed paths",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041835,"53","64",,17,10.1109/MICRO.2006.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249810869&doi=10.1109%2fMICRO.2006.20&partnerID=40&md5=00bbefe6eb816fd0cf97cf5d555f4cad",Conference Paper,Scopus,2-s2.0-34249810869
"Kim, H., Suleman, M.A., Mutlu, O., Patt, Y.N.","2D-profiling: Detecting input-dependent branches with a single input data set",2006,"Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization",,, 1611538,"159","172",,6,10.1109/CGO.2006.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547669875&doi=10.1109%2fCGO.2006.1&partnerID=40&md5=f74ce84bc9060b07a4201de3db32dc68",Conference Paper,Scopus,2-s2.0-34547669875
"Kim, H., Mutlu, O., Stark, J., Patt, Y.N.","Wish branches: Enabling adaptive and aggressive predicated execution",2006,"IEEE Micro","26","1",,"48","58",,3,10.1109/MM.2006.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644921206&doi=10.1109%2fMM.2006.27&partnerID=40&md5=ff552bbc37c474a2e6ba6f12652492d5",Article,Scopus,2-s2.0-33644921206
"Mutlu, O., Kim, H., Patt, Y.N.","Efficient runahead execution: Power-efficient memory latency tolerance",2006,"IEEE Micro","26","1",,"10","20",,21,10.1109/MM.2006.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644903196&doi=10.1109%2fMM.2006.10&partnerID=40&md5=3f57a12dc93305def7b7908e16372384",Article,Scopus,2-s2.0-33644903196
"Kim, H., Mutlu, O., Stark, J., Patt, Y.N.","Wish branches: Combining conditional branching and predication for adaptive predicated execution",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540947,"43","54",,19,10.1109/MICRO.2005.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644880733&doi=10.1109%2fMICRO.2005.38&partnerID=40&md5=a721940c55409e25beb780310e91a454",Conference Paper,Scopus,2-s2.0-33644880733
"Mutlu, O., Kim, H., Armstrong, D.N., Patt, Y.N.","An analysis of the performance impact of wrong-path memory references on out-of-order and runahead execution processors",2005,"IEEE Transactions on Computers","54","12",,"1556","1571",,8,10.1109/TC.2005.190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30344476979&doi=10.1109%2fTC.2005.190&partnerID=40&md5=6e40f1dbc6e9257edc4bca417f030ed1",Article,Scopus,2-s2.0-30344476979
"Mutlu, O., Kim, H., Patt, Y.N.","Address-value delta (AVD) prediction: Increasing the effectiveness of runahead execution by exploiting regular memory allocation patterns",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540963,"233","244",,18,10.1109/MICRO.2005.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644917917&doi=10.1109%2fMICRO.2005.11&partnerID=40&md5=7e783d160ac681ca44ee0dd37acf446a",Conference Paper,Scopus,2-s2.0-33644917917
"Mutlu, O., Kim, H., Patt, Y.N.","Techniques for efficient processing in runahead execution engines",2005,"Proceedings - International Symposium on Computer Architecture",,,,"370","381",,35,10.1109/ISCA.2005.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544498766&doi=10.1109%2fISCA.2005.49&partnerID=40&md5=27d4af3decefe3238b319533e8bb252f",Conference Paper,Scopus,2-s2.0-27544498766
"Mutlu, O., Kim, H., Armstrong, D.N., Patt, Y.N.","Using the first-level caches as filters to reduce the pollution caused by speculative memory references",2005,"International Journal of Parallel Programming","33","5",,"529","559",,7,10.1007/s10766-005-7304-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26244438153&doi=10.1007%2fs10766-005-7304-x&partnerID=40&md5=fab39b8a57dc5cb305ba0f0d4d117192",Conference Paper,Scopus,2-s2.0-26244438153
"Mutlu, O., Kim, H., Patt, Y.N., Stark, J.","On Reusing the Results of Pre-Executed Instructions in a Runahead Execution Processor",2005,"IEEE Computer Architecture Letters","4","1",,"1","4",,4,10.1109/L-CA.2005.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008013873&doi=10.1109%2fL-CA.2005.1&partnerID=40&md5=f7c8c9716fbcf7202dfaec433fcf00ff",Article,Scopus,2-s2.0-85008013873
"Mutlu, O., Kim, H., Armstrong, D.N., Patt, Y.N.","Understanding the effects of wrong-path memory references on processor performance",2004,"ACM International Conference Proceeding Series","68",,,"56","64",,6,10.1145/1054943.1054951,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954452886&doi=10.1145%2f1054943.1054951&partnerID=40&md5=10bd53a96551a436845242c885db9d8a",Conference Paper,Scopus,2-s2.0-77954452886
"Armstrong, D.N., Kim, H., Mutlu, O., Patt, Y.N.","Wrong path events: Exploiting unusual and illegal program behavior for early misprediction detection and recovery",2004,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"119","128",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644466472&partnerID=40&md5=b98d5a9e198918fcaa6c5ed462405b04",Conference Paper,Scopus,2-s2.0-21644466472
"Mutlu, O., Kim, H., Armstrong, D.N., Patt, Y.N.","Cache filtering techniques to reduce the negative impact of useless speculative memory references on processor performance",2004,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,,,"2","9",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244421338&partnerID=40&md5=5b5e12fbf2b3dc04a6ce5964600d18ea",Conference Paper,Scopus,2-s2.0-16244421338
