// Seed: 4015617592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  always id_4 <= id_7;
  reg  id_10;
  wire id_11;
  wire id_12;
  always id_5 = id_10;
  supply1 id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_6,
      id_13,
      id_14,
      id_12,
      id_14
  );
  wire id_15;
  initial id_10 <= 1;
  assign id_4 = 1'b0;
  string id_16;
  assign id_4 = id_10 == 1;
  wire id_17;
  initial begin : LABEL_0
    id_10 = id_9;
    id_14 = id_12;
  end
  assign id_2 = id_7 - id_13 == id_5;
  id_18 :
  assert property (@(negedge 1 or 1) 1)
  else;
endmodule
