v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45300 47600 1 90 0 voltage-1.sym
{
T 44800 47700 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 44800 47900 5 10 1 1 90 0 1
refdes=Vs
}
C 47100 48500 1 270 0 capacitor-2.sym
{
T 47800 48300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47600 48300 5 10 1 1 270 0 1
refdes=C1
T 48000 48300 5 10 0 0 270 0 1
symversion=0.1
}
C 48900 45600 1 270 0 capacitor-2.sym
{
T 49600 45400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 49400 45400 5 10 1 1 270 0 1
refdes=C2
T 49800 45400 5 10 0 0 270 0 1
symversion=0.1
}
C 47200 47300 1 270 0 resistor-1.sym
{
T 47600 47000 5 10 0 0 270 0 1
device=RESISTOR
T 47500 47100 5 10 1 1 270 0 1
refdes=R1
}
C 47200 45600 1 270 0 resistor-1.sym
{
T 47600 45300 5 10 0 0 270 0 1
device=RESISTOR
T 47500 45400 5 10 1 1 270 0 1
refdes=R2
}
C 51700 46200 1 180 0 terminal-1.sym
{
T 51390 45450 5 10 0 0 180 0 1
device=terminal
T 51390 45600 5 10 0 0 180 0 1
footprint=CONNECTOR 1 1
T 51450 46150 5 10 1 1 180 6 1
refdes=Vo+
}
C 51700 44800 1 180 0 terminal-1.sym
{
T 51390 44050 5 10 0 0 180 0 1
device=terminal
T 51390 44200 5 10 0 0 180 0 1
footprint=CONNECTOR 1 1
T 51450 44750 5 10 1 1 180 6 1
refdes=Vo-
}
C 47200 44400 1 0 0 gnd-1.sym
N 45100 47600 45100 44700 4
N 45100 44700 50800 44700 4
N 47300 45600 47300 46400 4
N 47300 47300 47300 47600 4
N 45100 49000 47300 49000 4
N 45100 48500 45100 49000 4
N 47300 49000 47300 48500 4
N 47300 46100 50800 46100 4
N 49100 46100 49100 45600 4
