#Copyright (C) 2023 depth=8 Advanced Micro Devices depth=8 Inc. All rights reserved.
#SPDX-License-Identifier: X11

[connectivity]

nk=dma_hls:1:dma_hls_0
sp=dma_hls_0.ddr_port0:DDR
sp=dma_hls_0.ddr_port1:DDR
sp=dma_hls_0.inB_port0:LPDDR
sp=dma_hls_0.inB_port1:LPDDR
sp=dma_hls_0.vliw_mem:LPDDR

## core 0
stream_connect=dma_hls_0.to_computeCore0_A0_CASC0:ai_engine_0.Core0_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore0_A0_CASC1:ai_engine_0.Core0_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore0_A0_CASC2:ai_engine_0.Core0_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore0_A0_CASC3:ai_engine_0.Core0_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore0_A1_CASC0:ai_engine_0.Core0_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore0_A1_CASC1:ai_engine_0.Core0_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore0_A1_CASC2:ai_engine_0.Core0_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore0_A1_CASC3:ai_engine_0.Core0_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore0_A2_CASC0:ai_engine_0.Core0_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore0_A2_CASC1:ai_engine_0.Core0_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore0_A2_CASC2:ai_engine_0.Core0_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore0_A2_CASC3:ai_engine_0.Core0_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore0_A3_CASC0:ai_engine_0.Core0_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore0_A3_CASC1:ai_engine_0.Core0_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore0_A3_CASC2:ai_engine_0.Core0_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore0_A3_CASC3:ai_engine_0.Core0_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore0_B0_CASC0:ai_engine_0.Core0_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore0_B0_CASC1:ai_engine_0.Core0_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore0_B0_CASC2:ai_engine_0.Core0_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore0_B0_CASC3:ai_engine_0.Core0_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore0_B1_CASC0:ai_engine_0.Core0_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore0_B1_CASC1:ai_engine_0.Core0_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore0_B1_CASC2:ai_engine_0.Core0_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore0_B1_CASC3:ai_engine_0.Core0_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore0_B2_CASC0:ai_engine_0.Core0_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore0_B2_CASC1:ai_engine_0.Core0_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore0_B2_CASC2:ai_engine_0.Core0_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore0_B2_CASC3:ai_engine_0.Core0_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore0_B3_CASC0:ai_engine_0.Core0_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore0_B3_CASC1:ai_engine_0.Core0_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore0_B3_CASC2:ai_engine_0.Core0_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore0_B3_CASC3:ai_engine_0.Core0_InB3_CASC3
stream_connect=ai_engine_0.Core0_OutC00:dma_hls_0.from_computeCore0_C00
stream_connect=ai_engine_0.Core0_OutC01:dma_hls_0.from_computeCore0_C01
stream_connect=ai_engine_0.Core0_OutC02:dma_hls_0.from_computeCore0_C02
stream_connect=ai_engine_0.Core0_OutC03:dma_hls_0.from_computeCore0_C03
stream_connect=ai_engine_0.Core0_OutC10:dma_hls_0.from_computeCore0_C10
stream_connect=ai_engine_0.Core0_OutC11:dma_hls_0.from_computeCore0_C11
stream_connect=ai_engine_0.Core0_OutC12:dma_hls_0.from_computeCore0_C12
stream_connect=ai_engine_0.Core0_OutC13:dma_hls_0.from_computeCore0_C13
stream_connect=ai_engine_0.Core0_OutC20:dma_hls_0.from_computeCore0_C20
stream_connect=ai_engine_0.Core0_OutC21:dma_hls_0.from_computeCore0_C21
stream_connect=ai_engine_0.Core0_OutC22:dma_hls_0.from_computeCore0_C22
stream_connect=ai_engine_0.Core0_OutC23:dma_hls_0.from_computeCore0_C23
stream_connect=ai_engine_0.Core0_OutC30:dma_hls_0.from_computeCore0_C30
stream_connect=ai_engine_0.Core0_OutC31:dma_hls_0.from_computeCore0_C31
stream_connect=ai_engine_0.Core0_OutC32:dma_hls_0.from_computeCore0_C32
stream_connect=ai_engine_0.Core0_OutC33:dma_hls_0.from_computeCore0_C33


## core 1
stream_connect=dma_hls_0.to_computeCore1_A0_CASC0:ai_engine_0.Core1_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore1_A0_CASC1:ai_engine_0.Core1_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore1_A0_CASC2:ai_engine_0.Core1_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore1_A0_CASC3:ai_engine_0.Core1_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore1_A1_CASC0:ai_engine_0.Core1_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore1_A1_CASC1:ai_engine_0.Core1_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore1_A1_CASC2:ai_engine_0.Core1_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore1_A1_CASC3:ai_engine_0.Core1_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore1_A2_CASC0:ai_engine_0.Core1_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore1_A2_CASC1:ai_engine_0.Core1_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore1_A2_CASC2:ai_engine_0.Core1_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore1_A2_CASC3:ai_engine_0.Core1_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore1_A3_CASC0:ai_engine_0.Core1_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore1_A3_CASC1:ai_engine_0.Core1_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore1_A3_CASC2:ai_engine_0.Core1_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore1_A3_CASC3:ai_engine_0.Core1_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore1_B0_CASC0:ai_engine_0.Core1_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore1_B0_CASC1:ai_engine_0.Core1_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore1_B0_CASC2:ai_engine_0.Core1_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore1_B0_CASC3:ai_engine_0.Core1_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore1_B1_CASC0:ai_engine_0.Core1_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore1_B1_CASC1:ai_engine_0.Core1_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore1_B1_CASC2:ai_engine_0.Core1_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore1_B1_CASC3:ai_engine_0.Core1_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore1_B2_CASC0:ai_engine_0.Core1_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore1_B2_CASC1:ai_engine_0.Core1_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore1_B2_CASC2:ai_engine_0.Core1_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore1_B2_CASC3:ai_engine_0.Core1_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore1_B3_CASC0:ai_engine_0.Core1_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore1_B3_CASC1:ai_engine_0.Core1_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore1_B3_CASC2:ai_engine_0.Core1_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore1_B3_CASC3:ai_engine_0.Core1_InB3_CASC3
stream_connect=ai_engine_0.Core1_OutC00:dma_hls_0.from_computeCore1_C00
stream_connect=ai_engine_0.Core1_OutC01:dma_hls_0.from_computeCore1_C01
stream_connect=ai_engine_0.Core1_OutC02:dma_hls_0.from_computeCore1_C02
stream_connect=ai_engine_0.Core1_OutC03:dma_hls_0.from_computeCore1_C03
stream_connect=ai_engine_0.Core1_OutC10:dma_hls_0.from_computeCore1_C10
stream_connect=ai_engine_0.Core1_OutC11:dma_hls_0.from_computeCore1_C11
stream_connect=ai_engine_0.Core1_OutC12:dma_hls_0.from_computeCore1_C12
stream_connect=ai_engine_0.Core1_OutC13:dma_hls_0.from_computeCore1_C13
stream_connect=ai_engine_0.Core1_OutC20:dma_hls_0.from_computeCore1_C20
stream_connect=ai_engine_0.Core1_OutC21:dma_hls_0.from_computeCore1_C21
stream_connect=ai_engine_0.Core1_OutC22:dma_hls_0.from_computeCore1_C22
stream_connect=ai_engine_0.Core1_OutC23:dma_hls_0.from_computeCore1_C23
stream_connect=ai_engine_0.Core1_OutC30:dma_hls_0.from_computeCore1_C30
stream_connect=ai_engine_0.Core1_OutC31:dma_hls_0.from_computeCore1_C31
stream_connect=ai_engine_0.Core1_OutC32:dma_hls_0.from_computeCore1_C32
stream_connect=ai_engine_0.Core1_OutC33:dma_hls_0.from_computeCore1_C33


## core 2
stream_connect=dma_hls_0.to_computeCore2_A0_CASC0:ai_engine_0.Core2_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore2_A0_CASC1:ai_engine_0.Core2_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore2_A0_CASC2:ai_engine_0.Core2_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore2_A0_CASC3:ai_engine_0.Core2_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore2_A1_CASC0:ai_engine_0.Core2_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore2_A1_CASC1:ai_engine_0.Core2_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore2_A1_CASC2:ai_engine_0.Core2_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore2_A1_CASC3:ai_engine_0.Core2_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore2_A2_CASC0:ai_engine_0.Core2_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore2_A2_CASC1:ai_engine_0.Core2_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore2_A2_CASC2:ai_engine_0.Core2_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore2_A2_CASC3:ai_engine_0.Core2_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore2_A3_CASC0:ai_engine_0.Core2_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore2_A3_CASC1:ai_engine_0.Core2_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore2_A3_CASC2:ai_engine_0.Core2_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore2_A3_CASC3:ai_engine_0.Core2_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore2_B0_CASC0:ai_engine_0.Core2_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore2_B0_CASC1:ai_engine_0.Core2_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore2_B0_CASC2:ai_engine_0.Core2_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore2_B0_CASC3:ai_engine_0.Core2_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore2_B1_CASC0:ai_engine_0.Core2_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore2_B1_CASC1:ai_engine_0.Core2_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore2_B1_CASC2:ai_engine_0.Core2_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore2_B1_CASC3:ai_engine_0.Core2_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore2_B2_CASC0:ai_engine_0.Core2_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore2_B2_CASC1:ai_engine_0.Core2_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore2_B2_CASC2:ai_engine_0.Core2_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore2_B2_CASC3:ai_engine_0.Core2_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore2_B3_CASC0:ai_engine_0.Core2_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore2_B3_CASC1:ai_engine_0.Core2_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore2_B3_CASC2:ai_engine_0.Core2_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore2_B3_CASC3:ai_engine_0.Core2_InB3_CASC3
stream_connect=ai_engine_0.Core2_OutC00:dma_hls_0.from_computeCore2_C00
stream_connect=ai_engine_0.Core2_OutC01:dma_hls_0.from_computeCore2_C01
stream_connect=ai_engine_0.Core2_OutC02:dma_hls_0.from_computeCore2_C02
stream_connect=ai_engine_0.Core2_OutC03:dma_hls_0.from_computeCore2_C03
stream_connect=ai_engine_0.Core2_OutC10:dma_hls_0.from_computeCore2_C10
stream_connect=ai_engine_0.Core2_OutC11:dma_hls_0.from_computeCore2_C11
stream_connect=ai_engine_0.Core2_OutC12:dma_hls_0.from_computeCore2_C12
stream_connect=ai_engine_0.Core2_OutC13:dma_hls_0.from_computeCore2_C13
stream_connect=ai_engine_0.Core2_OutC20:dma_hls_0.from_computeCore2_C20
stream_connect=ai_engine_0.Core2_OutC21:dma_hls_0.from_computeCore2_C21
stream_connect=ai_engine_0.Core2_OutC22:dma_hls_0.from_computeCore2_C22
stream_connect=ai_engine_0.Core2_OutC23:dma_hls_0.from_computeCore2_C23
stream_connect=ai_engine_0.Core2_OutC30:dma_hls_0.from_computeCore2_C30
stream_connect=ai_engine_0.Core2_OutC31:dma_hls_0.from_computeCore2_C31
stream_connect=ai_engine_0.Core2_OutC32:dma_hls_0.from_computeCore2_C32
stream_connect=ai_engine_0.Core2_OutC33:dma_hls_0.from_computeCore2_C33

## core 3
stream_connect=dma_hls_0.to_computeCore3_A0_CASC0:ai_engine_0.Core3_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore3_A0_CASC1:ai_engine_0.Core3_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore3_A0_CASC2:ai_engine_0.Core3_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore3_A0_CASC3:ai_engine_0.Core3_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore3_A1_CASC0:ai_engine_0.Core3_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore3_A1_CASC1:ai_engine_0.Core3_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore3_A1_CASC2:ai_engine_0.Core3_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore3_A1_CASC3:ai_engine_0.Core3_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore3_A2_CASC0:ai_engine_0.Core3_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore3_A2_CASC1:ai_engine_0.Core3_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore3_A2_CASC2:ai_engine_0.Core3_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore3_A2_CASC3:ai_engine_0.Core3_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore3_A3_CASC0:ai_engine_0.Core3_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore3_A3_CASC1:ai_engine_0.Core3_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore3_A3_CASC2:ai_engine_0.Core3_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore3_A3_CASC3:ai_engine_0.Core3_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore3_B0_CASC0:ai_engine_0.Core3_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore3_B0_CASC1:ai_engine_0.Core3_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore3_B0_CASC2:ai_engine_0.Core3_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore3_B0_CASC3:ai_engine_0.Core3_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore3_B1_CASC0:ai_engine_0.Core3_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore3_B1_CASC1:ai_engine_0.Core3_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore3_B1_CASC2:ai_engine_0.Core3_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore3_B1_CASC3:ai_engine_0.Core3_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore3_B2_CASC0:ai_engine_0.Core3_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore3_B2_CASC1:ai_engine_0.Core3_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore3_B2_CASC2:ai_engine_0.Core3_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore3_B2_CASC3:ai_engine_0.Core3_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore3_B3_CASC0:ai_engine_0.Core3_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore3_B3_CASC1:ai_engine_0.Core3_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore3_B3_CASC2:ai_engine_0.Core3_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore3_B3_CASC3:ai_engine_0.Core3_InB3_CASC3
stream_connect=ai_engine_0.Core3_OutC00:dma_hls_0.from_computeCore3_C00
stream_connect=ai_engine_0.Core3_OutC01:dma_hls_0.from_computeCore3_C01
stream_connect=ai_engine_0.Core3_OutC02:dma_hls_0.from_computeCore3_C02
stream_connect=ai_engine_0.Core3_OutC03:dma_hls_0.from_computeCore3_C03
stream_connect=ai_engine_0.Core3_OutC10:dma_hls_0.from_computeCore3_C10
stream_connect=ai_engine_0.Core3_OutC11:dma_hls_0.from_computeCore3_C11
stream_connect=ai_engine_0.Core3_OutC12:dma_hls_0.from_computeCore3_C12
stream_connect=ai_engine_0.Core3_OutC13:dma_hls_0.from_computeCore3_C13
stream_connect=ai_engine_0.Core3_OutC20:dma_hls_0.from_computeCore3_C20
stream_connect=ai_engine_0.Core3_OutC21:dma_hls_0.from_computeCore3_C21
stream_connect=ai_engine_0.Core3_OutC22:dma_hls_0.from_computeCore3_C22
stream_connect=ai_engine_0.Core3_OutC23:dma_hls_0.from_computeCore3_C23
stream_connect=ai_engine_0.Core3_OutC30:dma_hls_0.from_computeCore3_C30
stream_connect=ai_engine_0.Core3_OutC31:dma_hls_0.from_computeCore3_C31
stream_connect=ai_engine_0.Core3_OutC32:dma_hls_0.from_computeCore3_C32
stream_connect=ai_engine_0.Core3_OutC33:dma_hls_0.from_computeCore3_C33


## core 4
stream_connect=dma_hls_0.to_computeCore4_A0_CASC0:ai_engine_0.Core4_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore4_A0_CASC1:ai_engine_0.Core4_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore4_A0_CASC2:ai_engine_0.Core4_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore4_A0_CASC3:ai_engine_0.Core4_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore4_A1_CASC0:ai_engine_0.Core4_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore4_A1_CASC1:ai_engine_0.Core4_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore4_A1_CASC2:ai_engine_0.Core4_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore4_A1_CASC3:ai_engine_0.Core4_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore4_A2_CASC0:ai_engine_0.Core4_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore4_A2_CASC1:ai_engine_0.Core4_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore4_A2_CASC2:ai_engine_0.Core4_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore4_A2_CASC3:ai_engine_0.Core4_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore4_A3_CASC0:ai_engine_0.Core4_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore4_A3_CASC1:ai_engine_0.Core4_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore4_A3_CASC2:ai_engine_0.Core4_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore4_A3_CASC3:ai_engine_0.Core4_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore4_B0_CASC0:ai_engine_0.Core4_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore4_B0_CASC1:ai_engine_0.Core4_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore4_B0_CASC2:ai_engine_0.Core4_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore4_B0_CASC3:ai_engine_0.Core4_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore4_B1_CASC0:ai_engine_0.Core4_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore4_B1_CASC1:ai_engine_0.Core4_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore4_B1_CASC2:ai_engine_0.Core4_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore4_B1_CASC3:ai_engine_0.Core4_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore4_B2_CASC0:ai_engine_0.Core4_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore4_B2_CASC1:ai_engine_0.Core4_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore4_B2_CASC2:ai_engine_0.Core4_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore4_B2_CASC3:ai_engine_0.Core4_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore4_B3_CASC0:ai_engine_0.Core4_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore4_B3_CASC1:ai_engine_0.Core4_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore4_B3_CASC2:ai_engine_0.Core4_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore4_B3_CASC3:ai_engine_0.Core4_InB3_CASC3
stream_connect=ai_engine_0.Core4_OutC00:dma_hls_0.from_computeCore4_C00
stream_connect=ai_engine_0.Core4_OutC01:dma_hls_0.from_computeCore4_C01
stream_connect=ai_engine_0.Core4_OutC02:dma_hls_0.from_computeCore4_C02
stream_connect=ai_engine_0.Core4_OutC03:dma_hls_0.from_computeCore4_C03
stream_connect=ai_engine_0.Core4_OutC10:dma_hls_0.from_computeCore4_C10
stream_connect=ai_engine_0.Core4_OutC11:dma_hls_0.from_computeCore4_C11
stream_connect=ai_engine_0.Core4_OutC12:dma_hls_0.from_computeCore4_C12
stream_connect=ai_engine_0.Core4_OutC13:dma_hls_0.from_computeCore4_C13
stream_connect=ai_engine_0.Core4_OutC20:dma_hls_0.from_computeCore4_C20
stream_connect=ai_engine_0.Core4_OutC21:dma_hls_0.from_computeCore4_C21
stream_connect=ai_engine_0.Core4_OutC22:dma_hls_0.from_computeCore4_C22
stream_connect=ai_engine_0.Core4_OutC23:dma_hls_0.from_computeCore4_C23
stream_connect=ai_engine_0.Core4_OutC30:dma_hls_0.from_computeCore4_C30
stream_connect=ai_engine_0.Core4_OutC31:dma_hls_0.from_computeCore4_C31
stream_connect=ai_engine_0.Core4_OutC32:dma_hls_0.from_computeCore4_C32
stream_connect=ai_engine_0.Core4_OutC33:dma_hls_0.from_computeCore4_C33

## core 5
stream_connect=dma_hls_0.to_computeCore5_A0_CASC0:ai_engine_0.Core5_InA0_CASC0
stream_connect=dma_hls_0.to_computeCore5_A0_CASC1:ai_engine_0.Core5_InA0_CASC1
stream_connect=dma_hls_0.to_computeCore5_A0_CASC2:ai_engine_0.Core5_InA0_CASC2
stream_connect=dma_hls_0.to_computeCore5_A0_CASC3:ai_engine_0.Core5_InA0_CASC3
stream_connect=dma_hls_0.to_computeCore5_A1_CASC0:ai_engine_0.Core5_InA1_CASC0
stream_connect=dma_hls_0.to_computeCore5_A1_CASC1:ai_engine_0.Core5_InA1_CASC1
stream_connect=dma_hls_0.to_computeCore5_A1_CASC2:ai_engine_0.Core5_InA1_CASC2
stream_connect=dma_hls_0.to_computeCore5_A1_CASC3:ai_engine_0.Core5_InA1_CASC3
stream_connect=dma_hls_0.to_computeCore5_A2_CASC0:ai_engine_0.Core5_InA2_CASC0
stream_connect=dma_hls_0.to_computeCore5_A2_CASC1:ai_engine_0.Core5_InA2_CASC1
stream_connect=dma_hls_0.to_computeCore5_A2_CASC2:ai_engine_0.Core5_InA2_CASC2
stream_connect=dma_hls_0.to_computeCore5_A2_CASC3:ai_engine_0.Core5_InA2_CASC3
stream_connect=dma_hls_0.to_computeCore5_A3_CASC0:ai_engine_0.Core5_InA3_CASC0
stream_connect=dma_hls_0.to_computeCore5_A3_CASC1:ai_engine_0.Core5_InA3_CASC1
stream_connect=dma_hls_0.to_computeCore5_A3_CASC2:ai_engine_0.Core5_InA3_CASC2
stream_connect=dma_hls_0.to_computeCore5_A3_CASC3:ai_engine_0.Core5_InA3_CASC3
stream_connect=dma_hls_0.to_computeCore5_B0_CASC0:ai_engine_0.Core5_InB0_CASC0
stream_connect=dma_hls_0.to_computeCore5_B0_CASC1:ai_engine_0.Core5_InB0_CASC1
stream_connect=dma_hls_0.to_computeCore5_B0_CASC2:ai_engine_0.Core5_InB0_CASC2
stream_connect=dma_hls_0.to_computeCore5_B0_CASC3:ai_engine_0.Core5_InB0_CASC3
stream_connect=dma_hls_0.to_computeCore5_B1_CASC0:ai_engine_0.Core5_InB1_CASC0
stream_connect=dma_hls_0.to_computeCore5_B1_CASC1:ai_engine_0.Core5_InB1_CASC1
stream_connect=dma_hls_0.to_computeCore5_B1_CASC2:ai_engine_0.Core5_InB1_CASC2
stream_connect=dma_hls_0.to_computeCore5_B1_CASC3:ai_engine_0.Core5_InB1_CASC3
stream_connect=dma_hls_0.to_computeCore5_B2_CASC0:ai_engine_0.Core5_InB2_CASC0
stream_connect=dma_hls_0.to_computeCore5_B2_CASC1:ai_engine_0.Core5_InB2_CASC1
stream_connect=dma_hls_0.to_computeCore5_B2_CASC2:ai_engine_0.Core5_InB2_CASC2
stream_connect=dma_hls_0.to_computeCore5_B2_CASC3:ai_engine_0.Core5_InB2_CASC3
stream_connect=dma_hls_0.to_computeCore5_B3_CASC0:ai_engine_0.Core5_InB3_CASC0
stream_connect=dma_hls_0.to_computeCore5_B3_CASC1:ai_engine_0.Core5_InB3_CASC1
stream_connect=dma_hls_0.to_computeCore5_B3_CASC2:ai_engine_0.Core5_InB3_CASC2
stream_connect=dma_hls_0.to_computeCore5_B3_CASC3:ai_engine_0.Core5_InB3_CASC3
stream_connect=ai_engine_0.Core5_OutC00:dma_hls_0.from_computeCore5_C00
stream_connect=ai_engine_0.Core5_OutC01:dma_hls_0.from_computeCore5_C01
stream_connect=ai_engine_0.Core5_OutC02:dma_hls_0.from_computeCore5_C02
stream_connect=ai_engine_0.Core5_OutC03:dma_hls_0.from_computeCore5_C03
stream_connect=ai_engine_0.Core5_OutC10:dma_hls_0.from_computeCore5_C10
stream_connect=ai_engine_0.Core5_OutC11:dma_hls_0.from_computeCore5_C11
stream_connect=ai_engine_0.Core5_OutC12:dma_hls_0.from_computeCore5_C12
stream_connect=ai_engine_0.Core5_OutC13:dma_hls_0.from_computeCore5_C13
stream_connect=ai_engine_0.Core5_OutC20:dma_hls_0.from_computeCore5_C20
stream_connect=ai_engine_0.Core5_OutC21:dma_hls_0.from_computeCore5_C21
stream_connect=ai_engine_0.Core5_OutC22:dma_hls_0.from_computeCore5_C22
stream_connect=ai_engine_0.Core5_OutC23:dma_hls_0.from_computeCore5_C23
stream_connect=ai_engine_0.Core5_OutC30:dma_hls_0.from_computeCore5_C30
stream_connect=ai_engine_0.Core5_OutC31:dma_hls_0.from_computeCore5_C31
stream_connect=ai_engine_0.Core5_OutC32:dma_hls_0.from_computeCore5_C32
stream_connect=ai_engine_0.Core5_OutC33:dma_hls_0.from_computeCore5_C33


[profile]
# memory=DDR
# data=dma_hls:dma_hls_0:to_computeCore0_A0_CASC0
# data=dma_hls:dma_hls_0:to_computeCore0_A4_CASC0
data=dma_hls:dma_hls_0:from_computeCore0_C00
# data=dma_hls:dma_hls_0:from_computeCore4_C00


[advanced]
# Disable Profiling in hw_emu so that it is faster...
param=hw_emu.enableProfiling=true


[vivado]
param=project.writeIntermediateCheckpoints=1

#prop=run.synth_1.STRATEGY=Flow_PerfOptimized_high
#prop=run.impl_1.STEPS.OPT_DESIGN.is_enabled=true
#prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
#prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt
#prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.is_enabled=true
#prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
#prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore








