ISE Auto-Make Log File
-----------------------

Updating: HDL Converter

Starting: 'exewrap @__runXport_exewrap.rsp'


Creating TCL Process

ERROR: No input file specified for the "HDL Converter" process.
Please select an input file (ABEL or AHDL) from the property menu.
(Right click on the "HDL Converter" process name and select 'Properties')
Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=virtex segdisplay.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -command xilperl _coreed.pl'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @counter_32.jp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @counter_4.jp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @const_32.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    const_32.vhd
Scanning    const_32.vhd
Writing const_32.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @const_32.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    const_32.vhd
Scanning    const_32.vhd
Writing const_32.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_const_32_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit const_32...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_const_32_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex const_32.spl const_32.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maptoseg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    maptoseg.vhd
Scanning    maptoseg.vhd
Writing maptoseg.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maptoseg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    maptoseg.vhd
Scanning    maptoseg.vhd
Writing maptoseg.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_maptoseg_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit maptoseg...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_maptoseg_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex maptoseg.spl maptoseg.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @maptoseg.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    maptoseg.vhd
Scanning    maptoseg.vhd
Writing maptoseg.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_segdisplay_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w segdisplay.sch segdisplay.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Net "lhex(0)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(1)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(2)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(3)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(4)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(5)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(6)" is a bit bus member name, but there is no
   corresponding bit bus.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_segdisplay_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w segdisplay.sch segdisplay.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Net "lhex(0)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(1)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(2)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(3)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(4)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(5)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(6)" is a bit bus member name, but there is no
   corresponding bit bus.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_segdisplay_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w segdisplay.sch segdisplay.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Portability:111 - Message file "SchematicEditor.msg" wasn't found.
ERROR:SchematicEditor - Net "lhex(0)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(1)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(2)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(3)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(4)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(5)" is a bit bus member name, but there is no
   corresponding bit bus.
ERROR:SchematicEditor - Net "lhex(6)" is a bit bus member name, but there is no
   corresponding bit bus.
EXEWRAP detected a return code of '1' from program 'sch2vhdl'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex segdisplay.sch segdisplay.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap @_segdisplay_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w segdisplay.sch segdisplay.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__segdisplay_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn segdisplay.xst -ofn segdisplay.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn segdisplay.xst -ofn segdisplay.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : segdisplay.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : segdisplay
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : segdisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file C:/152B/152bs04/tu1/const_32.vhd in Library work.
Entity <const_32> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/152B/152bs04/tu1/maptoseg.vhd in Library work.
Entity <maptoseg> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/152B/152bs04/tu1/segdisplay.vhf in Library work.
Entity <segdisplay> (Architecture <schematic>) compiled.

Analyzing Entity <segdisplay> (Architecture <Schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - C:/152B/152bs04/tu1/segdisplay.vhf (Line 105). Generating a Black Box for component <counter_32>.
WARNING:Xst:766 - C:/152B/152bs04/tu1/segdisplay.vhf (Line 128). Generating a Black Box for component <counter_4>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <segdisplay> analyzed. Unit <segdisplay> generated.

Analyzing Entity <const_32> (Architecture <behavioral>).
Entity <const_32> analyzed. Unit <const_32> generated.

Analyzing Entity <maptoseg> (Architecture <behavioral>).
Entity <maptoseg> analyzed. Unit <maptoseg> generated.


Synthesizing Unit <maptoseg>.
    Related source file is C:/152B/152bs04/tu1/maptoseg.vhd.
    Found 16x7-bit ROM for signal <lhex>.
    Summary:
	inferred   1 ROM(s).
Unit <maptoseg> synthesized.


Synthesizing Unit <const_32>.
    Related source file is C:/152B/152bs04/tu1/const_32.vhd.
Unit <const_32> synthesized.


Synthesizing Unit <segdisplay>.
    Related source file is C:/152B/152bs04/tu1/segdisplay.vhf.
WARNING:Xst:646 - Signal <xlxn_43<31>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<30>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<29>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<28>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<27>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<26>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<25>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<24>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<23>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<22>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<21>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<20>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<19>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<18>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<17>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<16>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<15>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<14>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<13>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<12>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<11>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<10>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<9>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<8>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<7>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<6>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<5>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<4>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<3>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<2>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<1>> is assigned but never used.
WARNING:Xst:646 - Signal <xlxn_43<0>> is assigned but never used.
Unit <segdisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x7-bit ROM                     : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <segdisplay> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : segdisplay
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# ROMs                             : 1
  16x7-bit ROM                     : 1

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 10
#      GND                         : 1
#      INV                         : 1
#      LUT4                        : 7
#      VCC                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
# Others                           : 2
#      counter_32                  : 1
#      counter_4                   : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.240ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              8.240ns (Levels of Logic = 2)
  Source:            xlxi_2
  Destination:       lhex0

  Data Path: xlxi_2 to lhex0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    counter_4:q_0          8   0.000   1.845  xlxi_2 (qout_0)
    LUT4:I0->O             1   0.573   1.035  xlxi_4_Mrom_lhex_inst_lut4_0 (lhex_0)
    OBUF:I->O                  4.787          xlxi_10 (lhex0)
    ----------------------------------------
    Total                      8.240ns (5.360ns logic, 2.880ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
CPU : 2.44 / 2.47 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd c:/152b/152bs04/tu1/_ngo -nt timestamp -p
xcv50-pq240-6 segdisplay.ngc segdisplay.ngd 

Reading NGO file "C:/152B/152bs04/tu1/segdisplay.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa "counter_32.edn"
"c:\152b\152bs04\tu1\_ngo\counter_32.ngo"
INFO:NgdBuild - Release 4.1i - edif2ngd E.30
INFO:NgdBuild - Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/152b/152bs04/tu1/_ngo/counter_32.ngo"...
Loading design module "c:\152b\152bs04\tu1\_ngo\counter_32.ngo"...
Launcher: Executing edif2ngd -noa "counter_4.edn"
"c:\152b\152bs04\tu1\_ngo\counter_4.ngo"
INFO:NgdBuild - Release 4.1i - edif2ngd E.30
INFO:NgdBuild - Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/152b/152bs04/tu1/_ngo/counter_4.ngo"...
Loading design module "c:\152b\152bs04\tu1\_ngo\counter_4.ngo"...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "segdisplay.ngd" ...

Writing NGDBUILD log file "segdisplay.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file segdisplay.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "segdisplay.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                 57 out of    768    7%
   Number of Slices containing
      unrelated logic:                0 out of     57    0%
   Number of Slice Flip Flops:       38 out of  1,536    2%
   Number of 4 input LUTs:          106 out of  1,536    6%
   Number of bonded IOBs:            13 out of    166    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  1,212
Additional JTAG gate count for IOBs:  672

Mapping completed.
See MAP report file "segdisplay.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: segdisplay.pcf

Loading design for application par from file par_temp.ncd.
   "segdisplay" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            13 out of 166     7%
      Number of LOCed External IOBs    0 out of 13      0%

   Number of SLICEs                   57 out of 768     7%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

WARNING:Place:870 - Carry chain of size 17 exceeds the maximum size of 16. The
   single chain is being split into several pieces. This may incur additional
   delay.
Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 .........
Placer score = 6975
Placement pass 2 ........
Placer score = 9480
Optimizing ... 
Placer score = 5025
Placer score = 5025
Placer completed in real time: 0 secs 

Dumping design to file segdisplay.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 341 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
....
End of iteration 1 
341 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  341 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file segdisplay.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp segdisplay'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl segdisplay'


Creating TCL Process
Starting: 'bitgen -f segdisplay.ut segdisplay.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file segdisplay.ncd.
   "segdisplay" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file segdisplay.pcf.

Thu Jul 01 11:49:55 2004

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "segdisplay.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f segdisplay.ut segdisplay.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate PROM File

Launching: 'promfmtr segdisplay.bit'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad segdisplay.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad segdisplay.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor segdisplay.ucf segdisplay.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor segdisplay.ucf segdisplay.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected a return code of '-1' from program 'chkdate'

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor segdisplay.ucf segdisplay.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor segdisplay.ucf segdisplay.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor segdisplay.ucf segdisplay.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor segdisplay.ucf segdisplay.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Implementation Results have been RESET !
 Please re-run the 'Implement Design' process so that your constraint changes are incorporated.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd c:/152b/152bs04/tu1/_ngo -nt timestamp -p
xcv50-pq240-6 segdisplay.ngc segdisplay.ngd 

Reading NGO file "C:/152B/152bs04/tu1/segdisplay.ngc" ...
Reading component libraries for design expansion...
Launcher: "counter_32.ngo" is up to date.
Loading design module "c:\152b\152bs04\tu1\_ngo\counter_32.ngo"...
Launcher: "counter_4.ngo" is up to date.
Loading design module "c:\152b\152bs04\tu1\_ngo\counter_4.ngo"...

Annotating constraints to design from file "segdisplay.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "segdisplay.ngd" ...

Writing NGDBUILD log file "segdisplay.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file segdisplay.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "segdisplay.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                 57 out of    768    7%
   Number of Slices containing
      unrelated logic:                0 out of     57    0%
   Number of Slice Flip Flops:       38 out of  1,536    2%
   Number of 4 input LUTs:          106 out of  1,536    6%
   Number of bonded IOBs:            13 out of    166    7%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  1,212
Additional JTAG gate count for IOBs:  672

Mapping completed.
See MAP report file "segdisplay.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: segdisplay.pcf

Loading design for application par from file par_temp.ncd.
   "segdisplay" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            13 out of 166     7%
      Number of LOCed External IOBs   13 out of 13    100%

   Number of SLICEs                   57 out of 768     7%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

WARNING:Place:870 - Carry chain of size 17 exceeds the maximum size of 16. The
   single chain is being split into several pieces. This may incur additional
   delay.
Starting the placer. REAL time: 0 secs 
Placement pass 1 ...................
Placer score = 12570
Placement pass 2 ......
Placer score = 6650
Optimizing ... 
Placer score = 4770
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file segdisplay.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 341 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
341 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  341 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file segdisplay.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp segdisplay'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl segdisplay'


Creating TCL Process
Starting: 'bitgen -f segdisplay.ut segdisplay.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file segdisplay.ncd.
   "segdisplay" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file segdisplay.pcf.

Thu Jul 01 12:13:46 2004

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "segdisplay.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f segdisplay.ut segdisplay.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor segdisplay.ucf segdisplay.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor segdisplay.ucf segdisplay.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

