#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun 18 23:04:13 2025
# Process ID         : 226736
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware
# Command line       : vivado
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/vivado.log
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 545.717 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16437 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20732 MB
# Available Virtual  : 8502 MB
#-----------------------------------------------------------
start_gui
open_project /home/wangjiakun/Development/emperor_soc/hardware/emperor.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/wangjiakun/Development/emperor_soc/hardware/top.xsa
open_bd_design {/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/sources_1/bd/top/top.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_riscv:1.0 microblaze_riscv_0
endgroup
set_property location {3 950 -325} [get_bd_cells microblaze_riscv_0]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_mb_reset] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0]
set_property location {2 1081 -156} [get_bd_cells microblaze_riscv_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze_riscv -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz/clk_out1 (100 MHz)} debug_module {Debug Enabled} ecc {None} local_mem {16KB} preset {None}}  [get_bd_cells microblaze_riscv_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/microblaze_riscv_0/M_AXI_DP} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins microblaze_riscv_0/M_AXI_DP]
