Drill report for /home/mpt/Documentos/Projetos/engenhartis/engenhartis.conteudo-aberto/eletronica/ponta-de-prova-logica/ppl-01/fontes-kicad/ppl-01.kicad_pcb
Created on s√°b 02 jul 2022 20:29:34

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ppl-01-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0,700mm  0,0276"  (67 holes)
    T2  1,200mm  0,0472"  (2 holes)
    T3  3,200mm  0,1260"  (2 holes)

    Total plated holes count 71


Drill file 'ppl-01-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  1,500mm  0,0591"  (4 holes)

    Total unplated holes count 4
