;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 0, 100
	SUB 1, <1
	SUB @121, 106
	JMP @12, #200
	ADD @30, 9
	SUB @121, 106
	JMP 1, @1
	SLT 12, -10
	SLT 12, -10
	SLT 12, -10
	MOV -1, <-20
	ADD #162, @201
	SLT 621, 0
	JMZ <621, 103
	SLT 621, 0
	SUB -1, <-20
	SPL 0, <22
	SLT 12, -10
	SPL 0, <22
	ADD 210, 30
	JMZ <121, 103
	ADD @121, 106
	JMZ <121, 103
	SUB #162, @201
	SLT @30, 9
	SPL 0, 10
	SLT 12, -10
	SUB #162, @201
	SUB 3, 220
	ADD @30, 9
	SPL <3
	SLT 12, -10
	SLT 12, -10
	SPL 0, <22
	JMN 0, <22
	JMN 0, <22
	SLT 210, 60
	DJN -1, @-24
	JMN @12, #243
	SLT @121, 103
	ADD 3, 220
	ADD 3, 222
	SUB 300, 90
	CMP -207, <-120
	MOV -1, <-20
	ADD @30, 9
