PPA Report for PulseWidthDetector.v (Module: PulseWidthDetector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 5
IO Count: 4
Cell Count: 23

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1104.97 MHz
Reg-to-Reg Critical Path Delay: 0.768 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
