
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010bb8 <.init>:
   10bb8:	push	{r3, lr}
   10bbc:	bl	10f38 <__lxstat64@plt+0x114>
   10bc0:	pop	{r3, pc}

Disassembly of section .plt:

00010bc4 <calloc@plt-0x14>:
   10bc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10bc8:	ldr	lr, [pc, #4]	; 10bd4 <calloc@plt-0x4>
   10bcc:	add	lr, pc, lr
   10bd0:	ldr	pc, [lr, #8]!
   10bd4:	andeq	r9, r1, ip, lsr #8

00010bd8 <calloc@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #102400	; 0x19000
   10be0:	ldr	pc, [ip, #1068]!	; 0x42c

00010be4 <fputs_unlocked@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #102400	; 0x19000
   10bec:	ldr	pc, [ip, #1060]!	; 0x424

00010bf0 <raise@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #102400	; 0x19000
   10bf8:	ldr	pc, [ip, #1052]!	; 0x41c

00010bfc <strcmp@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #102400	; 0x19000
   10c04:	ldr	pc, [ip, #1044]!	; 0x414

00010c08 <strtol@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #102400	; 0x19000
   10c10:	ldr	pc, [ip, #1036]!	; 0x40c

00010c14 <fflush@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #102400	; 0x19000
   10c1c:	ldr	pc, [ip, #1028]!	; 0x404

00010c20 <free@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #102400	; 0x19000
   10c28:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c2c <_exit@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #102400	; 0x19000
   10c34:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c38 <memcpy@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #102400	; 0x19000
   10c40:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c44 <mbsinit@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #102400	; 0x19000
   10c4c:	ldr	pc, [ip, #996]!	; 0x3e4

00010c50 <memcmp@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #102400	; 0x19000
   10c58:	ldr	pc, [ip, #988]!	; 0x3dc

00010c5c <dcgettext@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #102400	; 0x19000
   10c64:	ldr	pc, [ip, #980]!	; 0x3d4

00010c68 <realloc@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #102400	; 0x19000
   10c70:	ldr	pc, [ip, #972]!	; 0x3cc

00010c74 <textdomain@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #102400	; 0x19000
   10c7c:	ldr	pc, [ip, #964]!	; 0x3c4

00010c80 <geteuid@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #102400	; 0x19000
   10c88:	ldr	pc, [ip, #956]!	; 0x3bc

00010c8c <iswprint@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #102400	; 0x19000
   10c94:	ldr	pc, [ip, #948]!	; 0x3b4

00010c98 <getegid@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #102400	; 0x19000
   10ca0:	ldr	pc, [ip, #940]!	; 0x3ac

00010ca4 <fwrite@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #102400	; 0x19000
   10cac:	ldr	pc, [ip, #932]!	; 0x3a4

00010cb0 <lseek64@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #102400	; 0x19000
   10cb8:	ldr	pc, [ip, #924]!	; 0x39c

00010cbc <__ctype_get_mb_cur_max@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #102400	; 0x19000
   10cc4:	ldr	pc, [ip, #916]!	; 0x394

00010cc8 <__fpending@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #102400	; 0x19000
   10cd0:	ldr	pc, [ip, #908]!	; 0x38c

00010cd4 <mbrtowc@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #102400	; 0x19000
   10cdc:	ldr	pc, [ip, #900]!	; 0x384

00010ce0 <error@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #102400	; 0x19000
   10ce8:	ldr	pc, [ip, #892]!	; 0x37c

00010cec <malloc@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #102400	; 0x19000
   10cf4:	ldr	pc, [ip, #884]!	; 0x374

00010cf8 <error_at_line@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #102400	; 0x19000
   10d00:	ldr	pc, [ip, #876]!	; 0x36c

00010d04 <__libc_start_main@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #102400	; 0x19000
   10d0c:	ldr	pc, [ip, #868]!	; 0x364

00010d10 <__freading@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #102400	; 0x19000
   10d18:	ldr	pc, [ip, #860]!	; 0x35c

00010d1c <__gmon_start__@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #102400	; 0x19000
   10d24:	ldr	pc, [ip, #852]!	; 0x354

00010d28 <__ctype_b_loc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #102400	; 0x19000
   10d30:	ldr	pc, [ip, #844]!	; 0x34c

00010d34 <exit@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #102400	; 0x19000
   10d3c:	ldr	pc, [ip, #836]!	; 0x344

00010d40 <strlen@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #102400	; 0x19000
   10d48:	ldr	pc, [ip, #828]!	; 0x33c

00010d4c <__errno_location@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #102400	; 0x19000
   10d54:	ldr	pc, [ip, #820]!	; 0x334

00010d58 <__cxa_atexit@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #102400	; 0x19000
   10d60:	ldr	pc, [ip, #812]!	; 0x32c

00010d64 <__vasprintf_chk@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #102400	; 0x19000
   10d6c:	ldr	pc, [ip, #804]!	; 0x324

00010d70 <memset@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #102400	; 0x19000
   10d78:	ldr	pc, [ip, #796]!	; 0x31c

00010d7c <__printf_chk@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #102400	; 0x19000
   10d84:	ldr	pc, [ip, #788]!	; 0x314

00010d88 <fileno@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #102400	; 0x19000
   10d90:	ldr	pc, [ip, #780]!	; 0x30c

00010d94 <__fprintf_chk@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #102400	; 0x19000
   10d9c:	ldr	pc, [ip, #772]!	; 0x304

00010da0 <fclose@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #102400	; 0x19000
   10da8:	ldr	pc, [ip, #764]!	; 0x2fc

00010dac <fseeko64@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #102400	; 0x19000
   10db4:	ldr	pc, [ip, #756]!	; 0x2f4

00010db8 <setlocale@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #102400	; 0x19000
   10dc0:	ldr	pc, [ip, #748]!	; 0x2ec

00010dc4 <strrchr@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #102400	; 0x19000
   10dcc:	ldr	pc, [ip, #740]!	; 0x2e4

00010dd0 <nl_langinfo@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #102400	; 0x19000
   10dd8:	ldr	pc, [ip, #732]!	; 0x2dc

00010ddc <euidaccess@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #102400	; 0x19000
   10de4:	ldr	pc, [ip, #724]!	; 0x2d4

00010de8 <bindtextdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #102400	; 0x19000
   10df0:	ldr	pc, [ip, #716]!	; 0x2cc

00010df4 <__xstat64@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #102400	; 0x19000
   10dfc:	ldr	pc, [ip, #708]!	; 0x2c4

00010e00 <isatty@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #102400	; 0x19000
   10e08:	ldr	pc, [ip, #700]!	; 0x2bc

00010e0c <strncmp@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #102400	; 0x19000
   10e14:	ldr	pc, [ip, #692]!	; 0x2b4

00010e18 <abort@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #102400	; 0x19000
   10e20:	ldr	pc, [ip, #684]!	; 0x2ac

00010e24 <__lxstat64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #102400	; 0x19000
   10e2c:	ldr	pc, [ip, #676]!	; 0x2a4

Disassembly of section .text:

00010e30 <.text>:
   10e30:	push	{r4, r5, r6, lr}
   10e34:	mov	r5, r0
   10e38:	ldr	r0, [r1]
   10e3c:	mov	r6, r1
   10e40:	bl	12d20 <__lxstat64@plt+0x1efc>
   10e44:	ldr	r1, [pc, #148]	; 10ee0 <__lxstat64@plt+0xbc>
   10e48:	mov	r0, #6
   10e4c:	bl	10db8 <setlocale@plt>
   10e50:	ldr	r1, [pc, #140]	; 10ee4 <__lxstat64@plt+0xc0>
   10e54:	ldr	r0, [pc, #140]	; 10ee8 <__lxstat64@plt+0xc4>
   10e58:	bl	10de8 <bindtextdomain@plt>
   10e5c:	ldr	r0, [pc, #132]	; 10ee8 <__lxstat64@plt+0xc4>
   10e60:	bl	10c74 <textdomain@plt>
   10e64:	ldr	r3, [pc, #128]	; 10eec <__lxstat64@plt+0xc8>
   10e68:	ldr	r4, [pc, #128]	; 10ef0 <__lxstat64@plt+0xcc>
   10e6c:	mov	r2, #2
   10e70:	ldr	r0, [pc, #124]	; 10ef4 <__lxstat64@plt+0xd0>
   10e74:	str	r2, [r3]
   10e78:	bl	1843c <__lxstat64@plt+0x7618>
   10e7c:	cmp	r5, #1
   10e80:	mov	r0, #1
   10e84:	str	r6, [r4]
   10e88:	str	r5, [r4, #4]
   10e8c:	str	r0, [r4, #8]
   10e90:	pople	{r4, r5, r6, pc}
   10e94:	sub	r0, r5, #1
   10e98:	bl	11f34 <__lxstat64@plt+0x1110>
   10e9c:	ldmib	r4, {r3, r5}
   10ea0:	cmp	r5, r3
   10ea4:	bne	10eb4 <__lxstat64@plt+0x90>
   10ea8:	eor	r0, r0, #1
   10eac:	uxtb	r0, r0
   10eb0:	pop	{r4, r5, r6, pc}
   10eb4:	ldr	r1, [pc, #60]	; 10ef8 <__lxstat64@plt+0xd4>
   10eb8:	mov	r2, #5
   10ebc:	mov	r0, #0
   10ec0:	bl	10c5c <dcgettext@plt>
   10ec4:	ldr	r3, [r4]
   10ec8:	mov	r6, r0
   10ecc:	ldr	r0, [r3, r5, lsl #2]
   10ed0:	bl	16bec <__lxstat64@plt+0x5dc8>
   10ed4:	mov	r1, r0
   10ed8:	mov	r0, r6
   10edc:	bl	11154 <__lxstat64@plt+0x330>
   10ee0:	andeq	r8, r1, r8, lsl #13
   10ee4:	andeq	r9, r1, r8, lsl #7
   10ee8:	andeq	r9, r1, r0, ror #5
   10eec:	andeq	sl, r2, r0, ror #1
   10ef0:	andeq	sl, r2, ip, lsr r1
   10ef4:	ldrdeq	r2, [r1], -r4
   10ef8:	andeq	r9, r1, r0, lsr #7
   10efc:	mov	fp, #0
   10f00:	mov	lr, #0
   10f04:	pop	{r1}		; (ldr r1, [sp], #4)
   10f08:	mov	r2, sp
   10f0c:	push	{r2}		; (str r2, [sp, #-4]!)
   10f10:	push	{r0}		; (str r0, [sp, #-4]!)
   10f14:	ldr	ip, [pc, #16]	; 10f2c <__lxstat64@plt+0x108>
   10f18:	push	{ip}		; (str ip, [sp, #-4]!)
   10f1c:	ldr	r0, [pc, #12]	; 10f30 <__lxstat64@plt+0x10c>
   10f20:	ldr	r3, [pc, #12]	; 10f34 <__lxstat64@plt+0x110>
   10f24:	bl	10d04 <__libc_start_main@plt>
   10f28:	bl	10e18 <abort@plt>
   10f2c:	andeq	r8, r1, r8, lsr r4
   10f30:	andeq	r0, r1, r0, lsr lr
   10f34:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   10f38:	ldr	r3, [pc, #20]	; 10f54 <__lxstat64@plt+0x130>
   10f3c:	ldr	r2, [pc, #20]	; 10f58 <__lxstat64@plt+0x134>
   10f40:	add	r3, pc, r3
   10f44:	ldr	r2, [r3, r2]
   10f48:	cmp	r2, #0
   10f4c:	bxeq	lr
   10f50:	b	10d1c <__gmon_start__@plt>
   10f54:	strheq	r9, [r1], -r8
   10f58:	ldrdeq	r0, [r0], -r4
   10f5c:	ldr	r3, [pc, #28]	; 10f80 <__lxstat64@plt+0x15c>
   10f60:	ldr	r0, [pc, #28]	; 10f84 <__lxstat64@plt+0x160>
   10f64:	sub	r3, r3, r0
   10f68:	cmp	r3, #6
   10f6c:	bxls	lr
   10f70:	ldr	r3, [pc, #16]	; 10f88 <__lxstat64@plt+0x164>
   10f74:	cmp	r3, #0
   10f78:	bxeq	lr
   10f7c:	bx	r3
   10f80:	andeq	sl, r2, r7, lsr #2
   10f84:	andeq	sl, r2, r4, lsr #2
   10f88:	andeq	r0, r0, r0
   10f8c:	ldr	r1, [pc, #36]	; 10fb8 <__lxstat64@plt+0x194>
   10f90:	ldr	r0, [pc, #36]	; 10fbc <__lxstat64@plt+0x198>
   10f94:	sub	r1, r1, r0
   10f98:	asr	r1, r1, #2
   10f9c:	add	r1, r1, r1, lsr #31
   10fa0:	asrs	r1, r1, #1
   10fa4:	bxeq	lr
   10fa8:	ldr	r3, [pc, #16]	; 10fc0 <__lxstat64@plt+0x19c>
   10fac:	cmp	r3, #0
   10fb0:	bxeq	lr
   10fb4:	bx	r3
   10fb8:	andeq	sl, r2, r4, lsr #2
   10fbc:	andeq	sl, r2, r4, lsr #2
   10fc0:	andeq	r0, r0, r0
   10fc4:	push	{r4, lr}
   10fc8:	ldr	r4, [pc, #24]	; 10fe8 <__lxstat64@plt+0x1c4>
   10fcc:	ldrb	r3, [r4]
   10fd0:	cmp	r3, #0
   10fd4:	popne	{r4, pc}
   10fd8:	bl	10f5c <__lxstat64@plt+0x138>
   10fdc:	mov	r3, #1
   10fe0:	strb	r3, [r4]
   10fe4:	pop	{r4, pc}
   10fe8:	andeq	sl, r2, r8, lsr r1
   10fec:	ldr	r0, [pc, #40]	; 1101c <__lxstat64@plt+0x1f8>
   10ff0:	ldr	r3, [r0]
   10ff4:	cmp	r3, #0
   10ff8:	bne	11000 <__lxstat64@plt+0x1dc>
   10ffc:	b	10f8c <__lxstat64@plt+0x168>
   11000:	ldr	r3, [pc, #24]	; 11020 <__lxstat64@plt+0x1fc>
   11004:	cmp	r3, #0
   11008:	beq	10ffc <__lxstat64@plt+0x1d8>
   1100c:	push	{r4, lr}
   11010:	blx	r3
   11014:	pop	{r4, lr}
   11018:	b	10f8c <__lxstat64@plt+0x168>
   1101c:	andeq	r9, r2, r4, lsl pc
   11020:	andeq	r0, r0, r0
   11024:	push	{r4, lr}
   11028:	mov	r4, r0
   1102c:	ldr	r1, [pc, #240]	; 11124 <__lxstat64@plt+0x300>
   11030:	bl	10bfc <strcmp@plt>
   11034:	cmp	r0, #0
   11038:	beq	1111c <__lxstat64@plt+0x2f8>
   1103c:	ldr	r1, [pc, #228]	; 11128 <__lxstat64@plt+0x304>
   11040:	mov	r0, r4
   11044:	bl	10bfc <strcmp@plt>
   11048:	cmp	r0, #0
   1104c:	beq	1111c <__lxstat64@plt+0x2f8>
   11050:	ldr	r1, [pc, #212]	; 1112c <__lxstat64@plt+0x308>
   11054:	mov	r0, r4
   11058:	bl	10bfc <strcmp@plt>
   1105c:	cmp	r0, #0
   11060:	beq	1111c <__lxstat64@plt+0x2f8>
   11064:	ldr	r1, [pc, #196]	; 11130 <__lxstat64@plt+0x30c>
   11068:	mov	r0, r4
   1106c:	bl	10bfc <strcmp@plt>
   11070:	cmp	r0, #0
   11074:	beq	1111c <__lxstat64@plt+0x2f8>
   11078:	ldr	r1, [pc, #180]	; 11134 <__lxstat64@plt+0x310>
   1107c:	mov	r0, r4
   11080:	bl	10bfc <strcmp@plt>
   11084:	cmp	r0, #0
   11088:	beq	1111c <__lxstat64@plt+0x2f8>
   1108c:	ldr	r1, [pc, #164]	; 11138 <__lxstat64@plt+0x314>
   11090:	mov	r0, r4
   11094:	bl	10bfc <strcmp@plt>
   11098:	cmp	r0, #0
   1109c:	beq	1111c <__lxstat64@plt+0x2f8>
   110a0:	ldr	r1, [pc, #148]	; 1113c <__lxstat64@plt+0x318>
   110a4:	mov	r0, r4
   110a8:	bl	10bfc <strcmp@plt>
   110ac:	cmp	r0, #0
   110b0:	beq	1111c <__lxstat64@plt+0x2f8>
   110b4:	ldr	r1, [pc, #132]	; 11140 <__lxstat64@plt+0x31c>
   110b8:	mov	r0, r4
   110bc:	bl	10bfc <strcmp@plt>
   110c0:	cmp	r0, #0
   110c4:	beq	1111c <__lxstat64@plt+0x2f8>
   110c8:	ldr	r1, [pc, #116]	; 11144 <__lxstat64@plt+0x320>
   110cc:	mov	r0, r4
   110d0:	bl	10bfc <strcmp@plt>
   110d4:	cmp	r0, #0
   110d8:	beq	1111c <__lxstat64@plt+0x2f8>
   110dc:	ldr	r1, [pc, #100]	; 11148 <__lxstat64@plt+0x324>
   110e0:	mov	r0, r4
   110e4:	bl	10bfc <strcmp@plt>
   110e8:	cmp	r0, #0
   110ec:	beq	1111c <__lxstat64@plt+0x2f8>
   110f0:	ldr	r1, [pc, #84]	; 1114c <__lxstat64@plt+0x328>
   110f4:	mov	r0, r4
   110f8:	bl	10bfc <strcmp@plt>
   110fc:	cmp	r0, #0
   11100:	beq	1111c <__lxstat64@plt+0x2f8>
   11104:	mov	r0, r4
   11108:	ldr	r1, [pc, #64]	; 11150 <__lxstat64@plt+0x32c>
   1110c:	bl	10bfc <strcmp@plt>
   11110:	clz	r0, r0
   11114:	lsr	r0, r0, #5
   11118:	pop	{r4, pc}
   1111c:	mov	r0, #1
   11120:	pop	{r4, pc}
   11124:	muleq	r1, r8, r4
   11128:	muleq	r1, ip, r4
   1112c:	andeq	r8, r1, r0, lsr #9
   11130:	andeq	r8, r1, r4, lsr #9
   11134:	andeq	r8, r1, r8, lsr #9
   11138:	andeq	r8, r1, ip, lsr #9
   1113c:			; <UNDEFINED> instruction: 0x000184b0
   11140:			; <UNDEFINED> instruction: 0x000184b4
   11144:			; <UNDEFINED> instruction: 0x000184b8
   11148:			; <UNDEFINED> instruction: 0x000184bc
   1114c:	andeq	r8, r1, r0, asr #9
   11150:	andeq	r8, r1, r4, asr #9
   11154:	push	{r0, r1, r2, r3}
   11158:	mov	r1, #0
   1115c:	push	{lr}		; (str lr, [sp, #-4]!)
   11160:	sub	sp, sp, #12
   11164:	add	ip, sp, #20
   11168:	mov	r0, r1
   1116c:	mov	r3, ip
   11170:	ldr	r2, [sp, #16]
   11174:	str	ip, [sp, #4]
   11178:	bl	16fb8 <__lxstat64@plt+0x6194>
   1117c:	mov	r0, #2
   11180:	bl	10d34 <exit@plt>
   11184:	push	{r4, r5, r6, lr}
   11188:	mov	r4, r0
   1118c:	bl	10d28 <__ctype_b_loc@plt>
   11190:	mov	r3, r4
   11194:	ldr	ip, [r0]
   11198:	ldrb	r2, [r3]
   1119c:	mov	r0, r3
   111a0:	add	r3, r3, #1
   111a4:	lsl	r1, r2, #1
   111a8:	ldrh	r1, [ip, r1]
   111ac:	tst	r1, #1
   111b0:	bne	11198 <__lxstat64@plt+0x374>
   111b4:	cmp	r2, #43	; 0x2b
   111b8:	moveq	r0, r3
   111bc:	beq	111cc <__lxstat64@plt+0x3a8>
   111c0:	cmp	r2, #45	; 0x2d
   111c4:	movne	r3, r0
   111c8:	addeq	r3, r0, #1
   111cc:	ldrb	r1, [r3]
   111d0:	add	r2, r3, #1
   111d4:	sub	r1, r1, #48	; 0x30
   111d8:	cmp	r1, #9
   111dc:	bhi	1122c <__lxstat64@plt+0x408>
   111e0:	ldrb	r3, [r3, #1]
   111e4:	sub	r1, r3, #48	; 0x30
   111e8:	cmp	r1, #9
   111ec:	bhi	11214 <__lxstat64@plt+0x3f0>
   111f0:	ldrb	r3, [r2, #1]!
   111f4:	sub	r1, r3, #48	; 0x30
   111f8:	cmp	r1, #9
   111fc:	bls	111f0 <__lxstat64@plt+0x3cc>
   11200:	lsl	r1, r3, #1
   11204:	ldrh	r1, [ip, r1]
   11208:	tst	r1, #1
   1120c:	beq	11224 <__lxstat64@plt+0x400>
   11210:	ldrb	r3, [r2, #1]!
   11214:	lsl	r1, r3, #1
   11218:	ldrh	r1, [ip, r1]
   1121c:	tst	r1, #1
   11220:	bne	11210 <__lxstat64@plt+0x3ec>
   11224:	cmp	r3, #0
   11228:	popeq	{r4, r5, r6, pc}
   1122c:	ldr	r1, [pc, #32]	; 11254 <__lxstat64@plt+0x430>
   11230:	mov	r2, #5
   11234:	mov	r0, #0
   11238:	bl	10c5c <dcgettext@plt>
   1123c:	mov	r5, r0
   11240:	mov	r0, r4
   11244:	bl	16bec <__lxstat64@plt+0x5dc8>
   11248:	mov	r1, r0
   1124c:	mov	r0, r5
   11250:	bl	11154 <__lxstat64@plt+0x330>
   11254:	andeq	r8, r1, r8, asr #9
   11258:	push	{r4, lr}
   1125c:	mov	r2, #5
   11260:	ldr	r1, [pc, #40]	; 11290 <__lxstat64@plt+0x46c>
   11264:	mov	r0, #0
   11268:	bl	10c5c <dcgettext@plt>
   1126c:	ldr	r2, [pc, #32]	; 11294 <__lxstat64@plt+0x470>
   11270:	ldm	r2, {r2, r3}
   11274:	sub	r3, r3, #-1073741823	; 0xc0000001
   11278:	mov	r4, r0
   1127c:	ldr	r0, [r2, r3, lsl #2]
   11280:	bl	16bec <__lxstat64@plt+0x5dc8>
   11284:	mov	r1, r0
   11288:	mov	r0, r4
   1128c:	bl	11154 <__lxstat64@plt+0x330>
   11290:	ldrdeq	r8, [r1], -ip
   11294:	andeq	sl, r2, ip, lsr r1
   11298:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1129c:	subs	r8, r0, #0
   112a0:	ldr	r6, [pc, #1180]	; 11744 <__lxstat64@plt+0x920>
   112a4:	sub	sp, sp, #208	; 0xd0
   112a8:	ldr	r4, [r6, #8]
   112ac:	ldr	r3, [r6, #4]
   112b0:	addne	r4, r4, #1
   112b4:	add	r5, r4, #1
   112b8:	sub	r3, r3, #2
   112bc:	strne	r4, [r6, #8]
   112c0:	cmp	r5, r3
   112c4:	ldr	sl, [r6]
   112c8:	bge	112e4 <__lxstat64@plt+0x4c0>
   112cc:	add	r3, r5, #1
   112d0:	ldr	r1, [pc, #1136]	; 11748 <__lxstat64@plt+0x924>
   112d4:	ldr	r0, [sl, r3, lsl #2]
   112d8:	bl	10bfc <strcmp@plt>
   112dc:	cmp	r0, #0
   112e0:	beq	11344 <__lxstat64@plt+0x520>
   112e4:	mov	r7, #0
   112e8:	ldr	r0, [sl, r5, lsl #2]
   112ec:	lsl	r5, r5, #2
   112f0:	add	r9, sl, r5
   112f4:	ldrb	r3, [r0]
   112f8:	cmp	r3, #45	; 0x2d
   112fc:	beq	11354 <__lxstat64@plt+0x530>
   11300:	cmp	r3, #61	; 0x3d
   11304:	beq	11460 <__lxstat64@plt+0x63c>
   11308:	ldr	r1, [pc, #1084]	; 1174c <__lxstat64@plt+0x928>
   1130c:	bl	10bfc <strcmp@plt>
   11310:	cmp	r0, #0
   11314:	bne	11710 <__lxstat64@plt+0x8ec>
   11318:	add	r3, sl, r4, lsl #2
   1131c:	ldr	r0, [sl, r4, lsl #2]
   11320:	ldr	r1, [r3, #8]
   11324:	bl	10bfc <strcmp@plt>
   11328:	add	r4, r4, #3
   1132c:	str	r4, [r6, #8]
   11330:	adds	r7, r0, #0
   11334:	movne	r7, #1
   11338:	mov	r0, r7
   1133c:	add	sp, sp, #208	; 0xd0
   11340:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11344:	str	r5, [r6, #8]
   11348:	mov	r4, r5
   1134c:	mov	r7, #1
   11350:	b	112e8 <__lxstat64@plt+0x4c4>
   11354:	ldrb	r3, [r0, #1]
   11358:	cmp	r3, #103	; 0x67
   1135c:	cmpne	r3, #108	; 0x6c
   11360:	bne	11414 <__lxstat64@plt+0x5f0>
   11364:	ldrb	r2, [r0, #2]
   11368:	cmp	r2, #116	; 0x74
   1136c:	cmpne	r2, #101	; 0x65
   11370:	bne	11414 <__lxstat64@plt+0x5f0>
   11374:	ldrb	r1, [r0, #3]
   11378:	cmp	r1, #0
   1137c:	bne	11690 <__lxstat64@plt+0x86c>
   11380:	cmp	r8, #0
   11384:	ldr	r0, [r9, #-4]
   11388:	bne	116ac <__lxstat64@plt+0x888>
   1138c:	bl	11184 <__lxstat64@plt+0x360>
   11390:	mov	r4, r0
   11394:	ldr	r3, [r6]
   11398:	cmp	r7, #0
   1139c:	add	r3, r3, r5
   113a0:	beq	116dc <__lxstat64@plt+0x8b8>
   113a4:	ldr	r0, [r3, #8]
   113a8:	bl	10d40 <strlen@plt>
   113ac:	mov	r1, #0
   113b0:	add	r2, sp, #104	; 0x68
   113b4:	bl	12cb8 <__lxstat64@plt+0x1e94>
   113b8:	mov	r1, r0
   113bc:	mov	r0, r4
   113c0:	bl	16d6c <__lxstat64@plt+0x5f48>
   113c4:	ldr	r2, [r6]
   113c8:	ldr	r3, [r6, #8]
   113cc:	ldr	r2, [r2, r5]
   113d0:	add	r3, r3, #3
   113d4:	str	r3, [r6, #8]
   113d8:	ldrb	r3, [r2, #1]
   113dc:	ldrb	r5, [r2, #2]
   113e0:	cmp	r3, #108	; 0x6c
   113e4:	sub	r5, r5, #101	; 0x65
   113e8:	clz	r5, r5
   113ec:	lsr	r5, r5, #5
   113f0:	beq	116ec <__lxstat64@plt+0x8c8>
   113f4:	cmp	r3, #103	; 0x67
   113f8:	beq	116fc <__lxstat64@plt+0x8d8>
   113fc:	adds	r0, r0, #0
   11400:	movne	r0, #1
   11404:	sub	r7, r0, r5
   11408:	clz	r7, r7
   1140c:	lsr	r7, r7, #5
   11410:	b	11338 <__lxstat64@plt+0x514>
   11414:	cmp	r3, #101	; 0x65
   11418:	beq	114a4 <__lxstat64@plt+0x680>
   1141c:	cmp	r3, #110	; 0x6e
   11420:	beq	115d8 <__lxstat64@plt+0x7b4>
   11424:	cmp	r3, #111	; 0x6f
   11428:	beq	11534 <__lxstat64@plt+0x710>
   1142c:	cmp	r3, #101	; 0x65
   11430:	ldrbeq	r3, [r0, #2]
   11434:	beq	114b0 <__lxstat64@plt+0x68c>
   11438:	ldr	r1, [pc, #784]	; 11750 <__lxstat64@plt+0x92c>
   1143c:	mov	r2, #5
   11440:	mov	r0, #0
   11444:	bl	10c5c <dcgettext@plt>
   11448:	mov	r4, r0
   1144c:	ldr	r0, [r9]
   11450:	bl	16bec <__lxstat64@plt+0x5dc8>
   11454:	mov	r1, r0
   11458:	mov	r0, r4
   1145c:	bl	11154 <__lxstat64@plt+0x330>
   11460:	ldrb	r3, [r0, #1]
   11464:	cmp	r3, #0
   11468:	beq	11480 <__lxstat64@plt+0x65c>
   1146c:	cmp	r3, #61	; 0x3d
   11470:	bne	11308 <__lxstat64@plt+0x4e4>
   11474:	ldrb	r3, [r0, #2]
   11478:	cmp	r3, #0
   1147c:	bne	11308 <__lxstat64@plt+0x4e4>
   11480:	add	r3, sl, r4, lsl #2
   11484:	ldr	r0, [sl, r4, lsl #2]
   11488:	ldr	r1, [r3, #8]
   1148c:	bl	10bfc <strcmp@plt>
   11490:	add	r4, r4, #3
   11494:	str	r4, [r6, #8]
   11498:	clz	r7, r0
   1149c:	lsr	r7, r7, #5
   114a0:	b	11338 <__lxstat64@plt+0x514>
   114a4:	ldrb	r3, [r0, #2]
   114a8:	cmp	r3, #113	; 0x71
   114ac:	beq	116c4 <__lxstat64@plt+0x8a0>
   114b0:	cmp	r3, #102	; 0x66
   114b4:	bne	11438 <__lxstat64@plt+0x614>
   114b8:	ldrb	r0, [r0, #3]
   114bc:	cmp	r0, #0
   114c0:	bne	11438 <__lxstat64@plt+0x614>
   114c4:	add	r4, r4, #3
   114c8:	orrs	r7, r7, r8
   114cc:	str	r4, [r6, #8]
   114d0:	bne	11714 <__lxstat64@plt+0x8f0>
   114d4:	mov	r2, sp
   114d8:	ldr	r1, [r9, #-4]
   114dc:	mov	r0, #3
   114e0:	bl	10df4 <__xstat64@plt>
   114e4:	cmp	r0, #0
   114e8:	bne	11338 <__lxstat64@plt+0x514>
   114ec:	ldr	r1, [r9, #4]
   114f0:	add	r2, sp, #104	; 0x68
   114f4:	mov	r0, #3
   114f8:	bl	10df4 <__xstat64@plt>
   114fc:	cmp	r0, #0
   11500:	bne	11338 <__lxstat64@plt+0x514>
   11504:	ldrd	r0, [sp]
   11508:	ldrd	r2, [sp, #104]	; 0x68
   1150c:	cmp	r1, r3
   11510:	cmpeq	r0, r2
   11514:	bne	11338 <__lxstat64@plt+0x514>
   11518:	ldrd	r0, [sp, #96]	; 0x60
   1151c:	ldrd	r2, [sp, #200]	; 0xc8
   11520:	cmp	r1, r3
   11524:	cmpeq	r0, r2
   11528:	moveq	r7, #1
   1152c:	movne	r7, #0
   11530:	b	11338 <__lxstat64@plt+0x514>
   11534:	ldrb	r3, [r0, #2]
   11538:	cmp	r3, #116	; 0x74
   1153c:	bne	11438 <__lxstat64@plt+0x614>
   11540:	ldrb	r0, [r0, #3]
   11544:	cmp	r0, #0
   11548:	bne	11438 <__lxstat64@plt+0x614>
   1154c:	add	r4, r4, #3
   11550:	orrs	r7, r7, r8
   11554:	str	r4, [r6, #8]
   11558:	bne	11734 <__lxstat64@plt+0x910>
   1155c:	add	r2, sp, #104	; 0x68
   11560:	ldr	r1, [r9, #-4]
   11564:	mov	r0, #3
   11568:	bl	10df4 <__xstat64@plt>
   1156c:	add	r2, sp, #104	; 0x68
   11570:	ldr	r1, [r9, #4]
   11574:	cmp	r0, #0
   11578:	mov	r0, #3
   1157c:	bne	1169c <__lxstat64@plt+0x878>
   11580:	ldr	r6, [sp, #184]	; 0xb8
   11584:	ldr	r4, [sp, #188]	; 0xbc
   11588:	bl	10df4 <__xstat64@plt>
   1158c:	cmp	r0, #0
   11590:	bne	11338 <__lxstat64@plt+0x514>
   11594:	ldr	r5, [sp, #184]	; 0xb8
   11598:	ldr	r2, [sp, #188]	; 0xbc
   1159c:	cmp	r6, r5
   115a0:	movge	r3, #0
   115a4:	movlt	r3, #1
   115a8:	cmp	r6, r5
   115ac:	rsble	r3, r3, #0
   115b0:	rsbgt	r3, r3, #1
   115b4:	cmp	r4, r2
   115b8:	movge	r5, #0
   115bc:	movlt	r5, #1
   115c0:	cmp	r4, r2
   115c4:	rsble	r5, r5, #0
   115c8:	rsbgt	r5, r5, #1
   115cc:	add	r5, r5, r3, lsl #1
   115d0:	lsr	r7, r5, #31
   115d4:	b	11338 <__lxstat64@plt+0x514>
   115d8:	ldrb	r2, [r0, #2]
   115dc:	cmp	r2, #101	; 0x65
   115e0:	beq	116c4 <__lxstat64@plt+0x8a0>
   115e4:	cmp	r2, #116	; 0x74
   115e8:	bne	11438 <__lxstat64@plt+0x614>
   115ec:	ldrb	r0, [r0, #3]
   115f0:	cmp	r0, #0
   115f4:	bne	11438 <__lxstat64@plt+0x614>
   115f8:	add	r4, r4, #3
   115fc:	orrs	r7, r7, r8
   11600:	str	r4, [r6, #8]
   11604:	bne	11724 <__lxstat64@plt+0x900>
   11608:	add	r2, sp, #104	; 0x68
   1160c:	ldr	r1, [r9, #-4]
   11610:	mov	r0, #3
   11614:	bl	10df4 <__xstat64@plt>
   11618:	add	r2, sp, #104	; 0x68
   1161c:	ldr	r1, [r9, #4]
   11620:	cmp	r0, #0
   11624:	mov	r0, #3
   11628:	bne	116d4 <__lxstat64@plt+0x8b0>
   1162c:	ldr	r5, [sp, #184]	; 0xb8
   11630:	ldr	r4, [sp, #188]	; 0xbc
   11634:	bl	10df4 <__xstat64@plt>
   11638:	cmp	r0, #0
   1163c:	movne	r7, #1
   11640:	bne	11338 <__lxstat64@plt+0x514>
   11644:	ldr	r1, [sp, #184]	; 0xb8
   11648:	ldr	r2, [sp, #188]	; 0xbc
   1164c:	cmp	r5, r1
   11650:	movge	r3, #0
   11654:	movlt	r3, #1
   11658:	cmp	r5, r1
   1165c:	rsble	r3, r3, #0
   11660:	rsbgt	r3, r3, #1
   11664:	cmp	r4, r2
   11668:	movge	r5, #0
   1166c:	movlt	r5, #1
   11670:	cmp	r4, r2
   11674:	rsble	r5, r5, #0
   11678:	rsbgt	r5, r5, #1
   1167c:	add	r5, r5, r3, lsl #1
   11680:	cmp	r5, #0
   11684:	movle	r7, #0
   11688:	movgt	r7, #1
   1168c:	b	11338 <__lxstat64@plt+0x514>
   11690:	cmp	r3, #110	; 0x6e
   11694:	bne	11424 <__lxstat64@plt+0x600>
   11698:	b	115e4 <__lxstat64@plt+0x7c0>
   1169c:	bl	10df4 <__xstat64@plt>
   116a0:	cmp	r0, #0
   116a4:	moveq	r7, #1
   116a8:	b	11338 <__lxstat64@plt+0x514>
   116ac:	bl	10d40 <strlen@plt>
   116b0:	mov	r2, sp
   116b4:	mov	r1, #0
   116b8:	bl	12cb8 <__lxstat64@plt+0x1e94>
   116bc:	mov	r4, r0
   116c0:	b	11394 <__lxstat64@plt+0x570>
   116c4:	ldrb	r3, [r0, #3]
   116c8:	cmp	r3, #0
   116cc:	beq	11380 <__lxstat64@plt+0x55c>
   116d0:	b	11438 <__lxstat64@plt+0x614>
   116d4:	bl	10df4 <__xstat64@plt>
   116d8:	b	11338 <__lxstat64@plt+0x514>
   116dc:	ldr	r0, [r3, #4]
   116e0:	bl	11184 <__lxstat64@plt+0x360>
   116e4:	mov	r1, r0
   116e8:	b	113bc <__lxstat64@plt+0x598>
   116ec:	cmp	r0, r5
   116f0:	movge	r7, #0
   116f4:	movlt	r7, #1
   116f8:	b	11338 <__lxstat64@plt+0x514>
   116fc:	rsb	r5, r5, #0
   11700:	cmp	r0, r5
   11704:	movle	r7, #0
   11708:	movgt	r7, #1
   1170c:	b	11338 <__lxstat64@plt+0x514>
   11710:	bl	10e18 <abort@plt>
   11714:	mov	r2, #5
   11718:	ldr	r1, [pc, #52]	; 11754 <__lxstat64@plt+0x930>
   1171c:	bl	10c5c <dcgettext@plt>
   11720:	bl	11154 <__lxstat64@plt+0x330>
   11724:	mov	r2, #5
   11728:	ldr	r1, [pc, #40]	; 11758 <__lxstat64@plt+0x934>
   1172c:	bl	10c5c <dcgettext@plt>
   11730:	bl	11154 <__lxstat64@plt+0x330>
   11734:	mov	r2, #5
   11738:	ldr	r1, [pc, #28]	; 1175c <__lxstat64@plt+0x938>
   1173c:	bl	10c5c <dcgettext@plt>
   11740:	bl	11154 <__lxstat64@plt+0x330>
   11744:	andeq	sl, r2, ip, lsr r1
   11748:	andeq	r8, r1, r4, lsr #10
   1174c:	muleq	r1, ip, r4
   11750:	andeq	r8, r1, r0, asr #10
   11754:	andeq	r8, r1, r0, lsl r5
   11758:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1175c:	andeq	r8, r1, r8, lsr #10
   11760:	ldr	r3, [pc, #1988]	; 11f2c <__lxstat64@plt+0x1108>
   11764:	push	{r4, r5, r6, lr}
   11768:	sub	sp, sp, #104	; 0x68
   1176c:	ldr	r5, [r3]
   11770:	ldr	r4, [r3, #8]
   11774:	ldr	r2, [r5, r4, lsl #2]
   11778:	ldrb	r2, [r2, #1]
   1177c:	sub	r2, r2, #71	; 0x47
   11780:	cmp	r2, #51	; 0x33
   11784:	ldrls	pc, [pc, r2, lsl #2]
   11788:	b	11eb4 <__lxstat64@plt+0x1090>
   1178c:	andeq	r1, r1, r0, asr lr
   11790:			; <UNDEFINED> instruction: 0x00011eb4
   11794:			; <UNDEFINED> instruction: 0x00011eb4
   11798:			; <UNDEFINED> instruction: 0x00011eb4
   1179c:			; <UNDEFINED> instruction: 0x00011eb4
   117a0:	andeq	r1, r1, r0, lsl #28
   117a4:			; <UNDEFINED> instruction: 0x00011eb4
   117a8:	andeq	r1, r1, r4, ror sp
   117ac:	andeq	r1, r1, ip, lsr #26
   117b0:			; <UNDEFINED> instruction: 0x00011eb4
   117b4:			; <UNDEFINED> instruction: 0x00011eb4
   117b8:			; <UNDEFINED> instruction: 0x00011eb4
   117bc:	ldrdeq	r1, [r1], -ip
   117c0:			; <UNDEFINED> instruction: 0x00011eb4
   117c4:			; <UNDEFINED> instruction: 0x00011eb4
   117c8:			; <UNDEFINED> instruction: 0x00011eb4
   117cc:			; <UNDEFINED> instruction: 0x00011eb4
   117d0:			; <UNDEFINED> instruction: 0x00011eb4
   117d4:			; <UNDEFINED> instruction: 0x00011eb4
   117d8:			; <UNDEFINED> instruction: 0x00011eb4
   117dc:			; <UNDEFINED> instruction: 0x00011eb4
   117e0:			; <UNDEFINED> instruction: 0x00011eb4
   117e4:			; <UNDEFINED> instruction: 0x00011eb4
   117e8:			; <UNDEFINED> instruction: 0x00011eb4
   117ec:			; <UNDEFINED> instruction: 0x00011eb4
   117f0:			; <UNDEFINED> instruction: 0x00011eb4
   117f4:			; <UNDEFINED> instruction: 0x00011eb4
   117f8:	andeq	r1, r1, ip, lsl #25
   117fc:	andeq	r1, r1, ip, lsr ip
   11800:	andeq	r1, r1, ip, ror #23
   11804:			; <UNDEFINED> instruction: 0x00011bb0
   11808:	andeq	r1, r1, r0, ror #22
   1180c:	andeq	r1, r1, r8, lsl fp
   11810:	andeq	r1, r1, r0, lsl #28
   11814:			; <UNDEFINED> instruction: 0x00011eb4
   11818:			; <UNDEFINED> instruction: 0x00011eb4
   1181c:	ldrdeq	r1, [r1], -r0
   11820:			; <UNDEFINED> instruction: 0x00011eb4
   11824:			; <UNDEFINED> instruction: 0x00011eb4
   11828:	muleq	r1, ip, sl
   1182c:			; <UNDEFINED> instruction: 0x00011eb4
   11830:	andeq	r1, r1, ip, asr #20
   11834:			; <UNDEFINED> instruction: 0x00011eb4
   11838:	andeq	r1, r1, r4, lsl sl
   1183c:	andeq	r1, r1, r4, asr #19
   11840:	andeq	r1, r1, r8, lsl r9
   11844:	ldrdeq	r1, [r1], -r0
   11848:			; <UNDEFINED> instruction: 0x00011eb4
   1184c:	andeq	r1, r1, ip, lsl #19
   11850:	muleq	r1, r8, r8
   11854:			; <UNDEFINED> instruction: 0x00011eb4
   11858:	andeq	r1, r1, ip, asr r8
   1185c:	ldr	r1, [r3, #4]
   11860:	add	r2, r4, #1
   11864:	cmp	r2, r1
   11868:	str	r2, [r3, #8]
   1186c:	bge	11f28 <__lxstat64@plt+0x1104>
   11870:	add	r2, r4, #1073741825	; 0x40000001
   11874:	add	r4, r4, #2
   11878:	ldr	r2, [r5, r2, lsl #2]
   1187c:	str	r4, [r3, #8]
   11880:	ldrb	r3, [r2]
   11884:	clz	r3, r3
   11888:	lsr	r3, r3, #5
   1188c:	mov	r0, r3
   11890:	add	sp, sp, #104	; 0x68
   11894:	pop	{r4, r5, r6, pc}
   11898:	ldr	r1, [r3, #4]
   1189c:	add	r2, r4, #1
   118a0:	cmp	r2, r1
   118a4:	str	r2, [r3, #8]
   118a8:	bge	11f28 <__lxstat64@plt+0x1104>
   118ac:	add	r2, r4, #1073741825	; 0x40000001
   118b0:	mov	r1, #1
   118b4:	add	r4, r4, #2
   118b8:	ldr	r0, [r5, r2, lsl #2]
   118bc:	str	r4, [r3, #8]
   118c0:	bl	10ddc <euidaccess@plt>
   118c4:	clz	r3, r0
   118c8:	lsr	r3, r3, #5
   118cc:	b	1188c <__lxstat64@plt+0xa68>
   118d0:	ldr	r1, [r3, #4]
   118d4:	add	r2, r4, #1
   118d8:	cmp	r2, r1
   118dc:	str	r2, [r3, #8]
   118e0:	bge	11f28 <__lxstat64@plt+0x1104>
   118e4:	add	r2, r4, #1073741825	; 0x40000001
   118e8:	mov	r0, #3
   118ec:	ldr	r1, [r5, r2, lsl #2]
   118f0:	add	r4, r4, #2
   118f4:	mov	r2, sp
   118f8:	str	r4, [r3, #8]
   118fc:	bl	10df4 <__xstat64@plt>
   11900:	cmp	r0, #0
   11904:	bne	11d64 <__lxstat64@plt+0xf40>
   11908:	ldr	r3, [sp, #16]
   1190c:	lsr	r3, r3, #11
   11910:	and	r3, r3, #1
   11914:	b	1188c <__lxstat64@plt+0xa68>
   11918:	ldr	r1, [r3, #4]
   1191c:	add	r2, r4, #1
   11920:	cmp	r2, r1
   11924:	str	r2, [r3, #8]
   11928:	bge	11f28 <__lxstat64@plt+0x1104>
   1192c:	add	r2, r4, #1073741825	; 0x40000001
   11930:	add	r4, r4, #2
   11934:	ldr	r0, [r5, r2, lsl #2]
   11938:	str	r4, [r3, #8]
   1193c:	bl	11184 <__lxstat64@plt+0x360>
   11940:	mov	r5, r0
   11944:	bl	10d4c <__errno_location@plt>
   11948:	mov	r1, #0
   1194c:	mov	r2, #10
   11950:	mov	r4, r0
   11954:	mov	r0, r5
   11958:	str	r1, [r4]
   1195c:	bl	10c08 <strtol@plt>
   11960:	ldr	r3, [r4]
   11964:	subs	r3, r3, #34	; 0x22
   11968:	movne	r3, #1
   1196c:	cmp	r0, #0
   11970:	movlt	r3, #0
   11974:	cmp	r3, #0
   11978:	beq	1188c <__lxstat64@plt+0xa68>
   1197c:	bl	10e00 <isatty@plt>
   11980:	adds	r3, r0, #0
   11984:	movne	r3, #1
   11988:	b	1188c <__lxstat64@plt+0xa68>
   1198c:	ldr	r1, [r3, #4]
   11990:	add	r2, r4, #1
   11994:	cmp	r2, r1
   11998:	str	r2, [r3, #8]
   1199c:	bge	11f28 <__lxstat64@plt+0x1104>
   119a0:	add	r2, r4, #1073741825	; 0x40000001
   119a4:	mov	r1, #2
   119a8:	add	r4, r4, #2
   119ac:	ldr	r0, [r5, r2, lsl #2]
   119b0:	str	r4, [r3, #8]
   119b4:	bl	10ddc <euidaccess@plt>
   119b8:	clz	r3, r0
   119bc:	lsr	r3, r3, #5
   119c0:	b	1188c <__lxstat64@plt+0xa68>
   119c4:	ldr	r1, [r3, #4]
   119c8:	add	r2, r4, #1
   119cc:	cmp	r2, r1
   119d0:	str	r2, [r3, #8]
   119d4:	bge	11f28 <__lxstat64@plt+0x1104>
   119d8:	add	r2, r4, #1073741825	; 0x40000001
   119dc:	mov	r0, #3
   119e0:	ldr	r1, [r5, r2, lsl #2]
   119e4:	add	r4, r4, #2
   119e8:	mov	r2, sp
   119ec:	str	r4, [r3, #8]
   119f0:	bl	10df4 <__xstat64@plt>
   119f4:	cmp	r0, #0
   119f8:	bne	11d64 <__lxstat64@plt+0xf40>
   119fc:	ldrd	r2, [sp, #48]	; 0x30
   11a00:	cmp	r2, #1
   11a04:	sbcs	r3, r3, #0
   11a08:	movge	r3, #1
   11a0c:	movlt	r3, #0
   11a10:	b	1188c <__lxstat64@plt+0xa68>
   11a14:	ldr	r1, [r3, #4]
   11a18:	add	r2, r4, #1
   11a1c:	cmp	r2, r1
   11a20:	str	r2, [r3, #8]
   11a24:	bge	11f28 <__lxstat64@plt+0x1104>
   11a28:	add	r2, r4, #1073741825	; 0x40000001
   11a2c:	mov	r1, #4
   11a30:	add	r4, r4, #2
   11a34:	ldr	r0, [r5, r2, lsl #2]
   11a38:	str	r4, [r3, #8]
   11a3c:	bl	10ddc <euidaccess@plt>
   11a40:	clz	r3, r0
   11a44:	lsr	r3, r3, #5
   11a48:	b	1188c <__lxstat64@plt+0xa68>
   11a4c:	ldr	r1, [r3, #4]
   11a50:	add	r2, r4, #1
   11a54:	cmp	r2, r1
   11a58:	str	r2, [r3, #8]
   11a5c:	bge	11f28 <__lxstat64@plt+0x1104>
   11a60:	add	r2, r4, #1073741825	; 0x40000001
   11a64:	mov	r0, #3
   11a68:	ldr	r1, [r5, r2, lsl #2]
   11a6c:	add	r4, r4, #2
   11a70:	mov	r2, sp
   11a74:	str	r4, [r3, #8]
   11a78:	bl	10df4 <__xstat64@plt>
   11a7c:	cmp	r0, #0
   11a80:	bne	11d64 <__lxstat64@plt+0xf40>
   11a84:	ldr	r3, [sp, #16]
   11a88:	and	r3, r3, #61440	; 0xf000
   11a8c:	sub	r3, r3, #4096	; 0x1000
   11a90:	clz	r3, r3
   11a94:	lsr	r3, r3, #5
   11a98:	b	1188c <__lxstat64@plt+0xa68>
   11a9c:	ldr	r1, [r3, #4]
   11aa0:	add	r2, r4, #1
   11aa4:	cmp	r2, r1
   11aa8:	str	r2, [r3, #8]
   11aac:	bge	11f28 <__lxstat64@plt+0x1104>
   11ab0:	add	r2, r4, #1073741825	; 0x40000001
   11ab4:	add	r4, r4, #2
   11ab8:	ldr	r2, [r5, r2, lsl #2]
   11abc:	str	r4, [r3, #8]
   11ac0:	ldrb	r3, [r2]
   11ac4:	adds	r3, r3, #0
   11ac8:	movne	r3, #1
   11acc:	b	1188c <__lxstat64@plt+0xa68>
   11ad0:	ldr	r1, [r3, #4]
   11ad4:	add	r2, r4, #1
   11ad8:	cmp	r2, r1
   11adc:	str	r2, [r3, #8]
   11ae0:	bge	11f28 <__lxstat64@plt+0x1104>
   11ae4:	add	r2, r4, #1073741825	; 0x40000001
   11ae8:	mov	r0, #3
   11aec:	ldr	r1, [r5, r2, lsl #2]
   11af0:	add	r4, r4, #2
   11af4:	mov	r2, sp
   11af8:	str	r4, [r3, #8]
   11afc:	bl	10df4 <__xstat64@plt>
   11b00:	cmp	r0, #0
   11b04:	bne	11d64 <__lxstat64@plt+0xf40>
   11b08:	ldr	r3, [sp, #16]
   11b0c:	lsr	r3, r3, #9
   11b10:	and	r3, r3, #1
   11b14:	b	1188c <__lxstat64@plt+0xa68>
   11b18:	ldr	r1, [r3, #4]
   11b1c:	add	r2, r4, #1
   11b20:	cmp	r2, r1
   11b24:	str	r2, [r3, #8]
   11b28:	bge	11f28 <__lxstat64@plt+0x1104>
   11b2c:	add	r2, r4, #1073741825	; 0x40000001
   11b30:	mov	r0, #3
   11b34:	ldr	r1, [r5, r2, lsl #2]
   11b38:	add	r4, r4, #2
   11b3c:	mov	r2, sp
   11b40:	str	r4, [r3, #8]
   11b44:	bl	10df4 <__xstat64@plt>
   11b48:	cmp	r0, #0
   11b4c:	bne	11d64 <__lxstat64@plt+0xf40>
   11b50:	ldr	r3, [sp, #16]
   11b54:	lsr	r3, r3, #10
   11b58:	and	r3, r3, #1
   11b5c:	b	1188c <__lxstat64@plt+0xa68>
   11b60:	ldr	r1, [r3, #4]
   11b64:	add	r2, r4, #1
   11b68:	cmp	r2, r1
   11b6c:	str	r2, [r3, #8]
   11b70:	bge	11f28 <__lxstat64@plt+0x1104>
   11b74:	add	r2, r4, #1073741825	; 0x40000001
   11b78:	mov	r0, #3
   11b7c:	ldr	r1, [r5, r2, lsl #2]
   11b80:	add	r4, r4, #2
   11b84:	mov	r2, sp
   11b88:	str	r4, [r3, #8]
   11b8c:	bl	10df4 <__xstat64@plt>
   11b90:	cmp	r0, #0
   11b94:	bne	11d64 <__lxstat64@plt+0xf40>
   11b98:	ldr	r3, [sp, #16]
   11b9c:	and	r3, r3, #61440	; 0xf000
   11ba0:	sub	r3, r3, #32768	; 0x8000
   11ba4:	clz	r3, r3
   11ba8:	lsr	r3, r3, #5
   11bac:	b	1188c <__lxstat64@plt+0xa68>
   11bb0:	ldr	r1, [r3, #4]
   11bb4:	add	r2, r4, #1
   11bb8:	cmp	r2, r1
   11bbc:	str	r2, [r3, #8]
   11bc0:	bge	11f28 <__lxstat64@plt+0x1104>
   11bc4:	add	r2, r4, #1073741825	; 0x40000001
   11bc8:	mov	r0, #3
   11bcc:	ldr	r1, [r5, r2, lsl #2]
   11bd0:	add	r4, r4, #2
   11bd4:	mov	r2, sp
   11bd8:	str	r4, [r3, #8]
   11bdc:	bl	10df4 <__xstat64@plt>
   11be0:	clz	r3, r0
   11be4:	lsr	r3, r3, #5
   11be8:	b	1188c <__lxstat64@plt+0xa68>
   11bec:	ldr	r1, [r3, #4]
   11bf0:	add	r2, r4, #1
   11bf4:	cmp	r2, r1
   11bf8:	str	r2, [r3, #8]
   11bfc:	bge	11f28 <__lxstat64@plt+0x1104>
   11c00:	add	r2, r4, #1073741825	; 0x40000001
   11c04:	mov	r0, #3
   11c08:	ldr	r1, [r5, r2, lsl #2]
   11c0c:	add	r4, r4, #2
   11c10:	mov	r2, sp
   11c14:	str	r4, [r3, #8]
   11c18:	bl	10df4 <__xstat64@plt>
   11c1c:	cmp	r0, #0
   11c20:	bne	11d64 <__lxstat64@plt+0xf40>
   11c24:	ldr	r3, [sp, #16]
   11c28:	and	r3, r3, #61440	; 0xf000
   11c2c:	sub	r3, r3, #16384	; 0x4000
   11c30:	clz	r3, r3
   11c34:	lsr	r3, r3, #5
   11c38:	b	1188c <__lxstat64@plt+0xa68>
   11c3c:	ldr	r1, [r3, #4]
   11c40:	add	r2, r4, #1
   11c44:	cmp	r2, r1
   11c48:	str	r2, [r3, #8]
   11c4c:	bge	11f28 <__lxstat64@plt+0x1104>
   11c50:	add	r2, r4, #1073741825	; 0x40000001
   11c54:	mov	r0, #3
   11c58:	ldr	r1, [r5, r2, lsl #2]
   11c5c:	add	r4, r4, #2
   11c60:	mov	r2, sp
   11c64:	str	r4, [r3, #8]
   11c68:	bl	10df4 <__xstat64@plt>
   11c6c:	cmp	r0, #0
   11c70:	bne	11d64 <__lxstat64@plt+0xf40>
   11c74:	ldr	r3, [sp, #16]
   11c78:	and	r3, r3, #61440	; 0xf000
   11c7c:	sub	r3, r3, #8192	; 0x2000
   11c80:	clz	r3, r3
   11c84:	lsr	r3, r3, #5
   11c88:	b	1188c <__lxstat64@plt+0xa68>
   11c8c:	ldr	r1, [r3, #4]
   11c90:	add	r2, r4, #1
   11c94:	cmp	r2, r1
   11c98:	str	r2, [r3, #8]
   11c9c:	bge	11f28 <__lxstat64@plt+0x1104>
   11ca0:	add	r2, r4, #1073741825	; 0x40000001
   11ca4:	mov	r0, #3
   11ca8:	ldr	r1, [r5, r2, lsl #2]
   11cac:	add	r4, r4, #2
   11cb0:	mov	r2, sp
   11cb4:	str	r4, [r3, #8]
   11cb8:	bl	10df4 <__xstat64@plt>
   11cbc:	cmp	r0, #0
   11cc0:	bne	11d64 <__lxstat64@plt+0xf40>
   11cc4:	ldr	r3, [sp, #16]
   11cc8:	and	r3, r3, #61440	; 0xf000
   11ccc:	sub	r3, r3, #24576	; 0x6000
   11cd0:	clz	r3, r3
   11cd4:	lsr	r3, r3, #5
   11cd8:	b	1188c <__lxstat64@plt+0xa68>
   11cdc:	ldr	r1, [r3, #4]
   11ce0:	add	r2, r4, #1
   11ce4:	cmp	r2, r1
   11ce8:	str	r2, [r3, #8]
   11cec:	bge	11f28 <__lxstat64@plt+0x1104>
   11cf0:	add	r2, r4, #1073741825	; 0x40000001
   11cf4:	mov	r0, #3
   11cf8:	ldr	r1, [r5, r2, lsl #2]
   11cfc:	add	r4, r4, #2
   11d00:	mov	r2, sp
   11d04:	str	r4, [r3, #8]
   11d08:	bl	10df4 <__xstat64@plt>
   11d0c:	cmp	r0, #0
   11d10:	bne	11d64 <__lxstat64@plt+0xf40>
   11d14:	ldr	r3, [sp, #16]
   11d18:	and	r3, r3, #61440	; 0xf000
   11d1c:	sub	r3, r3, #49152	; 0xc000
   11d20:	clz	r3, r3
   11d24:	lsr	r3, r3, #5
   11d28:	b	1188c <__lxstat64@plt+0xa68>
   11d2c:	ldr	r1, [r3, #4]
   11d30:	add	r2, r4, #1
   11d34:	cmp	r2, r1
   11d38:	str	r2, [r3, #8]
   11d3c:	bge	11f28 <__lxstat64@plt+0x1104>
   11d40:	add	r2, r4, #1073741825	; 0x40000001
   11d44:	mov	r0, #3
   11d48:	add	r4, r4, #2
   11d4c:	ldr	r1, [r5, r2, lsl #2]
   11d50:	mov	r2, sp
   11d54:	str	r4, [r3, #8]
   11d58:	bl	10df4 <__xstat64@plt>
   11d5c:	subs	r4, r0, #0
   11d60:	beq	11edc <__lxstat64@plt+0x10b8>
   11d64:	mov	r3, #0
   11d68:	mov	r0, r3
   11d6c:	add	sp, sp, #104	; 0x68
   11d70:	pop	{r4, r5, r6, pc}
   11d74:	ldr	r1, [r3, #4]
   11d78:	add	r2, r4, #1
   11d7c:	cmp	r2, r1
   11d80:	str	r2, [r3, #8]
   11d84:	bge	11f28 <__lxstat64@plt+0x1104>
   11d88:	add	r2, r4, #1073741825	; 0x40000001
   11d8c:	mov	r0, #3
   11d90:	ldr	r1, [r5, r2, lsl #2]
   11d94:	add	r4, r4, #2
   11d98:	mov	r2, sp
   11d9c:	str	r4, [r3, #8]
   11da0:	bl	10df4 <__xstat64@plt>
   11da4:	cmp	r0, #0
   11da8:	bne	11d64 <__lxstat64@plt+0xf40>
   11dac:	ldr	r3, [sp, #80]	; 0x50
   11db0:	ldr	ip, [sp, #72]	; 0x48
   11db4:	ldr	r0, [sp, #76]	; 0x4c
   11db8:	cmp	ip, r3
   11dbc:	ldr	r1, [sp, #84]	; 0x54
   11dc0:	movle	r2, #0
   11dc4:	movgt	r2, #1
   11dc8:	cmp	ip, r3
   11dcc:	rsbge	r2, r2, #0
   11dd0:	rsblt	r2, r2, #1
   11dd4:	cmp	r0, r1
   11dd8:	movle	r3, #0
   11ddc:	movgt	r3, #1
   11de0:	cmp	r0, r1
   11de4:	rsbge	r3, r3, #0
   11de8:	rsblt	r3, r3, #1
   11dec:	add	r3, r3, r2, lsl #1
   11df0:	cmp	r3, #0
   11df4:	movle	r3, #0
   11df8:	movgt	r3, #1
   11dfc:	b	1188c <__lxstat64@plt+0xa68>
   11e00:	ldr	r1, [r3, #4]
   11e04:	add	r2, r4, #1
   11e08:	cmp	r2, r1
   11e0c:	str	r2, [r3, #8]
   11e10:	bge	11f28 <__lxstat64@plt+0x1104>
   11e14:	add	r2, r4, #1073741825	; 0x40000001
   11e18:	mov	r0, #3
   11e1c:	ldr	r1, [r5, r2, lsl #2]
   11e20:	add	r4, r4, #2
   11e24:	mov	r2, sp
   11e28:	str	r4, [r3, #8]
   11e2c:	bl	10e24 <__lxstat64@plt>
   11e30:	cmp	r0, #0
   11e34:	bne	11d64 <__lxstat64@plt+0xf40>
   11e38:	ldr	r3, [sp, #16]
   11e3c:	and	r3, r3, #61440	; 0xf000
   11e40:	sub	r3, r3, #40960	; 0xa000
   11e44:	clz	r3, r3
   11e48:	lsr	r3, r3, #5
   11e4c:	b	1188c <__lxstat64@plt+0xa68>
   11e50:	ldr	r1, [r3, #4]
   11e54:	add	r2, r4, #1
   11e58:	cmp	r2, r1
   11e5c:	str	r2, [r3, #8]
   11e60:	bge	11f28 <__lxstat64@plt+0x1104>
   11e64:	add	r2, r4, #1073741825	; 0x40000001
   11e68:	mov	r0, #3
   11e6c:	add	r4, r4, #2
   11e70:	ldr	r1, [r5, r2, lsl #2]
   11e74:	mov	r2, sp
   11e78:	str	r4, [r3, #8]
   11e7c:	bl	10df4 <__xstat64@plt>
   11e80:	subs	r4, r0, #0
   11e84:	bne	11d64 <__lxstat64@plt+0xf40>
   11e88:	bl	10d4c <__errno_location@plt>
   11e8c:	str	r4, [r0]
   11e90:	mov	r5, r0
   11e94:	bl	10c98 <getegid@plt>
   11e98:	cmn	r0, #1
   11e9c:	beq	11f08 <__lxstat64@plt+0x10e4>
   11ea0:	ldr	r3, [sp, #28]
   11ea4:	sub	r3, r3, r0
   11ea8:	clz	r3, r3
   11eac:	lsr	r3, r3, #5
   11eb0:	b	1188c <__lxstat64@plt+0xa68>
   11eb4:	ldr	r1, [pc, #116]	; 11f30 <__lxstat64@plt+0x110c>
   11eb8:	mov	r2, #5
   11ebc:	mov	r0, #0
   11ec0:	bl	10c5c <dcgettext@plt>
   11ec4:	mov	r6, r0
   11ec8:	ldr	r0, [r5, r4, lsl #2]
   11ecc:	bl	16bec <__lxstat64@plt+0x5dc8>
   11ed0:	mov	r1, r0
   11ed4:	mov	r0, r6
   11ed8:	bl	11154 <__lxstat64@plt+0x330>
   11edc:	bl	10d4c <__errno_location@plt>
   11ee0:	str	r4, [r0]
   11ee4:	mov	r5, r0
   11ee8:	bl	10c80 <geteuid@plt>
   11eec:	cmn	r0, #1
   11ef0:	beq	11f18 <__lxstat64@plt+0x10f4>
   11ef4:	ldr	r3, [sp, #24]
   11ef8:	sub	r3, r3, r0
   11efc:	clz	r3, r3
   11f00:	lsr	r3, r3, #5
   11f04:	b	1188c <__lxstat64@plt+0xa68>
   11f08:	ldr	r3, [r5]
   11f0c:	cmp	r3, #0
   11f10:	bne	11d64 <__lxstat64@plt+0xf40>
   11f14:	b	11ea0 <__lxstat64@plt+0x107c>
   11f18:	ldr	r3, [r5]
   11f1c:	cmp	r3, #0
   11f20:	bne	11d64 <__lxstat64@plt+0xf40>
   11f24:	b	11ef4 <__lxstat64@plt+0x10d0>
   11f28:	bl	11258 <__lxstat64@plt+0x434>
   11f2c:	andeq	sl, r2, ip, lsr r1
   11f30:	andeq	r8, r1, ip, asr r5
   11f34:	sub	r3, r0, #1
   11f38:	push	{r4, r5, r6, r7, r8, lr}
   11f3c:	cmp	r3, #3
   11f40:	ldrls	pc, [pc, r3, lsl #2]
   11f44:	b	12028 <__lxstat64@plt+0x1204>
   11f48:	andeq	r2, r1, r0
   11f4c:	andeq	r1, r1, ip, lsr #31
   11f50:	andeq	r1, r1, r4, lsr #31
   11f54:	andeq	r1, r1, r8, asr pc
   11f58:	ldr	r7, [pc, #432]	; 12110 <__lxstat64@plt+0x12ec>
   11f5c:	ldr	r1, [pc, #432]	; 12114 <__lxstat64@plt+0x12f0>
   11f60:	ldr	r4, [r7, #8]
   11f64:	ldr	r5, [r7]
   11f68:	lsl	r8, r4, #2
   11f6c:	ldr	r6, [r5, r4, lsl #2]
   11f70:	mov	r0, r6
   11f74:	bl	10bfc <strcmp@plt>
   11f78:	cmp	r0, #0
   11f7c:	bne	1204c <__lxstat64@plt+0x1228>
   11f80:	ldr	r3, [r7, #4]
   11f84:	add	r4, r4, #1
   11f88:	cmp	r4, r3
   11f8c:	str	r4, [r7, #8]
   11f90:	bge	1210c <__lxstat64@plt+0x12e8>
   11f94:	bl	124c8 <__lxstat64@plt+0x16a4>
   11f98:	eor	r0, r0, #1
   11f9c:	uxtb	r0, r0
   11fa0:	pop	{r4, r5, r6, r7, r8, pc}
   11fa4:	pop	{r4, r5, r6, r7, r8, lr}
   11fa8:	b	124c8 <__lxstat64@plt+0x16a4>
   11fac:	ldr	r6, [pc, #348]	; 12110 <__lxstat64@plt+0x12ec>
   11fb0:	ldr	r1, [pc, #348]	; 12114 <__lxstat64@plt+0x12f0>
   11fb4:	ldr	r4, [r6, #8]
   11fb8:	ldr	r7, [r6]
   11fbc:	lsl	r8, r4, #2
   11fc0:	ldr	r5, [r7, r4, lsl #2]
   11fc4:	mov	r0, r5
   11fc8:	bl	10bfc <strcmp@plt>
   11fcc:	cmp	r0, #0
   11fd0:	beq	120d0 <__lxstat64@plt+0x12ac>
   11fd4:	ldrb	r3, [r5]
   11fd8:	cmp	r3, #45	; 0x2d
   11fdc:	bne	1210c <__lxstat64@plt+0x12e8>
   11fe0:	ldrb	r3, [r5, #1]
   11fe4:	cmp	r3, #0
   11fe8:	beq	1210c <__lxstat64@plt+0x12e8>
   11fec:	ldrb	r3, [r5, #2]
   11ff0:	cmp	r3, #0
   11ff4:	bne	1210c <__lxstat64@plt+0x12e8>
   11ff8:	pop	{r4, r5, r6, r7, r8, lr}
   11ffc:	b	11760 <__lxstat64@plt+0x93c>
   12000:	ldr	r3, [pc, #264]	; 12110 <__lxstat64@plt+0x12ec>
   12004:	ldr	r2, [r3, #8]
   12008:	ldr	r1, [r3]
   1200c:	add	r0, r2, #1
   12010:	str	r0, [r3, #8]
   12014:	ldr	r3, [r1, r2, lsl #2]
   12018:	ldrb	r0, [r3]
   1201c:	adds	r0, r0, #0
   12020:	movne	r0, #1
   12024:	pop	{r4, r5, r6, r7, r8, pc}
   12028:	cmp	r0, #0
   1202c:	ble	120f0 <__lxstat64@plt+0x12cc>
   12030:	ldr	r7, [pc, #216]	; 12110 <__lxstat64@plt+0x12ec>
   12034:	ldr	r4, [r7, #8]
   12038:	ldr	r3, [r7, #4]
   1203c:	cmp	r3, r4
   12040:	ble	1210c <__lxstat64@plt+0x12e8>
   12044:	pop	{r4, r5, r6, r7, r8, lr}
   12048:	b	12120 <__lxstat64@plt+0x12fc>
   1204c:	mov	r0, r6
   12050:	ldr	r1, [pc, #192]	; 12118 <__lxstat64@plt+0x12f4>
   12054:	bl	10bfc <strcmp@plt>
   12058:	cmp	r0, #0
   1205c:	bne	12038 <__lxstat64@plt+0x1214>
   12060:	add	r5, r5, r8
   12064:	ldr	r1, [pc, #176]	; 1211c <__lxstat64@plt+0x12f8>
   12068:	ldr	r0, [r5, #12]
   1206c:	bl	10bfc <strcmp@plt>
   12070:	cmp	r0, #0
   12074:	bne	12038 <__lxstat64@plt+0x1214>
   12078:	ldr	r6, [r5, #4]
   1207c:	add	r3, r4, #1
   12080:	mov	r0, r6
   12084:	ldr	r1, [pc, #136]	; 12114 <__lxstat64@plt+0x12f0>
   12088:	str	r3, [r7, #8]
   1208c:	bl	10bfc <strcmp@plt>
   12090:	cmp	r0, #0
   12094:	beq	120f4 <__lxstat64@plt+0x12d0>
   12098:	ldrb	r3, [r6]
   1209c:	cmp	r3, #45	; 0x2d
   120a0:	bne	1210c <__lxstat64@plt+0x12e8>
   120a4:	ldrb	r3, [r6, #1]
   120a8:	cmp	r3, #0
   120ac:	beq	1210c <__lxstat64@plt+0x12e8>
   120b0:	ldrb	r3, [r6, #2]
   120b4:	cmp	r3, #0
   120b8:	bne	1210c <__lxstat64@plt+0x12e8>
   120bc:	bl	11760 <__lxstat64@plt+0x93c>
   120c0:	ldr	r3, [r7, #8]
   120c4:	add	r3, r3, #1
   120c8:	str	r3, [r7, #8]
   120cc:	pop	{r4, r5, r6, r7, r8, pc}
   120d0:	add	r7, r7, r8
   120d4:	add	r4, r4, #2
   120d8:	ldr	r3, [r7, #4]
   120dc:	str	r4, [r6, #8]
   120e0:	ldrb	r0, [r3]
   120e4:	clz	r0, r0
   120e8:	lsr	r0, r0, #5
   120ec:	pop	{r4, r5, r6, r7, r8, pc}
   120f0:	bl	10e18 <abort@plt>
   120f4:	ldr	r2, [r5, #8]
   120f8:	add	r3, r4, #3
   120fc:	ldrb	r0, [r2]
   12100:	clz	r0, r0
   12104:	lsr	r0, r0, #5
   12108:	b	120c4 <__lxstat64@plt+0x12a0>
   1210c:	bl	11258 <__lxstat64@plt+0x434>
   12110:	andeq	sl, r2, ip, lsr r1
   12114:	andeq	r8, r1, r8, ror r5
   12118:	andeq	r8, r1, ip, ror r5
   1211c:	andeq	r8, r1, r0, lsl #11
   12120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12124:	mov	r8, #1
   12128:	ldr	fp, [pc, #892]	; 124ac <__lxstat64@plt+0x1688>
   1212c:	sub	sp, sp, #12
   12130:	mov	r3, #0
   12134:	ldr	r4, [fp, #8]
   12138:	ldr	r7, [fp, #4]
   1213c:	str	r3, [sp, #4]
   12140:	cmp	r4, r7
   12144:	str	r8, [sp]
   12148:	bge	12274 <__lxstat64@plt+0x1450>
   1214c:	ldr	sl, [fp]
   12150:	add	r3, sl, r4, lsl #2
   12154:	ldr	r5, [sl, r4, lsl #2]
   12158:	ldrb	r6, [r5]
   1215c:	cmp	r6, #33	; 0x21
   12160:	bne	12440 <__lxstat64@plt+0x161c>
   12164:	ldrb	r0, [r5, #1]
   12168:	cmp	r0, #0
   1216c:	bne	12448 <__lxstat64@plt+0x1624>
   12170:	add	r4, r4, #1
   12174:	cmp	r4, r7
   12178:	str	r4, [fp, #8]
   1217c:	bge	12274 <__lxstat64@plt+0x1450>
   12180:	mov	r9, r8
   12184:	b	121a8 <__lxstat64@plt+0x1384>
   12188:	ldrb	r2, [r5, #1]
   1218c:	cmp	r2, #0
   12190:	bne	122a8 <__lxstat64@plt+0x1484>
   12194:	add	r4, r4, #1
   12198:	cmp	r4, r7
   1219c:	beq	12470 <__lxstat64@plt+0x164c>
   121a0:	eor	r9, r9, #1
   121a4:	mov	r0, r8
   121a8:	ldr	r5, [r3, #4]!
   121ac:	ldrb	r1, [r5]
   121b0:	cmp	r1, #33	; 0x21
   121b4:	beq	12188 <__lxstat64@plt+0x1364>
   121b8:	mov	r6, r1
   121bc:	cmp	r0, #0
   121c0:	strne	r4, [fp, #8]
   121c4:	cmp	r6, #40	; 0x28
   121c8:	beq	122b4 <__lxstat64@plt+0x1490>
   121cc:	sub	r7, r7, r4
   121d0:	cmp	r7, #3
   121d4:	ble	12278 <__lxstat64@plt+0x1454>
   121d8:	ldr	r1, [pc, #720]	; 124b0 <__lxstat64@plt+0x168c>
   121dc:	mov	r0, r5
   121e0:	bl	10bfc <strcmp@plt>
   121e4:	cmp	r0, #0
   121e8:	bne	12200 <__lxstat64@plt+0x13dc>
   121ec:	add	r3, r4, #2
   121f0:	ldr	r0, [sl, r3, lsl #2]
   121f4:	bl	11024 <__lxstat64@plt+0x200>
   121f8:	cmp	r0, #0
   121fc:	bne	12430 <__lxstat64@plt+0x160c>
   12200:	add	r3, r4, #1
   12204:	ldr	r0, [sl, r3, lsl #2]
   12208:	bl	11024 <__lxstat64@plt+0x200>
   1220c:	cmp	r0, #0
   12210:	bne	123d4 <__lxstat64@plt+0x15b0>
   12214:	cmp	r6, #45	; 0x2d
   12218:	beq	12284 <__lxstat64@plt+0x1460>
   1221c:	adds	r0, r6, #0
   12220:	movne	r0, #1
   12224:	add	r4, r4, #1
   12228:	str	r4, [fp, #8]
   1222c:	ldr	r3, [sp]
   12230:	ldr	r7, [fp, #4]
   12234:	eor	r2, r0, r9
   12238:	and	r3, r3, r2
   1223c:	cmp	r7, r4
   12240:	str	r3, [sp]
   12244:	ble	12414 <__lxstat64@plt+0x15f0>
   12248:	ldr	r3, [fp]
   1224c:	ldr	r1, [pc, #608]	; 124b4 <__lxstat64@plt+0x1690>
   12250:	ldr	r5, [r3, r4, lsl #2]
   12254:	mov	r0, r5
   12258:	bl	10bfc <strcmp@plt>
   1225c:	cmp	r0, #0
   12260:	bne	123e4 <__lxstat64@plt+0x15c0>
   12264:	add	r4, r4, #1
   12268:	cmp	r4, r7
   1226c:	str	r4, [fp, #8]
   12270:	blt	1214c <__lxstat64@plt+0x1328>
   12274:	bl	11258 <__lxstat64@plt+0x434>
   12278:	beq	12200 <__lxstat64@plt+0x13dc>
   1227c:	cmp	r6, #45	; 0x2d
   12280:	bne	1221c <__lxstat64@plt+0x13f8>
   12284:	ldrb	r3, [r5, #1]
   12288:	cmp	r3, #0
   1228c:	beq	1221c <__lxstat64@plt+0x13f8>
   12290:	ldrb	r3, [r5, #2]
   12294:	cmp	r3, #0
   12298:	bne	1221c <__lxstat64@plt+0x13f8>
   1229c:	bl	11760 <__lxstat64@plt+0x93c>
   122a0:	ldr	r4, [fp, #8]
   122a4:	b	1222c <__lxstat64@plt+0x1408>
   122a8:	cmp	r0, #0
   122ac:	strne	r4, [fp, #8]
   122b0:	b	121cc <__lxstat64@plt+0x13a8>
   122b4:	ldrb	r3, [r5, #1]
   122b8:	cmp	r3, #0
   122bc:	bne	121cc <__lxstat64@plt+0x13a8>
   122c0:	add	r5, r4, #1
   122c4:	cmp	r5, r7
   122c8:	str	r5, [fp, #8]
   122cc:	bge	12274 <__lxstat64@plt+0x1450>
   122d0:	add	r3, r4, #2
   122d4:	cmp	r3, r7
   122d8:	bge	12458 <__lxstat64@plt+0x1634>
   122dc:	ldr	r1, [pc, #468]	; 124b8 <__lxstat64@plt+0x1694>
   122e0:	ldr	r0, [sl, r3, lsl #2]
   122e4:	lsl	r6, r3, #2
   122e8:	bl	10bfc <strcmp@plt>
   122ec:	cmp	r0, #0
   122f0:	beq	12458 <__lxstat64@plt+0x1634>
   122f4:	add	r3, r4, #3
   122f8:	cmp	r3, r7
   122fc:	bge	12450 <__lxstat64@plt+0x162c>
   12300:	add	sl, sl, r6
   12304:	ldr	r1, [pc, #428]	; 124b8 <__lxstat64@plt+0x1694>
   12308:	ldr	r0, [sl, #4]
   1230c:	bl	10bfc <strcmp@plt>
   12310:	cmp	r0, #0
   12314:	beq	12450 <__lxstat64@plt+0x162c>
   12318:	add	r3, r4, #4
   1231c:	cmp	r3, r7
   12320:	bge	12468 <__lxstat64@plt+0x1644>
   12324:	ldr	r1, [pc, #396]	; 124b8 <__lxstat64@plt+0x1694>
   12328:	ldr	r0, [sl, #8]
   1232c:	bl	10bfc <strcmp@plt>
   12330:	cmp	r0, #0
   12334:	beq	12468 <__lxstat64@plt+0x1644>
   12338:	add	r4, r4, #5
   1233c:	cmp	r4, r7
   12340:	bge	12460 <__lxstat64@plt+0x163c>
   12344:	ldr	r0, [sl, #12]
   12348:	ldr	r1, [pc, #360]	; 124b8 <__lxstat64@plt+0x1694>
   1234c:	bl	10bfc <strcmp@plt>
   12350:	cmp	r0, #0
   12354:	subne	r0, r7, r5
   12358:	beq	12460 <__lxstat64@plt+0x163c>
   1235c:	bl	11f34 <__lxstat64@plt+0x1110>
   12360:	ldr	r4, [fp, #8]
   12364:	ldr	r3, [fp]
   12368:	ldr	r3, [r3, r4, lsl #2]
   1236c:	cmp	r3, #0
   12370:	beq	12484 <__lxstat64@plt+0x1660>
   12374:	ldrb	r1, [r3]
   12378:	cmp	r1, #41	; 0x29
   1237c:	bne	1238c <__lxstat64@plt+0x1568>
   12380:	ldrb	r3, [r3, #1]
   12384:	cmp	r3, #0
   12388:	beq	12224 <__lxstat64@plt+0x1400>
   1238c:	mov	r2, #5
   12390:	ldr	r1, [pc, #292]	; 124bc <__lxstat64@plt+0x1698>
   12394:	mov	r0, #0
   12398:	bl	10c5c <dcgettext@plt>
   1239c:	ldr	r1, [pc, #276]	; 124b8 <__lxstat64@plt+0x1694>
   123a0:	mov	r4, r0
   123a4:	mov	r0, #0
   123a8:	bl	16a38 <__lxstat64@plt+0x5c14>
   123ac:	ldr	r2, [fp, #8]
   123b0:	ldr	r3, [fp]
   123b4:	ldr	r1, [r3, r2, lsl #2]
   123b8:	mov	r5, r0
   123bc:	mov	r0, #1
   123c0:	bl	16a38 <__lxstat64@plt+0x5c14>
   123c4:	mov	r1, r5
   123c8:	mov	r2, r0
   123cc:	mov	r0, r4
   123d0:	bl	11154 <__lxstat64@plt+0x330>
   123d4:	mov	r0, #0
   123d8:	bl	11298 <__lxstat64@plt+0x474>
   123dc:	ldr	r4, [fp, #8]
   123e0:	b	1222c <__lxstat64@plt+0x1408>
   123e4:	mov	r0, r5
   123e8:	ldr	r1, [pc, #208]	; 124c0 <__lxstat64@plt+0x169c>
   123ec:	bl	10bfc <strcmp@plt>
   123f0:	ldr	r9, [sp]
   123f4:	ldr	r3, [sp, #4]
   123f8:	orr	r3, r3, r9
   123fc:	str	r3, [sp, #4]
   12400:	cmp	r0, #0
   12404:	bne	12478 <__lxstat64@plt+0x1654>
   12408:	add	r4, r4, #1
   1240c:	str	r4, [fp, #8]
   12410:	b	12140 <__lxstat64@plt+0x131c>
   12414:	mov	r9, r3
   12418:	ldr	r3, [sp, #4]
   1241c:	orr	r3, r3, r9
   12420:	mov	r0, r3
   12424:	str	r3, [sp, #4]
   12428:	add	sp, sp, #12
   1242c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12430:	mov	r0, r8
   12434:	bl	11298 <__lxstat64@plt+0x474>
   12438:	ldr	r4, [fp, #8]
   1243c:	b	1222c <__lxstat64@plt+0x1408>
   12440:	mov	r9, #0
   12444:	b	121c4 <__lxstat64@plt+0x13a0>
   12448:	mov	r9, #0
   1244c:	b	121cc <__lxstat64@plt+0x13a8>
   12450:	mov	r0, #2
   12454:	b	1235c <__lxstat64@plt+0x1538>
   12458:	mov	r0, r8
   1245c:	b	1235c <__lxstat64@plt+0x1538>
   12460:	mov	r0, #4
   12464:	b	1235c <__lxstat64@plt+0x1538>
   12468:	mov	r0, #3
   1246c:	b	1235c <__lxstat64@plt+0x1538>
   12470:	str	r4, [fp, #8]
   12474:	bl	11258 <__lxstat64@plt+0x434>
   12478:	mov	r0, r3
   1247c:	add	sp, sp, #12
   12480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12484:	ldr	r1, [pc, #56]	; 124c4 <__lxstat64@plt+0x16a0>
   12488:	mov	r0, r3
   1248c:	mov	r2, #5
   12490:	bl	10c5c <dcgettext@plt>
   12494:	mov	r4, r0
   12498:	ldr	r0, [pc, #24]	; 124b8 <__lxstat64@plt+0x1694>
   1249c:	bl	16bec <__lxstat64@plt+0x5dc8>
   124a0:	mov	r1, r0
   124a4:	mov	r0, r4
   124a8:	bl	11154 <__lxstat64@plt+0x330>
   124ac:	andeq	sl, r2, ip, lsr r1
   124b0:	andeq	r8, r1, r4, lsr #10
   124b4:	andeq	r8, r1, r8, lsr #11
   124b8:	andeq	r8, r1, r0, lsl #11
   124bc:	muleq	r1, r0, r5
   124c0:	andeq	r8, r1, ip, lsr #11
   124c4:	andeq	r8, r1, r4, lsl #11
   124c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   124cc:	ldr	r4, [pc, #588]	; 12720 <__lxstat64@plt+0x18fc>
   124d0:	ldr	r1, [pc, #588]	; 12724 <__lxstat64@plt+0x1900>
   124d4:	ldr	sl, [r4, #8]
   124d8:	ldr	r8, [r4]
   124dc:	add	r5, sl, #1
   124e0:	ldr	r6, [r8, r5, lsl #2]
   124e4:	mov	r0, r6
   124e8:	bl	10bfc <strcmp@plt>
   124ec:	cmp	r0, #0
   124f0:	beq	1264c <__lxstat64@plt+0x1828>
   124f4:	ldr	r1, [pc, #556]	; 12728 <__lxstat64@plt+0x1904>
   124f8:	mov	r0, r6
   124fc:	bl	10bfc <strcmp@plt>
   12500:	cmp	r0, #0
   12504:	beq	1264c <__lxstat64@plt+0x1828>
   12508:	ldr	r1, [pc, #540]	; 1272c <__lxstat64@plt+0x1908>
   1250c:	mov	r0, r6
   12510:	bl	10bfc <strcmp@plt>
   12514:	cmp	r0, #0
   12518:	beq	1264c <__lxstat64@plt+0x1828>
   1251c:	ldr	r1, [pc, #524]	; 12730 <__lxstat64@plt+0x190c>
   12520:	mov	r0, r6
   12524:	bl	10bfc <strcmp@plt>
   12528:	cmp	r0, #0
   1252c:	beq	1264c <__lxstat64@plt+0x1828>
   12530:	ldr	r1, [pc, #508]	; 12734 <__lxstat64@plt+0x1910>
   12534:	mov	r0, r6
   12538:	bl	10bfc <strcmp@plt>
   1253c:	cmp	r0, #0
   12540:	beq	1264c <__lxstat64@plt+0x1828>
   12544:	ldr	r1, [pc, #492]	; 12738 <__lxstat64@plt+0x1914>
   12548:	mov	r0, r6
   1254c:	bl	10bfc <strcmp@plt>
   12550:	cmp	r0, #0
   12554:	beq	1264c <__lxstat64@plt+0x1828>
   12558:	ldr	r1, [pc, #476]	; 1273c <__lxstat64@plt+0x1918>
   1255c:	mov	r0, r6
   12560:	bl	10bfc <strcmp@plt>
   12564:	cmp	r0, #0
   12568:	beq	1264c <__lxstat64@plt+0x1828>
   1256c:	ldr	r1, [pc, #460]	; 12740 <__lxstat64@plt+0x191c>
   12570:	mov	r0, r6
   12574:	bl	10bfc <strcmp@plt>
   12578:	cmp	r0, #0
   1257c:	beq	1264c <__lxstat64@plt+0x1828>
   12580:	ldr	r1, [pc, #444]	; 12744 <__lxstat64@plt+0x1920>
   12584:	mov	r0, r6
   12588:	bl	10bfc <strcmp@plt>
   1258c:	cmp	r0, #0
   12590:	beq	1264c <__lxstat64@plt+0x1828>
   12594:	ldr	r1, [pc, #428]	; 12748 <__lxstat64@plt+0x1924>
   12598:	mov	r0, r6
   1259c:	bl	10bfc <strcmp@plt>
   125a0:	cmp	r0, #0
   125a4:	beq	1264c <__lxstat64@plt+0x1828>
   125a8:	ldr	r1, [pc, #412]	; 1274c <__lxstat64@plt+0x1928>
   125ac:	mov	r0, r6
   125b0:	bl	10bfc <strcmp@plt>
   125b4:	cmp	r0, #0
   125b8:	beq	1264c <__lxstat64@plt+0x1828>
   125bc:	ldr	r1, [pc, #396]	; 12750 <__lxstat64@plt+0x192c>
   125c0:	mov	r0, r6
   125c4:	bl	10bfc <strcmp@plt>
   125c8:	cmp	r0, #0
   125cc:	beq	1264c <__lxstat64@plt+0x1828>
   125d0:	lsl	r7, r5, #2
   125d4:	add	r7, r8, r7
   125d8:	ldr	r1, [pc, #372]	; 12754 <__lxstat64@plt+0x1930>
   125dc:	ldr	r9, [r7, #-4]
   125e0:	mov	r0, r9
   125e4:	bl	10bfc <strcmp@plt>
   125e8:	cmp	r0, #0
   125ec:	bne	12658 <__lxstat64@plt+0x1834>
   125f0:	ldr	r3, [r4, #4]
   125f4:	str	r5, [r4, #8]
   125f8:	cmp	r5, r3
   125fc:	bge	126f4 <__lxstat64@plt+0x18d0>
   12600:	ldr	r5, [r8, r5, lsl #2]
   12604:	ldr	r1, [pc, #328]	; 12754 <__lxstat64@plt+0x1930>
   12608:	mov	r0, r5
   1260c:	bl	10bfc <strcmp@plt>
   12610:	cmp	r0, #0
   12614:	beq	126bc <__lxstat64@plt+0x1898>
   12618:	ldrb	r3, [r5]
   1261c:	cmp	r3, #45	; 0x2d
   12620:	bne	126f4 <__lxstat64@plt+0x18d0>
   12624:	ldrb	r3, [r5, #1]
   12628:	cmp	r3, #0
   1262c:	beq	126f4 <__lxstat64@plt+0x18d0>
   12630:	ldrb	r3, [r5, #2]
   12634:	cmp	r3, #0
   12638:	bne	126f4 <__lxstat64@plt+0x18d0>
   1263c:	bl	11760 <__lxstat64@plt+0x93c>
   12640:	eor	r0, r0, #1
   12644:	uxtb	r0, r0
   12648:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1264c:	mov	r0, #0
   12650:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12654:	b	11298 <__lxstat64@plt+0x474>
   12658:	mov	r0, r9
   1265c:	ldr	r1, [pc, #244]	; 12758 <__lxstat64@plt+0x1934>
   12660:	bl	10bfc <strcmp@plt>
   12664:	cmp	r0, #0
   12668:	bne	12680 <__lxstat64@plt+0x185c>
   1266c:	ldr	r0, [r7, #4]
   12670:	ldr	r1, [pc, #228]	; 1275c <__lxstat64@plt+0x1938>
   12674:	bl	10bfc <strcmp@plt>
   12678:	cmp	r0, #0
   1267c:	beq	126d8 <__lxstat64@plt+0x18b4>
   12680:	ldr	r1, [pc, #216]	; 12760 <__lxstat64@plt+0x193c>
   12684:	mov	r0, r6
   12688:	bl	10bfc <strcmp@plt>
   1268c:	cmp	r0, #0
   12690:	beq	126a8 <__lxstat64@plt+0x1884>
   12694:	mov	r0, r6
   12698:	ldr	r1, [pc, #196]	; 12764 <__lxstat64@plt+0x1940>
   1269c:	bl	10bfc <strcmp@plt>
   126a0:	cmp	r0, #0
   126a4:	bne	126f8 <__lxstat64@plt+0x18d4>
   126a8:	ldr	r3, [r4, #4]
   126ac:	cmp	sl, r3
   126b0:	bge	126f4 <__lxstat64@plt+0x18d0>
   126b4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   126b8:	b	12120 <__lxstat64@plt+0x12fc>
   126bc:	ldr	r3, [r7, #4]
   126c0:	add	sl, sl, #3
   126c4:	str	sl, [r4, #8]
   126c8:	ldrb	r0, [r3]
   126cc:	clz	r0, r0
   126d0:	lsr	r0, r0, #5
   126d4:	b	12640 <__lxstat64@plt+0x181c>
   126d8:	ldr	r3, [r8, r5, lsl #2]
   126dc:	add	sl, sl, #3
   126e0:	str	sl, [r4, #8]
   126e4:	ldrb	r0, [r3]
   126e8:	adds	r0, r0, #0
   126ec:	movne	r0, #1
   126f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   126f4:	bl	11258 <__lxstat64@plt+0x434>
   126f8:	ldr	r1, [pc, #104]	; 12768 <__lxstat64@plt+0x1944>
   126fc:	mov	r2, #5
   12700:	mov	r0, #0
   12704:	bl	10c5c <dcgettext@plt>
   12708:	mov	r4, r0
   1270c:	ldr	r0, [r8, r5, lsl #2]
   12710:	bl	16bec <__lxstat64@plt+0x5dc8>
   12714:	mov	r1, r0
   12718:	mov	r0, r4
   1271c:	bl	11154 <__lxstat64@plt+0x330>
   12720:	andeq	sl, r2, ip, lsr r1
   12724:	muleq	r1, r8, r4
   12728:	muleq	r1, ip, r4
   1272c:	andeq	r8, r1, r0, lsr #9
   12730:	andeq	r8, r1, r4, lsr #9
   12734:	andeq	r8, r1, r8, lsr #9
   12738:	andeq	r8, r1, ip, lsr #9
   1273c:			; <UNDEFINED> instruction: 0x000184b0
   12740:			; <UNDEFINED> instruction: 0x000184b4
   12744:			; <UNDEFINED> instruction: 0x000184b8
   12748:			; <UNDEFINED> instruction: 0x000184bc
   1274c:	andeq	r8, r1, r0, asr #9
   12750:	andeq	r8, r1, r4, asr #9
   12754:	andeq	r8, r1, r8, ror r5
   12758:	andeq	r8, r1, ip, ror r5
   1275c:	andeq	r8, r1, r0, lsl #11
   12760:	andeq	r8, r1, r8, lsr #11
   12764:	andeq	r8, r1, ip, lsr #11
   12768:			; <UNDEFINED> instruction: 0x000185b0
   1276c:	subs	r5, r0, #0
   12770:	push	{r7, lr}
   12774:	sub	sp, sp, #56	; 0x38
   12778:	beq	127b4 <__lxstat64@plt+0x1990>
   1277c:	ldr	r3, [pc, #940]	; 12b30 <__lxstat64@plt+0x1d0c>
   12780:	mov	r2, #5
   12784:	ldr	r1, [pc, #936]	; 12b34 <__lxstat64@plt+0x1d10>
   12788:	mov	r0, #0
   1278c:	ldr	r4, [r3]
   12790:	bl	10c5c <dcgettext@plt>
   12794:	ldr	r3, [pc, #924]	; 12b38 <__lxstat64@plt+0x1d14>
   12798:	mov	r1, #1
   1279c:	ldr	r3, [r3]
   127a0:	mov	r2, r0
   127a4:	mov	r0, r4
   127a8:	bl	10d94 <__fprintf_chk@plt>
   127ac:	mov	r0, r5
   127b0:	bl	10d34 <exit@plt>
   127b4:	ldr	r6, [pc, #896]	; 12b3c <__lxstat64@plt+0x1d18>
   127b8:	mov	r2, #5
   127bc:	ldr	r1, [pc, #892]	; 12b40 <__lxstat64@plt+0x1d1c>
   127c0:	bl	10c5c <dcgettext@plt>
   127c4:	ldr	r1, [r6]
   127c8:	bl	10be4 <fputs_unlocked@plt>
   127cc:	mov	r2, #5
   127d0:	ldr	r1, [pc, #876]	; 12b44 <__lxstat64@plt+0x1d20>
   127d4:	mov	r0, r5
   127d8:	bl	10c5c <dcgettext@plt>
   127dc:	ldr	r1, [r6]
   127e0:	bl	10be4 <fputs_unlocked@plt>
   127e4:	mov	r2, #5
   127e8:	ldr	r1, [pc, #856]	; 12b48 <__lxstat64@plt+0x1d24>
   127ec:	mov	r0, r5
   127f0:	bl	10c5c <dcgettext@plt>
   127f4:	ldr	r1, [r6]
   127f8:	bl	10be4 <fputs_unlocked@plt>
   127fc:	mov	r2, #5
   12800:	ldr	r1, [pc, #836]	; 12b4c <__lxstat64@plt+0x1d28>
   12804:	mov	r0, r5
   12808:	bl	10c5c <dcgettext@plt>
   1280c:	ldr	r1, [r6]
   12810:	bl	10be4 <fputs_unlocked@plt>
   12814:	mov	r2, #5
   12818:	ldr	r1, [pc, #816]	; 12b50 <__lxstat64@plt+0x1d2c>
   1281c:	mov	r0, r5
   12820:	bl	10c5c <dcgettext@plt>
   12824:	ldr	r1, [r6]
   12828:	bl	10be4 <fputs_unlocked@plt>
   1282c:	mov	r2, #5
   12830:	ldr	r1, [pc, #796]	; 12b54 <__lxstat64@plt+0x1d30>
   12834:	mov	r0, r5
   12838:	bl	10c5c <dcgettext@plt>
   1283c:	ldr	r1, [r6]
   12840:	bl	10be4 <fputs_unlocked@plt>
   12844:	mov	r2, #5
   12848:	ldr	r1, [pc, #776]	; 12b58 <__lxstat64@plt+0x1d34>
   1284c:	mov	r0, r5
   12850:	bl	10c5c <dcgettext@plt>
   12854:	ldr	r1, [r6]
   12858:	bl	10be4 <fputs_unlocked@plt>
   1285c:	mov	r2, #5
   12860:	ldr	r1, [pc, #756]	; 12b5c <__lxstat64@plt+0x1d38>
   12864:	mov	r0, r5
   12868:	bl	10c5c <dcgettext@plt>
   1286c:	ldr	r1, [r6]
   12870:	bl	10be4 <fputs_unlocked@plt>
   12874:	mov	r2, #5
   12878:	ldr	r1, [pc, #736]	; 12b60 <__lxstat64@plt+0x1d3c>
   1287c:	mov	r0, r5
   12880:	bl	10c5c <dcgettext@plt>
   12884:	ldr	r1, [r6]
   12888:	bl	10be4 <fputs_unlocked@plt>
   1288c:	mov	r2, #5
   12890:	ldr	r1, [pc, #716]	; 12b64 <__lxstat64@plt+0x1d40>
   12894:	mov	r0, r5
   12898:	bl	10c5c <dcgettext@plt>
   1289c:	ldr	r1, [r6]
   128a0:	bl	10be4 <fputs_unlocked@plt>
   128a4:	mov	r2, #5
   128a8:	ldr	r1, [pc, #696]	; 12b68 <__lxstat64@plt+0x1d44>
   128ac:	mov	r0, r5
   128b0:	bl	10c5c <dcgettext@plt>
   128b4:	ldr	r1, [r6]
   128b8:	bl	10be4 <fputs_unlocked@plt>
   128bc:	mov	r2, #5
   128c0:	ldr	r1, [pc, #676]	; 12b6c <__lxstat64@plt+0x1d48>
   128c4:	mov	r0, r5
   128c8:	bl	10c5c <dcgettext@plt>
   128cc:	ldr	r1, [r6]
   128d0:	bl	10be4 <fputs_unlocked@plt>
   128d4:	mov	r2, #5
   128d8:	ldr	r1, [pc, #656]	; 12b70 <__lxstat64@plt+0x1d4c>
   128dc:	mov	r0, r5
   128e0:	bl	10c5c <dcgettext@plt>
   128e4:	ldr	r1, [r6]
   128e8:	bl	10be4 <fputs_unlocked@plt>
   128ec:	mov	r2, #5
   128f0:	ldr	r1, [pc, #636]	; 12b74 <__lxstat64@plt+0x1d50>
   128f4:	mov	r0, r5
   128f8:	bl	10c5c <dcgettext@plt>
   128fc:	ldr	r1, [r6]
   12900:	bl	10be4 <fputs_unlocked@plt>
   12904:	mov	r2, #5
   12908:	ldr	r1, [pc, #616]	; 12b78 <__lxstat64@plt+0x1d54>
   1290c:	mov	r0, r5
   12910:	bl	10c5c <dcgettext@plt>
   12914:	ldr	r1, [r6]
   12918:	bl	10be4 <fputs_unlocked@plt>
   1291c:	mov	r2, #5
   12920:	ldr	r1, [pc, #596]	; 12b7c <__lxstat64@plt+0x1d58>
   12924:	mov	r0, r5
   12928:	bl	10c5c <dcgettext@plt>
   1292c:	ldr	r1, [r6]
   12930:	bl	10be4 <fputs_unlocked@plt>
   12934:	mov	r2, #5
   12938:	ldr	r1, [pc, #576]	; 12b80 <__lxstat64@plt+0x1d5c>
   1293c:	mov	r0, r5
   12940:	bl	10c5c <dcgettext@plt>
   12944:	mov	r2, #5
   12948:	ldr	r1, [pc, #564]	; 12b84 <__lxstat64@plt+0x1d60>
   1294c:	mov	r4, r0
   12950:	mov	r0, r5
   12954:	bl	10c5c <dcgettext@plt>
   12958:	mov	r1, r4
   1295c:	ldr	r4, [pc, #548]	; 12b88 <__lxstat64@plt+0x1d64>
   12960:	mov	r2, r0
   12964:	mov	r0, #1
   12968:	bl	10d7c <__printf_chk@plt>
   1296c:	ldm	r4!, {r0, r1, r2, r3}
   12970:	mov	lr, sp
   12974:	stmia	lr!, {r0, r1, r2, r3}
   12978:	ldm	r4!, {r0, r1, r2, r3}
   1297c:	ldr	ip, [sp]
   12980:	stmia	lr!, {r0, r1, r2, r3}
   12984:	cmp	ip, #0
   12988:	ldm	r4!, {r0, r1, r2, r3}
   1298c:	stmia	lr!, {r0, r1, r2, r3}
   12990:	ldm	r4, {r0, r1}
   12994:	moveq	r4, sp
   12998:	stm	lr, {r0, r1}
   1299c:	beq	129cc <__lxstat64@plt+0x1ba8>
   129a0:	ldr	r7, [pc, #484]	; 12b8c <__lxstat64@plt+0x1d68>
   129a4:	mov	r4, sp
   129a8:	b	129b8 <__lxstat64@plt+0x1b94>
   129ac:	ldr	ip, [r4, #8]!
   129b0:	cmp	ip, #0
   129b4:	beq	129cc <__lxstat64@plt+0x1ba8>
   129b8:	mov	r1, ip
   129bc:	mov	r0, r7
   129c0:	bl	10bfc <strcmp@plt>
   129c4:	cmp	r0, #0
   129c8:	bne	129ac <__lxstat64@plt+0x1b88>
   129cc:	ldr	r4, [r4, #4]
   129d0:	mov	r2, #5
   129d4:	cmp	r4, #0
   129d8:	ldr	r1, [pc, #432]	; 12b90 <__lxstat64@plt+0x1d6c>
   129dc:	beq	12a84 <__lxstat64@plt+0x1c60>
   129e0:	mov	r0, #0
   129e4:	bl	10c5c <dcgettext@plt>
   129e8:	ldr	r3, [pc, #420]	; 12b94 <__lxstat64@plt+0x1d70>
   129ec:	ldr	r2, [pc, #420]	; 12b98 <__lxstat64@plt+0x1d74>
   129f0:	mov	r1, r0
   129f4:	mov	r0, #1
   129f8:	bl	10d7c <__printf_chk@plt>
   129fc:	mov	r1, #0
   12a00:	mov	r0, #5
   12a04:	bl	10db8 <setlocale@plt>
   12a08:	cmp	r0, #0
   12a0c:	ldreq	r7, [pc, #376]	; 12b8c <__lxstat64@plt+0x1d68>
   12a10:	beq	12a2c <__lxstat64@plt+0x1c08>
   12a14:	mov	r2, #3
   12a18:	ldr	r1, [pc, #380]	; 12b9c <__lxstat64@plt+0x1d78>
   12a1c:	bl	10e0c <strncmp@plt>
   12a20:	ldr	r7, [pc, #356]	; 12b8c <__lxstat64@plt+0x1d68>
   12a24:	cmp	r0, #0
   12a28:	bne	12b14 <__lxstat64@plt+0x1cf0>
   12a2c:	mov	r2, #5
   12a30:	ldr	r1, [pc, #360]	; 12ba0 <__lxstat64@plt+0x1d7c>
   12a34:	mov	r0, #0
   12a38:	bl	10c5c <dcgettext@plt>
   12a3c:	ldr	r3, [pc, #328]	; 12b8c <__lxstat64@plt+0x1d68>
   12a40:	ldr	r2, [pc, #332]	; 12b94 <__lxstat64@plt+0x1d70>
   12a44:	mov	r1, r0
   12a48:	mov	r0, #1
   12a4c:	bl	10d7c <__printf_chk@plt>
   12a50:	mov	r2, #5
   12a54:	ldr	r1, [pc, #328]	; 12ba4 <__lxstat64@plt+0x1d80>
   12a58:	mov	r0, #0
   12a5c:	bl	10c5c <dcgettext@plt>
   12a60:	ldr	r2, [pc, #320]	; 12ba8 <__lxstat64@plt+0x1d84>
   12a64:	cmp	r4, r7
   12a68:	ldr	r3, [pc, #316]	; 12bac <__lxstat64@plt+0x1d88>
   12a6c:	movne	r3, r2
   12a70:	mov	r1, r0
   12a74:	mov	r2, r4
   12a78:	mov	r0, #1
   12a7c:	bl	10d7c <__printf_chk@plt>
   12a80:	b	127ac <__lxstat64@plt+0x1988>
   12a84:	mov	r0, r4
   12a88:	bl	10c5c <dcgettext@plt>
   12a8c:	ldr	r3, [pc, #256]	; 12b94 <__lxstat64@plt+0x1d70>
   12a90:	ldr	r2, [pc, #256]	; 12b98 <__lxstat64@plt+0x1d74>
   12a94:	mov	r1, r0
   12a98:	mov	r0, #1
   12a9c:	bl	10d7c <__printf_chk@plt>
   12aa0:	mov	r1, r4
   12aa4:	mov	r0, #5
   12aa8:	bl	10db8 <setlocale@plt>
   12aac:	cmp	r0, #0
   12ab0:	beq	12ac8 <__lxstat64@plt+0x1ca4>
   12ab4:	mov	r2, #3
   12ab8:	ldr	r1, [pc, #220]	; 12b9c <__lxstat64@plt+0x1d78>
   12abc:	bl	10e0c <strncmp@plt>
   12ac0:	cmp	r0, #0
   12ac4:	bne	12b0c <__lxstat64@plt+0x1ce8>
   12ac8:	mov	r2, #5
   12acc:	ldr	r1, [pc, #204]	; 12ba0 <__lxstat64@plt+0x1d7c>
   12ad0:	mov	r0, #0
   12ad4:	bl	10c5c <dcgettext@plt>
   12ad8:	ldr	r3, [pc, #172]	; 12b8c <__lxstat64@plt+0x1d68>
   12adc:	ldr	r2, [pc, #176]	; 12b94 <__lxstat64@plt+0x1d70>
   12ae0:	mov	r4, r3
   12ae4:	mov	r1, r0
   12ae8:	mov	r0, #1
   12aec:	bl	10d7c <__printf_chk@plt>
   12af0:	ldr	r1, [pc, #172]	; 12ba4 <__lxstat64@plt+0x1d80>
   12af4:	mov	r2, #5
   12af8:	mov	r0, #0
   12afc:	bl	10c5c <dcgettext@plt>
   12b00:	ldr	r3, [pc, #164]	; 12bac <__lxstat64@plt+0x1d88>
   12b04:	mov	r1, r0
   12b08:	b	12a74 <__lxstat64@plt+0x1c50>
   12b0c:	ldr	r7, [pc, #120]	; 12b8c <__lxstat64@plt+0x1d68>
   12b10:	mov	r4, r7
   12b14:	mov	r2, #5
   12b18:	ldr	r1, [pc, #144]	; 12bb0 <__lxstat64@plt+0x1d8c>
   12b1c:	mov	r0, #0
   12b20:	bl	10c5c <dcgettext@plt>
   12b24:	ldr	r1, [r6]
   12b28:	bl	10be4 <fputs_unlocked@plt>
   12b2c:	b	12a2c <__lxstat64@plt+0x1c08>
   12b30:	andeq	sl, r2, r0, lsr r1
   12b34:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   12b38:	andeq	sl, r2, r0, asr r1
   12b3c:	andeq	sl, r2, r4, lsr r1
   12b40:	andeq	r8, r1, r0, lsl #12
   12b44:	andeq	r8, r1, r8, asr r6
   12b48:	andeq	r8, r1, ip, lsl #13
   12b4c:			; <UNDEFINED> instruction: 0x000186bc
   12b50:	strdeq	r8, [r1], -r4
   12b54:	andeq	r8, r1, ip, ror #14
   12b58:	andeq	r8, r1, r8, ror #16
   12b5c:	andeq	r8, r1, r4, ror #18
   12b60:	ldrdeq	r8, [r1], -ip
   12b64:	muleq	r1, ip, fp
   12b68:	andeq	r8, r1, r8, asr #24
   12b6c:	andeq	r8, r1, ip, asr sp
   12b70:	andeq	r8, r1, r4, asr #29
   12b74:	andeq	r8, r1, r4, ror #31
   12b78:	andeq	r9, r1, r8, asr #1
   12b7c:	andeq	r9, r1, r4, asr #2
   12b80:	andeq	r9, r1, ip, asr #3
   12b84:	andeq	r9, r1, ip, lsl #5
   12b88:	andeq	r8, r1, r0, ror #8
   12b8c:	ldrdeq	r8, [r1], -r0
   12b90:	muleq	r1, ip, r2
   12b94:			; <UNDEFINED> instruction: 0x000192b4
   12b98:	ldrdeq	r9, [r1], -ip
   12b9c:	andeq	r9, r1, ip, ror #5
   12ba0:	andeq	r9, r1, r8, lsr r3
   12ba4:	andeq	r9, r1, r4, asr r3
   12ba8:	andeq	r8, r1, r8, lsl #13
   12bac:			; <UNDEFINED> instruction: 0x000193b8
   12bb0:	strdeq	r9, [r1], -r0
   12bb4:	ldr	r3, [pc, #4]	; 12bc0 <__lxstat64@plt+0x1d9c>
   12bb8:	str	r0, [r3]
   12bbc:	bx	lr
   12bc0:	andeq	sl, r2, r8, asr #2
   12bc4:	ldr	r3, [pc, #4]	; 12bd0 <__lxstat64@plt+0x1dac>
   12bc8:	strb	r0, [r3, #4]
   12bcc:	bx	lr
   12bd0:	andeq	sl, r2, r8, asr #2
   12bd4:	ldr	r3, [pc, #192]	; 12c9c <__lxstat64@plt+0x1e78>
   12bd8:	push	{r4, r5, r6, lr}
   12bdc:	sub	sp, sp, #8
   12be0:	ldr	r0, [r3]
   12be4:	bl	179dc <__lxstat64@plt+0x6bb8>
   12be8:	cmp	r0, #0
   12bec:	beq	12c10 <__lxstat64@plt+0x1dec>
   12bf0:	ldr	r4, [pc, #168]	; 12ca0 <__lxstat64@plt+0x1e7c>
   12bf4:	ldrb	r3, [r4, #4]
   12bf8:	cmp	r3, #0
   12bfc:	beq	12c2c <__lxstat64@plt+0x1e08>
   12c00:	bl	10d4c <__errno_location@plt>
   12c04:	ldr	r3, [r0]
   12c08:	cmp	r3, #32
   12c0c:	bne	12c2c <__lxstat64@plt+0x1e08>
   12c10:	ldr	r3, [pc, #140]	; 12ca4 <__lxstat64@plt+0x1e80>
   12c14:	ldr	r0, [r3]
   12c18:	bl	179dc <__lxstat64@plt+0x6bb8>
   12c1c:	cmp	r0, #0
   12c20:	bne	12c74 <__lxstat64@plt+0x1e50>
   12c24:	add	sp, sp, #8
   12c28:	pop	{r4, r5, r6, pc}
   12c2c:	mov	r2, #5
   12c30:	ldr	r1, [pc, #112]	; 12ca8 <__lxstat64@plt+0x1e84>
   12c34:	mov	r0, #0
   12c38:	bl	10c5c <dcgettext@plt>
   12c3c:	ldr	r4, [r4]
   12c40:	cmp	r4, #0
   12c44:	mov	r5, r0
   12c48:	beq	12c80 <__lxstat64@plt+0x1e5c>
   12c4c:	bl	10d4c <__errno_location@plt>
   12c50:	ldr	r6, [r0]
   12c54:	mov	r0, r4
   12c58:	bl	1598c <__lxstat64@plt+0x4b68>
   12c5c:	mov	r1, r6
   12c60:	str	r5, [sp]
   12c64:	ldr	r2, [pc, #64]	; 12cac <__lxstat64@plt+0x1e88>
   12c68:	mov	r3, r0
   12c6c:	mov	r0, #0
   12c70:	bl	10ce0 <error@plt>
   12c74:	ldr	r3, [pc, #52]	; 12cb0 <__lxstat64@plt+0x1e8c>
   12c78:	ldr	r0, [r3]
   12c7c:	bl	10c2c <_exit@plt>
   12c80:	bl	10d4c <__errno_location@plt>
   12c84:	mov	r3, r5
   12c88:	ldr	r2, [pc, #36]	; 12cb4 <__lxstat64@plt+0x1e90>
   12c8c:	ldr	r1, [r0]
   12c90:	mov	r0, r4
   12c94:	bl	10ce0 <error@plt>
   12c98:	b	12c74 <__lxstat64@plt+0x1e50>
   12c9c:	andeq	sl, r2, r4, lsr r1
   12ca0:	andeq	sl, r2, r8, asr #2
   12ca4:	andeq	sl, r2, r0, lsr r1
   12ca8:	andeq	r9, r1, ip, lsl r4
   12cac:	andeq	r9, r1, r8, lsr #8
   12cb0:	andeq	sl, r2, r0, ror #1
   12cb4:	andeq	r9, r1, ip, lsr #8
   12cb8:	push	{r4, r5, r6, r8, r9, lr}
   12cbc:	mov	r4, r0
   12cc0:	mov	r5, r1
   12cc4:	add	r6, r2, #20
   12cc8:	mov	r8, #10
   12ccc:	mov	r9, #0
   12cd0:	mov	r3, #0
   12cd4:	strb	r3, [r2, #20]
   12cd8:	mov	r0, r4
   12cdc:	mov	r1, r5
   12ce0:	mov	r2, r8
   12ce4:	mov	r3, r9
   12ce8:	bl	18264 <__lxstat64@plt+0x7440>
   12cec:	mov	r0, r4
   12cf0:	mov	r1, r5
   12cf4:	mov	r3, r9
   12cf8:	add	r2, r2, #48	; 0x30
   12cfc:	strb	r2, [r6, #-1]!
   12d00:	mov	r2, r8
   12d04:	bl	18264 <__lxstat64@plt+0x7440>
   12d08:	mov	r4, r0
   12d0c:	mov	r5, r1
   12d10:	orrs	r3, r4, r5
   12d14:	bne	12cd8 <__lxstat64@plt+0x1eb4>
   12d18:	mov	r0, r6
   12d1c:	pop	{r4, r5, r6, r8, r9, pc}
   12d20:	push	{r4, r5, r6, lr}
   12d24:	subs	r4, r0, #0
   12d28:	beq	12d9c <__lxstat64@plt+0x1f78>
   12d2c:	mov	r1, #47	; 0x2f
   12d30:	bl	10dc4 <strrchr@plt>
   12d34:	subs	r5, r0, #0
   12d38:	beq	12d88 <__lxstat64@plt+0x1f64>
   12d3c:	add	r6, r5, #1
   12d40:	sub	r3, r6, r4
   12d44:	cmp	r3, #6
   12d48:	ble	12d88 <__lxstat64@plt+0x1f64>
   12d4c:	mov	r2, #7
   12d50:	ldr	r1, [pc, #96]	; 12db8 <__lxstat64@plt+0x1f94>
   12d54:	sub	r0, r5, #6
   12d58:	bl	10e0c <strncmp@plt>
   12d5c:	cmp	r0, #0
   12d60:	bne	12d88 <__lxstat64@plt+0x1f64>
   12d64:	mov	r2, #3
   12d68:	ldr	r1, [pc, #76]	; 12dbc <__lxstat64@plt+0x1f98>
   12d6c:	mov	r0, r6
   12d70:	bl	10e0c <strncmp@plt>
   12d74:	cmp	r0, #0
   12d78:	movne	r4, r6
   12d7c:	ldreq	r3, [pc, #60]	; 12dc0 <__lxstat64@plt+0x1f9c>
   12d80:	addeq	r4, r5, #4
   12d84:	streq	r4, [r3]
   12d88:	ldr	r2, [pc, #52]	; 12dc4 <__lxstat64@plt+0x1fa0>
   12d8c:	ldr	r3, [pc, #52]	; 12dc8 <__lxstat64@plt+0x1fa4>
   12d90:	str	r4, [r2]
   12d94:	str	r4, [r3]
   12d98:	pop	{r4, r5, r6, pc}
   12d9c:	ldr	r3, [pc, #40]	; 12dcc <__lxstat64@plt+0x1fa8>
   12da0:	mov	r2, #55	; 0x37
   12da4:	mov	r1, #1
   12da8:	ldr	r3, [r3]
   12dac:	ldr	r0, [pc, #28]	; 12dd0 <__lxstat64@plt+0x1fac>
   12db0:	bl	10ca4 <fwrite@plt>
   12db4:	bl	10e18 <abort@plt>
   12db8:	andeq	r9, r1, r8, ror #8
   12dbc:	andeq	r9, r1, r0, ror r4
   12dc0:	andeq	sl, r2, r8, lsr #2
   12dc4:	andeq	sl, r2, r0, asr r1
   12dc8:	andeq	sl, r2, ip, lsr #2
   12dcc:	andeq	sl, r2, r0, lsr r1
   12dd0:	andeq	r9, r1, r0, lsr r4
   12dd4:	push	{r4, r5, r6, lr}
   12dd8:	mov	r4, r0
   12ddc:	mov	r5, r1
   12de0:	bl	17c50 <__lxstat64@plt+0x6e2c>
   12de4:	ldrb	r3, [r0]
   12de8:	bic	r3, r3, #32
   12dec:	cmp	r3, #85	; 0x55
   12df0:	bne	12e50 <__lxstat64@plt+0x202c>
   12df4:	ldrb	r3, [r0, #1]
   12df8:	bic	r3, r3, #32
   12dfc:	cmp	r3, #84	; 0x54
   12e00:	bne	12e8c <__lxstat64@plt+0x2068>
   12e04:	ldrb	r3, [r0, #2]
   12e08:	bic	r3, r3, #32
   12e0c:	cmp	r3, #70	; 0x46
   12e10:	bne	12e8c <__lxstat64@plt+0x2068>
   12e14:	ldrb	r3, [r0, #3]
   12e18:	cmp	r3, #45	; 0x2d
   12e1c:	bne	12e8c <__lxstat64@plt+0x2068>
   12e20:	ldrb	r3, [r0, #4]
   12e24:	cmp	r3, #56	; 0x38
   12e28:	bne	12e8c <__lxstat64@plt+0x2068>
   12e2c:	ldrb	r3, [r0, #5]
   12e30:	cmp	r3, #0
   12e34:	bne	12e8c <__lxstat64@plt+0x2068>
   12e38:	ldrb	r2, [r4]
   12e3c:	ldr	r3, [pc, #152]	; 12edc <__lxstat64@plt+0x20b8>
   12e40:	ldr	r0, [pc, #152]	; 12ee0 <__lxstat64@plt+0x20bc>
   12e44:	cmp	r2, #96	; 0x60
   12e48:	movne	r0, r3
   12e4c:	pop	{r4, r5, r6, pc}
   12e50:	cmp	r3, #71	; 0x47
   12e54:	bne	12e8c <__lxstat64@plt+0x2068>
   12e58:	ldrb	r3, [r0, #1]
   12e5c:	bic	r3, r3, #32
   12e60:	cmp	r3, #66	; 0x42
   12e64:	bne	12e8c <__lxstat64@plt+0x2068>
   12e68:	ldrb	r3, [r0, #2]
   12e6c:	cmp	r3, #49	; 0x31
   12e70:	bne	12e8c <__lxstat64@plt+0x2068>
   12e74:	ldrb	r3, [r0, #3]
   12e78:	cmp	r3, #56	; 0x38
   12e7c:	bne	12e8c <__lxstat64@plt+0x2068>
   12e80:	ldrb	r3, [r0, #4]
   12e84:	cmp	r3, #48	; 0x30
   12e88:	beq	12ea0 <__lxstat64@plt+0x207c>
   12e8c:	ldr	r3, [pc, #80]	; 12ee4 <__lxstat64@plt+0x20c0>
   12e90:	cmp	r5, #9
   12e94:	ldr	r0, [pc, #76]	; 12ee8 <__lxstat64@plt+0x20c4>
   12e98:	movne	r0, r3
   12e9c:	pop	{r4, r5, r6, pc}
   12ea0:	ldrb	r3, [r0, #5]
   12ea4:	cmp	r3, #51	; 0x33
   12ea8:	bne	12e8c <__lxstat64@plt+0x2068>
   12eac:	ldrb	r3, [r0, #6]
   12eb0:	cmp	r3, #48	; 0x30
   12eb4:	bne	12e8c <__lxstat64@plt+0x2068>
   12eb8:	ldrb	r3, [r0, #7]
   12ebc:	cmp	r3, #0
   12ec0:	bne	12e8c <__lxstat64@plt+0x2068>
   12ec4:	ldrb	r2, [r4]
   12ec8:	ldr	r3, [pc, #28]	; 12eec <__lxstat64@plt+0x20c8>
   12ecc:	ldr	r0, [pc, #28]	; 12ef0 <__lxstat64@plt+0x20cc>
   12ed0:	cmp	r2, #96	; 0x60
   12ed4:	movne	r0, r3
   12ed8:	pop	{r4, r5, r6, pc}
   12edc:	andeq	r9, r1, ip, asr #9
   12ee0:	andeq	r9, r1, r8, asr #9
   12ee4:	ldrdeq	r9, [r1], -ip
   12ee8:	ldrdeq	r9, [r1], -r8
   12eec:	ldrdeq	r9, [r1], -r4
   12ef0:	ldrdeq	r9, [r1], -r0
   12ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ef8:	sub	sp, sp, #140	; 0x8c
   12efc:	mov	r9, r1
   12f00:	str	r3, [sp, #24]
   12f04:	mov	r3, #1
   12f08:	mov	sl, r0
   12f0c:	str	r2, [sp, #44]	; 0x2c
   12f10:	str	r3, [sp, #28]
   12f14:	bl	10cbc <__ctype_get_mb_cur_max@plt>
   12f18:	ldr	r3, [sp, #180]	; 0xb4
   12f1c:	mov	fp, r9
   12f20:	mov	r9, sl
   12f24:	lsr	r3, r3, #1
   12f28:	and	r3, r3, #1
   12f2c:	str	r3, [sp, #40]	; 0x28
   12f30:	ldr	r3, [sp, #180]	; 0xb4
   12f34:	mov	r2, #0
   12f38:	and	r3, r3, #4
   12f3c:	str	r3, [sp, #100]	; 0x64
   12f40:	ldr	r3, [sp, #180]	; 0xb4
   12f44:	str	r2, [sp, #76]	; 0x4c
   12f48:	and	r3, r3, #1
   12f4c:	str	r3, [sp, #96]	; 0x60
   12f50:	str	r2, [sp, #36]	; 0x24
   12f54:	str	r2, [sp, #56]	; 0x38
   12f58:	str	r2, [sp, #68]	; 0x44
   12f5c:	str	r2, [sp, #72]	; 0x48
   12f60:	str	r2, [sp, #84]	; 0x54
   12f64:	str	r0, [sp, #80]	; 0x50
   12f68:	ldr	r3, [sp, #176]	; 0xb0
   12f6c:	cmp	r3, #10
   12f70:	ldrls	pc, [pc, r3, lsl #2]
   12f74:	b	1414c <__lxstat64@plt+0x3328>
   12f78:	andeq	r2, r1, r4, lsr #31
   12f7c:	andeq	r3, r1, r4, asr #5
   12f80:	andeq	r3, r1, ip, lsl r4
   12f84:	strdeq	r3, [r1], -r8
   12f88:	andeq	r3, r1, r0, ror r4
   12f8c:	andeq	r3, r1, r0, asr r4
   12f90:	andeq	r3, r1, r8, lsl r3
   12f94:	andeq	r3, r1, ip, lsr r3
   12f98:	andeq	r3, r1, r4, ror #6
   12f9c:	andeq	r3, r1, r4, ror #6
   12fa0:	andeq	r3, r1, r4, ror #6
   12fa4:	mov	r3, #0
   12fa8:	ldr	r1, [sp, #56]	; 0x38
   12fac:	ldr	r2, [sp, #176]	; 0xb0
   12fb0:	ldr	lr, [sp, #176]	; 0xb0
   12fb4:	mov	r8, r3
   12fb8:	mov	ip, r3
   12fbc:	str	r3, [sp, #40]	; 0x28
   12fc0:	mov	r3, r1
   12fc4:	cmp	r2, #2
   12fc8:	moveq	r3, #0
   12fcc:	andne	r3, r3, #1
   12fd0:	mov	r0, r3
   12fd4:	str	r3, [sp, #92]	; 0x5c
   12fd8:	ldr	r3, [sp, #68]	; 0x44
   12fdc:	sub	lr, lr, #2
   12fe0:	adds	r2, r3, #0
   12fe4:	movne	r2, #1
   12fe8:	and	r3, r1, ip
   12fec:	and	r3, r2, r3
   12ff0:	clz	lr, lr
   12ff4:	str	r3, [sp, #88]	; 0x58
   12ff8:	lsr	lr, lr, #5
   12ffc:	mov	r3, ip
   13000:	and	r3, r3, lr
   13004:	mov	sl, #0
   13008:	and	r0, r2, r0
   1300c:	str	r3, [sp, #64]	; 0x40
   13010:	eor	r3, r1, #1
   13014:	str	lr, [sp, #52]	; 0x34
   13018:	str	r0, [sp, #48]	; 0x30
   1301c:	str	r3, [sp, #60]	; 0x3c
   13020:	ldr	r3, [sp, #24]
   13024:	cmn	r3, #1
   13028:	beq	13558 <__lxstat64@plt+0x2734>
   1302c:	subs	r7, r3, sl
   13030:	movne	r7, #1
   13034:	cmp	r7, #0
   13038:	beq	13570 <__lxstat64@plt+0x274c>
   1303c:	ldr	r3, [sp, #48]	; 0x30
   13040:	cmp	r3, #0
   13044:	beq	138dc <__lxstat64@plt+0x2ab8>
   13048:	ldr	r2, [sp, #68]	; 0x44
   1304c:	ldr	r1, [sp, #24]
   13050:	cmp	r2, #1
   13054:	mov	r3, r2
   13058:	movls	r3, #0
   1305c:	movhi	r3, #1
   13060:	cmn	r1, #1
   13064:	movne	r3, #0
   13068:	cmp	r3, #0
   1306c:	add	r4, sl, r2
   13070:	beq	13080 <__lxstat64@plt+0x225c>
   13074:	ldr	r0, [sp, #44]	; 0x2c
   13078:	bl	10d40 <strlen@plt>
   1307c:	str	r0, [sp, #24]
   13080:	ldr	r3, [sp, #24]
   13084:	cmp	r3, r4
   13088:	ldr	r3, [sp, #44]	; 0x2c
   1308c:	add	r5, r3, sl
   13090:	bcc	138e4 <__lxstat64@plt+0x2ac0>
   13094:	mov	r0, r5
   13098:	ldr	r2, [sp, #68]	; 0x44
   1309c:	ldr	r1, [sp, #72]	; 0x48
   130a0:	bl	10c50 <memcmp@plt>
   130a4:	cmp	r0, #0
   130a8:	bne	138e4 <__lxstat64@plt+0x2ac0>
   130ac:	ldr	r3, [sp, #40]	; 0x28
   130b0:	cmp	r3, #0
   130b4:	bne	142a0 <__lxstat64@plt+0x347c>
   130b8:	ldrb	r4, [r5]
   130bc:	cmp	r4, #126	; 0x7e
   130c0:	ldrls	pc, [pc, r4, lsl #2]
   130c4:	b	141dc <__lxstat64@plt+0x33b8>
   130c8:	muleq	r1, ip, r7
   130cc:	ldrdeq	r4, [r1], -ip
   130d0:	ldrdeq	r4, [r1], -ip
   130d4:	ldrdeq	r4, [r1], -ip
   130d8:	ldrdeq	r4, [r1], -ip
   130dc:	ldrdeq	r4, [r1], -ip
   130e0:	ldrdeq	r4, [r1], -ip
   130e4:	andeq	r3, r1, r8, lsl #15
   130e8:	andeq	r3, r1, r4, ror r7
   130ec:	andeq	r3, r1, r0, asr r7
   130f0:	andeq	r3, r1, r0, lsr r7
   130f4:	andeq	r3, r1, r0, ror #14
   130f8:	muleq	r1, r8, r6
   130fc:	andeq	r3, r1, ip, asr #17
   13100:	ldrdeq	r4, [r1], -ip
   13104:	ldrdeq	r4, [r1], -ip
   13108:	ldrdeq	r4, [r1], -ip
   1310c:	ldrdeq	r4, [r1], -ip
   13110:	ldrdeq	r4, [r1], -ip
   13114:	ldrdeq	r4, [r1], -ip
   13118:	ldrdeq	r4, [r1], -ip
   1311c:	ldrdeq	r4, [r1], -ip
   13120:	ldrdeq	r4, [r1], -ip
   13124:	ldrdeq	r4, [r1], -ip
   13128:	ldrdeq	r4, [r1], -ip
   1312c:	ldrdeq	r4, [r1], -ip
   13130:	ldrdeq	r4, [r1], -ip
   13134:	ldrdeq	r4, [r1], -ip
   13138:	ldrdeq	r4, [r1], -ip
   1313c:	ldrdeq	r4, [r1], -ip
   13140:	ldrdeq	r4, [r1], -ip
   13144:	ldrdeq	r4, [r1], -ip
   13148:			; <UNDEFINED> instruction: 0x000138bc
   1314c:	muleq	r1, ip, r8
   13150:	muleq	r1, ip, r8
   13154:	andeq	r3, r1, ip, ror r8
   13158:	muleq	r1, ip, r8
   1315c:	andeq	r3, r1, r8, lsl #13
   13160:	muleq	r1, ip, r8
   13164:	andeq	r3, r1, r4, ror #12
   13168:	muleq	r1, ip, r8
   1316c:	muleq	r1, ip, r8
   13170:	muleq	r1, ip, r8
   13174:	andeq	r3, r1, r8, lsl #13
   13178:	andeq	r3, r1, r8, lsl #13
   1317c:	andeq	r3, r1, r8, lsl #13
   13180:	andeq	r3, r1, r8, lsl #13
   13184:	andeq	r3, r1, r8, lsl #13
   13188:	andeq	r3, r1, r8, lsl #13
   1318c:	andeq	r3, r1, r8, lsl #13
   13190:	andeq	r3, r1, r8, lsl #13
   13194:	andeq	r3, r1, r8, lsl #13
   13198:	andeq	r3, r1, r8, lsl #13
   1319c:	andeq	r3, r1, r8, lsl #13
   131a0:	andeq	r3, r1, r8, lsl #13
   131a4:	andeq	r3, r1, r8, lsl #13
   131a8:	andeq	r3, r1, r8, lsl #13
   131ac:	andeq	r3, r1, r8, lsl #13
   131b0:	andeq	r3, r1, r8, lsl #13
   131b4:	muleq	r1, ip, r8
   131b8:	muleq	r1, ip, r8
   131bc:	muleq	r1, ip, r8
   131c0:	muleq	r1, ip, r8
   131c4:	andeq	r3, r1, r4, lsl r6
   131c8:	ldrdeq	r4, [r1], -ip
   131cc:	andeq	r3, r1, r8, lsl #13
   131d0:	andeq	r3, r1, r8, lsl #13
   131d4:	andeq	r3, r1, r8, lsl #13
   131d8:	andeq	r3, r1, r8, lsl #13
   131dc:	andeq	r3, r1, r8, lsl #13
   131e0:	andeq	r3, r1, r8, lsl #13
   131e4:	andeq	r3, r1, r8, lsl #13
   131e8:	andeq	r3, r1, r8, lsl #13
   131ec:	andeq	r3, r1, r8, lsl #13
   131f0:	andeq	r3, r1, r8, lsl #13
   131f4:	andeq	r3, r1, r8, lsl #13
   131f8:	andeq	r3, r1, r8, lsl #13
   131fc:	andeq	r3, r1, r8, lsl #13
   13200:	andeq	r3, r1, r8, lsl #13
   13204:	andeq	r3, r1, r8, lsl #13
   13208:	andeq	r3, r1, r8, lsl #13
   1320c:	andeq	r3, r1, r8, lsl #13
   13210:	andeq	r3, r1, r8, lsl #13
   13214:	andeq	r3, r1, r8, lsl #13
   13218:	andeq	r3, r1, r8, lsl #13
   1321c:	andeq	r3, r1, r8, lsl #13
   13220:	andeq	r3, r1, r8, lsl #13
   13224:	andeq	r3, r1, r8, lsl #13
   13228:	andeq	r3, r1, r8, lsl #13
   1322c:	andeq	r3, r1, r8, lsl #13
   13230:	andeq	r3, r1, r8, lsl #13
   13234:	muleq	r1, ip, r8
   13238:	andeq	r3, r1, r0, ror #11
   1323c:	andeq	r3, r1, r8, lsl #13
   13240:	muleq	r1, ip, r8
   13244:	andeq	r3, r1, r8, lsl #13
   13248:	muleq	r1, ip, r8
   1324c:	andeq	r3, r1, r8, lsl #13
   13250:	andeq	r3, r1, r8, lsl #13
   13254:	andeq	r3, r1, r8, lsl #13
   13258:	andeq	r3, r1, r8, lsl #13
   1325c:	andeq	r3, r1, r8, lsl #13
   13260:	andeq	r3, r1, r8, lsl #13
   13264:	andeq	r3, r1, r8, lsl #13
   13268:	andeq	r3, r1, r8, lsl #13
   1326c:	andeq	r3, r1, r8, lsl #13
   13270:	andeq	r3, r1, r8, lsl #13
   13274:	andeq	r3, r1, r8, lsl #13
   13278:	andeq	r3, r1, r8, lsl #13
   1327c:	andeq	r3, r1, r8, lsl #13
   13280:	andeq	r3, r1, r8, lsl #13
   13284:	andeq	r3, r1, r8, lsl #13
   13288:	andeq	r3, r1, r8, lsl #13
   1328c:	andeq	r3, r1, r8, lsl #13
   13290:	andeq	r3, r1, r8, lsl #13
   13294:	andeq	r3, r1, r8, lsl #13
   13298:	andeq	r3, r1, r8, lsl #13
   1329c:	andeq	r3, r1, r8, lsl #13
   132a0:	andeq	r3, r1, r8, lsl #13
   132a4:	andeq	r3, r1, r8, lsl #13
   132a8:	andeq	r3, r1, r8, lsl #13
   132ac:	andeq	r3, r1, r8, lsl #13
   132b0:	andeq	r3, r1, r8, lsl #13
   132b4:	muleq	r1, r8, r4
   132b8:	muleq	r1, ip, r8
   132bc:	muleq	r1, r8, r4
   132c0:	andeq	r3, r1, ip, ror r8
   132c4:	mov	r3, #1
   132c8:	str	r3, [sp, #40]	; 0x28
   132cc:	str	r3, [sp, #68]	; 0x44
   132d0:	mov	r8, #0
   132d4:	ldr	r3, [pc, #4056]	; 142b4 <__lxstat64@plt+0x3490>
   132d8:	str	r3, [sp, #72]	; 0x48
   132dc:	mov	r3, #2
   132e0:	str	r3, [sp, #176]	; 0xb0
   132e4:	ldr	r1, [sp, #56]	; 0x38
   132e8:	mov	r2, r3
   132ec:	ldr	ip, [sp, #40]	; 0x28
   132f0:	mov	lr, r3
   132f4:	b	12fc0 <__lxstat64@plt+0x219c>
   132f8:	mov	r3, #1
   132fc:	str	r3, [sp, #56]	; 0x38
   13300:	str	r3, [sp, #68]	; 0x44
   13304:	str	r3, [sp, #40]	; 0x28
   13308:	ldr	r3, [pc, #4004]	; 142b4 <__lxstat64@plt+0x3490>
   1330c:	mov	r8, #0
   13310:	str	r3, [sp, #72]	; 0x48
   13314:	b	132dc <__lxstat64@plt+0x24b8>
   13318:	mov	r3, #1
   1331c:	str	r3, [sp, #56]	; 0x38
   13320:	str	r3, [sp, #68]	; 0x44
   13324:	str	r3, [sp, #40]	; 0x28
   13328:	ldr	r3, [pc, #3976]	; 142b8 <__lxstat64@plt+0x3494>
   1332c:	mov	r8, #0
   13330:	str	r3, [sp, #72]	; 0x48
   13334:	mov	r3, #5
   13338:	b	132e0 <__lxstat64@plt+0x24bc>
   1333c:	mov	r3, #0
   13340:	str	r3, [sp, #40]	; 0x28
   13344:	mov	r3, #1
   13348:	str	r3, [sp, #56]	; 0x38
   1334c:	mov	r8, #0
   13350:	mov	r1, r3
   13354:	ldr	r2, [sp, #176]	; 0xb0
   13358:	ldr	ip, [sp, #40]	; 0x28
   1335c:	ldr	lr, [sp, #176]	; 0xb0
   13360:	b	12fc0 <__lxstat64@plt+0x219c>
   13364:	ldr	r3, [sp, #176]	; 0xb0
   13368:	cmp	r3, #10
   1336c:	beq	133b0 <__lxstat64@plt+0x258c>
   13370:	mov	r2, #5
   13374:	ldr	r1, [pc, #3904]	; 142bc <__lxstat64@plt+0x3498>
   13378:	mov	r0, #0
   1337c:	bl	10c5c <dcgettext@plt>
   13380:	ldr	r2, [pc, #3892]	; 142bc <__lxstat64@plt+0x3498>
   13384:	cmp	r0, r2
   13388:	str	r0, [sp, #188]	; 0xbc
   1338c:	beq	14448 <__lxstat64@plt+0x3624>
   13390:	mov	r2, #5
   13394:	ldr	r1, [pc, #3864]	; 142b4 <__lxstat64@plt+0x3490>
   13398:	mov	r0, #0
   1339c:	bl	10c5c <dcgettext@plt>
   133a0:	ldr	r2, [pc, #3852]	; 142b4 <__lxstat64@plt+0x3490>
   133a4:	cmp	r0, r2
   133a8:	str	r0, [sp, #192]	; 0xc0
   133ac:	beq	14438 <__lxstat64@plt+0x3614>
   133b0:	ldr	r8, [sp, #40]	; 0x28
   133b4:	cmp	r8, #0
   133b8:	movne	r8, #0
   133bc:	bne	133ec <__lxstat64@plt+0x25c8>
   133c0:	ldr	r3, [sp, #188]	; 0xbc
   133c4:	ldrb	r3, [r3]
   133c8:	cmp	r3, #0
   133cc:	beq	133ec <__lxstat64@plt+0x25c8>
   133d0:	ldr	r2, [sp, #188]	; 0xbc
   133d4:	cmp	fp, r8
   133d8:	strbhi	r3, [r9, r8]
   133dc:	ldrb	r3, [r2, #1]!
   133e0:	add	r8, r8, #1
   133e4:	cmp	r3, #0
   133e8:	bne	133d4 <__lxstat64@plt+0x25b0>
   133ec:	ldr	r0, [sp, #192]	; 0xc0
   133f0:	bl	10d40 <strlen@plt>
   133f4:	ldr	r3, [sp, #192]	; 0xc0
   133f8:	ldr	r2, [sp, #176]	; 0xb0
   133fc:	str	r3, [sp, #72]	; 0x48
   13400:	mov	r3, #1
   13404:	str	r3, [sp, #56]	; 0x38
   13408:	mov	r1, r3
   1340c:	ldr	ip, [sp, #40]	; 0x28
   13410:	ldr	lr, [sp, #176]	; 0xb0
   13414:	str	r0, [sp, #68]	; 0x44
   13418:	b	12fc0 <__lxstat64@plt+0x219c>
   1341c:	ldr	r3, [sp, #40]	; 0x28
   13420:	cmp	r3, #0
   13424:	beq	140cc <__lxstat64@plt+0x32a8>
   13428:	mov	r3, #1
   1342c:	str	r3, [sp, #68]	; 0x44
   13430:	ldr	r3, [pc, #3708]	; 142b4 <__lxstat64@plt+0x3490>
   13434:	str	r3, [sp, #72]	; 0x48
   13438:	mov	r8, #0
   1343c:	ldr	r1, [sp, #56]	; 0x38
   13440:	ldr	r2, [sp, #176]	; 0xb0
   13444:	ldr	ip, [sp, #40]	; 0x28
   13448:	ldr	lr, [sp, #176]	; 0xb0
   1344c:	b	12fc0 <__lxstat64@plt+0x219c>
   13450:	ldr	r3, [sp, #40]	; 0x28
   13454:	cmp	r3, #0
   13458:	beq	14150 <__lxstat64@plt+0x332c>
   1345c:	str	r3, [sp, #56]	; 0x38
   13460:	mov	r3, #1
   13464:	str	r3, [sp, #68]	; 0x44
   13468:	ldr	r3, [pc, #3656]	; 142b8 <__lxstat64@plt+0x3494>
   1346c:	b	13434 <__lxstat64@plt+0x2610>
   13470:	ldr	r3, [sp, #40]	; 0x28
   13474:	cmp	r3, #0
   13478:	mov	r3, #1
   1347c:	streq	r3, [sp, #56]	; 0x38
   13480:	beq	140cc <__lxstat64@plt+0x32a8>
   13484:	str	r3, [sp, #68]	; 0x44
   13488:	ldr	r3, [pc, #3620]	; 142b4 <__lxstat64@plt+0x3490>
   1348c:	mov	r8, #0
   13490:	str	r3, [sp, #72]	; 0x48
   13494:	b	132dc <__lxstat64@plt+0x24b8>
   13498:	ldr	r3, [sp, #24]
   1349c:	ldr	r6, [sp, #48]	; 0x30
   134a0:	cmn	r3, #1
   134a4:	beq	13b00 <__lxstat64@plt+0x2cdc>
   134a8:	subs	r3, r3, #1
   134ac:	movne	r3, #1
   134b0:	cmp	r3, #0
   134b4:	beq	13880 <__lxstat64@plt+0x2a5c>
   134b8:	ldr	r1, [sp, #52]	; 0x34
   134bc:	mov	r7, r3
   134c0:	mov	r3, #0
   134c4:	str	r3, [sp, #32]
   134c8:	ldr	r3, [sp, #60]	; 0x3c
   134cc:	orr	r2, r1, r3
   134d0:	ldr	r3, [sp, #40]	; 0x28
   134d4:	eor	r2, r2, #1
   134d8:	orr	r2, r3, r2
   134dc:	tst	r2, #255	; 0xff
   134e0:	bne	13e04 <__lxstat64@plt+0x2fe0>
   134e4:	cmp	r6, #0
   134e8:	bne	136c4 <__lxstat64@plt+0x28a0>
   134ec:	ldr	r3, [sp, #36]	; 0x24
   134f0:	add	sl, sl, #1
   134f4:	and	r3, r3, r7
   134f8:	uxtb	r6, r3
   134fc:	cmp	r6, #0
   13500:	beq	1352c <__lxstat64@plt+0x2708>
   13504:	cmp	fp, r8
   13508:	movhi	r3, #39	; 0x27
   1350c:	strbhi	r3, [r9, r8]
   13510:	add	r3, r8, #1
   13514:	cmp	fp, r3
   13518:	movhi	r2, #39	; 0x27
   1351c:	add	r8, r8, #2
   13520:	strbhi	r2, [r9, r3]
   13524:	mov	r3, #0
   13528:	str	r3, [sp, #36]	; 0x24
   1352c:	ldr	r2, [sp, #32]
   13530:	cmp	r8, fp
   13534:	ldr	r3, [sp, #28]
   13538:	strbcc	r4, [r9, r8]
   1353c:	cmp	r2, #0
   13540:	moveq	r3, #0
   13544:	str	r3, [sp, #28]
   13548:	ldr	r3, [sp, #24]
   1354c:	add	r8, r8, #1
   13550:	cmn	r3, #1
   13554:	bne	1302c <__lxstat64@plt+0x2208>
   13558:	ldr	r3, [sp, #44]	; 0x2c
   1355c:	ldrb	r3, [r3, sl]
   13560:	adds	r7, r3, #0
   13564:	movne	r7, #1
   13568:	cmp	r7, #0
   1356c:	bne	1303c <__lxstat64@plt+0x2218>
   13570:	ldr	r3, [sp, #64]	; 0x40
   13574:	cmp	r8, #0
   13578:	movne	r3, #0
   1357c:	andeq	r3, r3, #1
   13580:	cmp	r3, #0
   13584:	str	r3, [sp, #64]	; 0x40
   13588:	bne	1402c <__lxstat64@plt+0x3208>
   1358c:	ldr	r3, [sp, #40]	; 0x28
   13590:	ldr	r2, [sp, #52]	; 0x34
   13594:	eor	r3, r3, #1
   13598:	ands	r2, r2, r3
   1359c:	beq	14458 <__lxstat64@plt+0x3634>
   135a0:	ldr	r3, [sp, #76]	; 0x4c
   135a4:	cmp	r3, #0
   135a8:	beq	14428 <__lxstat64@plt+0x3604>
   135ac:	ldr	r3, [sp, #28]
   135b0:	cmp	r3, #0
   135b4:	bne	143e4 <__lxstat64@plt+0x35c0>
   135b8:	ldr	r2, [sp, #84]	; 0x54
   135bc:	clz	r3, fp
   135c0:	cmp	r2, #0
   135c4:	lsr	r3, r3, #5
   135c8:	moveq	r3, #0
   135cc:	cmp	r3, #0
   135d0:	beq	14384 <__lxstat64@plt+0x3560>
   135d4:	mov	fp, r2
   135d8:	str	r3, [sp, #76]	; 0x4c
   135dc:	b	12f68 <__lxstat64@plt+0x2144>
   135e0:	ldr	r3, [sp, #176]	; 0xb0
   135e4:	ldr	r6, [sp, #48]	; 0x30
   135e8:	cmp	r3, #2
   135ec:	beq	13b24 <__lxstat64@plt+0x2d00>
   135f0:	ldr	r3, [sp, #88]	; 0x58
   135f4:	cmp	r3, #0
   135f8:	beq	140a8 <__lxstat64@plt+0x3284>
   135fc:	mov	r3, #0
   13600:	add	sl, sl, #1
   13604:	ldr	r6, [sp, #36]	; 0x24
   13608:	str	r3, [sp, #32]
   1360c:	mov	r4, #92	; 0x5c
   13610:	b	134fc <__lxstat64@plt+0x26d8>
   13614:	ldr	r3, [sp, #176]	; 0xb0
   13618:	ldr	r6, [sp, #48]	; 0x30
   1361c:	cmp	r3, #2
   13620:	beq	13b54 <__lxstat64@plt+0x2d30>
   13624:	cmp	r3, #5
   13628:	bne	140b8 <__lxstat64@plt+0x3294>
   1362c:	ldr	r3, [sp, #100]	; 0x64
   13630:	cmp	r3, #0
   13634:	beq	1411c <__lxstat64@plt+0x32f8>
   13638:	ldr	r2, [sp, #24]
   1363c:	add	r3, sl, #2
   13640:	cmp	r2, r3
   13644:	bls	13654 <__lxstat64@plt+0x2830>
   13648:	ldrb	r4, [r5, #1]
   1364c:	cmp	r4, #63	; 0x3f
   13650:	beq	142c4 <__lxstat64@plt+0x34a0>
   13654:	mov	r1, #0
   13658:	str	r1, [sp, #32]
   1365c:	mov	r4, #63	; 0x3f
   13660:	b	134c8 <__lxstat64@plt+0x26a4>
   13664:	ldr	r3, [sp, #176]	; 0xb0
   13668:	ldr	r6, [sp, #48]	; 0x30
   1366c:	cmp	r3, #2
   13670:	beq	13b80 <__lxstat64@plt+0x2d5c>
   13674:	str	r7, [sp, #32]
   13678:	str	r7, [sp, #76]	; 0x4c
   1367c:	mov	r1, #0
   13680:	mov	r4, #39	; 0x27
   13684:	b	134c8 <__lxstat64@plt+0x26a4>
   13688:	ldr	r6, [sp, #48]	; 0x30
   1368c:	ldr	r1, [sp, #52]	; 0x34
   13690:	str	r7, [sp, #32]
   13694:	b	134c8 <__lxstat64@plt+0x26a4>
   13698:	ldr	r6, [sp, #48]	; 0x30
   1369c:	ldr	r1, [sp, #52]	; 0x34
   136a0:	mov	r4, #12
   136a4:	mov	r3, #102	; 0x66
   136a8:	ldr	r2, [sp, #56]	; 0x38
   136ac:	cmp	r2, #0
   136b0:	streq	r2, [sp, #32]
   136b4:	beq	134c8 <__lxstat64@plt+0x26a4>
   136b8:	mov	r4, r3
   136bc:	mov	r3, #0
   136c0:	str	r3, [sp, #32]
   136c4:	ldr	r3, [sp, #40]	; 0x28
   136c8:	cmp	r3, #0
   136cc:	bne	13e3c <__lxstat64@plt+0x3018>
   136d0:	ldr	r3, [sp, #36]	; 0x24
   136d4:	eor	r3, r3, #1
   136d8:	and	r3, r3, r1
   136dc:	ands	r3, r3, #255	; 0xff
   136e0:	beq	13718 <__lxstat64@plt+0x28f4>
   136e4:	cmp	fp, r8
   136e8:	movhi	r2, #39	; 0x27
   136ec:	strbhi	r2, [r9, r8]
   136f0:	add	r2, r8, #1
   136f4:	cmp	fp, r2
   136f8:	movhi	r1, #36	; 0x24
   136fc:	strbhi	r1, [r9, r2]
   13700:	add	r2, r8, #2
   13704:	cmp	fp, r2
   13708:	add	r8, r8, #3
   1370c:	movhi	r1, #39	; 0x27
   13710:	strbhi	r1, [r9, r2]
   13714:	str	r3, [sp, #36]	; 0x24
   13718:	cmp	fp, r8
   1371c:	movhi	r3, #92	; 0x5c
   13720:	strbhi	r3, [r9, r8]
   13724:	add	sl, sl, #1
   13728:	add	r8, r8, #1
   1372c:	b	1352c <__lxstat64@plt+0x2708>
   13730:	ldr	r6, [sp, #48]	; 0x30
   13734:	mov	r4, #10
   13738:	mov	r3, #110	; 0x6e
   1373c:	ldr	r2, [sp, #64]	; 0x40
   13740:	cmp	r2, #0
   13744:	bne	141c4 <__lxstat64@plt+0x33a0>
   13748:	ldr	r1, [sp, #52]	; 0x34
   1374c:	b	136a8 <__lxstat64@plt+0x2884>
   13750:	ldr	r6, [sp, #48]	; 0x30
   13754:	ldr	r1, [sp, #52]	; 0x34
   13758:	mov	r3, #116	; 0x74
   1375c:	b	136a8 <__lxstat64@plt+0x2884>
   13760:	ldr	r6, [sp, #48]	; 0x30
   13764:	ldr	r1, [sp, #52]	; 0x34
   13768:	mov	r4, #11
   1376c:	mov	r3, #118	; 0x76
   13770:	b	136a8 <__lxstat64@plt+0x2884>
   13774:	ldr	r6, [sp, #48]	; 0x30
   13778:	ldr	r1, [sp, #52]	; 0x34
   1377c:	mov	r4, #8
   13780:	mov	r3, #98	; 0x62
   13784:	b	136a8 <__lxstat64@plt+0x2884>
   13788:	ldr	r6, [sp, #48]	; 0x30
   1378c:	ldr	r1, [sp, #52]	; 0x34
   13790:	mov	r4, #7
   13794:	mov	r3, #97	; 0x61
   13798:	b	136a8 <__lxstat64@plt+0x2884>
   1379c:	ldr	r3, [sp, #56]	; 0x38
   137a0:	ldr	r6, [sp, #48]	; 0x30
   137a4:	cmp	r3, #0
   137a8:	beq	13c6c <__lxstat64@plt+0x2e48>
   137ac:	ldr	r3, [sp, #40]	; 0x28
   137b0:	cmp	r3, #0
   137b4:	bne	142a0 <__lxstat64@plt+0x347c>
   137b8:	ldr	r3, [sp, #36]	; 0x24
   137bc:	ldr	r2, [sp, #52]	; 0x34
   137c0:	eor	r3, r3, #1
   137c4:	ands	r3, r2, r3
   137c8:	moveq	r2, r8
   137cc:	beq	13804 <__lxstat64@plt+0x29e0>
   137d0:	cmp	fp, r8
   137d4:	movhi	r2, #39	; 0x27
   137d8:	strbhi	r2, [r9, r8]
   137dc:	add	r2, r8, #1
   137e0:	cmp	fp, r2
   137e4:	movhi	r1, #36	; 0x24
   137e8:	strbhi	r1, [r9, r2]
   137ec:	add	r2, r8, #2
   137f0:	cmp	fp, r2
   137f4:	movhi	r1, #39	; 0x27
   137f8:	strbhi	r1, [r9, r2]
   137fc:	add	r2, r8, #3
   13800:	str	r3, [sp, #36]	; 0x24
   13804:	cmp	fp, r2
   13808:	movhi	r3, #92	; 0x5c
   1380c:	strbhi	r3, [r9, r2]
   13810:	ldr	r3, [sp, #92]	; 0x5c
   13814:	add	r8, r2, #1
   13818:	cmp	r3, #0
   1381c:	beq	141a0 <__lxstat64@plt+0x337c>
   13820:	ldr	r1, [sp, #24]
   13824:	add	r3, sl, #1
   13828:	cmp	r1, r3
   1382c:	bls	13864 <__lxstat64@plt+0x2a40>
   13830:	ldr	r1, [sp, #44]	; 0x2c
   13834:	ldrb	r3, [r1, r3]
   13838:	sub	r3, r3, #48	; 0x30
   1383c:	cmp	r3, #9
   13840:	bhi	13864 <__lxstat64@plt+0x2a40>
   13844:	cmp	fp, r8
   13848:	movhi	r3, #48	; 0x30
   1384c:	strbhi	r3, [r9, r8]
   13850:	add	r3, r2, #2
   13854:	cmp	fp, r3
   13858:	add	r8, r2, #3
   1385c:	movhi	r1, #48	; 0x30
   13860:	strbhi	r1, [r9, r3]
   13864:	ldr	r3, [sp, #40]	; 0x28
   13868:	ldr	r1, [sp, #52]	; 0x34
   1386c:	mov	r7, r3
   13870:	str	r3, [sp, #32]
   13874:	mov	r4, #48	; 0x30
   13878:	b	134c8 <__lxstat64@plt+0x26a4>
   1387c:	ldr	r6, [sp, #48]	; 0x30
   13880:	cmp	sl, #0
   13884:	streq	r7, [sp, #32]
   13888:	beq	138a8 <__lxstat64@plt+0x2a84>
   1388c:	mov	r3, #0
   13890:	ldr	r1, [sp, #52]	; 0x34
   13894:	str	r3, [sp, #32]
   13898:	b	134c8 <__lxstat64@plt+0x26a4>
   1389c:	ldr	r6, [sp, #48]	; 0x30
   138a0:	mov	r3, #0
   138a4:	str	r3, [sp, #32]
   138a8:	ldr	r3, [sp, #64]	; 0x40
   138ac:	cmp	r3, #0
   138b0:	bne	1402c <__lxstat64@plt+0x3208>
   138b4:	ldr	r1, [sp, #52]	; 0x34
   138b8:	b	134c8 <__lxstat64@plt+0x26a4>
   138bc:	ldr	r3, [sp, #48]	; 0x30
   138c0:	mov	r6, r3
   138c4:	str	r3, [sp, #32]
   138c8:	b	138a8 <__lxstat64@plt+0x2a84>
   138cc:	ldr	r6, [sp, #48]	; 0x30
   138d0:	mov	r4, #13
   138d4:	mov	r3, #114	; 0x72
   138d8:	b	1373c <__lxstat64@plt+0x2918>
   138dc:	ldr	r3, [sp, #44]	; 0x2c
   138e0:	add	r5, r3, sl
   138e4:	ldrb	r4, [r5]
   138e8:	cmp	r4, #126	; 0x7e
   138ec:	ldrls	pc, [pc, r4, lsl #2]
   138f0:	b	13c8c <__lxstat64@plt+0x2e68>
   138f4:	andeq	r3, r1, ip, asr ip
   138f8:	andeq	r3, r1, ip, lsl #25
   138fc:	andeq	r3, r1, ip, lsl #25
   13900:	andeq	r3, r1, ip, lsl #25
   13904:	andeq	r3, r1, ip, lsl #25
   13908:	andeq	r3, r1, ip, lsl #25
   1390c:	andeq	r3, r1, ip, lsl #25
   13910:	andeq	r3, r1, r4, asr ip
   13914:	andeq	r3, r1, ip, asr #24
   13918:	andeq	r3, r1, r0, asr #24
   1391c:	andeq	r3, r1, r8, lsr ip
   13920:	andeq	r3, r1, r0, lsr ip
   13924:	andeq	r3, r1, r8, lsr #24
   13928:	andeq	r3, r1, r0, lsr #24
   1392c:	andeq	r3, r1, ip, lsl #25
   13930:	andeq	r3, r1, ip, lsl #25
   13934:	andeq	r3, r1, ip, lsl #25
   13938:	andeq	r3, r1, ip, lsl #25
   1393c:	andeq	r3, r1, ip, lsl #25
   13940:	andeq	r3, r1, ip, lsl #25
   13944:	andeq	r3, r1, ip, lsl #25
   13948:	andeq	r3, r1, ip, lsl #25
   1394c:	andeq	r3, r1, ip, lsl #25
   13950:	andeq	r3, r1, ip, lsl #25
   13954:	andeq	r3, r1, ip, lsl #25
   13958:	andeq	r3, r1, ip, lsl #25
   1395c:	andeq	r3, r1, ip, lsl #25
   13960:	andeq	r3, r1, ip, lsl #25
   13964:	andeq	r3, r1, ip, lsl #25
   13968:	andeq	r3, r1, ip, lsl #25
   1396c:	andeq	r3, r1, ip, lsl #25
   13970:	andeq	r3, r1, ip, lsl #25
   13974:	andeq	r3, r1, r4, lsl ip
   13978:	andeq	r3, r1, ip, lsl #24
   1397c:	andeq	r3, r1, ip, lsl #24
   13980:	andeq	r3, r1, r4, lsl #24
   13984:	andeq	r3, r1, ip, lsl #24
   13988:	strdeq	r3, [r1], -ip
   1398c:	andeq	r3, r1, ip, lsl #24
   13990:	andeq	r3, r1, r0, ror fp
   13994:	andeq	r3, r1, ip, lsl #24
   13998:	andeq	r3, r1, ip, lsl #24
   1399c:	andeq	r3, r1, ip, lsl #24
   139a0:	strdeq	r3, [r1], -ip
   139a4:	strdeq	r3, [r1], -ip
   139a8:	strdeq	r3, [r1], -ip
   139ac:	strdeq	r3, [r1], -ip
   139b0:	strdeq	r3, [r1], -ip
   139b4:	strdeq	r3, [r1], -ip
   139b8:	strdeq	r3, [r1], -ip
   139bc:	strdeq	r3, [r1], -ip
   139c0:	strdeq	r3, [r1], -ip
   139c4:	strdeq	r3, [r1], -ip
   139c8:	strdeq	r3, [r1], -ip
   139cc:	strdeq	r3, [r1], -ip
   139d0:	strdeq	r3, [r1], -ip
   139d4:	strdeq	r3, [r1], -ip
   139d8:	strdeq	r3, [r1], -ip
   139dc:	strdeq	r3, [r1], -ip
   139e0:	andeq	r3, r1, ip, lsl #24
   139e4:	andeq	r3, r1, ip, lsl #24
   139e8:	andeq	r3, r1, ip, lsl #24
   139ec:	andeq	r3, r1, ip, lsl #24
   139f0:	andeq	r3, r1, r4, asr #22
   139f4:	andeq	r3, r1, ip, lsl #25
   139f8:	strdeq	r3, [r1], -ip
   139fc:	strdeq	r3, [r1], -ip
   13a00:	strdeq	r3, [r1], -ip
   13a04:	strdeq	r3, [r1], -ip
   13a08:	strdeq	r3, [r1], -ip
   13a0c:	strdeq	r3, [r1], -ip
   13a10:	strdeq	r3, [r1], -ip
   13a14:	strdeq	r3, [r1], -ip
   13a18:	strdeq	r3, [r1], -ip
   13a1c:	strdeq	r3, [r1], -ip
   13a20:	strdeq	r3, [r1], -ip
   13a24:	strdeq	r3, [r1], -ip
   13a28:	strdeq	r3, [r1], -ip
   13a2c:	strdeq	r3, [r1], -ip
   13a30:	strdeq	r3, [r1], -ip
   13a34:	strdeq	r3, [r1], -ip
   13a38:	strdeq	r3, [r1], -ip
   13a3c:	strdeq	r3, [r1], -ip
   13a40:	strdeq	r3, [r1], -ip
   13a44:	strdeq	r3, [r1], -ip
   13a48:	strdeq	r3, [r1], -ip
   13a4c:	strdeq	r3, [r1], -ip
   13a50:	strdeq	r3, [r1], -ip
   13a54:	strdeq	r3, [r1], -ip
   13a58:	strdeq	r3, [r1], -ip
   13a5c:	strdeq	r3, [r1], -ip
   13a60:	andeq	r3, r1, ip, lsl #24
   13a64:	andeq	r3, r1, r4, lsl fp
   13a68:	strdeq	r3, [r1], -ip
   13a6c:	andeq	r3, r1, ip, lsl #24
   13a70:	strdeq	r3, [r1], -ip
   13a74:	andeq	r3, r1, ip, lsl #24
   13a78:	strdeq	r3, [r1], -ip
   13a7c:	strdeq	r3, [r1], -ip
   13a80:	strdeq	r3, [r1], -ip
   13a84:	strdeq	r3, [r1], -ip
   13a88:	strdeq	r3, [r1], -ip
   13a8c:	strdeq	r3, [r1], -ip
   13a90:	strdeq	r3, [r1], -ip
   13a94:	strdeq	r3, [r1], -ip
   13a98:	strdeq	r3, [r1], -ip
   13a9c:	strdeq	r3, [r1], -ip
   13aa0:	strdeq	r3, [r1], -ip
   13aa4:	strdeq	r3, [r1], -ip
   13aa8:	strdeq	r3, [r1], -ip
   13aac:	strdeq	r3, [r1], -ip
   13ab0:	strdeq	r3, [r1], -ip
   13ab4:	strdeq	r3, [r1], -ip
   13ab8:	strdeq	r3, [r1], -ip
   13abc:	strdeq	r3, [r1], -ip
   13ac0:	strdeq	r3, [r1], -ip
   13ac4:	strdeq	r3, [r1], -ip
   13ac8:	strdeq	r3, [r1], -ip
   13acc:	strdeq	r3, [r1], -ip
   13ad0:	strdeq	r3, [r1], -ip
   13ad4:	strdeq	r3, [r1], -ip
   13ad8:	strdeq	r3, [r1], -ip
   13adc:	strdeq	r3, [r1], -ip
   13ae0:	strdeq	r3, [r1], -r0
   13ae4:	andeq	r3, r1, ip, lsl #24
   13ae8:	strdeq	r3, [r1], -r0
   13aec:	andeq	r3, r1, r4, lsl #24
   13af0:	ldr	r3, [sp, #24]
   13af4:	mov	r6, #0
   13af8:	cmn	r3, #1
   13afc:	bne	134a8 <__lxstat64@plt+0x2684>
   13b00:	ldr	r3, [sp, #44]	; 0x2c
   13b04:	ldrb	r3, [r3, #1]
   13b08:	adds	r3, r3, #0
   13b0c:	movne	r3, #1
   13b10:	b	134b0 <__lxstat64@plt+0x268c>
   13b14:	ldr	r3, [sp, #176]	; 0xb0
   13b18:	mov	r6, #0
   13b1c:	cmp	r3, #2
   13b20:	bne	135f0 <__lxstat64@plt+0x27cc>
   13b24:	ldr	r3, [sp, #64]	; 0x40
   13b28:	cmp	r3, #0
   13b2c:	bne	14364 <__lxstat64@plt+0x3540>
   13b30:	add	sl, sl, #1
   13b34:	ldr	r6, [sp, #36]	; 0x24
   13b38:	str	r3, [sp, #32]
   13b3c:	mov	r4, #92	; 0x5c
   13b40:	b	134fc <__lxstat64@plt+0x26d8>
   13b44:	ldr	r3, [sp, #176]	; 0xb0
   13b48:	mov	r6, #0
   13b4c:	cmp	r3, #2
   13b50:	bne	13624 <__lxstat64@plt+0x2800>
   13b54:	ldr	r3, [sp, #40]	; 0x28
   13b58:	cmp	r3, #0
   13b5c:	bne	13e40 <__lxstat64@plt+0x301c>
   13b60:	mov	r1, r7
   13b64:	str	r3, [sp, #32]
   13b68:	mov	r4, #63	; 0x3f
   13b6c:	b	134c8 <__lxstat64@plt+0x26a4>
   13b70:	ldr	r3, [sp, #176]	; 0xb0
   13b74:	mov	r6, #0
   13b78:	cmp	r3, #2
   13b7c:	bne	13674 <__lxstat64@plt+0x2850>
   13b80:	ldr	r3, [sp, #64]	; 0x40
   13b84:	cmp	r3, #0
   13b88:	bne	14364 <__lxstat64@plt+0x3540>
   13b8c:	ldr	r2, [sp, #84]	; 0x54
   13b90:	adds	r3, fp, #0
   13b94:	movne	r3, #1
   13b98:	cmp	r2, #0
   13b9c:	movne	r3, #0
   13ba0:	cmp	r3, #0
   13ba4:	strne	fp, [sp, #84]	; 0x54
   13ba8:	movne	fp, #0
   13bac:	bne	13bdc <__lxstat64@plt+0x2db8>
   13bb0:	cmp	fp, r8
   13bb4:	movhi	r3, #39	; 0x27
   13bb8:	strbhi	r3, [r9, r8]
   13bbc:	add	r3, r8, #1
   13bc0:	cmp	fp, r3
   13bc4:	movhi	r2, #92	; 0x5c
   13bc8:	strbhi	r2, [r9, r3]
   13bcc:	add	r3, r8, #2
   13bd0:	cmp	fp, r3
   13bd4:	movhi	r2, #39	; 0x27
   13bd8:	strbhi	r2, [r9, r3]
   13bdc:	ldr	r3, [sp, #64]	; 0x40
   13be0:	add	r8, r8, #3
   13be4:	mov	r1, r7
   13be8:	str	r7, [sp, #32]
   13bec:	str	r7, [sp, #76]	; 0x4c
   13bf0:	str	r3, [sp, #36]	; 0x24
   13bf4:	mov	r4, #39	; 0x27
   13bf8:	b	134c8 <__lxstat64@plt+0x26a4>
   13bfc:	mov	r6, #0
   13c00:	b	1368c <__lxstat64@plt+0x2868>
   13c04:	mov	r6, #0
   13c08:	b	13880 <__lxstat64@plt+0x2a5c>
   13c0c:	mov	r6, #0
   13c10:	b	138a0 <__lxstat64@plt+0x2a7c>
   13c14:	str	r7, [sp, #32]
   13c18:	mov	r6, #0
   13c1c:	b	138a8 <__lxstat64@plt+0x2a84>
   13c20:	mov	r6, #0
   13c24:	b	138d0 <__lxstat64@plt+0x2aac>
   13c28:	mov	r6, #0
   13c2c:	b	1369c <__lxstat64@plt+0x2878>
   13c30:	mov	r6, #0
   13c34:	b	13764 <__lxstat64@plt+0x2940>
   13c38:	mov	r6, #0
   13c3c:	b	13734 <__lxstat64@plt+0x2910>
   13c40:	mov	r6, #0
   13c44:	mov	r3, #116	; 0x74
   13c48:	b	1373c <__lxstat64@plt+0x2918>
   13c4c:	mov	r6, #0
   13c50:	b	13778 <__lxstat64@plt+0x2954>
   13c54:	mov	r6, #0
   13c58:	b	1378c <__lxstat64@plt+0x2968>
   13c5c:	ldr	r3, [sp, #56]	; 0x38
   13c60:	mov	r6, #0
   13c64:	cmp	r3, #0
   13c68:	bne	137ac <__lxstat64@plt+0x2988>
   13c6c:	ldr	r3, [sp, #96]	; 0x60
   13c70:	cmp	r3, #0
   13c74:	addne	sl, sl, #1
   13c78:	bne	13020 <__lxstat64@plt+0x21fc>
   13c7c:	ldr	r1, [sp, #52]	; 0x34
   13c80:	str	r3, [sp, #32]
   13c84:	mov	r4, r3
   13c88:	b	134c8 <__lxstat64@plt+0x26a4>
   13c8c:	mov	r6, #0
   13c90:	ldr	r3, [sp, #80]	; 0x50
   13c94:	cmp	r3, #1
   13c98:	bne	13e88 <__lxstat64@plt+0x3064>
   13c9c:	bl	10d28 <__ctype_b_loc@plt>
   13ca0:	ldr	r2, [sp, #80]	; 0x50
   13ca4:	sxth	r3, r4
   13ca8:	mov	r1, r2
   13cac:	lsl	r3, r3, #1
   13cb0:	ldr	r2, [r0]
   13cb4:	ldrh	r3, [r2, r3]
   13cb8:	and	r3, r3, #16384	; 0x4000
   13cbc:	cmp	r3, #0
   13cc0:	movne	r3, #1
   13cc4:	moveq	r3, #0
   13cc8:	str	r3, [sp, #32]
   13ccc:	moveq	r3, #1
   13cd0:	movne	r3, #0
   13cd4:	ldr	r2, [sp, #56]	; 0x38
   13cd8:	and	r3, r3, r2
   13cdc:	ands	r3, r3, #255	; 0xff
   13ce0:	beq	138b4 <__lxstat64@plt+0x2a90>
   13ce4:	add	r1, sl, r1
   13ce8:	mov	r0, #0
   13cec:	ldr	r7, [sp, #40]	; 0x28
   13cf0:	ldr	r2, [sp, #36]	; 0x24
   13cf4:	ldr	lr, [sp, #52]	; 0x34
   13cf8:	b	13da8 <__lxstat64@plt+0x2f84>
   13cfc:	cmp	r7, #0
   13d00:	bne	140fc <__lxstat64@plt+0x32d8>
   13d04:	eor	r0, r2, #1
   13d08:	ands	r0, lr, r0
   13d0c:	beq	13d44 <__lxstat64@plt+0x2f20>
   13d10:	cmp	fp, r8
   13d14:	movhi	r2, #39	; 0x27
   13d18:	strbhi	r2, [r9, r8]
   13d1c:	add	r2, r8, #1
   13d20:	cmp	fp, r2
   13d24:	movhi	ip, #36	; 0x24
   13d28:	strbhi	ip, [r9, r2]
   13d2c:	add	r2, r8, #2
   13d30:	cmp	fp, r2
   13d34:	movhi	ip, #39	; 0x27
   13d38:	strbhi	ip, [r9, r2]
   13d3c:	add	r8, r8, #3
   13d40:	mov	r2, r0
   13d44:	cmp	fp, r8
   13d48:	movhi	r0, #92	; 0x5c
   13d4c:	strbhi	r0, [r9, r8]
   13d50:	add	r0, r8, #1
   13d54:	cmp	fp, r0
   13d58:	lsrhi	ip, r4, #6
   13d5c:	addhi	ip, ip, #48	; 0x30
   13d60:	strbhi	ip, [r9, r0]
   13d64:	add	ip, r8, #2
   13d68:	cmp	fp, ip
   13d6c:	lsrhi	r0, r4, #3
   13d70:	andhi	r0, r0, #7
   13d74:	addhi	r0, r0, #48	; 0x30
   13d78:	add	sl, sl, #1
   13d7c:	strbhi	r0, [r9, ip]
   13d80:	and	r4, r4, #7
   13d84:	cmp	sl, r1
   13d88:	add	r4, r4, #48	; 0x30
   13d8c:	add	r8, r8, #3
   13d90:	bcs	14114 <__lxstat64@plt+0x32f0>
   13d94:	mov	r0, r3
   13d98:	cmp	fp, r8
   13d9c:	strbhi	r4, [r9, r8]
   13da0:	ldrb	r4, [r5, #1]!
   13da4:	add	r8, r8, #1
   13da8:	cmp	r3, #0
   13dac:	bne	13cfc <__lxstat64@plt+0x2ed8>
   13db0:	cmp	r6, #0
   13db4:	bne	13e58 <__lxstat64@plt+0x3034>
   13db8:	eor	r6, r0, #1
   13dbc:	and	r6, r6, r2
   13dc0:	add	sl, sl, #1
   13dc4:	cmp	r1, sl
   13dc8:	uxtb	r6, r6
   13dcc:	bls	13e80 <__lxstat64@plt+0x305c>
   13dd0:	cmp	r6, #0
   13dd4:	beq	13d98 <__lxstat64@plt+0x2f74>
   13dd8:	cmp	fp, r8
   13ddc:	movhi	r2, #39	; 0x27
   13de0:	strbhi	r2, [r9, r8]
   13de4:	add	r2, r8, #1
   13de8:	cmp	fp, r2
   13dec:	movhi	ip, #39	; 0x27
   13df0:	strbhi	ip, [r9, r2]
   13df4:	add	r8, r8, #2
   13df8:	mov	r6, r3
   13dfc:	mov	r2, r3
   13e00:	b	13d98 <__lxstat64@plt+0x2f74>
   13e04:	ldr	r3, [sp, #184]	; 0xb8
   13e08:	cmp	r3, #0
   13e0c:	beq	134e4 <__lxstat64@plt+0x26c0>
   13e10:	lsr	r2, r4, #5
   13e14:	mov	r0, r3
   13e18:	uxtb	r2, r2
   13e1c:	and	r3, r4, #31
   13e20:	ldr	r2, [r0, r2, lsl #2]
   13e24:	lsr	r3, r2, r3
   13e28:	tst	r3, #1
   13e2c:	beq	134e4 <__lxstat64@plt+0x26c0>
   13e30:	ldr	r3, [sp, #40]	; 0x28
   13e34:	cmp	r3, #0
   13e38:	beq	136d0 <__lxstat64@plt+0x28ac>
   13e3c:	mov	r3, r1
   13e40:	str	r3, [sp, #64]	; 0x40
   13e44:	mov	sl, r9
   13e48:	ldr	r3, [sp, #56]	; 0x38
   13e4c:	mov	r9, fp
   13e50:	ldr	r2, [sp, #64]	; 0x40
   13e54:	b	14044 <__lxstat64@plt+0x3220>
   13e58:	cmp	fp, r8
   13e5c:	eor	r6, r0, #1
   13e60:	movhi	ip, #92	; 0x5c
   13e64:	and	r6, r6, r2
   13e68:	add	sl, sl, #1
   13e6c:	strbhi	ip, [r9, r8]
   13e70:	cmp	r1, sl
   13e74:	add	r8, r8, #1
   13e78:	uxtb	r6, r6
   13e7c:	bhi	13dd0 <__lxstat64@plt+0x2fac>
   13e80:	str	r2, [sp, #36]	; 0x24
   13e84:	b	134fc <__lxstat64@plt+0x26d8>
   13e88:	ldr	r3, [sp, #24]
   13e8c:	cmn	r3, #1
   13e90:	mov	r3, #0
   13e94:	str	r3, [sp, #128]	; 0x80
   13e98:	str	r3, [sp, #132]	; 0x84
   13e9c:	beq	14190 <__lxstat64@plt+0x336c>
   13ea0:	mov	r2, r7
   13ea4:	mov	r3, #0
   13ea8:	str	r7, [sp, #104]	; 0x68
   13eac:	str	r5, [sp, #116]	; 0x74
   13eb0:	mov	r7, r3
   13eb4:	mov	r5, r2
   13eb8:	str	r4, [sp, #32]
   13ebc:	str	r6, [sp, #108]	; 0x6c
   13ec0:	str	r8, [sp, #112]	; 0x70
   13ec4:	ldr	r3, [sp, #44]	; 0x2c
   13ec8:	add	r6, sl, r7
   13ecc:	add	r4, r3, r6
   13ed0:	ldr	r3, [sp, #24]
   13ed4:	mov	r1, r4
   13ed8:	sub	r2, r3, r6
   13edc:	add	r0, sp, #124	; 0x7c
   13ee0:	add	r3, sp, #128	; 0x80
   13ee4:	bl	17c84 <__lxstat64@plt+0x6e60>
   13ee8:	subs	r8, r0, #0
   13eec:	beq	14274 <__lxstat64@plt+0x3450>
   13ef0:	cmn	r8, #1
   13ef4:	beq	1424c <__lxstat64@plt+0x3428>
   13ef8:	cmn	r8, #2
   13efc:	beq	141e4 <__lxstat64@plt+0x33c0>
   13f00:	ldr	r3, [sp, #64]	; 0x40
   13f04:	cmp	r3, #0
   13f08:	beq	13fc8 <__lxstat64@plt+0x31a4>
   13f0c:	cmp	r8, #1
   13f10:	beq	13fc8 <__lxstat64@plt+0x31a4>
   13f14:	sub	r3, r8, #1
   13f18:	add	r6, r3, r6
   13f1c:	ldr	r3, [sp, #44]	; 0x2c
   13f20:	add	r6, r3, r6
   13f24:	ldrb	r3, [r4, #1]!
   13f28:	sub	r3, r3, #91	; 0x5b
   13f2c:	cmp	r3, #33	; 0x21
   13f30:	ldrls	pc, [pc, r3, lsl #2]
   13f34:	b	13fc0 <__lxstat64@plt+0x319c>
   13f38:	andeq	r4, r1, ip, lsr #32
   13f3c:	andeq	r4, r1, ip, lsr #32
   13f40:	andeq	r3, r1, r0, asr #31
   13f44:	andeq	r4, r1, ip, lsr #32
   13f48:	andeq	r3, r1, r0, asr #31
   13f4c:	andeq	r4, r1, ip, lsr #32
   13f50:	andeq	r3, r1, r0, asr #31
   13f54:	andeq	r3, r1, r0, asr #31
   13f58:	andeq	r3, r1, r0, asr #31
   13f5c:	andeq	r3, r1, r0, asr #31
   13f60:	andeq	r3, r1, r0, asr #31
   13f64:	andeq	r3, r1, r0, asr #31
   13f68:	andeq	r3, r1, r0, asr #31
   13f6c:	andeq	r3, r1, r0, asr #31
   13f70:	andeq	r3, r1, r0, asr #31
   13f74:	andeq	r3, r1, r0, asr #31
   13f78:	andeq	r3, r1, r0, asr #31
   13f7c:	andeq	r3, r1, r0, asr #31
   13f80:	andeq	r3, r1, r0, asr #31
   13f84:	andeq	r3, r1, r0, asr #31
   13f88:	andeq	r3, r1, r0, asr #31
   13f8c:	andeq	r3, r1, r0, asr #31
   13f90:	andeq	r3, r1, r0, asr #31
   13f94:	andeq	r3, r1, r0, asr #31
   13f98:	andeq	r3, r1, r0, asr #31
   13f9c:	andeq	r3, r1, r0, asr #31
   13fa0:	andeq	r3, r1, r0, asr #31
   13fa4:	andeq	r3, r1, r0, asr #31
   13fa8:	andeq	r3, r1, r0, asr #31
   13fac:	andeq	r3, r1, r0, asr #31
   13fb0:	andeq	r3, r1, r0, asr #31
   13fb4:	andeq	r3, r1, r0, asr #31
   13fb8:	andeq	r3, r1, r0, asr #31
   13fbc:	andeq	r4, r1, ip, lsr #32
   13fc0:	cmp	r6, r4
   13fc4:	bne	13f24 <__lxstat64@plt+0x3100>
   13fc8:	ldr	r0, [sp, #124]	; 0x7c
   13fcc:	bl	10c8c <iswprint@plt>
   13fd0:	add	r7, r7, r8
   13fd4:	cmp	r0, #0
   13fd8:	add	r0, sp, #128	; 0x80
   13fdc:	moveq	r5, #0
   13fe0:	bl	10c44 <mbsinit@plt>
   13fe4:	cmp	r0, #0
   13fe8:	beq	13ec4 <__lxstat64@plt+0x30a0>
   13fec:	ldr	r4, [sp, #32]
   13ff0:	str	r5, [sp, #32]
   13ff4:	ldr	r3, [sp, #32]
   13ff8:	mov	r1, r7
   13ffc:	eor	r3, r3, #1
   14000:	ldr	r7, [sp, #104]	; 0x68
   14004:	ldr	r6, [sp, #108]	; 0x6c
   14008:	ldr	r8, [sp, #112]	; 0x70
   1400c:	ldr	r5, [sp, #116]	; 0x74
   14010:	uxtb	r3, r3
   14014:	cmp	r1, #1
   14018:	bls	13cd4 <__lxstat64@plt+0x2eb0>
   1401c:	ldr	r2, [sp, #56]	; 0x38
   14020:	and	r3, r3, r2
   14024:	uxtb	r3, r3
   14028:	b	13ce4 <__lxstat64@plt+0x2ec0>
   1402c:	mov	r3, #2
   14030:	str	r3, [sp, #176]	; 0xb0
   14034:	ldr	r2, [sp, #64]	; 0x40
   14038:	ldr	r3, [sp, #56]	; 0x38
   1403c:	mov	sl, r9
   14040:	mov	r9, fp
   14044:	and	r3, r3, r2
   14048:	tst	r3, #255	; 0xff
   1404c:	ldr	r3, [sp, #176]	; 0xb0
   14050:	movne	r3, #4
   14054:	str	r3, [sp, #176]	; 0xb0
   14058:	ldr	r3, [sp, #180]	; 0xb4
   1405c:	mov	ip, #0
   14060:	bic	r3, r3, #2
   14064:	str	r3, [sp, #4]
   14068:	ldr	r3, [sp, #192]	; 0xc0
   1406c:	ldr	r2, [sp, #44]	; 0x2c
   14070:	str	r3, [sp, #16]
   14074:	ldr	r3, [sp, #188]	; 0xbc
   14078:	mov	r1, r9
   1407c:	str	r3, [sp, #12]
   14080:	ldr	r3, [sp, #176]	; 0xb0
   14084:	mov	r0, sl
   14088:	str	r3, [sp]
   1408c:	str	ip, [sp, #8]
   14090:	ldr	r3, [sp, #24]
   14094:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14098:	mov	fp, r0
   1409c:	mov	r0, fp
   140a0:	add	sp, sp, #140	; 0x8c
   140a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140a8:	mov	r4, #92	; 0x5c
   140ac:	mov	r1, #0
   140b0:	mov	r3, r4
   140b4:	b	136a8 <__lxstat64@plt+0x2884>
   140b8:	mov	r3, #0
   140bc:	ldr	r1, [sp, #52]	; 0x34
   140c0:	str	r3, [sp, #32]
   140c4:	mov	r4, #63	; 0x3f
   140c8:	b	134c8 <__lxstat64@plt+0x26a4>
   140cc:	cmp	fp, #0
   140d0:	beq	1412c <__lxstat64@plt+0x3308>
   140d4:	mov	r3, #39	; 0x27
   140d8:	strb	r3, [r9]
   140dc:	mov	r3, #0
   140e0:	str	r3, [sp, #40]	; 0x28
   140e4:	mov	r3, #1
   140e8:	str	r3, [sp, #68]	; 0x44
   140ec:	ldr	r3, [pc, #448]	; 142b4 <__lxstat64@plt+0x3490>
   140f0:	mov	r8, #1
   140f4:	str	r3, [sp, #72]	; 0x48
   140f8:	b	132dc <__lxstat64@plt+0x24b8>
   140fc:	ldr	r3, [sp, #40]	; 0x28
   14100:	mov	sl, r9
   14104:	str	r3, [sp, #56]	; 0x38
   14108:	mov	r9, fp
   1410c:	ldr	r2, [sp, #64]	; 0x40
   14110:	b	14044 <__lxstat64@plt+0x3220>
   14114:	str	r2, [sp, #36]	; 0x24
   14118:	b	1352c <__lxstat64@plt+0x2708>
   1411c:	mov	r1, #0
   14120:	str	r3, [sp, #32]
   14124:	mov	r4, #63	; 0x3f
   14128:	b	134c8 <__lxstat64@plt+0x26a4>
   1412c:	ldr	r3, [pc, #384]	; 142b4 <__lxstat64@plt+0x3490>
   14130:	str	r3, [sp, #72]	; 0x48
   14134:	mov	r3, #0
   14138:	str	r3, [sp, #40]	; 0x28
   1413c:	mov	r3, #1
   14140:	str	r3, [sp, #68]	; 0x44
   14144:	mov	r8, r3
   14148:	b	132dc <__lxstat64@plt+0x24b8>
   1414c:	bl	10e18 <abort@plt>
   14150:	cmp	fp, #0
   14154:	beq	141b4 <__lxstat64@plt+0x3390>
   14158:	mov	r2, #1
   1415c:	mov	r3, #34	; 0x22
   14160:	strb	r3, [r9]
   14164:	mov	r8, r2
   14168:	mov	r3, r2
   1416c:	str	r2, [sp, #68]	; 0x44
   14170:	str	r3, [sp, #56]	; 0x38
   14174:	ldr	r3, [pc, #316]	; 142b8 <__lxstat64@plt+0x3494>
   14178:	ldr	r1, [sp, #56]	; 0x38
   1417c:	str	r3, [sp, #72]	; 0x48
   14180:	ldr	r2, [sp, #176]	; 0xb0
   14184:	ldr	ip, [sp, #40]	; 0x28
   14188:	ldr	lr, [sp, #176]	; 0xb0
   1418c:	b	12fc0 <__lxstat64@plt+0x219c>
   14190:	ldr	r0, [sp, #44]	; 0x2c
   14194:	bl	10d40 <strlen@plt>
   14198:	str	r0, [sp, #24]
   1419c:	b	13ea0 <__lxstat64@plt+0x307c>
   141a0:	mov	r7, #0
   141a4:	ldr	r1, [sp, #52]	; 0x34
   141a8:	str	r3, [sp, #32]
   141ac:	mov	r4, #48	; 0x30
   141b0:	b	134c8 <__lxstat64@plt+0x26a4>
   141b4:	mov	r3, #1
   141b8:	str	r3, [sp, #68]	; 0x44
   141bc:	mov	r8, r3
   141c0:	b	14170 <__lxstat64@plt+0x334c>
   141c4:	mov	r3, #2
   141c8:	mov	sl, r9
   141cc:	str	r3, [sp, #176]	; 0xb0
   141d0:	mov	r9, fp
   141d4:	ldr	r3, [sp, #56]	; 0x38
   141d8:	b	14044 <__lxstat64@plt+0x3220>
   141dc:	ldr	r6, [sp, #48]	; 0x30
   141e0:	b	13c90 <__lxstat64@plt+0x2e6c>
   141e4:	ldr	r0, [sp, #24]
   141e8:	mov	ip, r6
   141ec:	cmp	r0, ip
   141f0:	mov	r1, r7
   141f4:	mov	r2, r4
   141f8:	ldr	r7, [sp, #104]	; 0x68
   141fc:	ldr	r4, [sp, #32]
   14200:	ldr	r6, [sp, #108]	; 0x6c
   14204:	ldr	r8, [sp, #112]	; 0x70
   14208:	ldr	r5, [sp, #116]	; 0x74
   1420c:	bls	1423c <__lxstat64@plt+0x3418>
   14210:	ldrb	r3, [r2]
   14214:	cmp	r3, #0
   14218:	bne	1422c <__lxstat64@plt+0x3408>
   1421c:	b	1434c <__lxstat64@plt+0x3528>
   14220:	ldrb	r3, [r2, #1]!
   14224:	cmp	r3, #0
   14228:	beq	1434c <__lxstat64@plt+0x3528>
   1422c:	add	r1, r1, #1
   14230:	add	r3, sl, r1
   14234:	cmp	r0, r3
   14238:	bhi	14220 <__lxstat64@plt+0x33fc>
   1423c:	mov	r2, #0
   14240:	mov	r3, r7
   14244:	str	r2, [sp, #32]
   14248:	b	14014 <__lxstat64@plt+0x31f0>
   1424c:	mov	r1, r7
   14250:	ldr	r7, [sp, #104]	; 0x68
   14254:	mov	r2, #0
   14258:	ldr	r4, [sp, #32]
   1425c:	ldr	r6, [sp, #108]	; 0x6c
   14260:	ldr	r8, [sp, #112]	; 0x70
   14264:	ldr	r5, [sp, #116]	; 0x74
   14268:	mov	r3, r7
   1426c:	str	r2, [sp, #32]
   14270:	b	14014 <__lxstat64@plt+0x31f0>
   14274:	mov	r3, r5
   14278:	eor	r3, r3, #1
   1427c:	ldr	r4, [sp, #32]
   14280:	mov	r1, r7
   14284:	str	r5, [sp, #32]
   14288:	ldr	r7, [sp, #104]	; 0x68
   1428c:	ldr	r6, [sp, #108]	; 0x6c
   14290:	ldr	r8, [sp, #112]	; 0x70
   14294:	ldr	r5, [sp, #116]	; 0x74
   14298:	uxtb	r3, r3
   1429c:	b	14014 <__lxstat64@plt+0x31f0>
   142a0:	mov	sl, r9
   142a4:	str	r3, [sp, #56]	; 0x38
   142a8:	mov	r9, fp
   142ac:	ldr	r2, [sp, #64]	; 0x40
   142b0:	b	14044 <__lxstat64@plt+0x3220>
   142b4:	ldrdeq	r9, [r1], -ip
   142b8:	ldrdeq	r9, [r1], -r8
   142bc:	andeq	r9, r1, r0, ror #9
   142c0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   142c4:	ldr	r2, [sp, #44]	; 0x2c
   142c8:	ldrb	r1, [r2, r3]
   142cc:	sub	r2, r1, #33	; 0x21
   142d0:	uxtb	r2, r2
   142d4:	cmp	r2, #29
   142d8:	bhi	14358 <__lxstat64@plt+0x3534>
   142dc:	ldr	r0, [pc, #-36]	; 142c0 <__lxstat64@plt+0x349c>
   142e0:	mov	ip, #1
   142e4:	ands	r2, r0, ip, lsl r2
   142e8:	beq	14378 <__lxstat64@plt+0x3554>
   142ec:	ldr	r2, [sp, #40]	; 0x28
   142f0:	cmp	r2, #0
   142f4:	bne	1446c <__lxstat64@plt+0x3648>
   142f8:	add	r2, r8, #1
   142fc:	cmp	fp, r8
   14300:	strbhi	r4, [r9, r8]
   14304:	cmp	fp, r2
   14308:	movhi	r0, #34	; 0x22
   1430c:	strbhi	r0, [r9, r2]
   14310:	add	r2, r8, #2
   14314:	cmp	fp, r2
   14318:	movhi	r0, #34	; 0x22
   1431c:	strbhi	r0, [r9, r2]
   14320:	add	r2, r8, #3
   14324:	cmp	fp, r2
   14328:	mov	sl, r3
   1432c:	ldr	r3, [sp, #40]	; 0x28
   14330:	movhi	r0, #63	; 0x3f
   14334:	mov	r4, r1
   14338:	strbhi	r0, [r9, r2]
   1433c:	add	r8, r8, #4
   14340:	mov	r1, r3
   14344:	str	r3, [sp, #32]
   14348:	b	134c8 <__lxstat64@plt+0x26a4>
   1434c:	str	r3, [sp, #32]
   14350:	mov	r3, r7
   14354:	b	14014 <__lxstat64@plt+0x31f0>
   14358:	mov	r1, #0
   1435c:	str	r1, [sp, #32]
   14360:	b	134c8 <__lxstat64@plt+0x26a4>
   14364:	mov	sl, r9
   14368:	ldr	r3, [sp, #56]	; 0x38
   1436c:	mov	r9, fp
   14370:	ldr	r2, [sp, #64]	; 0x40
   14374:	b	14044 <__lxstat64@plt+0x3220>
   14378:	str	r2, [sp, #32]
   1437c:	mov	r1, #0
   14380:	b	134c8 <__lxstat64@plt+0x26a4>
   14384:	ldr	r2, [sp, #76]	; 0x4c
   14388:	mov	sl, r9
   1438c:	mov	r9, fp
   14390:	mov	fp, r8
   14394:	ldr	r1, [sp, #72]	; 0x48
   14398:	cmp	r1, #0
   1439c:	moveq	r3, #0
   143a0:	andne	r3, r2, #1
   143a4:	cmp	r3, #0
   143a8:	beq	143d4 <__lxstat64@plt+0x35b0>
   143ac:	ldrb	r3, [r1]
   143b0:	cmp	r3, #0
   143b4:	beq	143d4 <__lxstat64@plt+0x35b0>
   143b8:	mov	r2, r1
   143bc:	cmp	r9, fp
   143c0:	strbhi	r3, [sl, fp]
   143c4:	ldrb	r3, [r2, #1]!
   143c8:	add	fp, fp, #1
   143cc:	cmp	r3, #0
   143d0:	bne	143bc <__lxstat64@plt+0x3598>
   143d4:	cmp	r9, fp
   143d8:	movhi	r3, #0
   143dc:	strbhi	r3, [sl, fp]
   143e0:	b	1409c <__lxstat64@plt+0x3278>
   143e4:	ldr	r3, [sp, #192]	; 0xc0
   143e8:	mov	ip, #5
   143ec:	str	r3, [sp, #16]
   143f0:	ldr	r3, [sp, #188]	; 0xbc
   143f4:	ldr	r2, [sp, #44]	; 0x2c
   143f8:	str	r3, [sp, #12]
   143fc:	ldr	r3, [sp, #184]	; 0xb8
   14400:	ldr	r1, [sp, #84]	; 0x54
   14404:	str	r3, [sp, #8]
   14408:	ldr	r3, [sp, #180]	; 0xb4
   1440c:	mov	r0, r9
   14410:	str	r3, [sp, #4]
   14414:	str	ip, [sp]
   14418:	ldr	r3, [sp, #24]
   1441c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14420:	mov	fp, r0
   14424:	b	1409c <__lxstat64@plt+0x3278>
   14428:	mov	sl, r9
   1442c:	mov	r9, fp
   14430:	mov	fp, r8
   14434:	b	14394 <__lxstat64@plt+0x3570>
   14438:	ldr	r1, [sp, #176]	; 0xb0
   1443c:	bl	12dd4 <__lxstat64@plt+0x1fb0>
   14440:	str	r0, [sp, #192]	; 0xc0
   14444:	b	133b0 <__lxstat64@plt+0x258c>
   14448:	ldr	r1, [sp, #176]	; 0xb0
   1444c:	bl	12dd4 <__lxstat64@plt+0x1fb0>
   14450:	str	r0, [sp, #188]	; 0xbc
   14454:	b	13390 <__lxstat64@plt+0x256c>
   14458:	mov	sl, r9
   1445c:	mov	r2, r3
   14460:	mov	r9, fp
   14464:	mov	fp, r8
   14468:	b	14394 <__lxstat64@plt+0x3570>
   1446c:	mov	sl, r9
   14470:	mov	r9, fp
   14474:	b	14058 <__lxstat64@plt+0x3234>
   14478:	push	{r4, r5, r6, lr}
   1447c:	mov	r5, r0
   14480:	bl	10d4c <__errno_location@plt>
   14484:	cmp	r5, #0
   14488:	mov	r1, #48	; 0x30
   1448c:	mov	r4, r0
   14490:	ldr	r0, [pc, #16]	; 144a8 <__lxstat64@plt+0x3684>
   14494:	ldr	r6, [r4]
   14498:	movne	r0, r5
   1449c:	bl	17688 <__lxstat64@plt+0x6864>
   144a0:	str	r6, [r4]
   144a4:	pop	{r4, r5, r6, pc}
   144a8:	andeq	sl, r2, r4, asr r1
   144ac:	ldr	r3, [pc, #12]	; 144c0 <__lxstat64@plt+0x369c>
   144b0:	cmp	r0, #0
   144b4:	moveq	r0, r3
   144b8:	ldr	r0, [r0]
   144bc:	bx	lr
   144c0:	andeq	sl, r2, r4, asr r1
   144c4:	ldr	r3, [pc, #12]	; 144d8 <__lxstat64@plt+0x36b4>
   144c8:	cmp	r0, #0
   144cc:	moveq	r0, r3
   144d0:	str	r1, [r0]
   144d4:	bx	lr
   144d8:	andeq	sl, r2, r4, asr r1
   144dc:	ldr	r3, [pc, #52]	; 14518 <__lxstat64@plt+0x36f4>
   144e0:	cmp	r0, #0
   144e4:	moveq	r0, r3
   144e8:	add	r3, r0, #8
   144ec:	push	{lr}		; (str lr, [sp, #-4]!)
   144f0:	lsr	lr, r1, #5
   144f4:	and	r1, r1, #31
   144f8:	ldr	ip, [r3, lr, lsl #2]
   144fc:	lsr	r0, ip, r1
   14500:	eor	r2, r2, r0
   14504:	and	r2, r2, #1
   14508:	and	r0, r0, #1
   1450c:	eor	r1, ip, r2, lsl r1
   14510:	str	r1, [r3, lr, lsl #2]
   14514:	pop	{pc}		; (ldr pc, [sp], #4)
   14518:	andeq	sl, r2, r4, asr r1
   1451c:	ldr	r3, [pc, #16]	; 14534 <__lxstat64@plt+0x3710>
   14520:	cmp	r0, #0
   14524:	movne	r3, r0
   14528:	ldr	r0, [r3, #4]
   1452c:	str	r1, [r3, #4]
   14530:	bx	lr
   14534:	andeq	sl, r2, r4, asr r1
   14538:	ldr	r3, [pc, #44]	; 1456c <__lxstat64@plt+0x3748>
   1453c:	cmp	r0, #0
   14540:	moveq	r0, r3
   14544:	mov	ip, #10
   14548:	cmp	r2, #0
   1454c:	cmpne	r1, #0
   14550:	str	ip, [r0]
   14554:	beq	14564 <__lxstat64@plt+0x3740>
   14558:	str	r1, [r0, #40]	; 0x28
   1455c:	str	r2, [r0, #44]	; 0x2c
   14560:	bx	lr
   14564:	push	{r4, lr}
   14568:	bl	10e18 <abort@plt>
   1456c:	andeq	sl, r2, r4, asr r1
   14570:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14574:	sub	sp, sp, #24
   14578:	ldr	ip, [pc, #108]	; 145ec <__lxstat64@plt+0x37c8>
   1457c:	ldr	r4, [sp, #56]	; 0x38
   14580:	mov	r9, r2
   14584:	cmp	r4, #0
   14588:	moveq	r4, ip
   1458c:	mov	sl, r3
   14590:	mov	r7, r0
   14594:	mov	r8, r1
   14598:	bl	10d4c <__errno_location@plt>
   1459c:	ldr	r3, [r4, #44]	; 0x2c
   145a0:	mov	r1, r8
   145a4:	ldr	r6, [r0]
   145a8:	str	r3, [sp, #16]
   145ac:	ldr	r2, [r4, #40]	; 0x28
   145b0:	add	r3, r4, #8
   145b4:	str	r3, [sp, #8]
   145b8:	str	r2, [sp, #12]
   145bc:	ldr	r2, [r4, #4]
   145c0:	mov	r5, r0
   145c4:	str	r2, [sp, #4]
   145c8:	ldr	ip, [r4]
   145cc:	mov	r3, sl
   145d0:	mov	r2, r9
   145d4:	mov	r0, r7
   145d8:	str	ip, [sp]
   145dc:	bl	12ef4 <__lxstat64@plt+0x20d0>
   145e0:	str	r6, [r5]
   145e4:	add	sp, sp, #24
   145e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   145ec:	andeq	sl, r2, r4, asr r1
   145f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145f4:	cmp	r2, #0
   145f8:	sub	sp, sp, #36	; 0x24
   145fc:	ldr	r4, [pc, #164]	; 146a8 <__lxstat64@plt+0x3884>
   14600:	mov	r8, r1
   14604:	movne	r4, r2
   14608:	mov	r7, r0
   1460c:	bl	10d4c <__errno_location@plt>
   14610:	ldr	r3, [r4, #44]	; 0x2c
   14614:	ldr	r5, [r4, #4]
   14618:	add	r9, r4, #8
   1461c:	orr	r5, r5, #1
   14620:	mov	r1, #0
   14624:	mov	r2, r7
   14628:	ldr	fp, [r0]
   1462c:	str	r3, [sp, #16]
   14630:	ldr	r3, [r4, #40]	; 0x28
   14634:	stmib	sp, {r5, r9}
   14638:	str	r3, [sp, #12]
   1463c:	ldr	r3, [r4]
   14640:	mov	r6, r0
   14644:	str	r3, [sp]
   14648:	mov	r0, r1
   1464c:	mov	r3, r8
   14650:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14654:	add	r1, r0, #1
   14658:	mov	r0, r1
   1465c:	str	r1, [sp, #28]
   14660:	bl	17144 <__lxstat64@plt+0x6320>
   14664:	ldr	r3, [r4, #44]	; 0x2c
   14668:	ldr	r1, [sp, #28]
   1466c:	str	r3, [sp, #16]
   14670:	ldr	r3, [r4, #40]	; 0x28
   14674:	str	r5, [sp, #4]
   14678:	str	r3, [sp, #12]
   1467c:	str	r9, [sp, #8]
   14680:	ldr	ip, [r4]
   14684:	mov	r3, r8
   14688:	mov	r2, r7
   1468c:	str	ip, [sp]
   14690:	mov	sl, r0
   14694:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14698:	mov	r0, sl
   1469c:	str	fp, [r6]
   146a0:	add	sp, sp, #36	; 0x24
   146a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   146a8:	andeq	sl, r2, r4, asr r1
   146ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146b0:	cmp	r3, #0
   146b4:	sub	sp, sp, #44	; 0x2c
   146b8:	ldr	r4, [pc, #192]	; 14780 <__lxstat64@plt+0x395c>
   146bc:	mov	r6, r2
   146c0:	movne	r4, r3
   146c4:	mov	r9, r1
   146c8:	mov	r8, r0
   146cc:	bl	10d4c <__errno_location@plt>
   146d0:	ldr	r3, [r4, #44]	; 0x2c
   146d4:	ldr	r5, [r4, #4]
   146d8:	add	sl, r4, #8
   146dc:	cmp	r6, #0
   146e0:	orreq	r5, r5, #1
   146e4:	mov	r1, #0
   146e8:	ldr	r2, [r0]
   146ec:	str	r3, [sp, #16]
   146f0:	ldr	r3, [r4, #40]	; 0x28
   146f4:	stmib	sp, {r5, sl}
   146f8:	str	r3, [sp, #12]
   146fc:	ldr	r3, [r4]
   14700:	mov	r7, r0
   14704:	str	r2, [sp, #28]
   14708:	str	r3, [sp]
   1470c:	mov	r2, r8
   14710:	mov	r3, r9
   14714:	mov	r0, r1
   14718:	bl	12ef4 <__lxstat64@plt+0x20d0>
   1471c:	add	r1, r0, #1
   14720:	mov	fp, r0
   14724:	mov	r0, r1
   14728:	str	r1, [sp, #36]	; 0x24
   1472c:	bl	17144 <__lxstat64@plt+0x6320>
   14730:	ldr	r3, [r4, #44]	; 0x2c
   14734:	mov	r2, r8
   14738:	str	r3, [sp, #16]
   1473c:	ldr	r3, [r4, #40]	; 0x28
   14740:	str	r5, [sp, #4]
   14744:	str	r3, [sp, #12]
   14748:	str	sl, [sp, #8]
   1474c:	ldr	ip, [r4]
   14750:	ldr	r1, [sp, #36]	; 0x24
   14754:	mov	r3, r9
   14758:	str	ip, [sp]
   1475c:	str	r0, [sp, #32]
   14760:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14764:	ldr	r2, [sp, #28]
   14768:	cmp	r6, #0
   1476c:	str	r2, [r7]
   14770:	ldr	r0, [sp, #32]
   14774:	strne	fp, [r6]
   14778:	add	sp, sp, #44	; 0x2c
   1477c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14780:	andeq	sl, r2, r4, asr r1
   14784:	push	{r4, r5, r6, r7, r8, lr}
   14788:	ldr	r6, [pc, #116]	; 14804 <__lxstat64@plt+0x39e0>
   1478c:	ldr	r3, [r6, #4]
   14790:	ldr	r7, [r6]
   14794:	cmp	r3, #1
   14798:	movgt	r5, r7
   1479c:	movgt	r4, #1
   147a0:	ble	147c0 <__lxstat64@plt+0x399c>
   147a4:	ldr	r0, [r5, #12]
   147a8:	bl	17b58 <__lxstat64@plt+0x6d34>
   147ac:	ldr	r3, [r6, #4]
   147b0:	add	r4, r4, #1
   147b4:	cmp	r3, r4
   147b8:	add	r5, r5, #8
   147bc:	bgt	147a4 <__lxstat64@plt+0x3980>
   147c0:	ldr	r0, [r7, #4]
   147c4:	ldr	r4, [pc, #60]	; 14808 <__lxstat64@plt+0x39e4>
   147c8:	cmp	r0, r4
   147cc:	beq	147e0 <__lxstat64@plt+0x39bc>
   147d0:	bl	17b58 <__lxstat64@plt+0x6d34>
   147d4:	mov	r3, #256	; 0x100
   147d8:	str	r4, [r6, #12]
   147dc:	str	r3, [r6, #8]
   147e0:	ldr	r4, [pc, #36]	; 1480c <__lxstat64@plt+0x39e8>
   147e4:	cmp	r7, r4
   147e8:	beq	147f8 <__lxstat64@plt+0x39d4>
   147ec:	mov	r0, r7
   147f0:	bl	17b58 <__lxstat64@plt+0x6d34>
   147f4:	str	r4, [r6]
   147f8:	mov	r3, #1
   147fc:	str	r3, [r6, #4]
   14800:	pop	{r4, r5, r6, r7, r8, pc}
   14804:	andeq	sl, r2, r4, ror #1
   14808:	andeq	sl, r2, r4, lsl #3
   1480c:	andeq	sl, r2, ip, ror #1
   14810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14814:	sub	sp, sp, #44	; 0x2c
   14818:	mov	r5, r0
   1481c:	mov	sl, r1
   14820:	bl	10d4c <__errno_location@plt>
   14824:	ldr	r4, [pc, #400]	; 149bc <__lxstat64@plt+0x3b98>
   14828:	cmn	r5, #-2147483647	; 0x80000001
   1482c:	ldr	r6, [r4]
   14830:	mov	r8, r0
   14834:	movne	r0, #0
   14838:	moveq	r0, #1
   1483c:	ldr	r3, [r8]
   14840:	orrs	r0, r0, r5, lsr #31
   14844:	str	r3, [sp, #24]
   14848:	bne	149b8 <__lxstat64@plt+0x3b94>
   1484c:	ldr	r2, [r4, #4]
   14850:	cmp	r5, r2
   14854:	blt	148b4 <__lxstat64@plt+0x3a90>
   14858:	add	r7, r4, #8
   1485c:	cmp	r6, r7
   14860:	str	r2, [sp, #36]	; 0x24
   14864:	beq	14988 <__lxstat64@plt+0x3b64>
   14868:	mov	r3, #8
   1486c:	sub	r2, r5, r2
   14870:	mov	r0, r6
   14874:	str	r3, [sp]
   14878:	add	r2, r2, #1
   1487c:	mvn	r3, #-2147483648	; 0x80000000
   14880:	add	r1, sp, #36	; 0x24
   14884:	bl	17360 <__lxstat64@plt+0x653c>
   14888:	mov	r6, r0
   1488c:	str	r0, [r4]
   14890:	ldr	r0, [r4, #4]
   14894:	ldr	r2, [sp, #36]	; 0x24
   14898:	mov	r1, #0
   1489c:	sub	r2, r2, r0
   148a0:	add	r0, r6, r0, lsl #3
   148a4:	lsl	r2, r2, #3
   148a8:	bl	10d70 <memset@plt>
   148ac:	ldr	r3, [sp, #36]	; 0x24
   148b0:	str	r3, [r4, #4]
   148b4:	ldr	r4, [pc, #260]	; 149c0 <__lxstat64@plt+0x3b9c>
   148b8:	add	fp, r6, r5, lsl #3
   148bc:	ldr	r9, [r6, r5, lsl #3]
   148c0:	ldr	r0, [r4, #4]
   148c4:	ldr	r3, [r4]
   148c8:	ldr	r7, [fp, #4]
   148cc:	ldr	r1, [r4, #44]	; 0x2c
   148d0:	ldr	r2, [r4, #40]	; 0x28
   148d4:	orr	r0, r0, #1
   148d8:	str	r3, [sp]
   148dc:	add	r3, r4, #8
   148e0:	str	r0, [sp, #28]
   148e4:	str	r0, [sp, #4]
   148e8:	str	r1, [sp, #16]
   148ec:	str	r2, [sp, #12]
   148f0:	str	r3, [sp, #8]
   148f4:	mov	r0, r7
   148f8:	mov	r1, r9
   148fc:	mvn	r3, #0
   14900:	mov	r2, sl
   14904:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14908:	cmp	r9, r0
   1490c:	bhi	14974 <__lxstat64@plt+0x3b50>
   14910:	add	r3, r4, #48	; 0x30
   14914:	add	r9, r0, #1
   14918:	cmp	r7, r3
   1491c:	str	r9, [r6, r5, lsl #3]
   14920:	beq	1492c <__lxstat64@plt+0x3b08>
   14924:	mov	r0, r7
   14928:	bl	17b58 <__lxstat64@plt+0x6d34>
   1492c:	mov	r0, r9
   14930:	bl	17144 <__lxstat64@plt+0x6320>
   14934:	ldr	ip, [r4, #44]	; 0x2c
   14938:	ldr	r3, [r4]
   1493c:	ldr	lr, [r4, #40]	; 0x28
   14940:	ldr	r4, [pc, #124]	; 149c4 <__lxstat64@plt+0x3ba0>
   14944:	mov	r2, sl
   14948:	mov	r1, r9
   1494c:	str	r0, [fp, #4]
   14950:	str	r4, [sp, #8]
   14954:	ldr	r4, [sp, #28]
   14958:	str	r3, [sp]
   1495c:	str	r4, [sp, #4]
   14960:	str	ip, [sp, #16]
   14964:	str	lr, [sp, #12]
   14968:	mvn	r3, #0
   1496c:	mov	r7, r0
   14970:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14974:	ldr	r3, [sp, #24]
   14978:	mov	r0, r7
   1497c:	str	r3, [r8]
   14980:	add	sp, sp, #44	; 0x2c
   14984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14988:	mov	r3, #8
   1498c:	sub	r2, r5, r2
   14990:	str	r3, [sp]
   14994:	add	r1, sp, #36	; 0x24
   14998:	add	r2, r2, #1
   1499c:	mvn	r3, #-2147483648	; 0x80000000
   149a0:	bl	17360 <__lxstat64@plt+0x653c>
   149a4:	mov	r6, r0
   149a8:	ldm	r7, {r0, r1}
   149ac:	str	r6, [r4]
   149b0:	stm	r6, {r0, r1}
   149b4:	b	14890 <__lxstat64@plt+0x3a6c>
   149b8:	bl	10e18 <abort@plt>
   149bc:	andeq	sl, r2, r4, ror #1
   149c0:	andeq	sl, r2, r4, asr r1
   149c4:	andeq	sl, r2, ip, asr r1
   149c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149cc:	sub	sp, sp, #52	; 0x34
   149d0:	mov	r5, r0
   149d4:	mov	sl, r1
   149d8:	mov	fp, r2
   149dc:	bl	10d4c <__errno_location@plt>
   149e0:	ldr	r4, [pc, #408]	; 14b80 <__lxstat64@plt+0x3d5c>
   149e4:	cmn	r5, #-2147483647	; 0x80000001
   149e8:	ldr	r6, [r4]
   149ec:	mov	r8, r0
   149f0:	movne	r0, #0
   149f4:	moveq	r0, #1
   149f8:	ldr	r3, [r8]
   149fc:	orrs	r0, r0, r5, lsr #31
   14a00:	str	r3, [sp, #28]
   14a04:	bne	14b7c <__lxstat64@plt+0x3d58>
   14a08:	ldr	r2, [r4, #4]
   14a0c:	cmp	r5, r2
   14a10:	blt	14a70 <__lxstat64@plt+0x3c4c>
   14a14:	add	r7, r4, #8
   14a18:	cmp	r6, r7
   14a1c:	str	r2, [sp, #44]	; 0x2c
   14a20:	beq	14b4c <__lxstat64@plt+0x3d28>
   14a24:	mov	r3, #8
   14a28:	sub	r2, r5, r2
   14a2c:	mov	r0, r6
   14a30:	str	r3, [sp]
   14a34:	add	r2, r2, #1
   14a38:	mvn	r3, #-2147483648	; 0x80000000
   14a3c:	add	r1, sp, #44	; 0x2c
   14a40:	bl	17360 <__lxstat64@plt+0x653c>
   14a44:	mov	r6, r0
   14a48:	str	r0, [r4]
   14a4c:	ldr	r0, [r4, #4]
   14a50:	ldr	r2, [sp, #44]	; 0x2c
   14a54:	mov	r1, #0
   14a58:	sub	r2, r2, r0
   14a5c:	add	r0, r6, r0, lsl #3
   14a60:	lsl	r2, r2, #3
   14a64:	bl	10d70 <memset@plt>
   14a68:	ldr	r3, [sp, #44]	; 0x2c
   14a6c:	str	r3, [r4, #4]
   14a70:	ldr	r4, [pc, #268]	; 14b84 <__lxstat64@plt+0x3d60>
   14a74:	add	r3, r6, r5, lsl #3
   14a78:	str	r3, [sp, #32]
   14a7c:	ldr	r7, [r3, #4]
   14a80:	ldr	r0, [r4, #4]
   14a84:	ldr	r3, [r4]
   14a88:	ldr	r9, [r6, r5, lsl #3]
   14a8c:	ldr	r1, [r4, #44]	; 0x2c
   14a90:	ldr	r2, [r4, #40]	; 0x28
   14a94:	orr	r0, r0, #1
   14a98:	str	r3, [sp]
   14a9c:	add	r3, r4, #8
   14aa0:	str	r0, [sp, #36]	; 0x24
   14aa4:	str	r0, [sp, #4]
   14aa8:	str	r1, [sp, #16]
   14aac:	str	r2, [sp, #12]
   14ab0:	str	r3, [sp, #8]
   14ab4:	mov	r0, r7
   14ab8:	mov	r1, r9
   14abc:	mov	r3, fp
   14ac0:	mov	r2, sl
   14ac4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14ac8:	cmp	r9, r0
   14acc:	bhi	14b38 <__lxstat64@plt+0x3d14>
   14ad0:	add	r3, r4, #48	; 0x30
   14ad4:	add	r9, r0, #1
   14ad8:	cmp	r7, r3
   14adc:	str	r9, [r6, r5, lsl #3]
   14ae0:	beq	14aec <__lxstat64@plt+0x3cc8>
   14ae4:	mov	r0, r7
   14ae8:	bl	17b58 <__lxstat64@plt+0x6d34>
   14aec:	mov	r0, r9
   14af0:	bl	17144 <__lxstat64@plt+0x6320>
   14af4:	ldr	ip, [sp, #32]
   14af8:	ldr	lr, [r4, #44]	; 0x2c
   14afc:	ldr	r5, [r4, #40]	; 0x28
   14b00:	mov	r3, fp
   14b04:	mov	r2, sl
   14b08:	mov	r1, r9
   14b0c:	str	r0, [ip, #4]
   14b10:	ldr	ip, [r4]
   14b14:	ldr	r4, [pc, #108]	; 14b88 <__lxstat64@plt+0x3d64>
   14b18:	str	lr, [sp, #16]
   14b1c:	str	r4, [sp, #8]
   14b20:	ldr	r4, [sp, #36]	; 0x24
   14b24:	str	r5, [sp, #12]
   14b28:	str	r4, [sp, #4]
   14b2c:	str	ip, [sp]
   14b30:	mov	r7, r0
   14b34:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14b38:	ldr	r3, [sp, #28]
   14b3c:	mov	r0, r7
   14b40:	str	r3, [r8]
   14b44:	add	sp, sp, #52	; 0x34
   14b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b4c:	mov	r3, #8
   14b50:	sub	r2, r5, r2
   14b54:	str	r3, [sp]
   14b58:	add	r1, sp, #44	; 0x2c
   14b5c:	add	r2, r2, #1
   14b60:	mvn	r3, #-2147483648	; 0x80000000
   14b64:	bl	17360 <__lxstat64@plt+0x653c>
   14b68:	mov	r6, r0
   14b6c:	ldm	r7, {r0, r1}
   14b70:	str	r6, [r4]
   14b74:	stm	r6, {r0, r1}
   14b78:	b	14a4c <__lxstat64@plt+0x3c28>
   14b7c:	bl	10e18 <abort@plt>
   14b80:	andeq	sl, r2, r4, ror #1
   14b84:	andeq	sl, r2, r4, asr r1
   14b88:	andeq	sl, r2, ip, asr r1
   14b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b90:	sub	sp, sp, #44	; 0x2c
   14b94:	mov	sl, r0
   14b98:	bl	10d4c <__errno_location@plt>
   14b9c:	ldr	r4, [pc, #352]	; 14d04 <__lxstat64@plt+0x3ee0>
   14ba0:	ldr	r2, [r4, #4]
   14ba4:	ldr	r5, [r4]
   14ba8:	cmp	r2, #0
   14bac:	ldr	r3, [r0]
   14bb0:	mov	r8, r0
   14bb4:	str	r3, [sp, #28]
   14bb8:	bgt	14c14 <__lxstat64@plt+0x3df0>
   14bbc:	add	r6, r4, #8
   14bc0:	cmp	r5, r6
   14bc4:	str	r2, [sp, #36]	; 0x24
   14bc8:	beq	14cd4 <__lxstat64@plt+0x3eb0>
   14bcc:	mov	r3, #8
   14bd0:	mov	r0, r5
   14bd4:	str	r3, [sp]
   14bd8:	rsb	r2, r2, #1
   14bdc:	mvn	r3, #-2147483648	; 0x80000000
   14be0:	add	r1, sp, #36	; 0x24
   14be4:	bl	17360 <__lxstat64@plt+0x653c>
   14be8:	mov	r5, r0
   14bec:	str	r0, [r4]
   14bf0:	ldr	r0, [r4, #4]
   14bf4:	ldr	r2, [sp, #36]	; 0x24
   14bf8:	mov	r1, #0
   14bfc:	sub	r2, r2, r0
   14c00:	add	r0, r5, r0, lsl #3
   14c04:	lsl	r2, r2, #3
   14c08:	bl	10d70 <memset@plt>
   14c0c:	ldr	r3, [sp, #36]	; 0x24
   14c10:	str	r3, [r4, #4]
   14c14:	ldr	r4, [pc, #236]	; 14d08 <__lxstat64@plt+0x3ee4>
   14c18:	ldr	r9, [r5]
   14c1c:	ldr	r6, [r5, #4]
   14c20:	ldr	r7, [r4, #4]
   14c24:	ldr	r1, [r4, #44]	; 0x2c
   14c28:	ldr	r2, [r4, #40]	; 0x28
   14c2c:	ldr	r3, [r4]
   14c30:	orr	r7, r7, #1
   14c34:	add	fp, r4, #8
   14c38:	str	r1, [sp, #16]
   14c3c:	str	r2, [sp, #12]
   14c40:	str	r3, [sp]
   14c44:	str	r7, [sp, #4]
   14c48:	str	fp, [sp, #8]
   14c4c:	mov	r1, r9
   14c50:	mov	r0, r6
   14c54:	mvn	r3, #0
   14c58:	mov	r2, sl
   14c5c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14c60:	cmp	r9, r0
   14c64:	bhi	14cc0 <__lxstat64@plt+0x3e9c>
   14c68:	add	r3, r4, #48	; 0x30
   14c6c:	add	r9, r0, #1
   14c70:	cmp	r6, r3
   14c74:	str	r9, [r5]
   14c78:	beq	14c84 <__lxstat64@plt+0x3e60>
   14c7c:	mov	r0, r6
   14c80:	bl	17b58 <__lxstat64@plt+0x6d34>
   14c84:	mov	r0, r9
   14c88:	bl	17144 <__lxstat64@plt+0x6320>
   14c8c:	ldr	ip, [r4, #44]	; 0x2c
   14c90:	ldr	r3, [r4]
   14c94:	ldr	lr, [r4, #40]	; 0x28
   14c98:	mov	r2, sl
   14c9c:	mov	r1, r9
   14ca0:	str	r0, [r5, #4]
   14ca4:	str	r3, [sp]
   14ca8:	stmib	sp, {r7, fp}
   14cac:	str	ip, [sp, #16]
   14cb0:	str	lr, [sp, #12]
   14cb4:	mvn	r3, #0
   14cb8:	mov	r6, r0
   14cbc:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14cc0:	ldr	r3, [sp, #28]
   14cc4:	mov	r0, r6
   14cc8:	str	r3, [r8]
   14ccc:	add	sp, sp, #44	; 0x2c
   14cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cd4:	mov	r3, #8
   14cd8:	str	r3, [sp]
   14cdc:	add	r1, sp, #36	; 0x24
   14ce0:	rsb	r2, r2, #1
   14ce4:	mvn	r3, #-2147483648	; 0x80000000
   14ce8:	mov	r0, #0
   14cec:	bl	17360 <__lxstat64@plt+0x653c>
   14cf0:	mov	r5, r0
   14cf4:	ldm	r6, {r0, r1}
   14cf8:	str	r5, [r4]
   14cfc:	stm	r5, {r0, r1}
   14d00:	b	14bf0 <__lxstat64@plt+0x3dcc>
   14d04:	andeq	sl, r2, r4, ror #1
   14d08:	andeq	sl, r2, r4, asr r1
   14d0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d10:	sub	sp, sp, #44	; 0x2c
   14d14:	mov	r9, r0
   14d18:	mov	sl, r1
   14d1c:	bl	10d4c <__errno_location@plt>
   14d20:	ldr	r4, [pc, #364]	; 14e94 <__lxstat64@plt+0x4070>
   14d24:	ldr	r2, [r4, #4]
   14d28:	ldr	r5, [r4]
   14d2c:	cmp	r2, #0
   14d30:	ldr	r3, [r0]
   14d34:	mov	r7, r0
   14d38:	str	r3, [sp, #24]
   14d3c:	bgt	14d98 <__lxstat64@plt+0x3f74>
   14d40:	add	r6, r4, #8
   14d44:	cmp	r5, r6
   14d48:	str	r2, [sp, #36]	; 0x24
   14d4c:	beq	14e64 <__lxstat64@plt+0x4040>
   14d50:	mov	r3, #8
   14d54:	mov	r0, r5
   14d58:	str	r3, [sp]
   14d5c:	rsb	r2, r2, #1
   14d60:	mvn	r3, #-2147483648	; 0x80000000
   14d64:	add	r1, sp, #36	; 0x24
   14d68:	bl	17360 <__lxstat64@plt+0x653c>
   14d6c:	mov	r5, r0
   14d70:	str	r0, [r4]
   14d74:	ldr	r0, [r4, #4]
   14d78:	ldr	r2, [sp, #36]	; 0x24
   14d7c:	mov	r1, #0
   14d80:	sub	r2, r2, r0
   14d84:	add	r0, r5, r0, lsl #3
   14d88:	lsl	r2, r2, #3
   14d8c:	bl	10d70 <memset@plt>
   14d90:	ldr	r3, [sp, #36]	; 0x24
   14d94:	str	r3, [r4, #4]
   14d98:	ldr	r4, [pc, #248]	; 14e98 <__lxstat64@plt+0x4074>
   14d9c:	ldr	r8, [r5]
   14da0:	ldr	r6, [r5, #4]
   14da4:	ldr	r0, [r4, #4]
   14da8:	ldr	r1, [r4, #44]	; 0x2c
   14dac:	ldr	r2, [r4, #40]	; 0x28
   14db0:	ldr	r3, [r4]
   14db4:	orr	r0, r0, #1
   14db8:	add	fp, r4, #8
   14dbc:	str	r0, [sp, #28]
   14dc0:	str	r0, [sp, #4]
   14dc4:	str	r1, [sp, #16]
   14dc8:	str	r2, [sp, #12]
   14dcc:	str	r3, [sp]
   14dd0:	str	fp, [sp, #8]
   14dd4:	mov	r1, r8
   14dd8:	mov	r0, r6
   14ddc:	mov	r3, sl
   14de0:	mov	r2, r9
   14de4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14de8:	cmp	r8, r0
   14dec:	bhi	14e50 <__lxstat64@plt+0x402c>
   14df0:	add	r3, r4, #48	; 0x30
   14df4:	add	r8, r0, #1
   14df8:	cmp	r6, r3
   14dfc:	str	r8, [r5]
   14e00:	beq	14e0c <__lxstat64@plt+0x3fe8>
   14e04:	mov	r0, r6
   14e08:	bl	17b58 <__lxstat64@plt+0x6d34>
   14e0c:	mov	r0, r8
   14e10:	bl	17144 <__lxstat64@plt+0x6320>
   14e14:	ldr	lr, [r4, #44]	; 0x2c
   14e18:	ldr	ip, [r4]
   14e1c:	mov	r3, sl
   14e20:	mov	r2, r9
   14e24:	mov	r1, r8
   14e28:	str	r0, [r5, #4]
   14e2c:	ldr	r5, [r4, #40]	; 0x28
   14e30:	ldr	r4, [sp, #28]
   14e34:	str	fp, [sp, #8]
   14e38:	str	r4, [sp, #4]
   14e3c:	str	lr, [sp, #16]
   14e40:	str	r5, [sp, #12]
   14e44:	str	ip, [sp]
   14e48:	mov	r6, r0
   14e4c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14e50:	ldr	r3, [sp, #24]
   14e54:	mov	r0, r6
   14e58:	str	r3, [r7]
   14e5c:	add	sp, sp, #44	; 0x2c
   14e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e64:	mov	r3, #8
   14e68:	str	r3, [sp]
   14e6c:	add	r1, sp, #36	; 0x24
   14e70:	rsb	r2, r2, #1
   14e74:	mvn	r3, #-2147483648	; 0x80000000
   14e78:	mov	r0, #0
   14e7c:	bl	17360 <__lxstat64@plt+0x653c>
   14e80:	mov	r5, r0
   14e84:	ldm	r6, {r0, r1}
   14e88:	str	r5, [r4]
   14e8c:	stm	r5, {r0, r1}
   14e90:	b	14d74 <__lxstat64@plt+0x3f50>
   14e94:	andeq	sl, r2, r4, ror #1
   14e98:	andeq	sl, r2, r4, asr r1
   14e9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ea0:	sub	sp, sp, #132	; 0x84
   14ea4:	mov	r5, r1
   14ea8:	mov	r4, r0
   14eac:	mov	r9, r2
   14eb0:	add	r0, sp, #80	; 0x50
   14eb4:	mov	r2, #48	; 0x30
   14eb8:	mov	r1, #0
   14ebc:	bl	10d70 <memset@plt>
   14ec0:	cmp	r5, #10
   14ec4:	beq	1507c <__lxstat64@plt+0x4258>
   14ec8:	add	lr, sp, #80	; 0x50
   14ecc:	str	r5, [sp, #80]	; 0x50
   14ed0:	ldm	lr!, {r0, r1, r2, r3}
   14ed4:	add	ip, sp, #32
   14ed8:	ldr	r6, [pc, #416]	; 15080 <__lxstat64@plt+0x425c>
   14edc:	stmia	ip!, {r0, r1, r2, r3}
   14ee0:	ldm	lr!, {r0, r1, r2, r3}
   14ee4:	stmia	ip!, {r0, r1, r2, r3}
   14ee8:	ldm	lr, {r0, r1, r2, r3}
   14eec:	stm	ip, {r0, r1, r2, r3}
   14ef0:	bl	10d4c <__errno_location@plt>
   14ef4:	cmn	r4, #-2147483647	; 0x80000001
   14ef8:	ldr	r5, [r6]
   14efc:	mov	r7, r0
   14f00:	movne	r0, #0
   14f04:	moveq	r0, #1
   14f08:	ldr	r3, [r7]
   14f0c:	orrs	r0, r0, r4, lsr #31
   14f10:	str	r3, [sp, #24]
   14f14:	bne	1507c <__lxstat64@plt+0x4258>
   14f18:	ldr	r2, [r6, #4]
   14f1c:	cmp	r4, r2
   14f20:	blt	14f80 <__lxstat64@plt+0x415c>
   14f24:	add	r8, r6, #8
   14f28:	cmp	r5, r8
   14f2c:	str	r2, [sp, #80]	; 0x50
   14f30:	beq	1504c <__lxstat64@plt+0x4228>
   14f34:	mov	r3, #8
   14f38:	sub	r2, r4, r2
   14f3c:	mov	r0, r5
   14f40:	str	r3, [sp]
   14f44:	add	r2, r2, #1
   14f48:	add	r1, sp, #80	; 0x50
   14f4c:	mvn	r3, #-2147483648	; 0x80000000
   14f50:	bl	17360 <__lxstat64@plt+0x653c>
   14f54:	mov	r5, r0
   14f58:	str	r0, [r6]
   14f5c:	ldr	r0, [r6, #4]
   14f60:	ldr	r2, [sp, #80]	; 0x50
   14f64:	mov	r1, #0
   14f68:	sub	r2, r2, r0
   14f6c:	add	r0, r5, r0, lsl #3
   14f70:	lsl	r2, r2, #3
   14f74:	bl	10d70 <memset@plt>
   14f78:	ldr	r3, [sp, #80]	; 0x50
   14f7c:	str	r3, [r6, #4]
   14f80:	add	fp, r5, r4, lsl #3
   14f84:	ldr	r1, [sp, #36]	; 0x24
   14f88:	ldr	r8, [r5, r4, lsl #3]
   14f8c:	ldr	r6, [fp, #4]
   14f90:	ldr	r2, [sp, #72]	; 0x48
   14f94:	ldr	r3, [sp, #32]
   14f98:	ldr	ip, [sp, #76]	; 0x4c
   14f9c:	orr	r1, r1, #1
   14fa0:	add	sl, sp, #40	; 0x28
   14fa4:	str	r1, [sp, #28]
   14fa8:	str	r1, [sp, #4]
   14fac:	str	r2, [sp, #12]
   14fb0:	str	r3, [sp]
   14fb4:	mov	r0, r6
   14fb8:	mov	r1, r8
   14fbc:	str	ip, [sp, #16]
   14fc0:	str	sl, [sp, #8]
   14fc4:	mvn	r3, #0
   14fc8:	mov	r2, r9
   14fcc:	bl	12ef4 <__lxstat64@plt+0x20d0>
   14fd0:	cmp	r8, r0
   14fd4:	bhi	15038 <__lxstat64@plt+0x4214>
   14fd8:	ldr	r3, [pc, #164]	; 15084 <__lxstat64@plt+0x4260>
   14fdc:	add	r8, r0, #1
   14fe0:	cmp	r6, r3
   14fe4:	str	r8, [r5, r4, lsl #3]
   14fe8:	beq	14ff4 <__lxstat64@plt+0x41d0>
   14fec:	mov	r0, r6
   14ff0:	bl	17b58 <__lxstat64@plt+0x6d34>
   14ff4:	mov	r0, r8
   14ff8:	bl	17144 <__lxstat64@plt+0x6320>
   14ffc:	ldr	lr, [sp, #76]	; 0x4c
   15000:	ldr	r3, [sp, #32]
   15004:	ldr	ip, [sp, #72]	; 0x48
   15008:	ldr	r4, [sp, #28]
   1500c:	mov	r2, r9
   15010:	mov	r1, r8
   15014:	str	r0, [fp, #4]
   15018:	str	r3, [sp]
   1501c:	str	sl, [sp, #8]
   15020:	str	r4, [sp, #4]
   15024:	str	lr, [sp, #16]
   15028:	str	ip, [sp, #12]
   1502c:	mvn	r3, #0
   15030:	mov	r6, r0
   15034:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15038:	ldr	r3, [sp, #24]
   1503c:	mov	r0, r6
   15040:	str	r3, [r7]
   15044:	add	sp, sp, #132	; 0x84
   15048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1504c:	mov	r3, #8
   15050:	sub	r2, r4, r2
   15054:	add	r1, sp, #80	; 0x50
   15058:	str	r3, [sp]
   1505c:	add	r2, r2, #1
   15060:	mvn	r3, #-2147483648	; 0x80000000
   15064:	bl	17360 <__lxstat64@plt+0x653c>
   15068:	mov	r5, r0
   1506c:	ldm	r8, {r0, r1}
   15070:	str	r5, [r6]
   15074:	stm	r5, {r0, r1}
   15078:	b	14f5c <__lxstat64@plt+0x4138>
   1507c:	bl	10e18 <abort@plt>
   15080:	andeq	sl, r2, r4, ror #1
   15084:	andeq	sl, r2, r4, lsl #3
   15088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1508c:	sub	sp, sp, #132	; 0x84
   15090:	mov	r5, r1
   15094:	mov	r4, r0
   15098:	mov	r9, r2
   1509c:	add	r0, sp, #80	; 0x50
   150a0:	mov	r2, #48	; 0x30
   150a4:	mov	r1, #0
   150a8:	mov	sl, r3
   150ac:	bl	10d70 <memset@plt>
   150b0:	cmp	r5, #10
   150b4:	beq	15270 <__lxstat64@plt+0x444c>
   150b8:	add	lr, sp, #80	; 0x50
   150bc:	str	r5, [sp, #80]	; 0x50
   150c0:	ldm	lr!, {r0, r1, r2, r3}
   150c4:	add	ip, sp, #32
   150c8:	ldr	r6, [pc, #420]	; 15274 <__lxstat64@plt+0x4450>
   150cc:	stmia	ip!, {r0, r1, r2, r3}
   150d0:	ldm	lr!, {r0, r1, r2, r3}
   150d4:	stmia	ip!, {r0, r1, r2, r3}
   150d8:	ldm	lr, {r0, r1, r2, r3}
   150dc:	stm	ip, {r0, r1, r2, r3}
   150e0:	bl	10d4c <__errno_location@plt>
   150e4:	cmn	r4, #-2147483647	; 0x80000001
   150e8:	ldr	r5, [r6]
   150ec:	mov	r7, r0
   150f0:	movne	r0, #0
   150f4:	moveq	r0, #1
   150f8:	ldr	r3, [r7]
   150fc:	orrs	r0, r0, r4, lsr #31
   15100:	str	r3, [sp, #24]
   15104:	bne	15270 <__lxstat64@plt+0x444c>
   15108:	ldr	r2, [r6, #4]
   1510c:	cmp	r4, r2
   15110:	blt	15170 <__lxstat64@plt+0x434c>
   15114:	add	r8, r6, #8
   15118:	cmp	r5, r8
   1511c:	str	r2, [sp, #80]	; 0x50
   15120:	beq	15240 <__lxstat64@plt+0x441c>
   15124:	mov	r3, #8
   15128:	sub	r2, r4, r2
   1512c:	mov	r0, r5
   15130:	str	r3, [sp]
   15134:	add	r2, r2, #1
   15138:	add	r1, sp, #80	; 0x50
   1513c:	mvn	r3, #-2147483648	; 0x80000000
   15140:	bl	17360 <__lxstat64@plt+0x653c>
   15144:	mov	r5, r0
   15148:	str	r0, [r6]
   1514c:	ldr	r0, [r6, #4]
   15150:	ldr	r2, [sp, #80]	; 0x50
   15154:	mov	r1, #0
   15158:	sub	r2, r2, r0
   1515c:	add	r0, r5, r0, lsl #3
   15160:	lsl	r2, r2, #3
   15164:	bl	10d70 <memset@plt>
   15168:	ldr	r3, [sp, #80]	; 0x50
   1516c:	str	r3, [r6, #4]
   15170:	add	fp, r5, r4, lsl #3
   15174:	ldr	r3, [sp, #32]
   15178:	ldr	r1, [sp, #36]	; 0x24
   1517c:	ldr	r8, [r5, r4, lsl #3]
   15180:	ldr	r6, [fp, #4]
   15184:	ldr	r2, [sp, #72]	; 0x48
   15188:	ldr	ip, [sp, #76]	; 0x4c
   1518c:	orr	r1, r1, #1
   15190:	str	r3, [sp]
   15194:	add	r3, sp, #40	; 0x28
   15198:	str	r1, [sp, #28]
   1519c:	str	r1, [sp, #4]
   151a0:	str	r2, [sp, #12]
   151a4:	str	r3, [sp, #8]
   151a8:	mov	r0, r6
   151ac:	mov	r1, r8
   151b0:	str	ip, [sp, #16]
   151b4:	mov	r3, sl
   151b8:	mov	r2, r9
   151bc:	bl	12ef4 <__lxstat64@plt+0x20d0>
   151c0:	cmp	r8, r0
   151c4:	bhi	1522c <__lxstat64@plt+0x4408>
   151c8:	ldr	r3, [pc, #168]	; 15278 <__lxstat64@plt+0x4454>
   151cc:	add	r8, r0, #1
   151d0:	cmp	r6, r3
   151d4:	str	r8, [r5, r4, lsl #3]
   151d8:	beq	151e4 <__lxstat64@plt+0x43c0>
   151dc:	mov	r0, r6
   151e0:	bl	17b58 <__lxstat64@plt+0x6d34>
   151e4:	mov	r0, r8
   151e8:	bl	17144 <__lxstat64@plt+0x6320>
   151ec:	add	lr, sp, #40	; 0x28
   151f0:	ldr	ip, [sp, #76]	; 0x4c
   151f4:	ldr	r4, [sp, #72]	; 0x48
   151f8:	ldr	r5, [sp, #28]
   151fc:	mov	r3, sl
   15200:	mov	r2, r9
   15204:	mov	r1, r8
   15208:	str	r0, [fp, #4]
   1520c:	str	lr, [sp, #8]
   15210:	ldr	lr, [sp, #32]
   15214:	str	r5, [sp, #4]
   15218:	str	ip, [sp, #16]
   1521c:	str	r4, [sp, #12]
   15220:	str	lr, [sp]
   15224:	mov	r6, r0
   15228:	bl	12ef4 <__lxstat64@plt+0x20d0>
   1522c:	ldr	r3, [sp, #24]
   15230:	mov	r0, r6
   15234:	str	r3, [r7]
   15238:	add	sp, sp, #132	; 0x84
   1523c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15240:	mov	r3, #8
   15244:	sub	r2, r4, r2
   15248:	add	r1, sp, #80	; 0x50
   1524c:	str	r3, [sp]
   15250:	add	r2, r2, #1
   15254:	mvn	r3, #-2147483648	; 0x80000000
   15258:	bl	17360 <__lxstat64@plt+0x653c>
   1525c:	mov	r5, r0
   15260:	ldm	r8, {r0, r1}
   15264:	str	r5, [r6]
   15268:	stm	r5, {r0, r1}
   1526c:	b	1514c <__lxstat64@plt+0x4328>
   15270:	bl	10e18 <abort@plt>
   15274:	andeq	sl, r2, r4, ror #1
   15278:	andeq	sl, r2, r4, lsl #3
   1527c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15280:	sub	sp, sp, #124	; 0x7c
   15284:	mov	r4, r0
   15288:	mov	r9, r1
   1528c:	add	r0, sp, #72	; 0x48
   15290:	mov	r2, #48	; 0x30
   15294:	mov	r1, #0
   15298:	bl	10d70 <memset@plt>
   1529c:	cmp	r4, #10
   152a0:	beq	1542c <__lxstat64@plt+0x4608>
   152a4:	add	lr, sp, #72	; 0x48
   152a8:	str	r4, [sp, #72]	; 0x48
   152ac:	ldm	lr!, {r0, r1, r2, r3}
   152b0:	add	ip, sp, #24
   152b4:	ldr	r5, [pc, #372]	; 15430 <__lxstat64@plt+0x460c>
   152b8:	stmia	ip!, {r0, r1, r2, r3}
   152bc:	ldm	lr!, {r0, r1, r2, r3}
   152c0:	stmia	ip!, {r0, r1, r2, r3}
   152c4:	ldm	lr, {r0, r1, r2, r3}
   152c8:	stm	ip, {r0, r1, r2, r3}
   152cc:	bl	10d4c <__errno_location@plt>
   152d0:	ldr	r2, [r5, #4]
   152d4:	ldr	r4, [r5]
   152d8:	cmp	r2, #0
   152dc:	mov	r7, r0
   152e0:	ldr	fp, [r0]
   152e4:	bgt	15340 <__lxstat64@plt+0x451c>
   152e8:	add	r6, r5, #8
   152ec:	cmp	r4, r6
   152f0:	str	r2, [sp, #72]	; 0x48
   152f4:	beq	153fc <__lxstat64@plt+0x45d8>
   152f8:	mov	r3, #8
   152fc:	mov	r0, r4
   15300:	str	r3, [sp]
   15304:	rsb	r2, r2, #1
   15308:	add	r1, sp, #72	; 0x48
   1530c:	mvn	r3, #-2147483648	; 0x80000000
   15310:	bl	17360 <__lxstat64@plt+0x653c>
   15314:	mov	r4, r0
   15318:	str	r0, [r5]
   1531c:	ldr	r0, [r5, #4]
   15320:	ldr	r2, [sp, #72]	; 0x48
   15324:	mov	r1, #0
   15328:	sub	r2, r2, r0
   1532c:	add	r0, r4, r0, lsl #3
   15330:	lsl	r2, r2, #3
   15334:	bl	10d70 <memset@plt>
   15338:	ldr	r3, [sp, #72]	; 0x48
   1533c:	str	r3, [r5, #4]
   15340:	ldr	r6, [sp, #28]
   15344:	ldr	r8, [r4]
   15348:	ldr	r5, [r4, #4]
   1534c:	ldr	r2, [sp, #64]	; 0x40
   15350:	ldr	r3, [sp, #24]
   15354:	ldr	ip, [sp, #68]	; 0x44
   15358:	orr	r6, r6, #1
   1535c:	add	sl, sp, #32
   15360:	str	r2, [sp, #12]
   15364:	str	r3, [sp]
   15368:	str	r6, [sp, #4]
   1536c:	mov	r1, r8
   15370:	mov	r0, r5
   15374:	str	ip, [sp, #16]
   15378:	str	sl, [sp, #8]
   1537c:	mvn	r3, #0
   15380:	mov	r2, r9
   15384:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15388:	cmp	r8, r0
   1538c:	bhi	153ec <__lxstat64@plt+0x45c8>
   15390:	ldr	r3, [pc, #156]	; 15434 <__lxstat64@plt+0x4610>
   15394:	add	r8, r0, #1
   15398:	cmp	r5, r3
   1539c:	str	r8, [r4]
   153a0:	beq	153ac <__lxstat64@plt+0x4588>
   153a4:	mov	r0, r5
   153a8:	bl	17b58 <__lxstat64@plt+0x6d34>
   153ac:	mov	r0, r8
   153b0:	bl	17144 <__lxstat64@plt+0x6320>
   153b4:	ldr	lr, [sp, #68]	; 0x44
   153b8:	ldr	r3, [sp, #24]
   153bc:	ldr	ip, [sp, #64]	; 0x40
   153c0:	mov	r2, r9
   153c4:	mov	r1, r8
   153c8:	str	r0, [r4, #4]
   153cc:	str	r3, [sp]
   153d0:	str	sl, [sp, #8]
   153d4:	str	r6, [sp, #4]
   153d8:	str	lr, [sp, #16]
   153dc:	str	ip, [sp, #12]
   153e0:	mvn	r3, #0
   153e4:	mov	r5, r0
   153e8:	bl	12ef4 <__lxstat64@plt+0x20d0>
   153ec:	mov	r0, r5
   153f0:	str	fp, [r7]
   153f4:	add	sp, sp, #124	; 0x7c
   153f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153fc:	mov	r3, #8
   15400:	add	r1, sp, #72	; 0x48
   15404:	str	r3, [sp]
   15408:	rsb	r2, r2, #1
   1540c:	mvn	r3, #-2147483648	; 0x80000000
   15410:	mov	r0, #0
   15414:	bl	17360 <__lxstat64@plt+0x653c>
   15418:	mov	r4, r0
   1541c:	ldm	r6, {r0, r1}
   15420:	str	r4, [r5]
   15424:	stm	r4, {r0, r1}
   15428:	b	1531c <__lxstat64@plt+0x44f8>
   1542c:	bl	10e18 <abort@plt>
   15430:	andeq	sl, r2, r4, ror #1
   15434:	andeq	sl, r2, r4, lsl #3
   15438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1543c:	sub	sp, sp, #132	; 0x84
   15440:	mov	r4, r0
   15444:	mov	r9, r1
   15448:	mov	sl, r2
   1544c:	add	r0, sp, #80	; 0x50
   15450:	mov	r2, #48	; 0x30
   15454:	mov	r1, #0
   15458:	bl	10d70 <memset@plt>
   1545c:	cmp	r4, #10
   15460:	beq	155f4 <__lxstat64@plt+0x47d0>
   15464:	add	lr, sp, #80	; 0x50
   15468:	str	r4, [sp, #80]	; 0x50
   1546c:	ldm	lr!, {r0, r1, r2, r3}
   15470:	add	ip, sp, #32
   15474:	ldr	r5, [pc, #380]	; 155f8 <__lxstat64@plt+0x47d4>
   15478:	stmia	ip!, {r0, r1, r2, r3}
   1547c:	ldm	lr!, {r0, r1, r2, r3}
   15480:	stmia	ip!, {r0, r1, r2, r3}
   15484:	ldm	lr, {r0, r1, r2, r3}
   15488:	stm	ip, {r0, r1, r2, r3}
   1548c:	bl	10d4c <__errno_location@plt>
   15490:	ldr	r2, [r5, #4]
   15494:	ldr	r4, [r5]
   15498:	cmp	r2, #0
   1549c:	ldr	r3, [r0]
   154a0:	mov	r7, r0
   154a4:	str	r3, [sp, #28]
   154a8:	bgt	15504 <__lxstat64@plt+0x46e0>
   154ac:	add	r6, r5, #8
   154b0:	cmp	r4, r6
   154b4:	str	r2, [sp, #80]	; 0x50
   154b8:	beq	155c4 <__lxstat64@plt+0x47a0>
   154bc:	mov	r3, #8
   154c0:	mov	r0, r4
   154c4:	str	r3, [sp]
   154c8:	rsb	r2, r2, #1
   154cc:	add	r1, sp, #80	; 0x50
   154d0:	mvn	r3, #-2147483648	; 0x80000000
   154d4:	bl	17360 <__lxstat64@plt+0x653c>
   154d8:	mov	r4, r0
   154dc:	str	r0, [r5]
   154e0:	ldr	r0, [r5, #4]
   154e4:	ldr	r2, [sp, #80]	; 0x50
   154e8:	mov	r1, #0
   154ec:	sub	r2, r2, r0
   154f0:	add	r0, r4, r0, lsl #3
   154f4:	lsl	r2, r2, #3
   154f8:	bl	10d70 <memset@plt>
   154fc:	ldr	r3, [sp, #80]	; 0x50
   15500:	str	r3, [r5, #4]
   15504:	ldr	r6, [sp, #36]	; 0x24
   15508:	ldr	r8, [r4]
   1550c:	ldr	r5, [r4, #4]
   15510:	ldr	r2, [sp, #72]	; 0x48
   15514:	ldr	r3, [sp, #32]
   15518:	ldr	ip, [sp, #76]	; 0x4c
   1551c:	orr	r6, r6, #1
   15520:	add	fp, sp, #40	; 0x28
   15524:	str	r2, [sp, #12]
   15528:	str	r3, [sp]
   1552c:	str	r6, [sp, #4]
   15530:	mov	r1, r8
   15534:	mov	r0, r5
   15538:	str	ip, [sp, #16]
   1553c:	str	fp, [sp, #8]
   15540:	mov	r3, sl
   15544:	mov	r2, r9
   15548:	bl	12ef4 <__lxstat64@plt+0x20d0>
   1554c:	cmp	r8, r0
   15550:	bhi	155b0 <__lxstat64@plt+0x478c>
   15554:	ldr	r3, [pc, #160]	; 155fc <__lxstat64@plt+0x47d8>
   15558:	add	r8, r0, #1
   1555c:	cmp	r5, r3
   15560:	str	r8, [r4]
   15564:	beq	15570 <__lxstat64@plt+0x474c>
   15568:	mov	r0, r5
   1556c:	bl	17b58 <__lxstat64@plt+0x6d34>
   15570:	mov	r0, r8
   15574:	bl	17144 <__lxstat64@plt+0x6320>
   15578:	ldr	ip, [sp, #76]	; 0x4c
   1557c:	ldr	lr, [sp, #32]
   15580:	mov	r3, sl
   15584:	mov	r2, r9
   15588:	mov	r1, r8
   1558c:	str	r0, [r4, #4]
   15590:	ldr	r4, [sp, #72]	; 0x48
   15594:	str	fp, [sp, #8]
   15598:	str	r6, [sp, #4]
   1559c:	str	ip, [sp, #16]
   155a0:	str	r4, [sp, #12]
   155a4:	str	lr, [sp]
   155a8:	mov	r5, r0
   155ac:	bl	12ef4 <__lxstat64@plt+0x20d0>
   155b0:	ldr	r3, [sp, #28]
   155b4:	mov	r0, r5
   155b8:	str	r3, [r7]
   155bc:	add	sp, sp, #132	; 0x84
   155c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155c4:	mov	r3, #8
   155c8:	add	r1, sp, #80	; 0x50
   155cc:	str	r3, [sp]
   155d0:	rsb	r2, r2, #1
   155d4:	mvn	r3, #-2147483648	; 0x80000000
   155d8:	mov	r0, #0
   155dc:	bl	17360 <__lxstat64@plt+0x653c>
   155e0:	mov	r4, r0
   155e4:	ldm	r6, {r0, r1}
   155e8:	str	r4, [r5]
   155ec:	stm	r4, {r0, r1}
   155f0:	b	154e0 <__lxstat64@plt+0x46bc>
   155f4:	bl	10e18 <abort@plt>
   155f8:	andeq	sl, r2, r4, ror #1
   155fc:	andeq	sl, r2, r4, lsl #3
   15600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15604:	mov	r4, r2
   15608:	ldr	lr, [pc, #432]	; 157c0 <__lxstat64@plt+0x499c>
   1560c:	mov	sl, r0
   15610:	mov	fp, r1
   15614:	ldm	lr!, {r0, r1, r2, r3}
   15618:	sub	sp, sp, #92	; 0x5c
   1561c:	add	ip, sp, #40	; 0x28
   15620:	lsr	r7, r4, #5
   15624:	stmia	ip!, {r0, r1, r2, r3}
   15628:	add	r6, sp, #48	; 0x30
   1562c:	ldm	lr!, {r0, r1, r2, r3}
   15630:	and	r4, r4, #31
   15634:	ldr	r5, [pc, #392]	; 157c4 <__lxstat64@plt+0x49a0>
   15638:	stmia	ip!, {r0, r1, r2, r3}
   1563c:	ldm	lr, {r0, r1, r2, r3}
   15640:	stm	ip, {r0, r1, r2, r3}
   15644:	ldr	r2, [r6, r7, lsl #2]
   15648:	lsr	r3, r2, r4
   1564c:	eor	r3, r3, #1
   15650:	and	r3, r3, #1
   15654:	eor	r4, r2, r3, lsl r4
   15658:	str	r4, [r6, r7, lsl #2]
   1565c:	bl	10d4c <__errno_location@plt>
   15660:	ldr	r2, [r5, #4]
   15664:	ldr	r4, [r5]
   15668:	cmp	r2, #0
   1566c:	ldr	r3, [r0]
   15670:	mov	r8, r0
   15674:	str	r3, [sp, #28]
   15678:	bgt	156d4 <__lxstat64@plt+0x48b0>
   1567c:	add	r7, r5, #8
   15680:	cmp	r4, r7
   15684:	str	r2, [sp, #36]	; 0x24
   15688:	beq	15790 <__lxstat64@plt+0x496c>
   1568c:	mov	r3, #8
   15690:	mov	r0, r4
   15694:	str	r3, [sp]
   15698:	rsb	r2, r2, #1
   1569c:	mvn	r3, #-2147483648	; 0x80000000
   156a0:	add	r1, sp, #36	; 0x24
   156a4:	bl	17360 <__lxstat64@plt+0x653c>
   156a8:	mov	r4, r0
   156ac:	str	r0, [r5]
   156b0:	ldr	r0, [r5, #4]
   156b4:	ldr	r2, [sp, #36]	; 0x24
   156b8:	mov	r1, #0
   156bc:	sub	r2, r2, r0
   156c0:	add	r0, r4, r0, lsl #3
   156c4:	lsl	r2, r2, #3
   156c8:	bl	10d70 <memset@plt>
   156cc:	ldr	r3, [sp, #36]	; 0x24
   156d0:	str	r3, [r5, #4]
   156d4:	ldr	r7, [sp, #44]	; 0x2c
   156d8:	ldr	r9, [r4]
   156dc:	ldr	r5, [r4, #4]
   156e0:	ldr	r2, [sp, #80]	; 0x50
   156e4:	ldr	r3, [sp, #40]	; 0x28
   156e8:	ldr	ip, [sp, #84]	; 0x54
   156ec:	orr	r7, r7, #1
   156f0:	str	r2, [sp, #12]
   156f4:	str	r3, [sp]
   156f8:	str	r7, [sp, #4]
   156fc:	str	r6, [sp, #8]
   15700:	mov	r1, r9
   15704:	mov	r0, r5
   15708:	str	ip, [sp, #16]
   1570c:	mov	r3, fp
   15710:	mov	r2, sl
   15714:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15718:	cmp	r9, r0
   1571c:	bhi	1577c <__lxstat64@plt+0x4958>
   15720:	ldr	r3, [pc, #160]	; 157c8 <__lxstat64@plt+0x49a4>
   15724:	add	r9, r0, #1
   15728:	cmp	r5, r3
   1572c:	str	r9, [r4]
   15730:	beq	1573c <__lxstat64@plt+0x4918>
   15734:	mov	r0, r5
   15738:	bl	17b58 <__lxstat64@plt+0x6d34>
   1573c:	mov	r0, r9
   15740:	bl	17144 <__lxstat64@plt+0x6320>
   15744:	ldr	ip, [sp, #84]	; 0x54
   15748:	ldr	lr, [sp, #40]	; 0x28
   1574c:	mov	r3, fp
   15750:	mov	r2, sl
   15754:	mov	r1, r9
   15758:	str	r0, [r4, #4]
   1575c:	ldr	r4, [sp, #80]	; 0x50
   15760:	str	r6, [sp, #8]
   15764:	str	r7, [sp, #4]
   15768:	str	ip, [sp, #16]
   1576c:	str	r4, [sp, #12]
   15770:	str	lr, [sp]
   15774:	mov	r5, r0
   15778:	bl	12ef4 <__lxstat64@plt+0x20d0>
   1577c:	ldr	r3, [sp, #28]
   15780:	mov	r0, r5
   15784:	str	r3, [r8]
   15788:	add	sp, sp, #92	; 0x5c
   1578c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15790:	mov	r3, #8
   15794:	str	r3, [sp]
   15798:	add	r1, sp, #36	; 0x24
   1579c:	rsb	r2, r2, #1
   157a0:	mvn	r3, #-2147483648	; 0x80000000
   157a4:	mov	r0, #0
   157a8:	bl	17360 <__lxstat64@plt+0x653c>
   157ac:	mov	r4, r0
   157b0:	ldm	r7, {r0, r1}
   157b4:	str	r4, [r5]
   157b8:	stm	r4, {r0, r1}
   157bc:	b	156b0 <__lxstat64@plt+0x488c>
   157c0:	andeq	sl, r2, r4, asr r1
   157c4:	andeq	sl, r2, r4, ror #1
   157c8:	andeq	sl, r2, r4, lsl #3
   157cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157d0:	mov	r4, r1
   157d4:	ldr	lr, [pc, #420]	; 15980 <__lxstat64@plt+0x4b5c>
   157d8:	mov	r6, r0
   157dc:	sub	sp, sp, #84	; 0x54
   157e0:	ldm	lr!, {r0, r1, r2, r3}
   157e4:	add	ip, sp, #32
   157e8:	lsr	r8, r4, #5
   157ec:	add	r5, sp, #40	; 0x28
   157f0:	stmia	ip!, {r0, r1, r2, r3}
   157f4:	and	r4, r4, #31
   157f8:	ldm	lr!, {r0, r1, r2, r3}
   157fc:	ldr	r7, [pc, #384]	; 15984 <__lxstat64@plt+0x4b60>
   15800:	stmia	ip!, {r0, r1, r2, r3}
   15804:	ldm	lr, {r0, r1, r2, r3}
   15808:	stm	ip, {r0, r1, r2, r3}
   1580c:	ldr	r2, [r5, r8, lsl #2]
   15810:	lsr	r3, r2, r4
   15814:	eor	r3, r3, #1
   15818:	and	r3, r3, #1
   1581c:	eor	r4, r2, r3, lsl r4
   15820:	str	r4, [r5, r8, lsl #2]
   15824:	bl	10d4c <__errno_location@plt>
   15828:	ldr	r2, [r7, #4]
   1582c:	ldr	r4, [r7]
   15830:	cmp	r2, #0
   15834:	mov	r9, r0
   15838:	ldr	sl, [r0]
   1583c:	bgt	15898 <__lxstat64@plt+0x4a74>
   15840:	add	r8, r7, #8
   15844:	cmp	r4, r8
   15848:	str	r2, [sp, #28]
   1584c:	beq	15950 <__lxstat64@plt+0x4b2c>
   15850:	mov	r3, #8
   15854:	mov	r0, r4
   15858:	str	r3, [sp]
   1585c:	rsb	r2, r2, #1
   15860:	mvn	r3, #-2147483648	; 0x80000000
   15864:	add	r1, sp, #28
   15868:	bl	17360 <__lxstat64@plt+0x653c>
   1586c:	mov	r4, r0
   15870:	str	r0, [r7]
   15874:	ldr	r0, [r7, #4]
   15878:	ldr	r2, [sp, #28]
   1587c:	mov	r1, #0
   15880:	sub	r2, r2, r0
   15884:	add	r0, r4, r0, lsl #3
   15888:	lsl	r2, r2, #3
   1588c:	bl	10d70 <memset@plt>
   15890:	ldr	r3, [sp, #28]
   15894:	str	r3, [r7, #4]
   15898:	ldr	r8, [sp, #36]	; 0x24
   1589c:	ldr	fp, [r4]
   158a0:	ldr	r7, [r4, #4]
   158a4:	ldr	r2, [sp, #72]	; 0x48
   158a8:	ldr	r3, [sp, #32]
   158ac:	ldr	ip, [sp, #76]	; 0x4c
   158b0:	orr	r8, r8, #1
   158b4:	str	r2, [sp, #12]
   158b8:	str	r3, [sp]
   158bc:	str	r8, [sp, #4]
   158c0:	str	r5, [sp, #8]
   158c4:	mov	r1, fp
   158c8:	mov	r0, r7
   158cc:	str	ip, [sp, #16]
   158d0:	mvn	r3, #0
   158d4:	mov	r2, r6
   158d8:	bl	12ef4 <__lxstat64@plt+0x20d0>
   158dc:	cmp	fp, r0
   158e0:	bhi	15940 <__lxstat64@plt+0x4b1c>
   158e4:	ldr	r3, [pc, #156]	; 15988 <__lxstat64@plt+0x4b64>
   158e8:	add	fp, r0, #1
   158ec:	cmp	r7, r3
   158f0:	str	fp, [r4]
   158f4:	beq	15900 <__lxstat64@plt+0x4adc>
   158f8:	mov	r0, r7
   158fc:	bl	17b58 <__lxstat64@plt+0x6d34>
   15900:	mov	r0, fp
   15904:	bl	17144 <__lxstat64@plt+0x6320>
   15908:	ldr	lr, [sp, #76]	; 0x4c
   1590c:	ldr	r3, [sp, #32]
   15910:	ldr	ip, [sp, #72]	; 0x48
   15914:	mov	r2, r6
   15918:	mov	r1, fp
   1591c:	str	r0, [r4, #4]
   15920:	str	r3, [sp]
   15924:	str	r5, [sp, #8]
   15928:	str	r8, [sp, #4]
   1592c:	str	lr, [sp, #16]
   15930:	str	ip, [sp, #12]
   15934:	mvn	r3, #0
   15938:	mov	r7, r0
   1593c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15940:	mov	r0, r7
   15944:	str	sl, [r9]
   15948:	add	sp, sp, #84	; 0x54
   1594c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15950:	mov	r3, #8
   15954:	str	r3, [sp]
   15958:	add	r1, sp, #28
   1595c:	rsb	r2, r2, #1
   15960:	mvn	r3, #-2147483648	; 0x80000000
   15964:	mov	r0, #0
   15968:	bl	17360 <__lxstat64@plt+0x653c>
   1596c:	mov	r4, r0
   15970:	ldm	r8, {r0, r1}
   15974:	str	r4, [r7]
   15978:	stm	r4, {r0, r1}
   1597c:	b	15874 <__lxstat64@plt+0x4a50>
   15980:	andeq	sl, r2, r4, asr r1
   15984:	andeq	sl, r2, r4, ror #1
   15988:	andeq	sl, r2, r4, lsl #3
   1598c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15990:	mov	r6, r0
   15994:	ldr	lr, [pc, #404]	; 15b30 <__lxstat64@plt+0x4d0c>
   15998:	sub	sp, sp, #84	; 0x54
   1599c:	add	ip, sp, #32
   159a0:	ldm	lr!, {r0, r1, r2, r3}
   159a4:	ldr	r5, [pc, #392]	; 15b34 <__lxstat64@plt+0x4d10>
   159a8:	stmia	ip!, {r0, r1, r2, r3}
   159ac:	ldm	lr!, {r0, r1, r2, r3}
   159b0:	ldr	r4, [sp, #44]	; 0x2c
   159b4:	stmia	ip!, {r0, r1, r2, r3}
   159b8:	ldm	lr, {r0, r1, r2, r3}
   159bc:	mvn	lr, r4
   159c0:	and	lr, lr, #67108864	; 0x4000000
   159c4:	eor	lr, lr, r4
   159c8:	stm	ip, {r0, r1, r2, r3}
   159cc:	str	lr, [sp, #44]	; 0x2c
   159d0:	bl	10d4c <__errno_location@plt>
   159d4:	ldr	r2, [r5, #4]
   159d8:	ldr	r4, [r5]
   159dc:	cmp	r2, #0
   159e0:	mov	r8, r0
   159e4:	ldr	sl, [r0]
   159e8:	bgt	15a44 <__lxstat64@plt+0x4c20>
   159ec:	add	r7, r5, #8
   159f0:	cmp	r4, r7
   159f4:	str	r2, [sp, #28]
   159f8:	beq	15b00 <__lxstat64@plt+0x4cdc>
   159fc:	mov	r3, #8
   15a00:	mov	r0, r4
   15a04:	str	r3, [sp]
   15a08:	rsb	r2, r2, #1
   15a0c:	mvn	r3, #-2147483648	; 0x80000000
   15a10:	add	r1, sp, #28
   15a14:	bl	17360 <__lxstat64@plt+0x653c>
   15a18:	mov	r4, r0
   15a1c:	str	r0, [r5]
   15a20:	ldr	r0, [r5, #4]
   15a24:	ldr	r2, [sp, #28]
   15a28:	mov	r1, #0
   15a2c:	sub	r2, r2, r0
   15a30:	add	r0, r4, r0, lsl #3
   15a34:	lsl	r2, r2, #3
   15a38:	bl	10d70 <memset@plt>
   15a3c:	ldr	r3, [sp, #28]
   15a40:	str	r3, [r5, #4]
   15a44:	ldr	r7, [sp, #36]	; 0x24
   15a48:	ldr	r9, [r4]
   15a4c:	ldr	r5, [r4, #4]
   15a50:	ldr	r2, [sp, #72]	; 0x48
   15a54:	ldr	r3, [sp, #32]
   15a58:	ldr	ip, [sp, #76]	; 0x4c
   15a5c:	orr	r7, r7, #1
   15a60:	add	fp, sp, #40	; 0x28
   15a64:	str	r2, [sp, #12]
   15a68:	str	r3, [sp]
   15a6c:	str	r7, [sp, #4]
   15a70:	mov	r1, r9
   15a74:	mov	r0, r5
   15a78:	str	ip, [sp, #16]
   15a7c:	str	fp, [sp, #8]
   15a80:	mvn	r3, #0
   15a84:	mov	r2, r6
   15a88:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15a8c:	cmp	r9, r0
   15a90:	bhi	15af0 <__lxstat64@plt+0x4ccc>
   15a94:	ldr	r3, [pc, #156]	; 15b38 <__lxstat64@plt+0x4d14>
   15a98:	add	r9, r0, #1
   15a9c:	cmp	r5, r3
   15aa0:	str	r9, [r4]
   15aa4:	beq	15ab0 <__lxstat64@plt+0x4c8c>
   15aa8:	mov	r0, r5
   15aac:	bl	17b58 <__lxstat64@plt+0x6d34>
   15ab0:	mov	r0, r9
   15ab4:	bl	17144 <__lxstat64@plt+0x6320>
   15ab8:	ldr	lr, [sp, #76]	; 0x4c
   15abc:	ldr	r3, [sp, #32]
   15ac0:	ldr	ip, [sp, #72]	; 0x48
   15ac4:	mov	r2, r6
   15ac8:	mov	r1, r9
   15acc:	str	r0, [r4, #4]
   15ad0:	str	r3, [sp]
   15ad4:	str	fp, [sp, #8]
   15ad8:	str	r7, [sp, #4]
   15adc:	str	lr, [sp, #16]
   15ae0:	str	ip, [sp, #12]
   15ae4:	mvn	r3, #0
   15ae8:	mov	r5, r0
   15aec:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15af0:	mov	r0, r5
   15af4:	str	sl, [r8]
   15af8:	add	sp, sp, #84	; 0x54
   15afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b00:	mov	r3, #8
   15b04:	str	r3, [sp]
   15b08:	add	r1, sp, #28
   15b0c:	rsb	r2, r2, #1
   15b10:	mvn	r3, #-2147483648	; 0x80000000
   15b14:	mov	r0, #0
   15b18:	bl	17360 <__lxstat64@plt+0x653c>
   15b1c:	mov	r4, r0
   15b20:	ldm	r7, {r0, r1}
   15b24:	str	r4, [r5]
   15b28:	stm	r4, {r0, r1}
   15b2c:	b	15a20 <__lxstat64@plt+0x4bfc>
   15b30:	andeq	sl, r2, r4, asr r1
   15b34:	andeq	sl, r2, r4, ror #1
   15b38:	andeq	sl, r2, r4, lsl #3
   15b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b40:	mov	r9, r0
   15b44:	ldr	lr, [pc, #416]	; 15cec <__lxstat64@plt+0x4ec8>
   15b48:	mov	sl, r1
   15b4c:	sub	sp, sp, #92	; 0x5c
   15b50:	ldm	lr!, {r0, r1, r2, r3}
   15b54:	add	ip, sp, #40	; 0x28
   15b58:	ldr	r5, [pc, #400]	; 15cf0 <__lxstat64@plt+0x4ecc>
   15b5c:	stmia	ip!, {r0, r1, r2, r3}
   15b60:	ldm	lr!, {r0, r1, r2, r3}
   15b64:	ldr	r4, [sp, #52]	; 0x34
   15b68:	stmia	ip!, {r0, r1, r2, r3}
   15b6c:	ldm	lr, {r0, r1, r2, r3}
   15b70:	mvn	lr, r4
   15b74:	and	lr, lr, #67108864	; 0x4000000
   15b78:	eor	lr, lr, r4
   15b7c:	stm	ip, {r0, r1, r2, r3}
   15b80:	str	lr, [sp, #52]	; 0x34
   15b84:	bl	10d4c <__errno_location@plt>
   15b88:	ldr	r2, [r5, #4]
   15b8c:	ldr	r4, [r5]
   15b90:	cmp	r2, #0
   15b94:	ldr	r3, [r0]
   15b98:	mov	r7, r0
   15b9c:	str	r3, [sp, #28]
   15ba0:	bgt	15bfc <__lxstat64@plt+0x4dd8>
   15ba4:	add	r6, r5, #8
   15ba8:	cmp	r4, r6
   15bac:	str	r2, [sp, #36]	; 0x24
   15bb0:	beq	15cbc <__lxstat64@plt+0x4e98>
   15bb4:	mov	r3, #8
   15bb8:	mov	r0, r4
   15bbc:	str	r3, [sp]
   15bc0:	rsb	r2, r2, #1
   15bc4:	mvn	r3, #-2147483648	; 0x80000000
   15bc8:	add	r1, sp, #36	; 0x24
   15bcc:	bl	17360 <__lxstat64@plt+0x653c>
   15bd0:	mov	r4, r0
   15bd4:	str	r0, [r5]
   15bd8:	ldr	r0, [r5, #4]
   15bdc:	ldr	r2, [sp, #36]	; 0x24
   15be0:	mov	r1, #0
   15be4:	sub	r2, r2, r0
   15be8:	add	r0, r4, r0, lsl #3
   15bec:	lsl	r2, r2, #3
   15bf0:	bl	10d70 <memset@plt>
   15bf4:	ldr	r3, [sp, #36]	; 0x24
   15bf8:	str	r3, [r5, #4]
   15bfc:	ldr	r6, [sp, #44]	; 0x2c
   15c00:	ldr	r8, [r4]
   15c04:	ldr	r5, [r4, #4]
   15c08:	ldr	r2, [sp, #80]	; 0x50
   15c0c:	ldr	r3, [sp, #40]	; 0x28
   15c10:	ldr	ip, [sp, #84]	; 0x54
   15c14:	orr	r6, r6, #1
   15c18:	add	fp, sp, #48	; 0x30
   15c1c:	str	r2, [sp, #12]
   15c20:	str	r3, [sp]
   15c24:	str	r6, [sp, #4]
   15c28:	mov	r1, r8
   15c2c:	mov	r0, r5
   15c30:	str	ip, [sp, #16]
   15c34:	str	fp, [sp, #8]
   15c38:	mov	r3, sl
   15c3c:	mov	r2, r9
   15c40:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15c44:	cmp	r8, r0
   15c48:	bhi	15ca8 <__lxstat64@plt+0x4e84>
   15c4c:	ldr	r3, [pc, #160]	; 15cf4 <__lxstat64@plt+0x4ed0>
   15c50:	add	r8, r0, #1
   15c54:	cmp	r5, r3
   15c58:	str	r8, [r4]
   15c5c:	beq	15c68 <__lxstat64@plt+0x4e44>
   15c60:	mov	r0, r5
   15c64:	bl	17b58 <__lxstat64@plt+0x6d34>
   15c68:	mov	r0, r8
   15c6c:	bl	17144 <__lxstat64@plt+0x6320>
   15c70:	ldr	ip, [sp, #84]	; 0x54
   15c74:	ldr	lr, [sp, #40]	; 0x28
   15c78:	mov	r3, sl
   15c7c:	mov	r2, r9
   15c80:	mov	r1, r8
   15c84:	str	r0, [r4, #4]
   15c88:	ldr	r4, [sp, #80]	; 0x50
   15c8c:	str	fp, [sp, #8]
   15c90:	str	r6, [sp, #4]
   15c94:	str	ip, [sp, #16]
   15c98:	str	r4, [sp, #12]
   15c9c:	str	lr, [sp]
   15ca0:	mov	r5, r0
   15ca4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15ca8:	ldr	r3, [sp, #28]
   15cac:	mov	r0, r5
   15cb0:	str	r3, [r7]
   15cb4:	add	sp, sp, #92	; 0x5c
   15cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cbc:	mov	r3, #8
   15cc0:	str	r3, [sp]
   15cc4:	add	r1, sp, #36	; 0x24
   15cc8:	rsb	r2, r2, #1
   15ccc:	mvn	r3, #-2147483648	; 0x80000000
   15cd0:	mov	r0, #0
   15cd4:	bl	17360 <__lxstat64@plt+0x653c>
   15cd8:	mov	r4, r0
   15cdc:	ldm	r6, {r0, r1}
   15ce0:	str	r4, [r5]
   15ce4:	stm	r4, {r0, r1}
   15ce8:	b	15bd8 <__lxstat64@plt+0x4db4>
   15cec:	andeq	sl, r2, r4, asr r1
   15cf0:	andeq	sl, r2, r4, ror #1
   15cf4:	andeq	sl, r2, r4, lsl #3
   15cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15cfc:	sub	sp, sp, #180	; 0xb4
   15d00:	mov	r6, r1
   15d04:	mov	r4, r0
   15d08:	mov	r9, r2
   15d0c:	add	r0, sp, #80	; 0x50
   15d10:	mov	r2, #48	; 0x30
   15d14:	mov	r1, #0
   15d18:	bl	10d70 <memset@plt>
   15d1c:	cmp	r6, #10
   15d20:	beq	15f00 <__lxstat64@plt+0x50dc>
   15d24:	add	r5, sp, #80	; 0x50
   15d28:	str	r6, [sp, #80]	; 0x50
   15d2c:	ldm	r5!, {r0, r1, r2, r3}
   15d30:	add	ip, sp, #128	; 0x80
   15d34:	mov	r7, ip
   15d38:	add	lr, sp, #32
   15d3c:	stmia	ip!, {r0, r1, r2, r3}
   15d40:	mov	r8, #67108864	; 0x4000000
   15d44:	ldm	r5!, {r0, r1, r2, r3}
   15d48:	ldr	r6, [pc, #436]	; 15f04 <__lxstat64@plt+0x50e0>
   15d4c:	stmia	ip!, {r0, r1, r2, r3}
   15d50:	ldm	r5, {r0, r1, r2, r3}
   15d54:	stm	ip, {r0, r1, r2, r3}
   15d58:	ldm	r7!, {r0, r1, r2, r3}
   15d5c:	stmia	lr!, {r0, r1, r2, r3}
   15d60:	ldm	r7!, {r0, r1, r2, r3}
   15d64:	str	r8, [sp, #44]	; 0x2c
   15d68:	stmia	lr!, {r0, r1, r2, r3}
   15d6c:	ldm	ip, {r0, r1, r2, r3}
   15d70:	stm	lr, {r0, r1, r2, r3}
   15d74:	bl	10d4c <__errno_location@plt>
   15d78:	cmn	r4, #-2147483647	; 0x80000001
   15d7c:	ldr	r5, [r6]
   15d80:	mov	r7, r0
   15d84:	movne	r0, #0
   15d88:	moveq	r0, #1
   15d8c:	ldr	r3, [r7]
   15d90:	orrs	r0, r0, r4, lsr #31
   15d94:	str	r3, [sp, #24]
   15d98:	bne	15f00 <__lxstat64@plt+0x50dc>
   15d9c:	ldr	r2, [r6, #4]
   15da0:	cmp	r4, r2
   15da4:	blt	15e04 <__lxstat64@plt+0x4fe0>
   15da8:	add	r8, r6, #8
   15dac:	cmp	r5, r8
   15db0:	str	r2, [sp, #80]	; 0x50
   15db4:	beq	15ed0 <__lxstat64@plt+0x50ac>
   15db8:	mov	r3, #8
   15dbc:	sub	r2, r4, r2
   15dc0:	mov	r0, r5
   15dc4:	str	r3, [sp]
   15dc8:	add	r2, r2, #1
   15dcc:	add	r1, sp, #80	; 0x50
   15dd0:	mvn	r3, #-2147483648	; 0x80000000
   15dd4:	bl	17360 <__lxstat64@plt+0x653c>
   15dd8:	mov	r5, r0
   15ddc:	str	r0, [r6]
   15de0:	ldr	r0, [r6, #4]
   15de4:	ldr	r2, [sp, #80]	; 0x50
   15de8:	mov	r1, #0
   15dec:	sub	r2, r2, r0
   15df0:	add	r0, r5, r0, lsl #3
   15df4:	lsl	r2, r2, #3
   15df8:	bl	10d70 <memset@plt>
   15dfc:	ldr	r3, [sp, #80]	; 0x50
   15e00:	str	r3, [r6, #4]
   15e04:	add	fp, r5, r4, lsl #3
   15e08:	ldr	r1, [sp, #36]	; 0x24
   15e0c:	ldr	r8, [r5, r4, lsl #3]
   15e10:	ldr	r6, [fp, #4]
   15e14:	ldr	r2, [sp, #72]	; 0x48
   15e18:	ldr	r3, [sp, #32]
   15e1c:	ldr	ip, [sp, #76]	; 0x4c
   15e20:	orr	r1, r1, #1
   15e24:	add	sl, sp, #40	; 0x28
   15e28:	str	r1, [sp, #28]
   15e2c:	str	r1, [sp, #4]
   15e30:	str	r2, [sp, #12]
   15e34:	str	r3, [sp]
   15e38:	mov	r0, r6
   15e3c:	mov	r1, r8
   15e40:	str	ip, [sp, #16]
   15e44:	str	sl, [sp, #8]
   15e48:	mvn	r3, #0
   15e4c:	mov	r2, r9
   15e50:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15e54:	cmp	r8, r0
   15e58:	bhi	15ebc <__lxstat64@plt+0x5098>
   15e5c:	ldr	r3, [pc, #164]	; 15f08 <__lxstat64@plt+0x50e4>
   15e60:	add	r8, r0, #1
   15e64:	cmp	r6, r3
   15e68:	str	r8, [r5, r4, lsl #3]
   15e6c:	beq	15e78 <__lxstat64@plt+0x5054>
   15e70:	mov	r0, r6
   15e74:	bl	17b58 <__lxstat64@plt+0x6d34>
   15e78:	mov	r0, r8
   15e7c:	bl	17144 <__lxstat64@plt+0x6320>
   15e80:	ldr	lr, [sp, #76]	; 0x4c
   15e84:	ldr	r3, [sp, #32]
   15e88:	ldr	ip, [sp, #72]	; 0x48
   15e8c:	ldr	r4, [sp, #28]
   15e90:	mov	r2, r9
   15e94:	mov	r1, r8
   15e98:	str	r0, [fp, #4]
   15e9c:	str	r3, [sp]
   15ea0:	str	sl, [sp, #8]
   15ea4:	str	r4, [sp, #4]
   15ea8:	str	lr, [sp, #16]
   15eac:	str	ip, [sp, #12]
   15eb0:	mvn	r3, #0
   15eb4:	mov	r6, r0
   15eb8:	bl	12ef4 <__lxstat64@plt+0x20d0>
   15ebc:	ldr	r3, [sp, #24]
   15ec0:	mov	r0, r6
   15ec4:	str	r3, [r7]
   15ec8:	add	sp, sp, #180	; 0xb4
   15ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ed0:	mov	r3, #8
   15ed4:	sub	r2, r4, r2
   15ed8:	add	r1, sp, #80	; 0x50
   15edc:	str	r3, [sp]
   15ee0:	add	r2, r2, #1
   15ee4:	mvn	r3, #-2147483648	; 0x80000000
   15ee8:	bl	17360 <__lxstat64@plt+0x653c>
   15eec:	mov	r5, r0
   15ef0:	ldm	r8, {r0, r1}
   15ef4:	str	r5, [r6]
   15ef8:	stm	r5, {r0, r1}
   15efc:	b	15de0 <__lxstat64@plt+0x4fbc>
   15f00:	bl	10e18 <abort@plt>
   15f04:	andeq	sl, r2, r4, ror #1
   15f08:	andeq	sl, r2, r4, lsl #3
   15f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f10:	mov	r7, r1
   15f14:	ldr	lr, [pc, #492]	; 16108 <__lxstat64@plt+0x52e4>
   15f18:	mov	r8, r2
   15f1c:	mov	r4, r0
   15f20:	mov	fp, r3
   15f24:	ldm	lr!, {r0, r1, r2, r3}
   15f28:	sub	sp, sp, #100	; 0x64
   15f2c:	add	ip, sp, #48	; 0x30
   15f30:	mov	sl, #10
   15f34:	stmia	ip!, {r0, r1, r2, r3}
   15f38:	cmp	r8, #0
   15f3c:	cmpne	r7, #0
   15f40:	ldm	lr!, {r0, r1, r2, r3}
   15f44:	str	sl, [sp, #48]	; 0x30
   15f48:	stmia	ip!, {r0, r1, r2, r3}
   15f4c:	ldm	lr, {r0, r1, r2, r3}
   15f50:	stm	ip, {r0, r1, r2, r3}
   15f54:	beq	16104 <__lxstat64@plt+0x52e0>
   15f58:	str	r7, [sp, #88]	; 0x58
   15f5c:	str	r8, [sp, #92]	; 0x5c
   15f60:	bl	10d4c <__errno_location@plt>
   15f64:	ldr	r6, [pc, #416]	; 1610c <__lxstat64@plt+0x52e8>
   15f68:	cmn	r4, #-2147483647	; 0x80000001
   15f6c:	ldr	r5, [r6]
   15f70:	mov	r9, r0
   15f74:	movne	r0, #0
   15f78:	moveq	r0, #1
   15f7c:	ldr	r3, [r9]
   15f80:	orrs	r0, r0, r4, lsr #31
   15f84:	str	r3, [sp, #28]
   15f88:	bne	16104 <__lxstat64@plt+0x52e0>
   15f8c:	ldr	r2, [r6, #4]
   15f90:	cmp	r4, r2
   15f94:	movlt	r3, sl
   15f98:	blt	16004 <__lxstat64@plt+0x51e0>
   15f9c:	add	r7, r6, #8
   15fa0:	cmp	r5, r7
   15fa4:	str	r2, [sp, #44]	; 0x2c
   15fa8:	beq	160d4 <__lxstat64@plt+0x52b0>
   15fac:	mov	r3, #8
   15fb0:	sub	r2, r4, r2
   15fb4:	mov	r0, r5
   15fb8:	str	r3, [sp]
   15fbc:	add	r2, r2, #1
   15fc0:	mvn	r3, #-2147483648	; 0x80000000
   15fc4:	add	r1, sp, #44	; 0x2c
   15fc8:	bl	17360 <__lxstat64@plt+0x653c>
   15fcc:	mov	r5, r0
   15fd0:	str	r0, [r6]
   15fd4:	ldr	r0, [r6, #4]
   15fd8:	ldr	r2, [sp, #44]	; 0x2c
   15fdc:	mov	r1, #0
   15fe0:	sub	r2, r2, r0
   15fe4:	add	r0, r5, r0, lsl #3
   15fe8:	lsl	r2, r2, #3
   15fec:	bl	10d70 <memset@plt>
   15ff0:	ldr	r3, [sp, #48]	; 0x30
   15ff4:	ldr	r7, [sp, #88]	; 0x58
   15ff8:	ldr	r8, [sp, #92]	; 0x5c
   15ffc:	ldr	r2, [sp, #44]	; 0x2c
   16000:	str	r2, [r6, #4]
   16004:	add	r2, r5, r4, lsl #3
   16008:	mov	r1, r2
   1600c:	str	r2, [sp, #32]
   16010:	ldr	r2, [sp, #52]	; 0x34
   16014:	ldr	r6, [r1, #4]
   16018:	ldr	sl, [r5, r4, lsl #3]
   1601c:	orr	r2, r2, #1
   16020:	str	r3, [sp]
   16024:	add	r3, sp, #56	; 0x38
   16028:	str	r2, [sp, #36]	; 0x24
   1602c:	str	r2, [sp, #4]
   16030:	str	r3, [sp, #8]
   16034:	mov	r0, r6
   16038:	str	r8, [sp, #16]
   1603c:	str	r7, [sp, #12]
   16040:	mov	r1, sl
   16044:	mvn	r3, #0
   16048:	mov	r2, fp
   1604c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16050:	cmp	sl, r0
   16054:	bhi	160c0 <__lxstat64@plt+0x529c>
   16058:	ldr	r3, [pc, #176]	; 16110 <__lxstat64@plt+0x52ec>
   1605c:	add	r7, r0, #1
   16060:	cmp	r6, r3
   16064:	str	r7, [r5, r4, lsl #3]
   16068:	beq	16074 <__lxstat64@plt+0x5250>
   1606c:	mov	r0, r6
   16070:	bl	17b58 <__lxstat64@plt+0x6d34>
   16074:	mov	r0, r7
   16078:	bl	17144 <__lxstat64@plt+0x6320>
   1607c:	ldr	r3, [sp, #32]
   16080:	ldr	lr, [sp, #92]	; 0x5c
   16084:	ldr	ip, [sp, #88]	; 0x58
   16088:	ldr	r4, [sp, #36]	; 0x24
   1608c:	mov	r2, fp
   16090:	mov	r1, r7
   16094:	str	r0, [r3, #4]
   16098:	add	r3, sp, #56	; 0x38
   1609c:	str	r3, [sp, #8]
   160a0:	ldr	r3, [sp, #48]	; 0x30
   160a4:	str	r4, [sp, #4]
   160a8:	str	r3, [sp]
   160ac:	str	lr, [sp, #16]
   160b0:	str	ip, [sp, #12]
   160b4:	mvn	r3, #0
   160b8:	mov	r6, r0
   160bc:	bl	12ef4 <__lxstat64@plt+0x20d0>
   160c0:	ldr	r3, [sp, #28]
   160c4:	mov	r0, r6
   160c8:	str	r3, [r9]
   160cc:	add	sp, sp, #100	; 0x64
   160d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160d4:	mov	r3, #8
   160d8:	sub	r2, r4, r2
   160dc:	str	r3, [sp]
   160e0:	add	r1, sp, #44	; 0x2c
   160e4:	add	r2, r2, #1
   160e8:	mvn	r3, #-2147483648	; 0x80000000
   160ec:	bl	17360 <__lxstat64@plt+0x653c>
   160f0:	mov	r5, r0
   160f4:	ldm	r7, {r0, r1}
   160f8:	str	r5, [r6]
   160fc:	stm	r5, {r0, r1}
   16100:	b	15fd4 <__lxstat64@plt+0x51b0>
   16104:	bl	10e18 <abort@plt>
   16108:	andeq	sl, r2, r4, asr r1
   1610c:	andeq	sl, r2, r4, ror #1
   16110:	andeq	sl, r2, r4, lsl #3
   16114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16118:	mov	r7, r1
   1611c:	ldr	lr, [pc, #492]	; 16310 <__lxstat64@plt+0x54ec>
   16120:	mov	r8, r2
   16124:	mov	r4, r0
   16128:	mov	fp, r3
   1612c:	ldm	lr!, {r0, r1, r2, r3}
   16130:	sub	sp, sp, #100	; 0x64
   16134:	add	ip, sp, #48	; 0x30
   16138:	mov	sl, #10
   1613c:	stmia	ip!, {r0, r1, r2, r3}
   16140:	cmp	r8, #0
   16144:	cmpne	r7, #0
   16148:	ldm	lr!, {r0, r1, r2, r3}
   1614c:	str	sl, [sp, #48]	; 0x30
   16150:	stmia	ip!, {r0, r1, r2, r3}
   16154:	ldm	lr, {r0, r1, r2, r3}
   16158:	stm	ip, {r0, r1, r2, r3}
   1615c:	beq	1630c <__lxstat64@plt+0x54e8>
   16160:	str	r7, [sp, #88]	; 0x58
   16164:	str	r8, [sp, #92]	; 0x5c
   16168:	bl	10d4c <__errno_location@plt>
   1616c:	ldr	r6, [pc, #416]	; 16314 <__lxstat64@plt+0x54f0>
   16170:	cmn	r4, #-2147483647	; 0x80000001
   16174:	ldr	r5, [r6]
   16178:	mov	r9, r0
   1617c:	movne	r0, #0
   16180:	moveq	r0, #1
   16184:	ldr	r3, [r9]
   16188:	orrs	r0, r0, r4, lsr #31
   1618c:	str	r3, [sp, #28]
   16190:	bne	1630c <__lxstat64@plt+0x54e8>
   16194:	ldr	r2, [r6, #4]
   16198:	cmp	r4, r2
   1619c:	movlt	r3, sl
   161a0:	blt	1620c <__lxstat64@plt+0x53e8>
   161a4:	add	r7, r6, #8
   161a8:	cmp	r5, r7
   161ac:	str	r2, [sp, #44]	; 0x2c
   161b0:	beq	162dc <__lxstat64@plt+0x54b8>
   161b4:	mov	r3, #8
   161b8:	sub	r2, r4, r2
   161bc:	mov	r0, r5
   161c0:	str	r3, [sp]
   161c4:	add	r2, r2, #1
   161c8:	mvn	r3, #-2147483648	; 0x80000000
   161cc:	add	r1, sp, #44	; 0x2c
   161d0:	bl	17360 <__lxstat64@plt+0x653c>
   161d4:	mov	r5, r0
   161d8:	str	r0, [r6]
   161dc:	ldr	r0, [r6, #4]
   161e0:	ldr	r2, [sp, #44]	; 0x2c
   161e4:	mov	r1, #0
   161e8:	sub	r2, r2, r0
   161ec:	add	r0, r5, r0, lsl #3
   161f0:	lsl	r2, r2, #3
   161f4:	bl	10d70 <memset@plt>
   161f8:	ldr	r3, [sp, #48]	; 0x30
   161fc:	ldr	r7, [sp, #88]	; 0x58
   16200:	ldr	r8, [sp, #92]	; 0x5c
   16204:	ldr	r2, [sp, #44]	; 0x2c
   16208:	str	r2, [r6, #4]
   1620c:	add	r2, r5, r4, lsl #3
   16210:	mov	r1, r2
   16214:	str	r2, [sp, #32]
   16218:	ldr	r2, [sp, #52]	; 0x34
   1621c:	ldr	r6, [r1, #4]
   16220:	ldr	sl, [r5, r4, lsl #3]
   16224:	orr	r2, r2, #1
   16228:	str	r3, [sp]
   1622c:	add	r3, sp, #56	; 0x38
   16230:	str	r2, [sp, #36]	; 0x24
   16234:	str	r2, [sp, #4]
   16238:	str	r3, [sp, #8]
   1623c:	mov	r0, r6
   16240:	str	r8, [sp, #16]
   16244:	str	r7, [sp, #12]
   16248:	mov	r1, sl
   1624c:	ldr	r3, [sp, #136]	; 0x88
   16250:	mov	r2, fp
   16254:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16258:	cmp	sl, r0
   1625c:	bhi	162c8 <__lxstat64@plt+0x54a4>
   16260:	ldr	r3, [pc, #176]	; 16318 <__lxstat64@plt+0x54f4>
   16264:	add	r7, r0, #1
   16268:	cmp	r6, r3
   1626c:	str	r7, [r5, r4, lsl #3]
   16270:	beq	1627c <__lxstat64@plt+0x5458>
   16274:	mov	r0, r6
   16278:	bl	17b58 <__lxstat64@plt+0x6d34>
   1627c:	mov	r0, r7
   16280:	bl	17144 <__lxstat64@plt+0x6320>
   16284:	ldr	r3, [sp, #32]
   16288:	ldr	lr, [sp, #92]	; 0x5c
   1628c:	ldr	ip, [sp, #88]	; 0x58
   16290:	ldr	r4, [sp, #36]	; 0x24
   16294:	mov	r2, fp
   16298:	mov	r1, r7
   1629c:	str	r0, [r3, #4]
   162a0:	add	r3, sp, #56	; 0x38
   162a4:	str	r3, [sp, #8]
   162a8:	ldr	r3, [sp, #48]	; 0x30
   162ac:	str	r4, [sp, #4]
   162b0:	str	r3, [sp]
   162b4:	str	lr, [sp, #16]
   162b8:	str	ip, [sp, #12]
   162bc:	ldr	r3, [sp, #136]	; 0x88
   162c0:	mov	r6, r0
   162c4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   162c8:	ldr	r3, [sp, #28]
   162cc:	mov	r0, r6
   162d0:	str	r3, [r9]
   162d4:	add	sp, sp, #100	; 0x64
   162d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162dc:	mov	r3, #8
   162e0:	sub	r2, r4, r2
   162e4:	str	r3, [sp]
   162e8:	add	r1, sp, #44	; 0x2c
   162ec:	add	r2, r2, #1
   162f0:	mvn	r3, #-2147483648	; 0x80000000
   162f4:	bl	17360 <__lxstat64@plt+0x653c>
   162f8:	mov	r5, r0
   162fc:	ldm	r7, {r0, r1}
   16300:	str	r5, [r6]
   16304:	stm	r5, {r0, r1}
   16308:	b	161dc <__lxstat64@plt+0x53b8>
   1630c:	bl	10e18 <abort@plt>
   16310:	andeq	sl, r2, r4, asr r1
   16314:	andeq	sl, r2, r4, ror #1
   16318:	andeq	sl, r2, r4, lsl #3
   1631c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16320:	mov	r5, r0
   16324:	ldr	lr, [pc, #452]	; 164f0 <__lxstat64@plt+0x56cc>
   16328:	mov	r6, r1
   1632c:	mov	sl, r2
   16330:	ldm	lr!, {r0, r1, r2, r3}
   16334:	sub	sp, sp, #92	; 0x5c
   16338:	add	ip, sp, #40	; 0x28
   1633c:	cmp	r6, #0
   16340:	cmpne	r5, #0
   16344:	stmia	ip!, {r0, r1, r2, r3}
   16348:	mov	r9, #10
   1634c:	ldm	lr!, {r0, r1, r2, r3}
   16350:	moveq	fp, #1
   16354:	movne	fp, #0
   16358:	str	r9, [sp, #40]	; 0x28
   1635c:	stmia	ip!, {r0, r1, r2, r3}
   16360:	ldm	lr, {r0, r1, r2, r3}
   16364:	stm	ip, {r0, r1, r2, r3}
   16368:	beq	164ec <__lxstat64@plt+0x56c8>
   1636c:	str	r5, [sp, #80]	; 0x50
   16370:	str	r6, [sp, #84]	; 0x54
   16374:	bl	10d4c <__errno_location@plt>
   16378:	ldr	r7, [pc, #372]	; 164f4 <__lxstat64@plt+0x56d0>
   1637c:	ldr	r2, [r7, #4]
   16380:	ldr	r4, [r7]
   16384:	cmp	r2, #0
   16388:	ldr	r3, [r0]
   1638c:	mov	r8, r0
   16390:	str	r3, [sp, #24]
   16394:	movgt	r3, r9
   16398:	bgt	16400 <__lxstat64@plt+0x55dc>
   1639c:	add	r5, r7, #8
   163a0:	cmp	r4, r5
   163a4:	str	r2, [sp, #36]	; 0x24
   163a8:	beq	164bc <__lxstat64@plt+0x5698>
   163ac:	mov	r3, #8
   163b0:	mov	r0, r4
   163b4:	str	r3, [sp]
   163b8:	rsb	r2, r2, #1
   163bc:	mvn	r3, #-2147483648	; 0x80000000
   163c0:	add	r1, sp, #36	; 0x24
   163c4:	bl	17360 <__lxstat64@plt+0x653c>
   163c8:	mov	r4, r0
   163cc:	str	r0, [r7]
   163d0:	ldr	r0, [r7, #4]
   163d4:	ldr	r2, [sp, #36]	; 0x24
   163d8:	mov	r1, #0
   163dc:	sub	r2, r2, r0
   163e0:	add	r0, r4, r0, lsl #3
   163e4:	lsl	r2, r2, #3
   163e8:	bl	10d70 <memset@plt>
   163ec:	ldr	r3, [sp, #40]	; 0x28
   163f0:	ldr	r5, [sp, #80]	; 0x50
   163f4:	ldr	r6, [sp, #84]	; 0x54
   163f8:	ldr	r2, [sp, #36]	; 0x24
   163fc:	str	r2, [r7, #4]
   16400:	ldr	r2, [sp, #44]	; 0x2c
   16404:	ldr	r9, [r4]
   16408:	ldr	r7, [r4, #4]
   1640c:	orr	r2, r2, #1
   16410:	add	fp, sp, #48	; 0x30
   16414:	str	r2, [sp, #28]
   16418:	str	r2, [sp, #4]
   1641c:	str	r3, [sp]
   16420:	str	r6, [sp, #16]
   16424:	str	r5, [sp, #12]
   16428:	mov	r1, r9
   1642c:	mov	r0, r7
   16430:	str	fp, [sp, #8]
   16434:	mvn	r3, #0
   16438:	mov	r2, sl
   1643c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16440:	cmp	r9, r0
   16444:	bhi	164a8 <__lxstat64@plt+0x5684>
   16448:	ldr	r3, [pc, #168]	; 164f8 <__lxstat64@plt+0x56d4>
   1644c:	add	r5, r0, #1
   16450:	cmp	r7, r3
   16454:	str	r5, [r4]
   16458:	beq	16464 <__lxstat64@plt+0x5640>
   1645c:	mov	r0, r7
   16460:	bl	17b58 <__lxstat64@plt+0x6d34>
   16464:	mov	r0, r5
   16468:	bl	17144 <__lxstat64@plt+0x6320>
   1646c:	ldr	lr, [sp, #84]	; 0x54
   16470:	ldr	r3, [sp, #40]	; 0x28
   16474:	ldr	ip, [sp, #80]	; 0x50
   16478:	mov	r2, sl
   1647c:	mov	r1, r5
   16480:	str	r0, [r4, #4]
   16484:	ldr	r4, [sp, #28]
   16488:	str	r3, [sp]
   1648c:	str	fp, [sp, #8]
   16490:	str	r4, [sp, #4]
   16494:	str	lr, [sp, #16]
   16498:	str	ip, [sp, #12]
   1649c:	mvn	r3, #0
   164a0:	mov	r7, r0
   164a4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   164a8:	ldr	r3, [sp, #24]
   164ac:	mov	r0, r7
   164b0:	str	r3, [r8]
   164b4:	add	sp, sp, #92	; 0x5c
   164b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164bc:	mov	r3, #8
   164c0:	str	r3, [sp]
   164c4:	add	r1, sp, #36	; 0x24
   164c8:	rsb	r2, r2, #1
   164cc:	mov	r0, fp
   164d0:	mvn	r3, #-2147483648	; 0x80000000
   164d4:	bl	17360 <__lxstat64@plt+0x653c>
   164d8:	mov	r4, r0
   164dc:	ldm	r5, {r0, r1}
   164e0:	str	r4, [r7]
   164e4:	stm	r4, {r0, r1}
   164e8:	b	163d0 <__lxstat64@plt+0x55ac>
   164ec:	bl	10e18 <abort@plt>
   164f0:	andeq	sl, r2, r4, asr r1
   164f4:	andeq	sl, r2, r4, ror #1
   164f8:	andeq	sl, r2, r4, lsl #3
   164fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16500:	mov	r5, r0
   16504:	ldr	lr, [pc, #464]	; 166dc <__lxstat64@plt+0x58b8>
   16508:	mov	r6, r1
   1650c:	mov	sl, r2
   16510:	mov	fp, r3
   16514:	ldm	lr!, {r0, r1, r2, r3}
   16518:	sub	sp, sp, #92	; 0x5c
   1651c:	add	ip, sp, #40	; 0x28
   16520:	cmp	r6, #0
   16524:	cmpne	r5, #0
   16528:	stmia	ip!, {r0, r1, r2, r3}
   1652c:	moveq	r4, #1
   16530:	ldm	lr!, {r0, r1, r2, r3}
   16534:	movne	r4, #0
   16538:	mov	r9, #10
   1653c:	str	r4, [sp, #28]
   16540:	stmia	ip!, {r0, r1, r2, r3}
   16544:	ldm	lr, {r0, r1, r2, r3}
   16548:	str	r9, [sp, #40]	; 0x28
   1654c:	stm	ip, {r0, r1, r2, r3}
   16550:	beq	166d8 <__lxstat64@plt+0x58b4>
   16554:	str	r5, [sp, #80]	; 0x50
   16558:	str	r6, [sp, #84]	; 0x54
   1655c:	bl	10d4c <__errno_location@plt>
   16560:	ldr	r7, [pc, #376]	; 166e0 <__lxstat64@plt+0x58bc>
   16564:	ldr	r2, [r7, #4]
   16568:	ldr	r4, [r7]
   1656c:	cmp	r2, #0
   16570:	ldr	r3, [r0]
   16574:	mov	r8, r0
   16578:	str	r3, [sp, #24]
   1657c:	movgt	r3, r9
   16580:	bgt	165e8 <__lxstat64@plt+0x57c4>
   16584:	add	r5, r7, #8
   16588:	cmp	r4, r5
   1658c:	str	r2, [sp, #36]	; 0x24
   16590:	beq	166a8 <__lxstat64@plt+0x5884>
   16594:	mov	r3, #8
   16598:	mov	r0, r4
   1659c:	str	r3, [sp]
   165a0:	rsb	r2, r2, #1
   165a4:	mvn	r3, #-2147483648	; 0x80000000
   165a8:	add	r1, sp, #36	; 0x24
   165ac:	bl	17360 <__lxstat64@plt+0x653c>
   165b0:	mov	r4, r0
   165b4:	str	r0, [r7]
   165b8:	ldr	r0, [r7, #4]
   165bc:	ldr	r2, [sp, #36]	; 0x24
   165c0:	mov	r1, #0
   165c4:	sub	r2, r2, r0
   165c8:	add	r0, r4, r0, lsl #3
   165cc:	lsl	r2, r2, #3
   165d0:	bl	10d70 <memset@plt>
   165d4:	ldr	r3, [sp, #40]	; 0x28
   165d8:	ldr	r5, [sp, #80]	; 0x50
   165dc:	ldr	r6, [sp, #84]	; 0x54
   165e0:	ldr	r2, [sp, #36]	; 0x24
   165e4:	str	r2, [r7, #4]
   165e8:	ldr	r2, [sp, #44]	; 0x2c
   165ec:	ldr	r9, [r4]
   165f0:	ldr	r7, [r4, #4]
   165f4:	orr	r2, r2, #1
   165f8:	str	r3, [sp]
   165fc:	add	r3, sp, #48	; 0x30
   16600:	str	r2, [sp, #28]
   16604:	str	r2, [sp, #4]
   16608:	str	r3, [sp, #8]
   1660c:	str	r6, [sp, #16]
   16610:	str	r5, [sp, #12]
   16614:	mov	r1, r9
   16618:	mov	r0, r7
   1661c:	mov	r3, fp
   16620:	mov	r2, sl
   16624:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16628:	cmp	r9, r0
   1662c:	bhi	16694 <__lxstat64@plt+0x5870>
   16630:	ldr	r3, [pc, #172]	; 166e4 <__lxstat64@plt+0x58c0>
   16634:	add	r5, r0, #1
   16638:	cmp	r7, r3
   1663c:	str	r5, [r4]
   16640:	beq	1664c <__lxstat64@plt+0x5828>
   16644:	mov	r0, r7
   16648:	bl	17b58 <__lxstat64@plt+0x6d34>
   1664c:	mov	r0, r5
   16650:	bl	17144 <__lxstat64@plt+0x6320>
   16654:	add	lr, sp, #48	; 0x30
   16658:	ldr	ip, [sp, #84]	; 0x54
   1665c:	mov	r1, r5
   16660:	ldr	r5, [sp, #28]
   16664:	mov	r3, fp
   16668:	mov	r2, sl
   1666c:	str	r0, [r4, #4]
   16670:	ldr	r4, [sp, #80]	; 0x50
   16674:	str	lr, [sp, #8]
   16678:	ldr	lr, [sp, #40]	; 0x28
   1667c:	str	r5, [sp, #4]
   16680:	str	ip, [sp, #16]
   16684:	str	r4, [sp, #12]
   16688:	str	lr, [sp]
   1668c:	mov	r7, r0
   16690:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16694:	ldr	r3, [sp, #24]
   16698:	mov	r0, r7
   1669c:	str	r3, [r8]
   166a0:	add	sp, sp, #92	; 0x5c
   166a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166a8:	mov	r3, #8
   166ac:	str	r3, [sp]
   166b0:	add	r1, sp, #36	; 0x24
   166b4:	rsb	r2, r2, #1
   166b8:	ldr	r0, [sp, #28]
   166bc:	mvn	r3, #-2147483648	; 0x80000000
   166c0:	bl	17360 <__lxstat64@plt+0x653c>
   166c4:	mov	r4, r0
   166c8:	ldm	r5, {r0, r1}
   166cc:	str	r4, [r7]
   166d0:	stm	r4, {r0, r1}
   166d4:	b	165b8 <__lxstat64@plt+0x5794>
   166d8:	bl	10e18 <abort@plt>
   166dc:	andeq	sl, r2, r4, asr r1
   166e0:	andeq	sl, r2, r4, ror #1
   166e4:	andeq	sl, r2, r4, lsl #3
   166e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166ec:	sub	sp, sp, #52	; 0x34
   166f0:	mov	r5, r0
   166f4:	mov	sl, r1
   166f8:	mov	fp, r2
   166fc:	bl	10d4c <__errno_location@plt>
   16700:	ldr	r4, [pc, #404]	; 1689c <__lxstat64@plt+0x5a78>
   16704:	cmn	r5, #-2147483647	; 0x80000001
   16708:	ldr	r6, [r4]
   1670c:	mov	r8, r0
   16710:	movne	r0, #0
   16714:	moveq	r0, #1
   16718:	ldr	r3, [r8]
   1671c:	orrs	r0, r0, r5, lsr #31
   16720:	str	r3, [sp, #28]
   16724:	bne	16898 <__lxstat64@plt+0x5a74>
   16728:	ldr	r2, [r4, #4]
   1672c:	cmp	r5, r2
   16730:	blt	16790 <__lxstat64@plt+0x596c>
   16734:	add	r7, r4, #8
   16738:	cmp	r6, r7
   1673c:	str	r2, [sp, #44]	; 0x2c
   16740:	beq	16868 <__lxstat64@plt+0x5a44>
   16744:	mov	r3, #8
   16748:	sub	r2, r5, r2
   1674c:	mov	r0, r6
   16750:	str	r3, [sp]
   16754:	add	r2, r2, #1
   16758:	mvn	r3, #-2147483648	; 0x80000000
   1675c:	add	r1, sp, #44	; 0x2c
   16760:	bl	17360 <__lxstat64@plt+0x653c>
   16764:	mov	r6, r0
   16768:	str	r0, [r4]
   1676c:	ldr	r0, [r4, #4]
   16770:	ldr	r2, [sp, #44]	; 0x2c
   16774:	mov	r1, #0
   16778:	sub	r2, r2, r0
   1677c:	add	r0, r6, r0, lsl #3
   16780:	lsl	r2, r2, #3
   16784:	bl	10d70 <memset@plt>
   16788:	ldr	r3, [sp, #44]	; 0x2c
   1678c:	str	r3, [r4, #4]
   16790:	ldr	r2, [r4, #56]	; 0x38
   16794:	add	r3, r6, r5, lsl #3
   16798:	ldr	r1, [r4, #20]
   1679c:	ldr	r7, [r3, #4]
   167a0:	ldr	r9, [r6, r5, lsl #3]
   167a4:	ldr	ip, [r4, #60]	; 0x3c
   167a8:	str	r3, [sp, #32]
   167ac:	ldr	r3, [r4, #16]
   167b0:	str	r2, [sp, #12]
   167b4:	ldr	r2, [pc, #228]	; 168a0 <__lxstat64@plt+0x5a7c>
   167b8:	orr	r1, r1, #1
   167bc:	str	r1, [sp, #36]	; 0x24
   167c0:	str	r1, [sp, #4]
   167c4:	str	r2, [sp, #8]
   167c8:	str	r3, [sp]
   167cc:	mov	r0, r7
   167d0:	mov	r1, r9
   167d4:	str	ip, [sp, #16]
   167d8:	mov	r3, fp
   167dc:	mov	r2, sl
   167e0:	bl	12ef4 <__lxstat64@plt+0x20d0>
   167e4:	cmp	r9, r0
   167e8:	bhi	16854 <__lxstat64@plt+0x5a30>
   167ec:	ldr	r3, [pc, #176]	; 168a4 <__lxstat64@plt+0x5a80>
   167f0:	add	r9, r0, #1
   167f4:	cmp	r7, r3
   167f8:	str	r9, [r6, r5, lsl #3]
   167fc:	beq	16808 <__lxstat64@plt+0x59e4>
   16800:	mov	r0, r7
   16804:	bl	17b58 <__lxstat64@plt+0x6d34>
   16808:	mov	r0, r9
   1680c:	bl	17144 <__lxstat64@plt+0x6320>
   16810:	ldr	ip, [sp, #32]
   16814:	ldr	lr, [r4, #60]	; 0x3c
   16818:	ldr	r5, [r4, #56]	; 0x38
   1681c:	mov	r3, fp
   16820:	mov	r2, sl
   16824:	mov	r1, r9
   16828:	str	r0, [ip, #4]
   1682c:	ldr	ip, [r4, #16]
   16830:	ldr	r4, [pc, #104]	; 168a0 <__lxstat64@plt+0x5a7c>
   16834:	str	lr, [sp, #16]
   16838:	str	r4, [sp, #8]
   1683c:	ldr	r4, [sp, #36]	; 0x24
   16840:	str	r5, [sp, #12]
   16844:	str	r4, [sp, #4]
   16848:	str	ip, [sp]
   1684c:	mov	r7, r0
   16850:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16854:	ldr	r3, [sp, #28]
   16858:	mov	r0, r7
   1685c:	str	r3, [r8]
   16860:	add	sp, sp, #52	; 0x34
   16864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16868:	mov	r3, #8
   1686c:	sub	r2, r5, r2
   16870:	str	r3, [sp]
   16874:	add	r1, sp, #44	; 0x2c
   16878:	add	r2, r2, #1
   1687c:	mvn	r3, #-2147483648	; 0x80000000
   16880:	bl	17360 <__lxstat64@plt+0x653c>
   16884:	mov	r6, r0
   16888:	ldm	r7, {r0, r1}
   1688c:	str	r6, [r4]
   16890:	stm	r6, {r0, r1}
   16894:	b	1676c <__lxstat64@plt+0x5948>
   16898:	bl	10e18 <abort@plt>
   1689c:	andeq	sl, r2, r4, ror #1
   168a0:	strdeq	sl, [r2], -ip
   168a4:	andeq	sl, r2, r4, lsl #3
   168a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   168ac:	sub	sp, sp, #44	; 0x2c
   168b0:	mov	r9, r0
   168b4:	mov	sl, r1
   168b8:	bl	10d4c <__errno_location@plt>
   168bc:	ldr	r4, [pc, #360]	; 16a2c <__lxstat64@plt+0x5c08>
   168c0:	ldr	r2, [r4, #4]
   168c4:	ldr	r5, [r4]
   168c8:	cmp	r2, #0
   168cc:	ldr	r3, [r0]
   168d0:	mov	r7, r0
   168d4:	str	r3, [sp, #24]
   168d8:	bgt	16934 <__lxstat64@plt+0x5b10>
   168dc:	add	r6, r4, #8
   168e0:	cmp	r5, r6
   168e4:	str	r2, [sp, #36]	; 0x24
   168e8:	beq	169fc <__lxstat64@plt+0x5bd8>
   168ec:	mov	r3, #8
   168f0:	mov	r0, r5
   168f4:	str	r3, [sp]
   168f8:	rsb	r2, r2, #1
   168fc:	mvn	r3, #-2147483648	; 0x80000000
   16900:	add	r1, sp, #36	; 0x24
   16904:	bl	17360 <__lxstat64@plt+0x653c>
   16908:	mov	r5, r0
   1690c:	str	r0, [r4]
   16910:	ldr	r0, [r4, #4]
   16914:	ldr	r2, [sp, #36]	; 0x24
   16918:	mov	r1, #0
   1691c:	sub	r2, r2, r0
   16920:	add	r0, r5, r0, lsl #3
   16924:	lsl	r2, r2, #3
   16928:	bl	10d70 <memset@plt>
   1692c:	ldr	r3, [sp, #36]	; 0x24
   16930:	str	r3, [r4, #4]
   16934:	ldr	r1, [r4, #20]
   16938:	ldr	r8, [r5]
   1693c:	ldr	r6, [r5, #4]
   16940:	ldr	r2, [r4, #56]	; 0x38
   16944:	ldr	r3, [r4, #16]
   16948:	ldr	ip, [r4, #60]	; 0x3c
   1694c:	ldr	fp, [pc, #220]	; 16a30 <__lxstat64@plt+0x5c0c>
   16950:	orr	r1, r1, #1
   16954:	str	r1, [sp, #28]
   16958:	str	r1, [sp, #4]
   1695c:	str	r2, [sp, #12]
   16960:	str	r3, [sp]
   16964:	mov	r1, r8
   16968:	mov	r0, r6
   1696c:	str	ip, [sp, #16]
   16970:	str	fp, [sp, #8]
   16974:	mov	r3, sl
   16978:	mov	r2, r9
   1697c:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16980:	cmp	r8, r0
   16984:	bhi	169e8 <__lxstat64@plt+0x5bc4>
   16988:	ldr	r3, [pc, #164]	; 16a34 <__lxstat64@plt+0x5c10>
   1698c:	add	r8, r0, #1
   16990:	cmp	r6, r3
   16994:	str	r8, [r5]
   16998:	beq	169a4 <__lxstat64@plt+0x5b80>
   1699c:	mov	r0, r6
   169a0:	bl	17b58 <__lxstat64@plt+0x6d34>
   169a4:	mov	r0, r8
   169a8:	bl	17144 <__lxstat64@plt+0x6320>
   169ac:	ldr	lr, [r4, #60]	; 0x3c
   169b0:	ldr	ip, [r4, #16]
   169b4:	mov	r3, sl
   169b8:	mov	r2, r9
   169bc:	mov	r1, r8
   169c0:	str	r0, [r5, #4]
   169c4:	ldr	r5, [r4, #56]	; 0x38
   169c8:	ldr	r4, [sp, #28]
   169cc:	str	fp, [sp, #8]
   169d0:	str	r4, [sp, #4]
   169d4:	str	lr, [sp, #16]
   169d8:	str	r5, [sp, #12]
   169dc:	str	ip, [sp]
   169e0:	mov	r6, r0
   169e4:	bl	12ef4 <__lxstat64@plt+0x20d0>
   169e8:	ldr	r3, [sp, #24]
   169ec:	mov	r0, r6
   169f0:	str	r3, [r7]
   169f4:	add	sp, sp, #44	; 0x2c
   169f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169fc:	mov	r3, #8
   16a00:	str	r3, [sp]
   16a04:	add	r1, sp, #36	; 0x24
   16a08:	rsb	r2, r2, #1
   16a0c:	mvn	r3, #-2147483648	; 0x80000000
   16a10:	mov	r0, #0
   16a14:	bl	17360 <__lxstat64@plt+0x653c>
   16a18:	mov	r5, r0
   16a1c:	ldm	r6, {r0, r1}
   16a20:	str	r5, [r4]
   16a24:	stm	r5, {r0, r1}
   16a28:	b	16910 <__lxstat64@plt+0x5aec>
   16a2c:	andeq	sl, r2, r4, ror #1
   16a30:	strdeq	sl, [r2], -ip
   16a34:	andeq	sl, r2, r4, lsl #3
   16a38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a3c:	sub	sp, sp, #44	; 0x2c
   16a40:	mov	r5, r0
   16a44:	mov	sl, r1
   16a48:	bl	10d4c <__errno_location@plt>
   16a4c:	ldr	r4, [pc, #396]	; 16be0 <__lxstat64@plt+0x5dbc>
   16a50:	cmn	r5, #-2147483647	; 0x80000001
   16a54:	ldr	r6, [r4]
   16a58:	mov	r8, r0
   16a5c:	movne	r0, #0
   16a60:	moveq	r0, #1
   16a64:	ldr	r3, [r8]
   16a68:	orrs	r0, r0, r5, lsr #31
   16a6c:	str	r3, [sp, #24]
   16a70:	bne	16bdc <__lxstat64@plt+0x5db8>
   16a74:	ldr	r2, [r4, #4]
   16a78:	cmp	r5, r2
   16a7c:	blt	16adc <__lxstat64@plt+0x5cb8>
   16a80:	add	r7, r4, #8
   16a84:	cmp	r6, r7
   16a88:	str	r2, [sp, #36]	; 0x24
   16a8c:	beq	16bac <__lxstat64@plt+0x5d88>
   16a90:	mov	r3, #8
   16a94:	sub	r2, r5, r2
   16a98:	mov	r0, r6
   16a9c:	str	r3, [sp]
   16aa0:	add	r2, r2, #1
   16aa4:	mvn	r3, #-2147483648	; 0x80000000
   16aa8:	add	r1, sp, #36	; 0x24
   16aac:	bl	17360 <__lxstat64@plt+0x653c>
   16ab0:	mov	r6, r0
   16ab4:	str	r0, [r4]
   16ab8:	ldr	r0, [r4, #4]
   16abc:	ldr	r2, [sp, #36]	; 0x24
   16ac0:	mov	r1, #0
   16ac4:	sub	r2, r2, r0
   16ac8:	add	r0, r6, r0, lsl #3
   16acc:	lsl	r2, r2, #3
   16ad0:	bl	10d70 <memset@plt>
   16ad4:	ldr	r3, [sp, #36]	; 0x24
   16ad8:	str	r3, [r4, #4]
   16adc:	ldr	r2, [r4, #56]	; 0x38
   16ae0:	add	fp, r6, r5, lsl #3
   16ae4:	ldr	r1, [r4, #20]
   16ae8:	ldr	r9, [r6, r5, lsl #3]
   16aec:	ldr	r7, [fp, #4]
   16af0:	ldr	r3, [r4, #16]
   16af4:	ldr	ip, [r4, #60]	; 0x3c
   16af8:	str	r2, [sp, #12]
   16afc:	ldr	r2, [pc, #224]	; 16be4 <__lxstat64@plt+0x5dc0>
   16b00:	orr	r1, r1, #1
   16b04:	str	r1, [sp, #28]
   16b08:	str	r1, [sp, #4]
   16b0c:	str	r2, [sp, #8]
   16b10:	str	r3, [sp]
   16b14:	mov	r0, r7
   16b18:	mov	r1, r9
   16b1c:	str	ip, [sp, #16]
   16b20:	mvn	r3, #0
   16b24:	mov	r2, sl
   16b28:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16b2c:	cmp	r9, r0
   16b30:	bhi	16b98 <__lxstat64@plt+0x5d74>
   16b34:	ldr	r3, [pc, #172]	; 16be8 <__lxstat64@plt+0x5dc4>
   16b38:	add	r9, r0, #1
   16b3c:	cmp	r7, r3
   16b40:	str	r9, [r6, r5, lsl #3]
   16b44:	beq	16b50 <__lxstat64@plt+0x5d2c>
   16b48:	mov	r0, r7
   16b4c:	bl	17b58 <__lxstat64@plt+0x6d34>
   16b50:	mov	r0, r9
   16b54:	bl	17144 <__lxstat64@plt+0x6320>
   16b58:	ldr	ip, [r4, #60]	; 0x3c
   16b5c:	ldr	r3, [r4, #16]
   16b60:	ldr	lr, [r4, #56]	; 0x38
   16b64:	ldr	r4, [pc, #120]	; 16be4 <__lxstat64@plt+0x5dc0>
   16b68:	mov	r2, sl
   16b6c:	mov	r1, r9
   16b70:	str	r0, [fp, #4]
   16b74:	str	r4, [sp, #8]
   16b78:	ldr	r4, [sp, #28]
   16b7c:	str	r3, [sp]
   16b80:	str	r4, [sp, #4]
   16b84:	str	ip, [sp, #16]
   16b88:	str	lr, [sp, #12]
   16b8c:	mvn	r3, #0
   16b90:	mov	r7, r0
   16b94:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16b98:	ldr	r3, [sp, #24]
   16b9c:	mov	r0, r7
   16ba0:	str	r3, [r8]
   16ba4:	add	sp, sp, #44	; 0x2c
   16ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bac:	mov	r3, #8
   16bb0:	sub	r2, r5, r2
   16bb4:	str	r3, [sp]
   16bb8:	add	r1, sp, #36	; 0x24
   16bbc:	add	r2, r2, #1
   16bc0:	mvn	r3, #-2147483648	; 0x80000000
   16bc4:	bl	17360 <__lxstat64@plt+0x653c>
   16bc8:	mov	r6, r0
   16bcc:	ldm	r7, {r0, r1}
   16bd0:	str	r6, [r4]
   16bd4:	stm	r6, {r0, r1}
   16bd8:	b	16ab8 <__lxstat64@plt+0x5c94>
   16bdc:	bl	10e18 <abort@plt>
   16be0:	andeq	sl, r2, r4, ror #1
   16be4:	strdeq	sl, [r2], -ip
   16be8:	andeq	sl, r2, r4, lsl #3
   16bec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bf0:	sub	sp, sp, #44	; 0x2c
   16bf4:	mov	sl, r0
   16bf8:	bl	10d4c <__errno_location@plt>
   16bfc:	ldr	r4, [pc, #348]	; 16d60 <__lxstat64@plt+0x5f3c>
   16c00:	ldr	r2, [r4, #4]
   16c04:	ldr	r5, [r4]
   16c08:	cmp	r2, #0
   16c0c:	ldr	r3, [r0]
   16c10:	mov	r8, r0
   16c14:	str	r3, [sp, #28]
   16c18:	bgt	16c74 <__lxstat64@plt+0x5e50>
   16c1c:	add	r6, r4, #8
   16c20:	cmp	r5, r6
   16c24:	str	r2, [sp, #36]	; 0x24
   16c28:	beq	16d30 <__lxstat64@plt+0x5f0c>
   16c2c:	mov	r3, #8
   16c30:	mov	r0, r5
   16c34:	str	r3, [sp]
   16c38:	rsb	r2, r2, #1
   16c3c:	mvn	r3, #-2147483648	; 0x80000000
   16c40:	add	r1, sp, #36	; 0x24
   16c44:	bl	17360 <__lxstat64@plt+0x653c>
   16c48:	mov	r5, r0
   16c4c:	str	r0, [r4]
   16c50:	ldr	r0, [r4, #4]
   16c54:	ldr	r2, [sp, #36]	; 0x24
   16c58:	mov	r1, #0
   16c5c:	sub	r2, r2, r0
   16c60:	add	r0, r5, r0, lsl #3
   16c64:	lsl	r2, r2, #3
   16c68:	bl	10d70 <memset@plt>
   16c6c:	ldr	r3, [sp, #36]	; 0x24
   16c70:	str	r3, [r4, #4]
   16c74:	ldr	r7, [r4, #20]
   16c78:	ldr	r9, [r5]
   16c7c:	ldr	r6, [r5, #4]
   16c80:	ldr	r2, [r4, #56]	; 0x38
   16c84:	ldr	r3, [r4, #16]
   16c88:	ldr	ip, [r4, #60]	; 0x3c
   16c8c:	ldr	fp, [pc, #208]	; 16d64 <__lxstat64@plt+0x5f40>
   16c90:	orr	r7, r7, #1
   16c94:	str	r2, [sp, #12]
   16c98:	str	r3, [sp]
   16c9c:	str	r7, [sp, #4]
   16ca0:	mov	r1, r9
   16ca4:	mov	r0, r6
   16ca8:	str	ip, [sp, #16]
   16cac:	str	fp, [sp, #8]
   16cb0:	mvn	r3, #0
   16cb4:	mov	r2, sl
   16cb8:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16cbc:	cmp	r9, r0
   16cc0:	bhi	16d1c <__lxstat64@plt+0x5ef8>
   16cc4:	ldr	r3, [pc, #156]	; 16d68 <__lxstat64@plt+0x5f44>
   16cc8:	add	r9, r0, #1
   16ccc:	cmp	r6, r3
   16cd0:	str	r9, [r5]
   16cd4:	beq	16ce0 <__lxstat64@plt+0x5ebc>
   16cd8:	mov	r0, r6
   16cdc:	bl	17b58 <__lxstat64@plt+0x6d34>
   16ce0:	mov	r0, r9
   16ce4:	bl	17144 <__lxstat64@plt+0x6320>
   16ce8:	ldr	ip, [r4, #60]	; 0x3c
   16cec:	ldr	r3, [r4, #16]
   16cf0:	ldr	lr, [r4, #56]	; 0x38
   16cf4:	mov	r2, sl
   16cf8:	mov	r1, r9
   16cfc:	str	r0, [r5, #4]
   16d00:	str	r3, [sp]
   16d04:	stmib	sp, {r7, fp}
   16d08:	str	ip, [sp, #16]
   16d0c:	str	lr, [sp, #12]
   16d10:	mvn	r3, #0
   16d14:	mov	r6, r0
   16d18:	bl	12ef4 <__lxstat64@plt+0x20d0>
   16d1c:	ldr	r3, [sp, #28]
   16d20:	mov	r0, r6
   16d24:	str	r3, [r8]
   16d28:	add	sp, sp, #44	; 0x2c
   16d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d30:	mov	r3, #8
   16d34:	str	r3, [sp]
   16d38:	add	r1, sp, #36	; 0x24
   16d3c:	rsb	r2, r2, #1
   16d40:	mvn	r3, #-2147483648	; 0x80000000
   16d44:	mov	r0, #0
   16d48:	bl	17360 <__lxstat64@plt+0x653c>
   16d4c:	mov	r5, r0
   16d50:	ldm	r6, {r0, r1}
   16d54:	str	r5, [r4]
   16d58:	stm	r5, {r0, r1}
   16d5c:	b	16c50 <__lxstat64@plt+0x5e2c>
   16d60:	andeq	sl, r2, r4, ror #1
   16d64:	strdeq	sl, [r2], -ip
   16d68:	andeq	sl, r2, r4, lsl #3
   16d6c:	push	{r4, r5, lr}
   16d70:	mov	r2, r0
   16d74:	ldrb	r3, [r0]
   16d78:	ldrb	r0, [r1]
   16d7c:	cmp	r3, #45	; 0x2d
   16d80:	beq	16de0 <__lxstat64@plt+0x5fbc>
   16d84:	cmp	r0, #45	; 0x2d
   16d88:	beq	16e1c <__lxstat64@plt+0x5ff8>
   16d8c:	cmp	r3, #48	; 0x30
   16d90:	beq	16ee4 <__lxstat64@plt+0x60c0>
   16d94:	cmp	r0, #48	; 0x30
   16d98:	beq	16edc <__lxstat64@plt+0x60b8>
   16d9c:	cmp	r3, r0
   16da0:	subne	r5, r0, #48	; 0x30
   16da4:	subne	r0, r3, r0
   16da8:	subne	r3, r3, #48	; 0x30
   16dac:	bne	16f00 <__lxstat64@plt+0x60dc>
   16db0:	sub	r3, r3, #48	; 0x30
   16db4:	cmp	r3, #9
   16db8:	bhi	16dd8 <__lxstat64@plt+0x5fb4>
   16dbc:	ldrb	r3, [r2, #1]!
   16dc0:	ldrb	r0, [r1, #1]!
   16dc4:	sub	ip, r3, #48	; 0x30
   16dc8:	cmp	r3, r0
   16dcc:	bne	16ef4 <__lxstat64@plt+0x60d0>
   16dd0:	cmp	ip, #9
   16dd4:	bls	16dbc <__lxstat64@plt+0x5f98>
   16dd8:	mov	r0, #0
   16ddc:	pop	{r4, r5, pc}
   16de0:	ldrb	ip, [r2, #1]!
   16de4:	cmp	ip, #48	; 0x30
   16de8:	beq	16de0 <__lxstat64@plt+0x5fbc>
   16dec:	cmp	r0, #45	; 0x2d
   16df0:	beq	16e50 <__lxstat64@plt+0x602c>
   16df4:	sub	ip, ip, #48	; 0x30
   16df8:	cmp	ip, #9
   16dfc:	bls	16ed4 <__lxstat64@plt+0x60b0>
   16e00:	cmp	r0, #48	; 0x30
   16e04:	beq	16eec <__lxstat64@plt+0x60c8>
   16e08:	sub	r0, r0, #48	; 0x30
   16e0c:	cmp	r0, #9
   16e10:	movhi	r0, #0
   16e14:	mvnls	r0, #0
   16e18:	pop	{r4, r5, pc}
   16e1c:	ldrb	r0, [r1, #1]!
   16e20:	cmp	r0, #48	; 0x30
   16e24:	beq	16e1c <__lxstat64@plt+0x5ff8>
   16e28:	sub	r0, r0, #48	; 0x30
   16e2c:	cmp	r0, #9
   16e30:	bls	16f54 <__lxstat64@plt+0x6130>
   16e34:	cmp	r3, #48	; 0x30
   16e38:	beq	16f5c <__lxstat64@plt+0x6138>
   16e3c:	sub	r3, r3, #48	; 0x30
   16e40:	cmp	r3, #9
   16e44:	movhi	r0, #0
   16e48:	movls	r0, #1
   16e4c:	pop	{r4, r5, pc}
   16e50:	ldrb	r5, [r1, #1]!
   16e54:	cmp	r5, #48	; 0x30
   16e58:	bne	16e70 <__lxstat64@plt+0x604c>
   16e5c:	b	16e50 <__lxstat64@plt+0x602c>
   16e60:	cmp	r3, #9
   16e64:	bhi	16f70 <__lxstat64@plt+0x614c>
   16e68:	ldrb	ip, [r2, #1]!
   16e6c:	ldrb	r5, [r1, #1]!
   16e70:	cmp	ip, r5
   16e74:	sub	r3, ip, #48	; 0x30
   16e78:	beq	16e60 <__lxstat64@plt+0x603c>
   16e7c:	cmp	r3, #9
   16e80:	bhi	16f70 <__lxstat64@plt+0x614c>
   16e84:	mov	lr, r2
   16e88:	add	lr, lr, #1
   16e8c:	ldrb	r4, [lr]
   16e90:	sub	r0, lr, r2
   16e94:	sub	r4, r4, #48	; 0x30
   16e98:	cmp	r4, #9
   16e9c:	bls	16e88 <__lxstat64@plt+0x6064>
   16ea0:	sub	r3, r5, #48	; 0x30
   16ea4:	cmp	r3, #9
   16ea8:	bhi	16f90 <__lxstat64@plt+0x616c>
   16eac:	mov	r2, r1
   16eb0:	add	r2, r2, #1
   16eb4:	ldrb	lr, [r2]
   16eb8:	sub	r3, r2, r1
   16ebc:	sub	lr, lr, #48	; 0x30
   16ec0:	cmp	lr, #9
   16ec4:	bls	16eb0 <__lxstat64@plt+0x608c>
   16ec8:	cmp	r3, r0
   16ecc:	beq	16f84 <__lxstat64@plt+0x6160>
   16ed0:	bhi	16f54 <__lxstat64@plt+0x6130>
   16ed4:	mvn	r0, #0
   16ed8:	pop	{r4, r5, pc}
   16edc:	ldrb	r0, [r1, #1]!
   16ee0:	b	16d94 <__lxstat64@plt+0x5f70>
   16ee4:	ldrb	r3, [r2, #1]!
   16ee8:	b	16d8c <__lxstat64@plt+0x5f68>
   16eec:	ldrb	r0, [r1, #1]!
   16ef0:	b	16e00 <__lxstat64@plt+0x5fdc>
   16ef4:	sub	r5, r0, #48	; 0x30
   16ef8:	sub	r0, r3, r0
   16efc:	mov	r3, ip
   16f00:	cmp	r3, #9
   16f04:	bhi	16fa8 <__lxstat64@plt+0x6184>
   16f08:	mov	ip, r2
   16f0c:	add	ip, ip, #1
   16f10:	ldrb	lr, [ip]
   16f14:	sub	r4, ip, r2
   16f18:	sub	lr, lr, #48	; 0x30
   16f1c:	cmp	lr, #9
   16f20:	bls	16f0c <__lxstat64@plt+0x60e8>
   16f24:	cmp	r5, #9
   16f28:	bhi	16f9c <__lxstat64@plt+0x6178>
   16f2c:	mov	r2, r1
   16f30:	add	r2, r2, #1
   16f34:	ldrb	ip, [r2]
   16f38:	sub	lr, r2, r1
   16f3c:	sub	ip, ip, #48	; 0x30
   16f40:	cmp	ip, #9
   16f44:	bls	16f30 <__lxstat64@plt+0x610c>
   16f48:	cmp	lr, r4
   16f4c:	beq	16f64 <__lxstat64@plt+0x6140>
   16f50:	bhi	16ed4 <__lxstat64@plt+0x60b0>
   16f54:	mov	r0, #1
   16f58:	pop	{r4, r5, pc}
   16f5c:	ldrb	r3, [r2, #1]!
   16f60:	b	16e34 <__lxstat64@plt+0x6010>
   16f64:	cmp	r4, #0
   16f68:	moveq	r0, #0
   16f6c:	pop	{r4, r5, pc}
   16f70:	sub	r3, r5, #48	; 0x30
   16f74:	cmp	r3, #9
   16f78:	mov	r0, #0
   16f7c:	bls	16eac <__lxstat64@plt+0x6088>
   16f80:	pop	{r4, r5, pc}
   16f84:	cmp	r0, #0
   16f88:	subne	r0, r5, ip
   16f8c:	pop	{r4, r5, pc}
   16f90:	adds	r0, r0, #0
   16f94:	mvnne	r0, #0
   16f98:	pop	{r4, r5, pc}
   16f9c:	adds	r0, r4, #0
   16fa0:	movne	r0, #1
   16fa4:	pop	{r4, r5, pc}
   16fa8:	cmp	r5, #9
   16fac:	movls	r4, #0
   16fb0:	bls	16f2c <__lxstat64@plt+0x6108>
   16fb4:	b	16dd8 <__lxstat64@plt+0x5fb4>
   16fb8:	push	{r4, r5, r6, lr}
   16fbc:	mov	r5, r0
   16fc0:	mov	r6, r1
   16fc4:	mov	r0, r2
   16fc8:	mov	r1, r3
   16fcc:	bl	17868 <__lxstat64@plt+0x6a44>
   16fd0:	subs	r4, r0, #0
   16fd4:	beq	16ff8 <__lxstat64@plt+0x61d4>
   16fd8:	mov	r0, r5
   16fdc:	mov	r1, r6
   16fe0:	mov	r3, r4
   16fe4:	ldr	r2, [pc, #56]	; 17024 <__lxstat64@plt+0x6200>
   16fe8:	bl	10ce0 <error@plt>
   16fec:	mov	r0, r4
   16ff0:	pop	{r4, r5, r6, lr}
   16ff4:	b	17b58 <__lxstat64@plt+0x6d34>
   16ff8:	bl	10d4c <__errno_location@plt>
   16ffc:	mov	r2, #5
   17000:	ldr	r1, [pc, #32]	; 17028 <__lxstat64@plt+0x6204>
   17004:	ldr	r5, [r0]
   17008:	mov	r0, r4
   1700c:	bl	10c5c <dcgettext@plt>
   17010:	mov	r1, r5
   17014:	mov	r2, r0
   17018:	mov	r0, r4
   1701c:	bl	10ce0 <error@plt>
   17020:	bl	10e18 <abort@plt>
   17024:	andeq	r9, r1, ip, lsr #8
   17028:	andeq	r9, r1, ip, asr #10
   1702c:	push	{r4, r5, r6, r7, r8, lr}
   17030:	sub	sp, sp, #8
   17034:	mov	r6, r0
   17038:	mov	r7, r1
   1703c:	ldr	r0, [sp, #32]
   17040:	ldr	r1, [sp, #36]	; 0x24
   17044:	mov	r5, r2
   17048:	mov	r8, r3
   1704c:	bl	17868 <__lxstat64@plt+0x6a44>
   17050:	subs	r4, r0, #0
   17054:	beq	170b4 <__lxstat64@plt+0x6290>
   17058:	cmp	r5, #0
   1705c:	beq	17090 <__lxstat64@plt+0x626c>
   17060:	ldr	ip, [pc, #120]	; 170e0 <__lxstat64@plt+0x62bc>
   17064:	mov	r0, r6
   17068:	str	r4, [sp, #4]
   1706c:	mov	r3, r8
   17070:	mov	r2, r5
   17074:	mov	r1, r7
   17078:	str	ip, [sp]
   1707c:	bl	10cf8 <error_at_line@plt>
   17080:	mov	r0, r4
   17084:	add	sp, sp, #8
   17088:	pop	{r4, r5, r6, r7, r8, lr}
   1708c:	b	17b58 <__lxstat64@plt+0x6d34>
   17090:	mov	r0, r6
   17094:	mov	r1, r7
   17098:	mov	r3, r4
   1709c:	ldr	r2, [pc, #60]	; 170e0 <__lxstat64@plt+0x62bc>
   170a0:	bl	10ce0 <error@plt>
   170a4:	mov	r0, r4
   170a8:	add	sp, sp, #8
   170ac:	pop	{r4, r5, r6, r7, r8, lr}
   170b0:	b	17b58 <__lxstat64@plt+0x6d34>
   170b4:	bl	10d4c <__errno_location@plt>
   170b8:	mov	r2, #5
   170bc:	ldr	r1, [pc, #32]	; 170e4 <__lxstat64@plt+0x62c0>
   170c0:	ldr	r5, [r0]
   170c4:	mov	r0, r4
   170c8:	bl	10c5c <dcgettext@plt>
   170cc:	mov	r1, r5
   170d0:	mov	r2, r0
   170d4:	mov	r0, r4
   170d8:	bl	10ce0 <error@plt>
   170dc:	bl	10e18 <abort@plt>
   170e0:	andeq	r9, r1, ip, lsr #8
   170e4:	andeq	r9, r1, ip, asr #10
   170e8:	push	{r4, r5, r6, lr}
   170ec:	mov	r6, r0
   170f0:	mov	r5, r1
   170f4:	mov	r4, r2
   170f8:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   170fc:	cmp	r0, #0
   17100:	popne	{r4, r5, r6, pc}
   17104:	cmp	r6, #0
   17108:	beq	17118 <__lxstat64@plt+0x62f4>
   1710c:	cmp	r5, #0
   17110:	cmpne	r4, #0
   17114:	popeq	{r4, r5, r6, pc}
   17118:	bl	17764 <__lxstat64@plt+0x6940>
   1711c:	push	{r4, lr}
   17120:	bl	17954 <__lxstat64@plt+0x6b30>
   17124:	cmp	r0, #0
   17128:	popne	{r4, pc}
   1712c:	bl	17764 <__lxstat64@plt+0x6940>
   17130:	push	{r4, lr}
   17134:	bl	17954 <__lxstat64@plt+0x6b30>
   17138:	cmp	r0, #0
   1713c:	popne	{r4, pc}
   17140:	bl	17764 <__lxstat64@plt+0x6940>
   17144:	push	{r4, lr}
   17148:	bl	17954 <__lxstat64@plt+0x6b30>
   1714c:	cmp	r0, #0
   17150:	popne	{r4, pc}
   17154:	bl	17764 <__lxstat64@plt+0x6940>
   17158:	push	{r4, r5, r6, lr}
   1715c:	mov	r5, r0
   17160:	mov	r4, r1
   17164:	bl	17980 <__lxstat64@plt+0x6b5c>
   17168:	cmp	r0, #0
   1716c:	popne	{r4, r5, r6, pc}
   17170:	adds	r4, r4, #0
   17174:	movne	r4, #1
   17178:	cmp	r5, #0
   1717c:	orreq	r4, r4, #1
   17180:	cmp	r4, #0
   17184:	popeq	{r4, r5, r6, pc}
   17188:	bl	17764 <__lxstat64@plt+0x6940>
   1718c:	push	{r4, lr}
   17190:	cmp	r1, #0
   17194:	orreq	r1, r1, #1
   17198:	bl	17980 <__lxstat64@plt+0x6b5c>
   1719c:	cmp	r0, #0
   171a0:	popne	{r4, pc}
   171a4:	bl	17764 <__lxstat64@plt+0x6940>
   171a8:	push	{r4, r5, r6, lr}
   171ac:	mov	r6, r0
   171b0:	mov	r5, r1
   171b4:	mov	r4, r2
   171b8:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   171bc:	cmp	r0, #0
   171c0:	popne	{r4, r5, r6, pc}
   171c4:	cmp	r6, #0
   171c8:	beq	171d8 <__lxstat64@plt+0x63b4>
   171cc:	cmp	r5, #0
   171d0:	cmpne	r4, #0
   171d4:	popeq	{r4, r5, r6, pc}
   171d8:	bl	17764 <__lxstat64@plt+0x6940>
   171dc:	cmp	r2, #0
   171e0:	cmpne	r1, #0
   171e4:	moveq	r2, #1
   171e8:	moveq	r1, r2
   171ec:	push	{r4, lr}
   171f0:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   171f4:	cmp	r0, #0
   171f8:	popne	{r4, pc}
   171fc:	bl	17764 <__lxstat64@plt+0x6940>
   17200:	push	{r4, lr}
   17204:	mov	r2, r1
   17208:	mov	r1, r0
   1720c:	mov	r0, #0
   17210:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   17214:	cmp	r0, #0
   17218:	popne	{r4, pc}
   1721c:	bl	17764 <__lxstat64@plt+0x6940>
   17220:	cmp	r1, #0
   17224:	cmpne	r0, #0
   17228:	moveq	r2, #1
   1722c:	movne	r2, r1
   17230:	moveq	r1, r2
   17234:	movne	r1, r0
   17238:	push	{r4, lr}
   1723c:	mov	r0, #0
   17240:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   17244:	cmp	r0, #0
   17248:	popne	{r4, pc}
   1724c:	bl	17764 <__lxstat64@plt+0x6940>
   17250:	cmp	r0, #0
   17254:	push	{r4, r5, r6, lr}
   17258:	mov	r5, r1
   1725c:	ldr	r4, [r1]
   17260:	beq	1729c <__lxstat64@plt+0x6478>
   17264:	lsr	r2, r4, #1
   17268:	add	r3, r2, #1
   1726c:	mvn	r3, r3
   17270:	cmp	r4, r3
   17274:	bhi	172b8 <__lxstat64@plt+0x6494>
   17278:	add	r4, r4, #1
   1727c:	add	r4, r4, r2
   17280:	mov	r1, r4
   17284:	mov	r2, #1
   17288:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   1728c:	cmp	r0, #0
   17290:	beq	172bc <__lxstat64@plt+0x6498>
   17294:	str	r4, [r5]
   17298:	pop	{r4, r5, r6, pc}
   1729c:	cmp	r4, #0
   172a0:	moveq	r4, #64	; 0x40
   172a4:	mov	r1, r4
   172a8:	mov	r2, #1
   172ac:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   172b0:	cmp	r0, #0
   172b4:	bne	17294 <__lxstat64@plt+0x6470>
   172b8:	bl	17764 <__lxstat64@plt+0x6940>
   172bc:	cmp	r4, #0
   172c0:	bne	172b8 <__lxstat64@plt+0x6494>
   172c4:	str	r4, [r5]
   172c8:	pop	{r4, r5, r6, pc}
   172cc:	cmp	r0, #0
   172d0:	push	{r4, r5, r6, lr}
   172d4:	mov	r5, r1
   172d8:	ldr	r4, [r1]
   172dc:	mov	r6, r2
   172e0:	beq	17324 <__lxstat64@plt+0x6500>
   172e4:	lsr	r1, r4, #1
   172e8:	add	r3, r1, #1
   172ec:	mvn	r3, r3
   172f0:	cmp	r4, r3
   172f4:	bhi	1735c <__lxstat64@plt+0x6538>
   172f8:	add	r4, r4, #1
   172fc:	add	r4, r4, r1
   17300:	mov	r1, r4
   17304:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   17308:	cmp	r0, #0
   1730c:	bne	1731c <__lxstat64@plt+0x64f8>
   17310:	cmp	r4, #0
   17314:	cmpne	r6, #0
   17318:	bne	1735c <__lxstat64@plt+0x6538>
   1731c:	str	r4, [r5]
   17320:	pop	{r4, r5, r6, pc}
   17324:	cmp	r4, #0
   17328:	bne	17344 <__lxstat64@plt+0x6520>
   1732c:	mov	r1, r2
   17330:	mov	r0, #64	; 0x40
   17334:	bl	17e18 <__lxstat64@plt+0x6ff4>
   17338:	cmp	r0, #0
   1733c:	movne	r4, r0
   17340:	addeq	r4, r0, #1
   17344:	mov	r2, r6
   17348:	mov	r1, r4
   1734c:	mov	r0, #0
   17350:	bl	17cd8 <__lxstat64@plt+0x6eb4>
   17354:	cmp	r0, #0
   17358:	bne	1731c <__lxstat64@plt+0x64f8>
   1735c:	bl	17764 <__lxstat64@plt+0x6940>
   17360:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17364:	sub	sp, sp, #12
   17368:	ldr	r6, [r1]
   1736c:	mov	r8, r1
   17370:	mov	r9, r0
   17374:	asrs	r4, r6, #1
   17378:	mov	sl, r2
   1737c:	mov	fp, r3
   17380:	ldr	r7, [sp, #48]	; 0x30
   17384:	bmi	17500 <__lxstat64@plt+0x66dc>
   17388:	mvn	r1, #-2147483648	; 0x80000000
   1738c:	sub	r1, r1, r4
   17390:	cmp	r6, r1
   17394:	movle	r1, #0
   17398:	movgt	r1, #1
   1739c:	mvn	r3, fp
   173a0:	cmp	r1, #0
   173a4:	addeq	r4, r4, r6
   173a8:	mvnne	r4, #-2147483648	; 0x80000000
   173ac:	lsr	r3, r3, #31
   173b0:	cmp	fp, r4
   173b4:	movge	r2, #0
   173b8:	andlt	r2, r3, #1
   173bc:	cmp	r2, #0
   173c0:	beq	174b0 <__lxstat64@plt+0x668c>
   173c4:	cmp	r7, #0
   173c8:	blt	17598 <__lxstat64@plt+0x6774>
   173cc:	bne	17590 <__lxstat64@plt+0x676c>
   173d0:	mov	r5, #64	; 0x40
   173d4:	mov	r1, r7
   173d8:	mov	r0, r5
   173dc:	str	r3, [sp, #4]
   173e0:	bl	18024 <__lxstat64@plt+0x7200>
   173e4:	mov	r1, r7
   173e8:	mov	r4, r0
   173ec:	mov	r0, r5
   173f0:	bl	18244 <__lxstat64@plt+0x7420>
   173f4:	ldr	r3, [sp, #4]
   173f8:	sub	r5, r5, r1
   173fc:	cmp	r9, #0
   17400:	sub	r2, r4, r6
   17404:	streq	r9, [r8]
   17408:	cmp	r2, sl
   1740c:	bge	17490 <__lxstat64@plt+0x666c>
   17410:	cmp	sl, #0
   17414:	blt	17530 <__lxstat64@plt+0x670c>
   17418:	cmp	r6, #0
   1741c:	blt	1743c <__lxstat64@plt+0x6618>
   17420:	mvn	r2, #-2147483648	; 0x80000000
   17424:	sub	r2, r2, sl
   17428:	cmp	r6, r2
   1742c:	movle	r2, #0
   17430:	movgt	r2, #1
   17434:	cmp	r2, #0
   17438:	bne	1752c <__lxstat64@plt+0x6708>
   1743c:	add	r6, r6, sl
   17440:	cmp	fp, r6
   17444:	movge	r3, #0
   17448:	andlt	r3, r3, #1
   1744c:	cmp	r3, #0
   17450:	mov	r4, r6
   17454:	bne	1752c <__lxstat64@plt+0x6708>
   17458:	cmp	r7, #0
   1745c:	blt	17544 <__lxstat64@plt+0x6720>
   17460:	beq	1748c <__lxstat64@plt+0x6668>
   17464:	cmp	r6, #0
   17468:	blt	175e8 <__lxstat64@plt+0x67c4>
   1746c:	mov	r1, r7
   17470:	mvn	r0, #-2147483648	; 0x80000000
   17474:	bl	18024 <__lxstat64@plt+0x7200>
   17478:	cmp	r6, r0
   1747c:	movle	r0, #0
   17480:	movgt	r0, #1
   17484:	cmp	r0, #0
   17488:	bne	1752c <__lxstat64@plt+0x6708>
   1748c:	mul	r5, r6, r7
   17490:	mov	r1, r5
   17494:	mov	r0, r9
   17498:	bl	17980 <__lxstat64@plt+0x6b5c>
   1749c:	cmp	r0, #0
   174a0:	beq	17514 <__lxstat64@plt+0x66f0>
   174a4:	str	r4, [r8]
   174a8:	add	sp, sp, #12
   174ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   174b0:	cmp	r7, #0
   174b4:	blt	17570 <__lxstat64@plt+0x674c>
   174b8:	beq	173d0 <__lxstat64@plt+0x65ac>
   174bc:	cmp	r4, #0
   174c0:	blt	175a0 <__lxstat64@plt+0x677c>
   174c4:	mov	r1, r7
   174c8:	mvn	r0, #-2147483648	; 0x80000000
   174cc:	str	r3, [sp, #4]
   174d0:	bl	18024 <__lxstat64@plt+0x7200>
   174d4:	ldr	r3, [sp, #4]
   174d8:	cmp	r0, r4
   174dc:	movge	r0, #0
   174e0:	movlt	r0, #1
   174e4:	cmp	r0, #0
   174e8:	mvnne	r5, #-2147483648	; 0x80000000
   174ec:	bne	173d4 <__lxstat64@plt+0x65b0>
   174f0:	mul	r5, r7, r4
   174f4:	cmp	r5, #63	; 0x3f
   174f8:	bgt	173fc <__lxstat64@plt+0x65d8>
   174fc:	b	173d0 <__lxstat64@plt+0x65ac>
   17500:	rsb	r1, r4, #-2147483648	; 0x80000000
   17504:	cmp	r6, r1
   17508:	movge	r1, #0
   1750c:	movlt	r1, #1
   17510:	b	1739c <__lxstat64@plt+0x6578>
   17514:	adds	r5, r5, #0
   17518:	movne	r5, #1
   1751c:	cmp	r9, #0
   17520:	orreq	r5, r5, #1
   17524:	cmp	r5, #0
   17528:	beq	174a4 <__lxstat64@plt+0x6680>
   1752c:	bl	17764 <__lxstat64@plt+0x6940>
   17530:	rsb	r2, sl, #-2147483648	; 0x80000000
   17534:	cmp	r6, r2
   17538:	movge	r2, #0
   1753c:	movlt	r2, #1
   17540:	b	17434 <__lxstat64@plt+0x6610>
   17544:	cmp	r6, #0
   17548:	blt	175cc <__lxstat64@plt+0x67a8>
   1754c:	cmn	r7, #1
   17550:	beq	1748c <__lxstat64@plt+0x6668>
   17554:	mov	r1, r7
   17558:	mov	r0, #-2147483648	; 0x80000000
   1755c:	bl	18024 <__lxstat64@plt+0x7200>
   17560:	cmp	r6, r0
   17564:	movle	r0, #0
   17568:	movgt	r0, #1
   1756c:	b	17484 <__lxstat64@plt+0x6660>
   17570:	cmp	r4, #0
   17574:	blt	1760c <__lxstat64@plt+0x67e8>
   17578:	cmn	r7, #1
   1757c:	beq	174f0 <__lxstat64@plt+0x66cc>
   17580:	str	r3, [sp, #4]
   17584:	mov	r1, r7
   17588:	mov	r0, #-2147483648	; 0x80000000
   1758c:	b	174d0 <__lxstat64@plt+0x66ac>
   17590:	mov	r4, fp
   17594:	b	174c4 <__lxstat64@plt+0x66a0>
   17598:	mov	r4, fp
   1759c:	b	17578 <__lxstat64@plt+0x6754>
   175a0:	cmn	r4, #1
   175a4:	beq	174f0 <__lxstat64@plt+0x66cc>
   175a8:	mov	r1, r4
   175ac:	mov	r0, #-2147483648	; 0x80000000
   175b0:	str	r3, [sp, #4]
   175b4:	bl	18024 <__lxstat64@plt+0x7200>
   175b8:	ldr	r3, [sp, #4]
   175bc:	cmp	r7, r0
   175c0:	movle	r0, #0
   175c4:	movgt	r0, #1
   175c8:	b	174e4 <__lxstat64@plt+0x66c0>
   175cc:	mov	r1, r7
   175d0:	mvn	r0, #-2147483648	; 0x80000000
   175d4:	bl	18024 <__lxstat64@plt+0x7200>
   175d8:	cmp	r6, r0
   175dc:	movge	r0, #0
   175e0:	movlt	r0, #1
   175e4:	b	17484 <__lxstat64@plt+0x6660>
   175e8:	cmn	r6, #1
   175ec:	beq	1748c <__lxstat64@plt+0x6668>
   175f0:	mov	r1, r6
   175f4:	mov	r0, #-2147483648	; 0x80000000
   175f8:	bl	18024 <__lxstat64@plt+0x7200>
   175fc:	cmp	r7, r0
   17600:	movle	r0, #0
   17604:	movgt	r0, #1
   17608:	b	17484 <__lxstat64@plt+0x6660>
   1760c:	mov	r1, r7
   17610:	mvn	r0, #-2147483648	; 0x80000000
   17614:	str	r3, [sp, #4]
   17618:	bl	18024 <__lxstat64@plt+0x7200>
   1761c:	ldr	r3, [sp, #4]
   17620:	cmp	r0, r4
   17624:	movle	r0, #0
   17628:	movgt	r0, #1
   1762c:	b	174e4 <__lxstat64@plt+0x66c0>
   17630:	push	{r4, lr}
   17634:	mov	r1, #1
   17638:	bl	1790c <__lxstat64@plt+0x6ae8>
   1763c:	cmp	r0, #0
   17640:	popne	{r4, pc}
   17644:	bl	17764 <__lxstat64@plt+0x6940>
   17648:	push	{r4, lr}
   1764c:	mov	r1, #1
   17650:	bl	1790c <__lxstat64@plt+0x6ae8>
   17654:	cmp	r0, #0
   17658:	popne	{r4, pc}
   1765c:	bl	17764 <__lxstat64@plt+0x6940>
   17660:	push	{r4, lr}
   17664:	bl	1790c <__lxstat64@plt+0x6ae8>
   17668:	cmp	r0, #0
   1766c:	popne	{r4, pc}
   17670:	bl	17764 <__lxstat64@plt+0x6940>
   17674:	push	{r4, lr}
   17678:	bl	1790c <__lxstat64@plt+0x6ae8>
   1767c:	cmp	r0, #0
   17680:	popne	{r4, pc}
   17684:	bl	17764 <__lxstat64@plt+0x6940>
   17688:	push	{r4, r5, r6, lr}
   1768c:	mov	r6, r0
   17690:	mov	r0, r1
   17694:	mov	r4, r1
   17698:	bl	17954 <__lxstat64@plt+0x6b30>
   1769c:	subs	r5, r0, #0
   176a0:	beq	176b8 <__lxstat64@plt+0x6894>
   176a4:	mov	r2, r4
   176a8:	mov	r1, r6
   176ac:	bl	10c38 <memcpy@plt>
   176b0:	mov	r0, r5
   176b4:	pop	{r4, r5, r6, pc}
   176b8:	bl	17764 <__lxstat64@plt+0x6940>
   176bc:	push	{r4, r5, r6, lr}
   176c0:	mov	r6, r0
   176c4:	mov	r0, r1
   176c8:	mov	r4, r1
   176cc:	bl	17954 <__lxstat64@plt+0x6b30>
   176d0:	subs	r5, r0, #0
   176d4:	beq	176ec <__lxstat64@plt+0x68c8>
   176d8:	mov	r2, r4
   176dc:	mov	r1, r6
   176e0:	bl	10c38 <memcpy@plt>
   176e4:	mov	r0, r5
   176e8:	pop	{r4, r5, r6, pc}
   176ec:	bl	17764 <__lxstat64@plt+0x6940>
   176f0:	push	{r4, r5, r6, lr}
   176f4:	mov	r6, r0
   176f8:	add	r0, r1, #1
   176fc:	mov	r4, r1
   17700:	bl	17954 <__lxstat64@plt+0x6b30>
   17704:	subs	r5, r0, #0
   17708:	beq	17728 <__lxstat64@plt+0x6904>
   1770c:	mov	r3, #0
   17710:	mov	r1, r6
   17714:	strb	r3, [r5, r4]
   17718:	mov	r2, r4
   1771c:	bl	10c38 <memcpy@plt>
   17720:	mov	r0, r5
   17724:	pop	{r4, r5, r6, pc}
   17728:	bl	17764 <__lxstat64@plt+0x6940>
   1772c:	push	{r4, r5, r6, lr}
   17730:	mov	r6, r0
   17734:	bl	10d40 <strlen@plt>
   17738:	add	r4, r0, #1
   1773c:	mov	r0, r4
   17740:	bl	17954 <__lxstat64@plt+0x6b30>
   17744:	subs	r5, r0, #0
   17748:	beq	17760 <__lxstat64@plt+0x693c>
   1774c:	mov	r2, r4
   17750:	mov	r1, r6
   17754:	bl	10c38 <memcpy@plt>
   17758:	mov	r0, r5
   1775c:	pop	{r4, r5, r6, pc}
   17760:	bl	17764 <__lxstat64@plt+0x6940>
   17764:	ldr	r3, [pc, #44]	; 17798 <__lxstat64@plt+0x6974>
   17768:	push	{r4, lr}
   1776c:	mov	r2, #5
   17770:	ldr	r1, [pc, #36]	; 1779c <__lxstat64@plt+0x6978>
   17774:	mov	r0, #0
   17778:	ldr	r4, [r3]
   1777c:	bl	10c5c <dcgettext@plt>
   17780:	ldr	r2, [pc, #24]	; 177a0 <__lxstat64@plt+0x697c>
   17784:	mov	r1, #0
   17788:	mov	r3, r0
   1778c:	mov	r0, r4
   17790:	bl	10ce0 <error@plt>
   17794:	bl	10e18 <abort@plt>
   17798:	andeq	sl, r2, r0, ror #1
   1779c:	andeq	r9, r1, ip, ror #10
   177a0:	andeq	r9, r1, ip, lsr #8
   177a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   177a8:	sub	sp, sp, #12
   177ac:	subs	r7, r0, #0
   177b0:	str	r1, [sp, #4]
   177b4:	beq	17854 <__lxstat64@plt+0x6a30>
   177b8:	mov	r9, r1
   177bc:	mov	r5, r1
   177c0:	mov	r6, r7
   177c4:	mov	r4, #0
   177c8:	add	r5, r5, #4
   177cc:	str	r5, [sp, #4]
   177d0:	ldr	r0, [r5, #-4]
   177d4:	bl	10d40 <strlen@plt>
   177d8:	adds	r4, r0, r4
   177dc:	mvncs	r4, #0
   177e0:	subs	r6, r6, #1
   177e4:	bne	177c8 <__lxstat64@plt+0x69a4>
   177e8:	cmp	r4, #0
   177ec:	blt	17844 <__lxstat64@plt+0x6a20>
   177f0:	add	r0, r4, #1
   177f4:	bl	1711c <__lxstat64@plt+0x62f8>
   177f8:	sub	r9, r9, #4
   177fc:	mov	r6, r0
   17800:	mov	r4, r0
   17804:	ldr	r8, [r9, #4]!
   17808:	mov	r0, r8
   1780c:	bl	10d40 <strlen@plt>
   17810:	mov	r1, r8
   17814:	mov	r5, r0
   17818:	mov	r2, r0
   1781c:	mov	r0, r4
   17820:	bl	10c38 <memcpy@plt>
   17824:	subs	r7, r7, #1
   17828:	add	r4, r4, r5
   1782c:	bne	17804 <__lxstat64@plt+0x69e0>
   17830:	mov	r3, #0
   17834:	strb	r3, [r4]
   17838:	mov	r0, r6
   1783c:	add	sp, sp, #12
   17840:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17844:	bl	10d4c <__errno_location@plt>
   17848:	mov	r3, #75	; 0x4b
   1784c:	str	r3, [r0]
   17850:	b	17838 <__lxstat64@plt+0x6a14>
   17854:	mov	r0, #1
   17858:	bl	1711c <__lxstat64@plt+0x62f8>
   1785c:	mov	r4, r0
   17860:	mov	r6, r0
   17864:	b	17830 <__lxstat64@plt+0x6a0c>
   17868:	push	{r4, lr}
   1786c:	sub	sp, sp, #8
   17870:	ldrb	r4, [r0]
   17874:	cmp	r4, #0
   17878:	beq	178c4 <__lxstat64@plt+0x6aa0>
   1787c:	cmp	r4, #37	; 0x25
   17880:	bne	178d4 <__lxstat64@plt+0x6ab0>
   17884:	ldrb	r3, [r0, #1]
   17888:	cmp	r3, #115	; 0x73
   1788c:	bne	178d4 <__lxstat64@plt+0x6ab0>
   17890:	mov	ip, r0
   17894:	mov	r4, #0
   17898:	b	178b4 <__lxstat64@plt+0x6a90>
   1789c:	cmp	lr, #37	; 0x25
   178a0:	bne	178d4 <__lxstat64@plt+0x6ab0>
   178a4:	add	ip, ip, #2
   178a8:	ldrb	lr, [ip, #1]
   178ac:	cmp	lr, #115	; 0x73
   178b0:	bne	178d4 <__lxstat64@plt+0x6ab0>
   178b4:	ldrb	lr, [ip, #2]
   178b8:	add	r4, r4, #1
   178bc:	cmp	lr, #0
   178c0:	bne	1789c <__lxstat64@plt+0x6a78>
   178c4:	mov	r0, r4
   178c8:	bl	177a4 <__lxstat64@plt+0x6980>
   178cc:	add	sp, sp, #8
   178d0:	pop	{r4, pc}
   178d4:	mov	r3, r1
   178d8:	mov	r2, r0
   178dc:	mov	r1, #1
   178e0:	add	r0, sp, #4
   178e4:	bl	10d64 <__vasprintf_chk@plt>
   178e8:	cmp	r0, #0
   178ec:	ldrge	r0, [sp, #4]
   178f0:	bge	178cc <__lxstat64@plt+0x6aa8>
   178f4:	bl	10d4c <__errno_location@plt>
   178f8:	ldr	r3, [r0]
   178fc:	cmp	r3, #12
   17900:	movne	r0, #0
   17904:	bne	178cc <__lxstat64@plt+0x6aa8>
   17908:	bl	17764 <__lxstat64@plt+0x6940>
   1790c:	cmp	r1, #0
   17910:	cmpne	r0, #0
   17914:	moveq	r1, #1
   17918:	moveq	r0, r1
   1791c:	umull	r2, r3, r0, r1
   17920:	adds	r3, r3, #0
   17924:	movne	r3, #1
   17928:	cmp	r2, #0
   1792c:	blt	1793c <__lxstat64@plt+0x6b18>
   17930:	cmp	r3, #0
   17934:	bne	1793c <__lxstat64@plt+0x6b18>
   17938:	b	10bd8 <calloc@plt>
   1793c:	push	{r4, lr}
   17940:	bl	10d4c <__errno_location@plt>
   17944:	mov	r3, #12
   17948:	str	r3, [r0]
   1794c:	mov	r0, #0
   17950:	pop	{r4, pc}
   17954:	cmp	r0, #0
   17958:	moveq	r0, #1
   1795c:	cmp	r0, #0
   17960:	blt	17968 <__lxstat64@plt+0x6b44>
   17964:	b	10cec <malloc@plt>
   17968:	push	{r4, lr}
   1796c:	bl	10d4c <__errno_location@plt>
   17970:	mov	r3, #12
   17974:	str	r3, [r0]
   17978:	mov	r0, #0
   1797c:	pop	{r4, pc}
   17980:	cmp	r0, #0
   17984:	beq	179a8 <__lxstat64@plt+0x6b84>
   17988:	cmp	r1, #0
   1798c:	push	{lr}		; (str lr, [sp, #-4]!)
   17990:	sub	sp, sp, #12
   17994:	beq	179b0 <__lxstat64@plt+0x6b8c>
   17998:	blt	179c8 <__lxstat64@plt+0x6ba4>
   1799c:	add	sp, sp, #12
   179a0:	pop	{lr}		; (ldr lr, [sp], #4)
   179a4:	b	10c68 <realloc@plt>
   179a8:	mov	r0, r1
   179ac:	b	17954 <__lxstat64@plt+0x6b30>
   179b0:	str	r1, [sp, #4]
   179b4:	bl	17b58 <__lxstat64@plt+0x6d34>
   179b8:	ldr	r3, [sp, #4]
   179bc:	mov	r0, r3
   179c0:	add	sp, sp, #12
   179c4:	pop	{pc}		; (ldr pc, [sp], #4)
   179c8:	bl	10d4c <__errno_location@plt>
   179cc:	mov	r2, #12
   179d0:	mov	r3, #0
   179d4:	str	r2, [r0]
   179d8:	b	179bc <__lxstat64@plt+0x6b98>
   179dc:	push	{r4, r5, r6, lr}
   179e0:	mov	r4, r0
   179e4:	bl	10cc8 <__fpending@plt>
   179e8:	ldr	r5, [r4]
   179ec:	and	r5, r5, #32
   179f0:	mov	r6, r0
   179f4:	mov	r0, r4
   179f8:	bl	17a58 <__lxstat64@plt+0x6c34>
   179fc:	cmp	r5, #0
   17a00:	mov	r4, r0
   17a04:	bne	17a24 <__lxstat64@plt+0x6c00>
   17a08:	cmp	r0, #0
   17a0c:	beq	17a1c <__lxstat64@plt+0x6bf8>
   17a10:	cmp	r6, #0
   17a14:	beq	17a40 <__lxstat64@plt+0x6c1c>
   17a18:	mvn	r4, #0
   17a1c:	mov	r0, r4
   17a20:	pop	{r4, r5, r6, pc}
   17a24:	cmp	r0, #0
   17a28:	bne	17a18 <__lxstat64@plt+0x6bf4>
   17a2c:	bl	10d4c <__errno_location@plt>
   17a30:	str	r4, [r0]
   17a34:	mvn	r4, #0
   17a38:	mov	r0, r4
   17a3c:	pop	{r4, r5, r6, pc}
   17a40:	bl	10d4c <__errno_location@plt>
   17a44:	ldr	r4, [r0]
   17a48:	subs	r4, r4, #9
   17a4c:	mvnne	r4, #0
   17a50:	mov	r0, r4
   17a54:	pop	{r4, r5, r6, pc}
   17a58:	push	{r4, r5, lr}
   17a5c:	sub	sp, sp, #12
   17a60:	mov	r4, r0
   17a64:	bl	10d88 <fileno@plt>
   17a68:	cmp	r0, #0
   17a6c:	mov	r0, r4
   17a70:	blt	17aec <__lxstat64@plt+0x6cc8>
   17a74:	bl	10d10 <__freading@plt>
   17a78:	cmp	r0, #0
   17a7c:	bne	17ab8 <__lxstat64@plt+0x6c94>
   17a80:	mov	r0, r4
   17a84:	bl	17af8 <__lxstat64@plt+0x6cd4>
   17a88:	cmp	r0, #0
   17a8c:	beq	17ae8 <__lxstat64@plt+0x6cc4>
   17a90:	bl	10d4c <__errno_location@plt>
   17a94:	mov	r5, r0
   17a98:	mov	r0, r4
   17a9c:	ldr	r4, [r5]
   17aa0:	bl	10da0 <fclose@plt>
   17aa4:	cmp	r4, #0
   17aa8:	mvnne	r0, #0
   17aac:	strne	r4, [r5]
   17ab0:	add	sp, sp, #12
   17ab4:	pop	{r4, r5, pc}
   17ab8:	mov	r0, r4
   17abc:	bl	10d88 <fileno@plt>
   17ac0:	mov	r3, #1
   17ac4:	str	r3, [sp]
   17ac8:	mov	r2, #0
   17acc:	mov	r3, #0
   17ad0:	bl	10cb0 <lseek64@plt>
   17ad4:	mvn	r3, #0
   17ad8:	mvn	r2, #0
   17adc:	cmp	r1, r3
   17ae0:	cmpeq	r0, r2
   17ae4:	bne	17a80 <__lxstat64@plt+0x6c5c>
   17ae8:	mov	r0, r4
   17aec:	add	sp, sp, #12
   17af0:	pop	{r4, r5, lr}
   17af4:	b	10da0 <fclose@plt>
   17af8:	push	{r4, lr}
   17afc:	subs	r4, r0, #0
   17b00:	sub	sp, sp, #8
   17b04:	beq	17b20 <__lxstat64@plt+0x6cfc>
   17b08:	bl	10d10 <__freading@plt>
   17b0c:	cmp	r0, #0
   17b10:	beq	17b20 <__lxstat64@plt+0x6cfc>
   17b14:	ldr	r3, [r4]
   17b18:	tst	r3, #256	; 0x100
   17b1c:	bne	17b30 <__lxstat64@plt+0x6d0c>
   17b20:	mov	r0, r4
   17b24:	add	sp, sp, #8
   17b28:	pop	{r4, lr}
   17b2c:	b	10c14 <fflush@plt>
   17b30:	mov	r3, #1
   17b34:	str	r3, [sp]
   17b38:	mov	r2, #0
   17b3c:	mov	r3, #0
   17b40:	mov	r0, r4
   17b44:	bl	17bb0 <__lxstat64@plt+0x6d8c>
   17b48:	mov	r0, r4
   17b4c:	add	sp, sp, #8
   17b50:	pop	{r4, lr}
   17b54:	b	10c14 <fflush@plt>
   17b58:	push	{r4, r5, lr}
   17b5c:	sub	sp, sp, #12
   17b60:	mov	r5, r0
   17b64:	bl	10d4c <__errno_location@plt>
   17b68:	mov	r2, #0
   17b6c:	mov	r4, r0
   17b70:	ldr	r3, [r0]
   17b74:	str	r2, [r4]
   17b78:	mov	r0, r5
   17b7c:	str	r3, [sp]
   17b80:	str	r3, [sp, #4]
   17b84:	bl	10c20 <free@plt>
   17b88:	ldr	r3, [r4]
   17b8c:	add	r2, sp, #8
   17b90:	cmp	r3, #0
   17b94:	moveq	r3, #4
   17b98:	movne	r3, #0
   17b9c:	add	r3, r2, r3
   17ba0:	ldr	r3, [r3, #-8]
   17ba4:	str	r3, [r4]
   17ba8:	add	sp, sp, #12
   17bac:	pop	{r4, r5, pc}
   17bb0:	push	{r4, r5, r6, r7, r8, lr}
   17bb4:	sub	sp, sp, #8
   17bb8:	ldmib	r0, {ip, lr}
   17bbc:	mov	r4, r0
   17bc0:	ldr	r5, [sp, #32]
   17bc4:	cmp	lr, ip
   17bc8:	beq	17be0 <__lxstat64@plt+0x6dbc>
   17bcc:	str	r5, [sp, #32]
   17bd0:	mov	r0, r4
   17bd4:	add	sp, sp, #8
   17bd8:	pop	{r4, r5, r6, r7, r8, lr}
   17bdc:	b	10dac <fseeko64@plt>
   17be0:	ldr	lr, [r0, #20]
   17be4:	ldr	ip, [r0, #16]
   17be8:	cmp	lr, ip
   17bec:	bne	17bcc <__lxstat64@plt+0x6da8>
   17bf0:	ldr	r8, [r0, #36]	; 0x24
   17bf4:	cmp	r8, #0
   17bf8:	bne	17bcc <__lxstat64@plt+0x6da8>
   17bfc:	mov	r6, r2
   17c00:	mov	r7, r3
   17c04:	bl	10d88 <fileno@plt>
   17c08:	mov	r2, r6
   17c0c:	mov	r3, r7
   17c10:	str	r5, [sp]
   17c14:	bl	10cb0 <lseek64@plt>
   17c18:	mvn	r3, #0
   17c1c:	mvn	r2, #0
   17c20:	cmp	r1, r3
   17c24:	cmpeq	r0, r2
   17c28:	beq	17c48 <__lxstat64@plt+0x6e24>
   17c2c:	ldr	r3, [r4]
   17c30:	strd	r0, [r4, #80]	; 0x50
   17c34:	mov	r0, r8
   17c38:	bic	r3, r3, #16
   17c3c:	str	r3, [r4]
   17c40:	add	sp, sp, #8
   17c44:	pop	{r4, r5, r6, r7, r8, pc}
   17c48:	mvn	r0, #0
   17c4c:	b	17c40 <__lxstat64@plt+0x6e1c>
   17c50:	push	{r4, lr}
   17c54:	mov	r0, #14
   17c58:	bl	10dd0 <nl_langinfo@plt>
   17c5c:	cmp	r0, #0
   17c60:	beq	17c78 <__lxstat64@plt+0x6e54>
   17c64:	ldrb	r2, [r0]
   17c68:	ldr	r3, [pc, #16]	; 17c80 <__lxstat64@plt+0x6e5c>
   17c6c:	cmp	r2, #0
   17c70:	moveq	r0, r3
   17c74:	pop	{r4, pc}
   17c78:	ldr	r0, [pc]	; 17c80 <__lxstat64@plt+0x6e5c>
   17c7c:	pop	{r4, pc}
   17c80:	andeq	r9, r1, r0, lsl #11
   17c84:	push	{r4, r5, r6, r7, lr}
   17c88:	subs	r6, r0, #0
   17c8c:	sub	sp, sp, #12
   17c90:	addeq	r6, sp, #4
   17c94:	mov	r0, r6
   17c98:	mov	r5, r2
   17c9c:	mov	r7, r1
   17ca0:	bl	10cd4 <mbrtowc@plt>
   17ca4:	cmp	r5, #0
   17ca8:	cmnne	r0, #3
   17cac:	mov	r4, r0
   17cb0:	bls	17ccc <__lxstat64@plt+0x6ea8>
   17cb4:	mov	r0, #0
   17cb8:	bl	17d24 <__lxstat64@plt+0x6f00>
   17cbc:	cmp	r0, #0
   17cc0:	moveq	r4, #1
   17cc4:	ldrbeq	r3, [r7]
   17cc8:	streq	r3, [r6]
   17ccc:	mov	r0, r4
   17cd0:	add	sp, sp, #12
   17cd4:	pop	{r4, r5, r6, r7, pc}
   17cd8:	push	{r4, r5, r6, lr}
   17cdc:	subs	r4, r2, #0
   17ce0:	mov	r6, r0
   17ce4:	mov	r5, r1
   17ce8:	beq	17d14 <__lxstat64@plt+0x6ef0>
   17cec:	mov	r1, r4
   17cf0:	mvn	r0, #0
   17cf4:	bl	17e18 <__lxstat64@plt+0x6ff4>
   17cf8:	cmp	r0, r5
   17cfc:	bcs	17d14 <__lxstat64@plt+0x6ef0>
   17d00:	bl	10d4c <__errno_location@plt>
   17d04:	mov	r3, #12
   17d08:	str	r3, [r0]
   17d0c:	mov	r0, #0
   17d10:	pop	{r4, r5, r6, pc}
   17d14:	mul	r1, r5, r4
   17d18:	mov	r0, r6
   17d1c:	pop	{r4, r5, r6, lr}
   17d20:	b	17980 <__lxstat64@plt+0x6b5c>
   17d24:	push	{lr}		; (str lr, [sp, #-4]!)
   17d28:	sub	sp, sp, #268	; 0x10c
   17d2c:	add	r1, sp, #4
   17d30:	ldr	r2, [pc, #60]	; 17d74 <__lxstat64@plt+0x6f50>
   17d34:	bl	17d80 <__lxstat64@plt+0x6f5c>
   17d38:	cmp	r0, #0
   17d3c:	movne	r0, #0
   17d40:	bne	17d6c <__lxstat64@plt+0x6f48>
   17d44:	ldr	r1, [pc, #44]	; 17d78 <__lxstat64@plt+0x6f54>
   17d48:	add	r0, sp, #4
   17d4c:	bl	10bfc <strcmp@plt>
   17d50:	cmp	r0, #0
   17d54:	beq	17d6c <__lxstat64@plt+0x6f48>
   17d58:	add	r0, sp, #4
   17d5c:	ldr	r1, [pc, #24]	; 17d7c <__lxstat64@plt+0x6f58>
   17d60:	bl	10bfc <strcmp@plt>
   17d64:	adds	r0, r0, #0
   17d68:	movne	r0, #1
   17d6c:	add	sp, sp, #268	; 0x10c
   17d70:	pop	{pc}		; (ldr pc, [sp], #4)
   17d74:	andeq	r0, r0, r1, lsl #2
   17d78:	andeq	r9, r1, r8, lsl #11
   17d7c:	andeq	r9, r1, ip, lsl #11
   17d80:	push	{r4, r5, r6, lr}
   17d84:	mov	r5, r1
   17d88:	mov	r1, #0
   17d8c:	mov	r4, r2
   17d90:	bl	10db8 <setlocale@plt>
   17d94:	subs	r6, r0, #0
   17d98:	beq	17df4 <__lxstat64@plt+0x6fd0>
   17d9c:	bl	10d40 <strlen@plt>
   17da0:	cmp	r4, r0
   17da4:	bhi	17ddc <__lxstat64@plt+0x6fb8>
   17da8:	cmp	r4, #0
   17dac:	bne	17db8 <__lxstat64@plt+0x6f94>
   17db0:	mov	r0, #34	; 0x22
   17db4:	pop	{r4, r5, r6, pc}
   17db8:	sub	r4, r4, #1
   17dbc:	mov	r1, r6
   17dc0:	mov	r2, r4
   17dc4:	mov	r0, r5
   17dc8:	bl	10c38 <memcpy@plt>
   17dcc:	mov	r3, #0
   17dd0:	strb	r3, [r5, r4]
   17dd4:	mov	r0, #34	; 0x22
   17dd8:	pop	{r4, r5, r6, pc}
   17ddc:	add	r2, r0, #1
   17de0:	mov	r1, r6
   17de4:	mov	r0, r5
   17de8:	bl	10c38 <memcpy@plt>
   17dec:	mov	r0, #0
   17df0:	pop	{r4, r5, r6, pc}
   17df4:	cmp	r4, #0
   17df8:	beq	17e08 <__lxstat64@plt+0x6fe4>
   17dfc:	strb	r6, [r5]
   17e00:	mov	r0, #22
   17e04:	pop	{r4, r5, r6, pc}
   17e08:	mov	r0, #22
   17e0c:	pop	{r4, r5, r6, pc}
   17e10:	mov	r1, #0
   17e14:	b	10db8 <setlocale@plt>
   17e18:	subs	r2, r1, #1
   17e1c:	bxeq	lr
   17e20:	bcc	17ff8 <__lxstat64@plt+0x71d4>
   17e24:	cmp	r0, r1
   17e28:	bls	17fdc <__lxstat64@plt+0x71b8>
   17e2c:	tst	r1, r2
   17e30:	beq	17fe8 <__lxstat64@plt+0x71c4>
   17e34:	clz	r3, r0
   17e38:	clz	r2, r1
   17e3c:	sub	r3, r2, r3
   17e40:	rsbs	r3, r3, #31
   17e44:	addne	r3, r3, r3, lsl #1
   17e48:	mov	r2, #0
   17e4c:	addne	pc, pc, r3, lsl #2
   17e50:	nop			; (mov r0, r0)
   17e54:	cmp	r0, r1, lsl #31
   17e58:	adc	r2, r2, r2
   17e5c:	subcs	r0, r0, r1, lsl #31
   17e60:	cmp	r0, r1, lsl #30
   17e64:	adc	r2, r2, r2
   17e68:	subcs	r0, r0, r1, lsl #30
   17e6c:	cmp	r0, r1, lsl #29
   17e70:	adc	r2, r2, r2
   17e74:	subcs	r0, r0, r1, lsl #29
   17e78:	cmp	r0, r1, lsl #28
   17e7c:	adc	r2, r2, r2
   17e80:	subcs	r0, r0, r1, lsl #28
   17e84:	cmp	r0, r1, lsl #27
   17e88:	adc	r2, r2, r2
   17e8c:	subcs	r0, r0, r1, lsl #27
   17e90:	cmp	r0, r1, lsl #26
   17e94:	adc	r2, r2, r2
   17e98:	subcs	r0, r0, r1, lsl #26
   17e9c:	cmp	r0, r1, lsl #25
   17ea0:	adc	r2, r2, r2
   17ea4:	subcs	r0, r0, r1, lsl #25
   17ea8:	cmp	r0, r1, lsl #24
   17eac:	adc	r2, r2, r2
   17eb0:	subcs	r0, r0, r1, lsl #24
   17eb4:	cmp	r0, r1, lsl #23
   17eb8:	adc	r2, r2, r2
   17ebc:	subcs	r0, r0, r1, lsl #23
   17ec0:	cmp	r0, r1, lsl #22
   17ec4:	adc	r2, r2, r2
   17ec8:	subcs	r0, r0, r1, lsl #22
   17ecc:	cmp	r0, r1, lsl #21
   17ed0:	adc	r2, r2, r2
   17ed4:	subcs	r0, r0, r1, lsl #21
   17ed8:	cmp	r0, r1, lsl #20
   17edc:	adc	r2, r2, r2
   17ee0:	subcs	r0, r0, r1, lsl #20
   17ee4:	cmp	r0, r1, lsl #19
   17ee8:	adc	r2, r2, r2
   17eec:	subcs	r0, r0, r1, lsl #19
   17ef0:	cmp	r0, r1, lsl #18
   17ef4:	adc	r2, r2, r2
   17ef8:	subcs	r0, r0, r1, lsl #18
   17efc:	cmp	r0, r1, lsl #17
   17f00:	adc	r2, r2, r2
   17f04:	subcs	r0, r0, r1, lsl #17
   17f08:	cmp	r0, r1, lsl #16
   17f0c:	adc	r2, r2, r2
   17f10:	subcs	r0, r0, r1, lsl #16
   17f14:	cmp	r0, r1, lsl #15
   17f18:	adc	r2, r2, r2
   17f1c:	subcs	r0, r0, r1, lsl #15
   17f20:	cmp	r0, r1, lsl #14
   17f24:	adc	r2, r2, r2
   17f28:	subcs	r0, r0, r1, lsl #14
   17f2c:	cmp	r0, r1, lsl #13
   17f30:	adc	r2, r2, r2
   17f34:	subcs	r0, r0, r1, lsl #13
   17f38:	cmp	r0, r1, lsl #12
   17f3c:	adc	r2, r2, r2
   17f40:	subcs	r0, r0, r1, lsl #12
   17f44:	cmp	r0, r1, lsl #11
   17f48:	adc	r2, r2, r2
   17f4c:	subcs	r0, r0, r1, lsl #11
   17f50:	cmp	r0, r1, lsl #10
   17f54:	adc	r2, r2, r2
   17f58:	subcs	r0, r0, r1, lsl #10
   17f5c:	cmp	r0, r1, lsl #9
   17f60:	adc	r2, r2, r2
   17f64:	subcs	r0, r0, r1, lsl #9
   17f68:	cmp	r0, r1, lsl #8
   17f6c:	adc	r2, r2, r2
   17f70:	subcs	r0, r0, r1, lsl #8
   17f74:	cmp	r0, r1, lsl #7
   17f78:	adc	r2, r2, r2
   17f7c:	subcs	r0, r0, r1, lsl #7
   17f80:	cmp	r0, r1, lsl #6
   17f84:	adc	r2, r2, r2
   17f88:	subcs	r0, r0, r1, lsl #6
   17f8c:	cmp	r0, r1, lsl #5
   17f90:	adc	r2, r2, r2
   17f94:	subcs	r0, r0, r1, lsl #5
   17f98:	cmp	r0, r1, lsl #4
   17f9c:	adc	r2, r2, r2
   17fa0:	subcs	r0, r0, r1, lsl #4
   17fa4:	cmp	r0, r1, lsl #3
   17fa8:	adc	r2, r2, r2
   17fac:	subcs	r0, r0, r1, lsl #3
   17fb0:	cmp	r0, r1, lsl #2
   17fb4:	adc	r2, r2, r2
   17fb8:	subcs	r0, r0, r1, lsl #2
   17fbc:	cmp	r0, r1, lsl #1
   17fc0:	adc	r2, r2, r2
   17fc4:	subcs	r0, r0, r1, lsl #1
   17fc8:	cmp	r0, r1
   17fcc:	adc	r2, r2, r2
   17fd0:	subcs	r0, r0, r1
   17fd4:	mov	r0, r2
   17fd8:	bx	lr
   17fdc:	moveq	r0, #1
   17fe0:	movne	r0, #0
   17fe4:	bx	lr
   17fe8:	clz	r2, r1
   17fec:	rsb	r2, r2, #31
   17ff0:	lsr	r0, r0, r2
   17ff4:	bx	lr
   17ff8:	cmp	r0, #0
   17ffc:	mvnne	r0, #0
   18000:	b	182a0 <__lxstat64@plt+0x747c>
   18004:	cmp	r1, #0
   18008:	beq	17ff8 <__lxstat64@plt+0x71d4>
   1800c:	push	{r0, r1, lr}
   18010:	bl	17e18 <__lxstat64@plt+0x6ff4>
   18014:	pop	{r1, r2, lr}
   18018:	mul	r3, r2, r0
   1801c:	sub	r1, r1, r3
   18020:	bx	lr
   18024:	cmp	r1, #0
   18028:	beq	18234 <__lxstat64@plt+0x7410>
   1802c:	eor	ip, r0, r1
   18030:	rsbmi	r1, r1, #0
   18034:	subs	r2, r1, #1
   18038:	beq	18200 <__lxstat64@plt+0x73dc>
   1803c:	movs	r3, r0
   18040:	rsbmi	r3, r0, #0
   18044:	cmp	r3, r1
   18048:	bls	1820c <__lxstat64@plt+0x73e8>
   1804c:	tst	r1, r2
   18050:	beq	1821c <__lxstat64@plt+0x73f8>
   18054:	clz	r2, r3
   18058:	clz	r0, r1
   1805c:	sub	r2, r0, r2
   18060:	rsbs	r2, r2, #31
   18064:	addne	r2, r2, r2, lsl #1
   18068:	mov	r0, #0
   1806c:	addne	pc, pc, r2, lsl #2
   18070:	nop			; (mov r0, r0)
   18074:	cmp	r3, r1, lsl #31
   18078:	adc	r0, r0, r0
   1807c:	subcs	r3, r3, r1, lsl #31
   18080:	cmp	r3, r1, lsl #30
   18084:	adc	r0, r0, r0
   18088:	subcs	r3, r3, r1, lsl #30
   1808c:	cmp	r3, r1, lsl #29
   18090:	adc	r0, r0, r0
   18094:	subcs	r3, r3, r1, lsl #29
   18098:	cmp	r3, r1, lsl #28
   1809c:	adc	r0, r0, r0
   180a0:	subcs	r3, r3, r1, lsl #28
   180a4:	cmp	r3, r1, lsl #27
   180a8:	adc	r0, r0, r0
   180ac:	subcs	r3, r3, r1, lsl #27
   180b0:	cmp	r3, r1, lsl #26
   180b4:	adc	r0, r0, r0
   180b8:	subcs	r3, r3, r1, lsl #26
   180bc:	cmp	r3, r1, lsl #25
   180c0:	adc	r0, r0, r0
   180c4:	subcs	r3, r3, r1, lsl #25
   180c8:	cmp	r3, r1, lsl #24
   180cc:	adc	r0, r0, r0
   180d0:	subcs	r3, r3, r1, lsl #24
   180d4:	cmp	r3, r1, lsl #23
   180d8:	adc	r0, r0, r0
   180dc:	subcs	r3, r3, r1, lsl #23
   180e0:	cmp	r3, r1, lsl #22
   180e4:	adc	r0, r0, r0
   180e8:	subcs	r3, r3, r1, lsl #22
   180ec:	cmp	r3, r1, lsl #21
   180f0:	adc	r0, r0, r0
   180f4:	subcs	r3, r3, r1, lsl #21
   180f8:	cmp	r3, r1, lsl #20
   180fc:	adc	r0, r0, r0
   18100:	subcs	r3, r3, r1, lsl #20
   18104:	cmp	r3, r1, lsl #19
   18108:	adc	r0, r0, r0
   1810c:	subcs	r3, r3, r1, lsl #19
   18110:	cmp	r3, r1, lsl #18
   18114:	adc	r0, r0, r0
   18118:	subcs	r3, r3, r1, lsl #18
   1811c:	cmp	r3, r1, lsl #17
   18120:	adc	r0, r0, r0
   18124:	subcs	r3, r3, r1, lsl #17
   18128:	cmp	r3, r1, lsl #16
   1812c:	adc	r0, r0, r0
   18130:	subcs	r3, r3, r1, lsl #16
   18134:	cmp	r3, r1, lsl #15
   18138:	adc	r0, r0, r0
   1813c:	subcs	r3, r3, r1, lsl #15
   18140:	cmp	r3, r1, lsl #14
   18144:	adc	r0, r0, r0
   18148:	subcs	r3, r3, r1, lsl #14
   1814c:	cmp	r3, r1, lsl #13
   18150:	adc	r0, r0, r0
   18154:	subcs	r3, r3, r1, lsl #13
   18158:	cmp	r3, r1, lsl #12
   1815c:	adc	r0, r0, r0
   18160:	subcs	r3, r3, r1, lsl #12
   18164:	cmp	r3, r1, lsl #11
   18168:	adc	r0, r0, r0
   1816c:	subcs	r3, r3, r1, lsl #11
   18170:	cmp	r3, r1, lsl #10
   18174:	adc	r0, r0, r0
   18178:	subcs	r3, r3, r1, lsl #10
   1817c:	cmp	r3, r1, lsl #9
   18180:	adc	r0, r0, r0
   18184:	subcs	r3, r3, r1, lsl #9
   18188:	cmp	r3, r1, lsl #8
   1818c:	adc	r0, r0, r0
   18190:	subcs	r3, r3, r1, lsl #8
   18194:	cmp	r3, r1, lsl #7
   18198:	adc	r0, r0, r0
   1819c:	subcs	r3, r3, r1, lsl #7
   181a0:	cmp	r3, r1, lsl #6
   181a4:	adc	r0, r0, r0
   181a8:	subcs	r3, r3, r1, lsl #6
   181ac:	cmp	r3, r1, lsl #5
   181b0:	adc	r0, r0, r0
   181b4:	subcs	r3, r3, r1, lsl #5
   181b8:	cmp	r3, r1, lsl #4
   181bc:	adc	r0, r0, r0
   181c0:	subcs	r3, r3, r1, lsl #4
   181c4:	cmp	r3, r1, lsl #3
   181c8:	adc	r0, r0, r0
   181cc:	subcs	r3, r3, r1, lsl #3
   181d0:	cmp	r3, r1, lsl #2
   181d4:	adc	r0, r0, r0
   181d8:	subcs	r3, r3, r1, lsl #2
   181dc:	cmp	r3, r1, lsl #1
   181e0:	adc	r0, r0, r0
   181e4:	subcs	r3, r3, r1, lsl #1
   181e8:	cmp	r3, r1
   181ec:	adc	r0, r0, r0
   181f0:	subcs	r3, r3, r1
   181f4:	cmp	ip, #0
   181f8:	rsbmi	r0, r0, #0
   181fc:	bx	lr
   18200:	teq	ip, r0
   18204:	rsbmi	r0, r0, #0
   18208:	bx	lr
   1820c:	movcc	r0, #0
   18210:	asreq	r0, ip, #31
   18214:	orreq	r0, r0, #1
   18218:	bx	lr
   1821c:	clz	r2, r1
   18220:	rsb	r2, r2, #31
   18224:	cmp	ip, #0
   18228:	lsr	r0, r3, r2
   1822c:	rsbmi	r0, r0, #0
   18230:	bx	lr
   18234:	cmp	r0, #0
   18238:	mvngt	r0, #-2147483648	; 0x80000000
   1823c:	movlt	r0, #-2147483648	; 0x80000000
   18240:	b	182a0 <__lxstat64@plt+0x747c>
   18244:	cmp	r1, #0
   18248:	beq	18234 <__lxstat64@plt+0x7410>
   1824c:	push	{r0, r1, lr}
   18250:	bl	1802c <__lxstat64@plt+0x7208>
   18254:	pop	{r1, r2, lr}
   18258:	mul	r3, r2, r0
   1825c:	sub	r1, r1, r3
   18260:	bx	lr
   18264:	cmp	r3, #0
   18268:	cmpeq	r2, #0
   1826c:	bne	18284 <__lxstat64@plt+0x7460>
   18270:	cmp	r1, #0
   18274:	cmpeq	r0, #0
   18278:	mvnne	r1, #0
   1827c:	mvnne	r0, #0
   18280:	b	182a0 <__lxstat64@plt+0x747c>
   18284:	sub	sp, sp, #8
   18288:	push	{sp, lr}
   1828c:	bl	182b0 <__lxstat64@plt+0x748c>
   18290:	ldr	lr, [sp, #4]
   18294:	add	sp, sp, #8
   18298:	pop	{r2, r3}
   1829c:	bx	lr
   182a0:	push	{r1, lr}
   182a4:	mov	r0, #8
   182a8:	bl	10bf0 <raise@plt>
   182ac:	pop	{r1, pc}
   182b0:	cmp	r1, r3
   182b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   182b8:	cmpeq	r0, r2
   182bc:	mov	r4, r0
   182c0:	mov	r5, r1
   182c4:	ldr	r9, [sp, #28]
   182c8:	movcc	r0, #0
   182cc:	movcc	r1, #0
   182d0:	bcc	183c8 <__lxstat64@plt+0x75a4>
   182d4:	cmp	r3, #0
   182d8:	clzeq	ip, r2
   182dc:	clzne	ip, r3
   182e0:	addeq	ip, ip, #32
   182e4:	cmp	r5, #0
   182e8:	clzeq	r1, r4
   182ec:	addeq	r1, r1, #32
   182f0:	clzne	r1, r5
   182f4:	sub	ip, ip, r1
   182f8:	sub	lr, ip, #32
   182fc:	lsl	r7, r3, ip
   18300:	rsb	r8, ip, #32
   18304:	orr	r7, r7, r2, lsl lr
   18308:	orr	r7, r7, r2, lsr r8
   1830c:	lsl	r6, r2, ip
   18310:	cmp	r5, r7
   18314:	cmpeq	r4, r6
   18318:	movcc	r0, #0
   1831c:	movcc	r1, #0
   18320:	bcc	1833c <__lxstat64@plt+0x7518>
   18324:	mov	r3, #1
   18328:	subs	r4, r4, r6
   1832c:	lsl	r1, r3, lr
   18330:	lsl	r0, r3, ip
   18334:	orr	r1, r1, r3, lsr r8
   18338:	sbc	r5, r5, r7
   1833c:	cmp	ip, #0
   18340:	beq	183c8 <__lxstat64@plt+0x75a4>
   18344:	lsrs	r3, r7, #1
   18348:	rrx	r2, r6
   1834c:	mov	r6, ip
   18350:	b	18374 <__lxstat64@plt+0x7550>
   18354:	subs	r4, r4, r2
   18358:	sbc	r5, r5, r3
   1835c:	adds	r4, r4, r4
   18360:	adc	r5, r5, r5
   18364:	adds	r4, r4, #1
   18368:	adc	r5, r5, #0
   1836c:	subs	r6, r6, #1
   18370:	beq	18390 <__lxstat64@plt+0x756c>
   18374:	cmp	r5, r3
   18378:	cmpeq	r4, r2
   1837c:	bcs	18354 <__lxstat64@plt+0x7530>
   18380:	adds	r4, r4, r4
   18384:	adc	r5, r5, r5
   18388:	subs	r6, r6, #1
   1838c:	bne	18374 <__lxstat64@plt+0x7550>
   18390:	lsr	r6, r4, ip
   18394:	lsr	r7, r5, ip
   18398:	orr	r6, r6, r5, lsl r8
   1839c:	adds	r2, r0, r4
   183a0:	orr	r6, r6, r5, lsr lr
   183a4:	adc	r3, r1, r5
   183a8:	lsl	r1, r7, ip
   183ac:	orr	r1, r1, r6, lsl lr
   183b0:	lsl	r0, r6, ip
   183b4:	orr	r1, r1, r6, lsr r8
   183b8:	subs	r0, r2, r0
   183bc:	mov	r4, r6
   183c0:	mov	r5, r7
   183c4:	sbc	r1, r3, r1
   183c8:	cmp	r9, #0
   183cc:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   183d0:	strd	r4, [r9]
   183d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   183d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   183dc:	mov	r7, r0
   183e0:	ldr	r6, [pc, #72]	; 18430 <__lxstat64@plt+0x760c>
   183e4:	ldr	r5, [pc, #72]	; 18434 <__lxstat64@plt+0x7610>
   183e8:	add	r6, pc, r6
   183ec:	add	r5, pc, r5
   183f0:	sub	r6, r6, r5
   183f4:	mov	r8, r1
   183f8:	mov	r9, r2
   183fc:	bl	10bb8 <calloc@plt-0x20>
   18400:	asrs	r6, r6, #2
   18404:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18408:	mov	r4, #0
   1840c:	add	r4, r4, #1
   18410:	ldr	r3, [r5], #4
   18414:	mov	r2, r9
   18418:	mov	r1, r8
   1841c:	mov	r0, r7
   18420:	blx	r3
   18424:	cmp	r6, r4
   18428:	bne	1840c <__lxstat64@plt+0x75e8>
   1842c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18430:	andeq	r1, r1, r0, lsr #22
   18434:	andeq	r1, r1, r8, lsl fp
   18438:	bx	lr
   1843c:	ldr	r3, [pc, #12]	; 18450 <__lxstat64@plt+0x762c>
   18440:	mov	r1, #0
   18444:	add	r3, pc, r3
   18448:	ldr	r2, [r3]
   1844c:	b	10d58 <__cxa_atexit@plt>
   18450:	muleq	r1, r0, ip

Disassembly of section .fini:

00018454 <.fini>:
   18454:	push	{r3, lr}
   18458:	pop	{r3, pc}
