<h1 align="center">Hi, I'm Archita Roy 👋</h1>

<p align="center">
  🎓 ECE Undergraduate @ NIT Silchar | 🧠 GATE Aspirant <br>
  💡 Aspiring VLSI Engineer | 📘 Documenting my journey with GitHub & Notion
</p>

---

## 🚀 About Me

- 🎓 I'm currently a 3rd-year Electronics & Communication Engineering student at **NIT Silchar**
- 💻 Exploring the **core domain**: VLSI, Digital Design
- 🔬 Currently building hands-on projects in **Logisim**, **Verilog**, and **CMOS Layout**
- 🧠 Preparing for **GATE (ECE)** while developing my tech portfolio

---

## 📂 Featured Repositories

- [`vlsi-projects-archita`](https://github.com/archita-2005/vlsi-projects-archita) – Logisim + Verilog + Layout projects for core electronics
- *(more coming soon)*

---

## 🧰 Tools & Technologies

<p>
  <img src="https://img.shields.io/badge/Language-Verilog-orange?style=flat-square" />
  <img src="https://img.shields.io/badge/Tool-Logisim-blue?style=flat-square" />
  <img src="https://img.shields.io/badge/Layout-Microwind%20%7C%20ElectricVLSI-green?style=flat-square" />
</p>

---

## 🗂️ Currently Learning

- ✅ Verilog RTL Design & Testbenching
- ✅ CMOS Layout (W/L sizing, stick diagrams)
- ✅ Control Systems, Digital Electronics, Signal Processing
- ✅ Embedded C and Microcontroller basics

---

## 📬 Connect with Me

- 📧 Email: architaroy2005@gmail.com  
- 💼 [LinkedIn](https://linkedin.com/archita-royy/)  
- 📘 [Notion Dashboard (VLSI Roadmap)](https://occipital-whale-50c.notion.site/VLSI-GATE-2026-Dashboard-22b0e588c5d780f3bb58eac8b304c89a)

---

> 🌱 *This GitHub profile is my learning diary as I explore the intersection of theory and implementation in VLSI.*
