<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>PMU_Type Struct Reference</title>
<title>CMSIS-Core (Cortex-M): PMU_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 46px;">
  <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">CMSIS-Core (Cortex-M)
   &#160;<span id="projectnumber">Version 5.4.0</span>
   </div>
   <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
    <ul class="tablist">
      <script type="text/javascript">
		<!--
		writeComponentTabs.call(this);
		//-->
      </script>
	  </ul>
</div>
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structPMU__Type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PMU_Type Struct Reference<div class="ingroups"><a class="el" href="group__pmu8__functions.html">PMU Functions for Armv8.1-M</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Performance Monitoring Unit (PMU).  
 <a href="structPMU__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a08f877e8edcb1c19b81ebcf95f85e2f7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a08f877e8edcb1c19b81ebcf95f85e2f7">EVCNTR</a> [<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td></tr>
<tr class="memdesc:a08f877e8edcb1c19b81ebcf95f85e2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Event Counter Registers.  <a href="#a08f877e8edcb1c19b81ebcf95f85e2f7">More...</a><br/></td></tr>
<tr class="separator:a08f877e8edcb1c19b81ebcf95f85e2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada85996bd815d9eff9552794feec6d74"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#ada85996bd815d9eff9552794feec6d74">CCNTR</a></td></tr>
<tr class="memdesc:ada85996bd815d9eff9552794feec6d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Cycle Counter Register.  <a href="#ada85996bd815d9eff9552794feec6d74">More...</a><br/></td></tr>
<tr class="separator:ada85996bd815d9eff9552794feec6d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27682a8d2fe09d2052a4295d5b4a243b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a27682a8d2fe09d2052a4295d5b4a243b">EVTYPER</a> [<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td></tr>
<tr class="memdesc:a27682a8d2fe09d2052a4295d5b4a243b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Event Type and Filter Registers.  <a href="#a27682a8d2fe09d2052a4295d5b4a243b">More...</a><br/></td></tr>
<tr class="separator:a27682a8d2fe09d2052a4295d5b4a243b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a61fea523ea0f4e9242101cb09fc6f6a8">CCFILTR</a></td></tr>
<tr class="memdesc:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Cycle Counter Filter Register.  <a href="#a61fea523ea0f4e9242101cb09fc6f6a8">More...</a><br/></td></tr>
<tr class="separator:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a030ee86cd33b72a0c5e66fbaf418d1be">CNTENSET</a></td></tr>
<tr class="memdesc:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Count Enable Set Register.  <a href="#a030ee86cd33b72a0c5e66fbaf418d1be">More...</a><br/></td></tr>
<tr class="separator:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a3c24c882b1679390b1dd957dbd0f0bf6">CNTENCLR</a></td></tr>
<tr class="memdesc:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Count Enable Clear Register.  <a href="#a3c24c882b1679390b1dd957dbd0f0bf6">More...</a><br/></td></tr>
<tr class="separator:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5a5872105d9056145e9095bc1c63ac"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a3f5a5872105d9056145e9095bc1c63ac">INTENSET</a></td></tr>
<tr class="memdesc:a3f5a5872105d9056145e9095bc1c63ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Interrupt Enable Set Register.  <a href="#a3f5a5872105d9056145e9095bc1c63ac">More...</a><br/></td></tr>
<tr class="separator:a3f5a5872105d9056145e9095bc1c63ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aaff7d5f3246c641d1f503d74a5adb0ee">INTENCLR</a></td></tr>
<tr class="memdesc:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Interrupt Enable Clear Register.  <a href="#aaff7d5f3246c641d1f503d74a5adb0ee">More...</a><br/></td></tr>
<tr class="separator:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2acdf96dc7f60ad5a384d1f47e0bb8e0">OVSCLR</a></td></tr>
<tr class="memdesc:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Overflow Flag Status Clear Register.  <a href="#a2acdf96dc7f60ad5a384d1f47e0bb8e0">More...</a><br/></td></tr>
<tr class="separator:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2add0abae68f27801299d6dd4bfcde66"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2add0abae68f27801299d6dd4bfcde66">SWINC</a></td></tr>
<tr class="memdesc:a2add0abae68f27801299d6dd4bfcde66"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Software Increment Register.  <a href="#a2add0abae68f27801299d6dd4bfcde66">More...</a><br/></td></tr>
<tr class="separator:a2add0abae68f27801299d6dd4bfcde66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153e694a19f845e65a3d2abd4d64faa7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a153e694a19f845e65a3d2abd4d64faa7">OVSSET</a></td></tr>
<tr class="memdesc:a153e694a19f845e65a3d2abd4d64faa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Overflow Flag Status Set Register.  <a href="#a153e694a19f845e65a3d2abd4d64faa7">More...</a><br/></td></tr>
<tr class="separator:a153e694a19f845e65a3d2abd4d64faa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a1f2e763ceeeff8ff15c0bd3520b683e8">TYPE</a></td></tr>
<tr class="memdesc:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Type Register.  <a href="#a1f2e763ceeeff8ff15c0bd3520b683e8">More...</a><br/></td></tr>
<tr class="separator:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aba9bddd6b49c88e38f4bb79d32002c3c">CTRL</a></td></tr>
<tr class="memdesc:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Control Register.  <a href="#aba9bddd6b49c88e38f4bb79d32002c3c">More...</a><br/></td></tr>
<tr class="separator:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a8296d51236329e79d1604080aa9c1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a60a8296d51236329e79d1604080aa9c1">AUTHSTATUS</a></td></tr>
<tr class="memdesc:a60a8296d51236329e79d1604080aa9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Authentication Status Register.  <a href="#a60a8296d51236329e79d1604080aa9c1">More...</a><br/></td></tr>
<tr class="separator:a60a8296d51236329e79d1604080aa9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439c7a309f02c41a6581d0819e896fdc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a439c7a309f02c41a6581d0819e896fdc">DEVARCH</a></td></tr>
<tr class="memdesc:a439c7a309f02c41a6581d0819e896fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Device Architecture Register.  <a href="#a439c7a309f02c41a6581d0819e896fdc">More...</a><br/></td></tr>
<tr class="separator:a439c7a309f02c41a6581d0819e896fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8b7bca579afd4969d8bfffa61afbed"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aac8b7bca579afd4969d8bfffa61afbed">DEVTYPE</a></td></tr>
<tr class="memdesc:aac8b7bca579afd4969d8bfffa61afbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Device Type Register.  <a href="#aac8b7bca579afd4969d8bfffa61afbed">More...</a><br/></td></tr>
<tr class="separator:aac8b7bca579afd4969d8bfffa61afbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4612a6387c5be0e56898bfa6b16902"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#abe4612a6387c5be0e56898bfa6b16902">PIDR4</a></td></tr>
<tr class="memdesc:abe4612a6387c5be0e56898bfa6b16902"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 4.  <a href="#abe4612a6387c5be0e56898bfa6b16902">More...</a><br/></td></tr>
<tr class="separator:abe4612a6387c5be0e56898bfa6b16902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7c3069b9a30d54e5e30166a2281bd7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#afe7c3069b9a30d54e5e30166a2281bd7">PIDR0</a></td></tr>
<tr class="memdesc:afe7c3069b9a30d54e5e30166a2281bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 0.  <a href="#afe7c3069b9a30d54e5e30166a2281bd7">More...</a><br/></td></tr>
<tr class="separator:afe7c3069b9a30d54e5e30166a2281bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a764266e9b41e7c100a9853889d94ab"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a8a764266e9b41e7c100a9853889d94ab">PIDR1</a></td></tr>
<tr class="memdesc:a8a764266e9b41e7c100a9853889d94ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 1.  <a href="#a8a764266e9b41e7c100a9853889d94ab">More...</a><br/></td></tr>
<tr class="separator:a8a764266e9b41e7c100a9853889d94ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7053542f392f435ad51930d0504622"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2f7053542f392f435ad51930d0504622">PIDR2</a></td></tr>
<tr class="memdesc:a2f7053542f392f435ad51930d0504622"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 2.  <a href="#a2f7053542f392f435ad51930d0504622">More...</a><br/></td></tr>
<tr class="separator:a2f7053542f392f435ad51930d0504622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831a9b4e2e07eef0b93713beb26a6516"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a831a9b4e2e07eef0b93713beb26a6516">PIDR3</a></td></tr>
<tr class="memdesc:a831a9b4e2e07eef0b93713beb26a6516"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 3.  <a href="#a831a9b4e2e07eef0b93713beb26a6516">More...</a><br/></td></tr>
<tr class="separator:a831a9b4e2e07eef0b93713beb26a6516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54117364a5e8d3af0cc45769bb9b11c7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a54117364a5e8d3af0cc45769bb9b11c7">CIDR0</a></td></tr>
<tr class="memdesc:a54117364a5e8d3af0cc45769bb9b11c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 0.  <a href="#a54117364a5e8d3af0cc45769bb9b11c7">More...</a><br/></td></tr>
<tr class="separator:a54117364a5e8d3af0cc45769bb9b11c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eded5a42f8b81a09df17ce0a9f90897"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a0eded5a42f8b81a09df17ce0a9f90897">CIDR1</a></td></tr>
<tr class="memdesc:a0eded5a42f8b81a09df17ce0a9f90897"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 1.  <a href="#a0eded5a42f8b81a09df17ce0a9f90897">More...</a><br/></td></tr>
<tr class="separator:a0eded5a42f8b81a09df17ce0a9f90897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa4cd97b83324090d6e696f3568415"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a94fa4cd97b83324090d6e696f3568415">CIDR2</a></td></tr>
<tr class="memdesc:a94fa4cd97b83324090d6e696f3568415"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 2.  <a href="#a94fa4cd97b83324090d6e696f3568415">More...</a><br/></td></tr>
<tr class="separator:a94fa4cd97b83324090d6e696f3568415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7ed1b5979deb4fb0a536aa477c6830"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aff7ed1b5979deb4fb0a536aa477c6830">CIDR3</a></td></tr>
<tr class="memdesc:aff7ed1b5979deb4fb0a536aa477c6830"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 3.  <a href="#aff7ed1b5979deb4fb0a536aa477c6830">More...</a><br/></td></tr>
<tr class="separator:aff7ed1b5979deb4fb0a536aa477c6830"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure type to access the Performance Monitoring Unit (PMU). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a60a8296d51236329e79d1604080aa9c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::AUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Authentication Status Register. </p>
<p>Offset: 0xFB8 (R/W) </p>

</div>
</div>
<a class="anchor" id="a61fea523ea0f4e9242101cb09fc6f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CCFILTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Cycle Counter Filter Register. </p>
<p>Offset: 0x47C (R/W) </p>

</div>
</div>
<a class="anchor" id="ada85996bd815d9eff9552794feec6d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Cycle Counter Register. </p>
<p>Offset: 0x7C (R/W) </p>

</div>
</div>
<a class="anchor" id="a54117364a5e8d3af0cc45769bb9b11c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 0. </p>
<p>Offset: 0xFF0 (R/W) </p>

</div>
</div>
<a class="anchor" id="a0eded5a42f8b81a09df17ce0a9f90897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 1. </p>
<p>Offset: 0xFF4 (R/W) </p>

</div>
</div>
<a class="anchor" id="a94fa4cd97b83324090d6e696f3568415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 2. </p>
<p>Offset: 0xFF8 (R/W) </p>

</div>
</div>
<a class="anchor" id="aff7ed1b5979deb4fb0a536aa477c6830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 3. </p>
<p>Offset: 0xFFC (R/W) </p>

</div>
</div>
<a class="anchor" id="a3c24c882b1679390b1dd957dbd0f0bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CNTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Count Enable Clear Register. </p>
<p>Offset: 0xC20 (R/W) </p>

</div>
</div>
<a class="anchor" id="a030ee86cd33b72a0c5e66fbaf418d1be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CNTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Count Enable Set Register. </p>
<p>Offset: 0xC00 (R/W) </p>

</div>
</div>
<a class="anchor" id="aba9bddd6b49c88e38f4bb79d32002c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Control Register. </p>
<p>Offset: 0xE04 (R/W) </p>

</div>
</div>
<a class="anchor" id="a439c7a309f02c41a6581d0819e896fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Device Architecture Register. </p>
<p>Offset: 0xFBC (R/W) </p>

</div>
</div>
<a class="anchor" id="aac8b7bca579afd4969d8bfffa61afbed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Device Type Register. </p>
<p>Offset: 0xFCC (R/W) </p>

</div>
</div>
<a class="anchor" id="a08f877e8edcb1c19b81ebcf95f85e2f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::EVCNTR[<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Event Counter Registers. </p>
<p>Offset: 0x0 (R/W)</p>
<p>Two up to 31 event counters, see device specific <a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a> </p>

</div>
</div>
<a class="anchor" id="a27682a8d2fe09d2052a4295d5b4a243b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::EVTYPER[<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Event Type and Filter Registers. </p>
<p>Offset: 0x400 (R/W)</p>
<p>Two up to 31 event counters, see device specific <a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a> </p>

</div>
</div>
<a class="anchor" id="aaff7d5f3246c641d1f503d74a5adb0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Interrupt Enable Clear Register. </p>
<p>Offset: 0xC60 (R/W) </p>

</div>
</div>
<a class="anchor" id="a3f5a5872105d9056145e9095bc1c63ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Interrupt Enable Set Register. </p>
<p>Offset: 0xC40 (R/W) </p>

</div>
</div>
<a class="anchor" id="a2acdf96dc7f60ad5a384d1f47e0bb8e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::OVSCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Overflow Flag Status Clear Register. </p>
<p>Offset: 0xC80 (R/W) </p>

</div>
</div>
<a class="anchor" id="a153e694a19f845e65a3d2abd4d64faa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::OVSSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Overflow Flag Status Set Register. </p>
<p>Offset: 0xCC0 (R/W) </p>

</div>
</div>
<a class="anchor" id="afe7c3069b9a30d54e5e30166a2281bd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 0. </p>
<p>Offset: 0xFE0 (R/W) </p>

</div>
</div>
<a class="anchor" id="a8a764266e9b41e7c100a9853889d94ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 1. </p>
<p>Offset: 0xFE4 (R/W) </p>

</div>
</div>
<a class="anchor" id="a2f7053542f392f435ad51930d0504622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 2. </p>
<p>Offset: 0xFE8 (R/W) </p>

</div>
</div>
<a class="anchor" id="a831a9b4e2e07eef0b93713beb26a6516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 3. </p>
<p>Offset: 0xFEC (R/W) </p>

</div>
</div>
<a class="anchor" id="abe4612a6387c5be0e56898bfa6b16902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 4. </p>
<p>Offset: 0xFD0 (R/W) </p>

</div>
</div>
<a class="anchor" id="a2add0abae68f27801299d6dd4bfcde66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::SWINC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Software Increment Register. </p>
<p>Offset: 0xCA0 (R/W) </p>

</div>
</div>
<a class="anchor" id="a1f2e763ceeeff8ff15c0bd3520b683e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Type Register. </p>
<p>Offset: 0xE00 (R/W) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structPMU__Type.html">PMU_Type</a></li>
    <li class="footer">Generated on Thu Apr 9 2020 15:49:08 for CMSIS-Core (Cortex-M) Version 5.4.0 by Arm Ltd. All rights reserved.
	<!--
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 
	-->
	</li>
  </ul>
</div>
</body>
</html>
