########################################################################################
# Copyright (c) 2024 Beijing Institute of Open Source Chip (BOSC)
#
# ChiselAIA is licensed under Mulan PSL v2.
# You can use this software according to the terms and conditions of the Mulan PSL v2.
# You may obtain a copy of Mulan PSL v2 at:
#          http://license.coscl.org.cn/MulanPSL2
#
# THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
# EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
# MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
#
# See the Mulan PSL v2 for more details.
########################################################################################

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, FallingEdge, with_timeout
from common import *

async def axi4_aw_send(dut, addr, prot, size):
  await FallingEdge(dut.clock)
  dut.toaia_0_aw_valid.value = 1
  dut.toaia_0_aw_bits_addr.value = addr
  dut.toaia_0_aw_bits_prot.value = prot
  dut.toaia_0_b_valid.value = 1
  # TODO: why need this? how to use axi4lite?
  dut.toaia_0_aw_bits_size.value = size
  while not dut.toaia_0_aw_ready.value:
    await FallingEdge(dut.clock)
  await FallingEdge(dut.clock)
  dut.toaia_0_aw_valid.value = 0
  
async def axi4_w_send(dut, data, strb):
  await FallingEdge(dut.clock)
  # As AXI4RegMapperNode only receives a & w within same cycle
  # make sure a & w send within same cycle
  dut.toaia_0_w_valid.value = 1
  dut.toaia_0_w_bits_last.value = 1
  dut.toaia_0_w_bits_data.value = data
  dut.toaia_0_w_bits_strb.value = strb
  while not dut.toaia_0_aw_ready.value:
    await FallingEdge(dut.clock)
  await FallingEdge(dut.clock)
  dut.toaia_0_w_valid.value = 0
  dut.toaia_0_w_bits_last.value = 0

  
async def axi4_b_receive(dut):
  await with_timeout(RisingEdge(dut.toaia_0_b_valid), 5, "ns")
async def axi4_ar_send(dut, addr, prot, size):
  await FallingEdge(dut.clock)
  while not dut.toaia_0_ar_ready:
    await FallingEdge(dut.clock)
  dut.toaia_0_ar_valid.value = 1
  dut.toaia_0_ar_bits_addr.value = addr
  dut.toaia_0_ar_bits_prot.value = prot
  # TODO: why need this? how to use axi4lite?
  dut.toaia_0_ar_bits_size.value = size
  await FallingEdge(dut.clock)
  dut.toaia_0_ar_valid.value = 0
async def axi4_r_receive(dut):
  await with_timeout(RisingEdge(dut.toaia_0_r_valid), 5, "ns")
  return dut.toaia_0_r_bits_data.value

async def axi4_write(dut, addr, data, strb, size):
  cocotb.start_soon(axi4_aw_send(dut, addr, 0, size))
  cocotb.start_soon(axi4_w_send(dut, data, strb))
  await axi4_b_receive(dut)
async def axi4_write32(dut, addr, data):
  await axi4_write(dut, addr,
    data if addr%4==0 else data<<32,
    0xf if addr%4==0 else 0xf,
    2,
  )

async def axi4_toimsic_b_send(dut, id):
  await FallingEdge(dut.clock)
  dut.toimsic_0_b_valid.value = 1
  dut.toimsic_0_b_bits_id.value = id
  await FallingEdge(dut.clock)
  dut.toimsic_0_b_valid.value = 0

async def axi4_read(dut, addr, size):
  cocotb.start_soon(axi4_ar_send(dut, addr, 0, size))
  task = cocotb.start_soon(axi4_r_receive(dut))
  return await task
async def axi4_read32(dut, addr):
  return await axi4_read(dut, addr, 2)

@cocotb.test()
async def axi_simple_test(dut):
  # Start the clock
  cocotb.start_soon(Clock(dut.clock, 1, units="ns").start())
  # Apply reset
  dut.reset.value = 1
  for _ in range(10):
    await RisingEdge(dut.clock)
  dut.reset.value = 0
  # Initialize ready signals
  dut.toaia_0_b_ready.value = 1
  dut.toaia_0_r_ready.value = 1
  await RisingEdge(dut.clock)

  # Init APLIC
  await axi4_write32(dut, aplic_m_base_addr+offset_domaincfg, 0x80000104)
  ## init sourcecfg1~sourcecfg63, target1~target63
  for i in range(0,62):
    await axi4_write32(dut, aplic_m_base_addr+offset_sourcecfg+i*4, sourcecfg_sm_edge1)
    await axi4_write32(dut, aplic_m_base_addr+offset_targets+i*4, i+1)
  ## enable ie bit1~63
  await axi4_write32(dut, aplic_m_base_addr+offset_seties+0*4, 0xfffffffe)
  await axi4_write32(dut, aplic_m_base_addr+offset_seties+1*4, 0xffffffff)

  # Init IMSIC0
  await init_imsic(dut, 0)

  await interrupt(dut, 19)
  await interrupt(dut, 2)
