{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 11:56:36 2006 " "Info: Processing started: Thu Aug 31 11:56:36 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\] register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 164.28 MHz 6.087 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 164.28 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\]\" and destination register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]\" (period= 6.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.857 ns + Longest register register " "Info: + Longest register to register delay is 5.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\] 1 REG LCFF_X22_Y8_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N13; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.545 ns) 1.450 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~81 2 COMB LCCOMB_X24_Y8_N2 1 " "Info: 2: + IC(0.905 ns) + CELL(0.545 ns) = 1.450 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~81'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.450 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.512 ns) 3.105 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~0 3 COMB LCCOMB_X21_Y10_N30 6 " "Info: 3: + IC(1.143 ns) + CELL(0.512 ns) = 3.105 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.655 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 3.595 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdcnt_addr_ena 4 COMB LCCOMB_X21_Y10_N0 44 " "Info: 4: + IC(0.312 ns) + CELL(0.178 ns) = 3.595 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 44; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.490 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 108 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.495 ns) 4.409 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 5 COMB LCCOMB_X21_Y10_N4 2 " "Info: 5: + IC(0.319 ns) + CELL(0.495 ns) = 4.409 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.814 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.489 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 6 COMB LCCOMB_X21_Y10_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.489 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.569 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 7 COMB LCCOMB_X21_Y10_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.569 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.649 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 8 COMB LCCOMB_X21_Y10_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.649 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.729 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 9 COMB LCCOMB_X21_Y10_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.729 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.903 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 10 COMB LCCOMB_X21_Y10_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 4.903 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.983 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 11 COMB LCCOMB_X21_Y10_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.983 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.063 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 12 COMB LCCOMB_X21_Y10_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.063 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.143 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 13 COMB LCCOMB_X21_Y10_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.143 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.223 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 14 COMB LCCOMB_X21_Y10_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.223 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.303 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 15 COMB LCCOMB_X21_Y10_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.303 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.761 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 16 COMB LCCOMB_X21_Y10_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.761 ns; Loc. = LCCOMB_X21_Y10_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.857 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 17 REG LCFF_X21_Y10_N27 3 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 5.857 ns; Loc. = LCFF_X21_Y10_N27; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 54.26 % ) " "Info: Total cell delay = 3.178 ns ( 54.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.679 ns ( 45.74 % ) " "Info: Total interconnect delay = 2.679 ns ( 45.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.857 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.857 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.905ns 1.143ns 0.312ns 0.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.512ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.566 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.566 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 3 REG LCFF_X21_Y10_N27 3 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.566 ns; Loc. = LCFF_X21_Y10_N27; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.380 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.61 % ) " "Info: Total cell delay = 1.658 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.908 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.778ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.557 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.602 ns) 2.557 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\] 3 REG LCFF_X22_Y8_N13 2 " "Info: 3: + IC(0.769 ns) + CELL(0.602 ns) = 2.557 ns; Loc. = LCFF_X22_Y8_N13; Fanout = 2; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|rdptr_g\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.371 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.84 % ) " "Info: Total cell delay = 1.658 ns ( 64.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 35.16 % ) " "Info: Total interconnect delay = 0.899 ns ( 35.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.778ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_p96.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.857 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.857 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~81 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdcnt_addr_ena tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.905ns 1.143ns 0.312ns 0.319ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.512ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.566 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.566 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.130ns 0.778ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|rdptr_g[3] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 167.03 MHz 5.987 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 167.03 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" and destination register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" (period= 5.987 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.748 ns + Longest register register " "Info: + Longest register to register delay is 5.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 1 REG LCFF_X24_Y10_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.542 ns) 1.496 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.954 ns) + CELL(0.542 ns) = 1.496 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.496 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.178 ns) 2.558 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74 3 COMB LCCOMB_X24_Y10_N30 1 " "Info: 3: + IC(0.884 ns) + CELL(0.178 ns) = 2.558 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.062 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.025 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X24_Y10_N26 4 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 3.025 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.467 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 3.501 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|valid_wrreq 5 COMB LCCOMB_X24_Y10_N0 68 " "Info: 5: + IC(0.299 ns) + CELL(0.177 ns) = 3.501 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 68; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.495 ns) 4.300 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|parity~COUT 6 COMB LCCOMB_X24_Y10_N2 2 " "Info: 6: + IC(0.304 ns) + CELL(0.495 ns) = 4.300 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.799 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.380 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera0~COUT 7 COMB LCCOMB_X24_Y10_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.380 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.460 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera1~COUT 8 COMB LCCOMB_X24_Y10_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.460 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.540 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera2~COUT 9 COMB LCCOMB_X24_Y10_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.540 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.620 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera3~COUT 10 COMB LCCOMB_X24_Y10_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.620 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.700 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera4~COUT 11 COMB LCCOMB_X24_Y10_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.700 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.874 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera5~COUT 12 COMB LCCOMB_X24_Y10_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.174 ns) = 4.874 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.954 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera6~COUT 13 COMB LCCOMB_X24_Y10_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.954 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.034 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera7~COUT 14 COMB LCCOMB_X24_Y10_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.034 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.114 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera8~COUT 15 COMB LCCOMB_X24_Y10_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.114 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.194 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera9~COUT 16 COMB LCCOMB_X24_Y10_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.194 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera9~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.652 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera10 17 COMB LCCOMB_X24_Y10_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.652 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|countera10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.748 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 18 REG LCFF_X24_Y10_N25 4 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 5.748 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 52.51 % ) " "Info: Total cell delay = 3.018 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.730 ns ( 47.49 % ) " "Info: Total interconnect delay = 2.730 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.748 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.748 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.954ns 0.884ns 0.289ns 0.299ns 0.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.542ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 2.976 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 140 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 140; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.602 ns) 2.976 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X24_Y10_N25 4 " "Info: 2: + IC(1.440 ns) + CELL(0.602 ns) = 2.976 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.61 % ) " "Info: Total cell delay = 1.536 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 48.39 % ) " "Info: Total interconnect delay = 1.440 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 2.976 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 140 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 140; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.602 ns) 2.976 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X24_Y10_N25 4 " "Info: 2: + IC(1.440 ns) + CELL(0.602 ns) = 2.976 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.61 % ) " "Info: Total cell delay = 1.536 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 48.39 % ) " "Info: Total interconnect delay = 1.440 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.748 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.748 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|valid_wrreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|countera10 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.954ns 0.884ns 0.289ns 0.299ns 0.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.542ns 0.178ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "WRITE_FX2FIFO FLAGB IFCLK 5.756 ns register " "Info: tsu for register \"WRITE_FX2FIFO\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 5.756 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.367 ns + Longest pin register " "Info: + Longest pin to register delay is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.184 ns) + CELL(0.319 ns) 7.406 ns Selector1~16 2 COMB LCCOMB_X26_Y10_N6 1 " "Info: 2: + IC(6.184 ns) + CELL(0.319 ns) = 7.406 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 1; COMB Node = 'Selector1~16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.503 ns" { FLAGB Selector1~16 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.545 ns) 8.271 ns Selector1~17 3 COMB LCCOMB_X26_Y10_N16 1 " "Info: 3: + IC(0.320 ns) + CELL(0.545 ns) = 8.271 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Selector1~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.865 ns" { Selector1~16 Selector1~17 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.367 ns WRITE_FX2FIFO 4 REG LCFF_X26_Y10_N17 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.367 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.863 ns ( 22.27 % ) " "Info: Total cell delay = 1.863 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.504 ns ( 77.73 % ) " "Info: Total interconnect delay = 6.504 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.367 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.367 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 6.184ns 0.320ns 0.000ns } { 0.000ns 0.903ns 0.319ns 0.545ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.573 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.573 ns WRITE_FX2FIFO 3 REG LCFF_X26_Y10_N17 4 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.573 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.387 ns" { IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.44 % ) " "Info: Total cell delay = 1.658 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.915 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.573 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.573 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.785ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.367 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.367 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 6.184ns 0.320ns 0.000ns } { 0.000ns 0.903ns 0.319ns 0.545ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.573 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.573 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.785ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 12.131 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]\" is 12.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 2.976 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 140 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 140; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.602 ns) 2.976 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 2 REG LCFF_X24_Y10_N25 4 " "Info: 2: + IC(1.440 ns) + CELL(0.602 ns) = 2.976 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.61 % ) " "Info: Total cell delay = 1.536 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 48.39 % ) " "Info: Total interconnect delay = 1.440 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.878 ns + Longest register pin " "Info: + Longest register to pin delay is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\] 1 REG LCFF_X24_Y10_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|a_graycounter_j27:wrptr_gp\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "db/a_graycounter_j27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_j27.tdf" 97 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.542 ns) 1.496 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.954 ns) + CELL(0.542 ns) = 1.496 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.496 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.178 ns) 2.558 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74 3 COMB LCCOMB_X24_Y10_N30 1 " "Info: 3: + IC(0.884 ns) + CELL(0.178 ns) = 2.558 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.062 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.025 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X24_Y10_N26 4 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 3.025 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_efb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.467 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_efb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_efb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.787 ns) + CELL(3.066 ns) 8.878 ns GPIO2 5 PIN PIN_68 0 " "Info: 5: + IC(2.787 ns) + CELL(3.066 ns) = 8.878 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.853 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.964 ns ( 44.65 % ) " "Info: Total cell delay = 3.964 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.914 ns ( 55.35 % ) " "Info: Total interconnect delay = 4.914 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.878 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.878 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.954ns 0.884ns 0.289ns 2.787ns } { 0.000ns 0.542ns 0.178ns 0.178ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] } { 0.000ns 0.000ns 1.440ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.878 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.878 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp|power_modified_counter_values[10] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~71 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~74 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.954ns 0.884ns 0.289ns 2.787ns } { 0.000ns 0.542ns 0.178ns 0.178ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.675 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.736 ns) + CELL(3.036 ns) 10.675 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.736 ns) + CELL(3.036 ns) = 10.675 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.772 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 36.90 % ) " "Info: Total cell delay = 3.939 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.736 ns ( 63.10 % ) " "Info: Total interconnect delay = 6.736 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.675 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.675 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.736ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[7\] DA\[7\] ENC_CLK -3.218 ns register " "Info: th for register \"ADC\[7\]\" (data pin = \"DA\[7\]\", clock pin = \"ENC_CLK\") is -3.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 2.922 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 140 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 140; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.602 ns) 2.922 ns ADC\[7\] 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.386 ns) + CELL(0.602 ns) = 2.922 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'ADC\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.988 ns" { ENC_CLK ADC[7] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 52.57 % ) " "Info: Total cell delay = 1.536 ns ( 52.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.43 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.922 ns" { ENC_CLK ADC[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.922 ns" { ENC_CLK ENC_CLK~combout ADC[7] } { 0.000ns 0.000ns 1.386ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.426 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[7\] 1 PIN PIN_169 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_169; Fanout = 1; PIN Node = 'DA\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[7] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.239 ns) + CELL(0.178 ns) 6.330 ns ADC\[7\]~feeder 2 COMB LCCOMB_X22_Y12_N22 1 " "Info: 2: + IC(5.239 ns) + CELL(0.178 ns) = 6.330 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 1; COMB Node = 'ADC\[7\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.417 ns" { DA[7] ADC[7]~feeder } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.426 ns ADC\[7\] 3 REG LCFF_X22_Y12_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.426 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'ADC\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { ADC[7]~feeder ADC[7] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 18.47 % ) " "Info: Total cell delay = 1.187 ns ( 18.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 81.53 % ) " "Info: Total interconnect delay = 5.239 ns ( 81.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.426 ns" { DA[7] ADC[7]~feeder ADC[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.426 ns" { DA[7] DA[7]~combout ADC[7]~feeder ADC[7] } { 0.000ns 0.000ns 5.239ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.922 ns" { ENC_CLK ADC[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.922 ns" { ENC_CLK ENC_CLK~combout ADC[7] } { 0.000ns 0.000ns 1.386ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.426 ns" { DA[7] ADC[7]~feeder ADC[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.426 ns" { DA[7] DA[7]~combout ADC[7]~feeder ADC[7] } { 0.000ns 0.000ns 5.239ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 11:56:36 2006 " "Info: Processing ended: Thu Aug 31 11:56:36 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
