CLK_GATE_BIG_ENDIAN,VAR_0
ioread32be,FUNC_0
readl,FUNC_1
clk_gate_readl,FUNC_2
gate,VAR_1
