#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x11058e0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x116adf0_0 .var "D", 8 0;
v0x116aed0_0 .net "Q", 8 0, L_0x11757e0;  1 drivers
v0x116af70_0 .net "QB", 8 0, L_0x1175940;  1 drivers
v0x116b040_0 .var "clk", 0 0;
S_0x1105a70 .scope module, "reg9_0" "reg9" 2 9, 3 3 0, S_0x11058e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 9 "Q";
    .port_info 3 /OUTPUT 9 "QB";
v0x116aa30_0 .net "D", 8 0, v0x116adf0_0;  1 drivers
v0x116ab30_0 .net "Q", 8 0, L_0x11757e0;  alias, 1 drivers
v0x116ac10_0 .net "QB", 8 0, L_0x1175940;  alias, 1 drivers
v0x116acd0_0 .net "clk", 0 0, v0x116b040_0;  1 drivers
L_0x1174cd0 .part v0x116adf0_0, 0, 1;
L_0x1174e20 .part v0x116adf0_0, 1, 1;
L_0x1174f50 .part v0x116adf0_0, 2, 1;
L_0x1175110 .part v0x116adf0_0, 3, 1;
L_0x1175240 .part v0x116adf0_0, 4, 1;
L_0x1175370 .part v0x116adf0_0, 5, 1;
L_0x11754e0 .part v0x116adf0_0, 6, 1;
L_0x1175610 .part v0x116adf0_0, 7, 1;
L_0x11756b0 .part v0x116adf0_0, 8, 1;
LS_0x11757e0_0_0 .concat [ 1 1 1 1], L_0x116be40, L_0x116cf70, L_0x116e0a0, L_0x116f1d0;
LS_0x11757e0_0_4 .concat [ 1 1 1 1], L_0x1170580, L_0x11715f0, L_0x1172720, L_0x1173850;
LS_0x11757e0_0_8 .concat [ 1 0 0 0], L_0x1174980;
L_0x11757e0 .concat [ 4 4 1 0], LS_0x11757e0_0_0, LS_0x11757e0_0_4, LS_0x11757e0_0_8;
LS_0x1175940_0_0 .concat [ 1 1 1 1], L_0x116bf90, L_0x116d0c0, L_0x116e1f0, L_0x116f320;
LS_0x1175940_0_4 .concat [ 1 1 1 1], L_0x1170690, L_0x1171740, L_0x1172870, L_0x11739a0;
LS_0x1175940_0_8 .concat [ 1 0 0 0], L_0x1174ad0;
L_0x1175940 .concat [ 4 4 1 0], LS_0x1175940_0_0, LS_0x1175940_0_4, LS_0x1175940_0_8;
S_0x1103ef0 .scope module, "dff_0[0]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116b0e0/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x116b0e0 .delay 1 (1,1,1) L_0x116b0e0/d;
v0x11577b0_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1157870_0 .net "d", 0 0, L_0x1174cd0;  1 drivers
v0x1157940_0 .net "nclk", 0 0, L_0x116b0e0;  1 drivers
v0x1157a40_0 .net "q", 0 0, L_0x116be40;  1 drivers
v0x1157b30_0 .net "q_tmp", 0 0, L_0x116b6c0;  1 drivers
v0x1157c20_0 .net "qb", 0 0, L_0x116bf90;  1 drivers
v0x1157d10_0 .net "qb_tmp", 0 0, L_0x116b850;  1 drivers
S_0x1104140 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x1103ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116b240/d .functor NOT 1, L_0x1174cd0, C4<0>, C4<0>, C4<0>;
L_0x116b240 .delay 1 (1,1,1) L_0x116b240/d;
L_0x116b3c0/d .functor AND 1, L_0x116b240, L_0x116b0e0, C4<1>, C4<1>;
L_0x116b3c0 .delay 1 (3,3,3) L_0x116b3c0/d;
L_0x116b590/d .functor AND 1, L_0x1174cd0, L_0x116b0e0, C4<1>, C4<1>;
L_0x116b590 .delay 1 (3,3,3) L_0x116b590/d;
v0x1156340_0 .net "d", 0 0, L_0x1174cd0;  alias, 1 drivers
v0x1156420_0 .net "g", 0 0, L_0x116b0e0;  alias, 1 drivers
v0x11564e0_0 .net "nd", 0 0, L_0x116b240;  1 drivers
v0x1156580_0 .net "q", 0 0, L_0x116b6c0;  alias, 1 drivers
v0x1156650_0 .net "qb", 0 0, L_0x116b850;  alias, 1 drivers
v0x1156740_0 .net "r", 0 0, L_0x116b3c0;  1 drivers
v0x1156810_0 .net "s", 0 0, L_0x116b590;  1 drivers
S_0x1109eb0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1104140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116b6c0/d .functor NOR 1, L_0x116b3c0, L_0x116b850, C4<0>, C4<0>;
L_0x116b6c0 .delay 1 (2,2,2) L_0x116b6c0/d;
L_0x116b850/d .functor NOR 1, L_0x116b6c0, L_0x116b590, C4<0>, C4<0>;
L_0x116b850 .delay 1 (2,2,2) L_0x116b850/d;
v0x110a130_0 .net "q", 0 0, L_0x116b6c0;  alias, 1 drivers
v0x1156040_0 .net "qb", 0 0, L_0x116b850;  alias, 1 drivers
v0x1156100_0 .net "r", 0 0, L_0x116b3c0;  alias, 1 drivers
v0x11561d0_0 .net "s", 0 0, L_0x116b590;  alias, 1 drivers
S_0x1156910 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x1103ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116b9c0/d .functor NOT 1, L_0x116b6c0, C4<0>, C4<0>, C4<0>;
L_0x116b9c0 .delay 1 (1,1,1) L_0x116b9c0/d;
L_0x116baf0/d .functor AND 1, L_0x116b9c0, v0x116b040_0, C4<1>, C4<1>;
L_0x116baf0 .delay 1 (3,3,3) L_0x116baf0/d;
L_0x116bcc0/d .functor AND 1, L_0x116b6c0, v0x116b040_0, C4<1>, C4<1>;
L_0x116bcc0 .delay 1 (3,3,3) L_0x116bcc0/d;
v0x11571e0_0 .net "d", 0 0, L_0x116b6c0;  alias, 1 drivers
v0x11572f0_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x11573b0_0 .net "nd", 0 0, L_0x116b9c0;  1 drivers
v0x1157450_0 .net "q", 0 0, L_0x116be40;  alias, 1 drivers
v0x11574f0_0 .net "qb", 0 0, L_0x116bf90;  alias, 1 drivers
v0x11575e0_0 .net "r", 0 0, L_0x116baf0;  1 drivers
v0x11576b0_0 .net "s", 0 0, L_0x116bcc0;  1 drivers
S_0x1156b80 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1156910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116be40/d .functor NOR 1, L_0x116baf0, L_0x116bf90, C4<0>, C4<0>;
L_0x116be40 .delay 1 (2,2,2) L_0x116be40/d;
L_0x116bf90/d .functor NOR 1, L_0x116be40, L_0x116bcc0, C4<0>, C4<0>;
L_0x116bf90 .delay 1 (2,2,2) L_0x116bf90/d;
v0x1156e00_0 .net "q", 0 0, L_0x116be40;  alias, 1 drivers
v0x1156ee0_0 .net "qb", 0 0, L_0x116bf90;  alias, 1 drivers
v0x1156fa0_0 .net "r", 0 0, L_0x116baf0;  alias, 1 drivers
v0x1157070_0 .net "s", 0 0, L_0x116bcc0;  alias, 1 drivers
S_0x1157e00 .scope module, "dff_0[1]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116c190/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x116c190 .delay 1 (1,1,1) L_0x116c190/d;
v0x1159d90_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1159e30_0 .net "d", 0 0, L_0x1174e20;  1 drivers
v0x1159ef0_0 .net "nclk", 0 0, L_0x116c190;  1 drivers
v0x1159ff0_0 .net "q", 0 0, L_0x116cf70;  1 drivers
v0x115a0e0_0 .net "q_tmp", 0 0, L_0x116c7f0;  1 drivers
v0x115a1d0_0 .net "qb", 0 0, L_0x116d0c0;  1 drivers
v0x115a2c0_0 .net "qb_tmp", 0 0, L_0x116c980;  1 drivers
S_0x1158090 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x1157e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116c2e0/d .functor NOT 1, L_0x1174e20, C4<0>, C4<0>, C4<0>;
L_0x116c2e0 .delay 1 (1,1,1) L_0x116c2e0/d;
L_0x116c460/d .functor AND 1, L_0x116c2e0, L_0x116c190, C4<1>, C4<1>;
L_0x116c460 .delay 1 (3,3,3) L_0x116c460/d;
L_0x116c630/d .functor AND 1, L_0x1174e20, L_0x116c190, C4<1>, C4<1>;
L_0x116c630 .delay 1 (3,3,3) L_0x116c630/d;
v0x1158900_0 .net "d", 0 0, L_0x1174e20;  alias, 1 drivers
v0x11589e0_0 .net "g", 0 0, L_0x116c190;  alias, 1 drivers
v0x1158aa0_0 .net "nd", 0 0, L_0x116c2e0;  1 drivers
v0x1158b40_0 .net "q", 0 0, L_0x116c7f0;  alias, 1 drivers
v0x1158c10_0 .net "qb", 0 0, L_0x116c980;  alias, 1 drivers
v0x1158d00_0 .net "r", 0 0, L_0x116c460;  1 drivers
v0x1158dd0_0 .net "s", 0 0, L_0x116c630;  1 drivers
S_0x11582e0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1158090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116c7f0/d .functor NOR 1, L_0x116c460, L_0x116c980, C4<0>, C4<0>;
L_0x116c7f0 .delay 1 (2,2,2) L_0x116c7f0/d;
L_0x116c980/d .functor NOR 1, L_0x116c7f0, L_0x116c630, C4<0>, C4<0>;
L_0x116c980 .delay 1 (2,2,2) L_0x116c980/d;
v0x1158550_0 .net "q", 0 0, L_0x116c7f0;  alias, 1 drivers
v0x1158630_0 .net "qb", 0 0, L_0x116c980;  alias, 1 drivers
v0x11586f0_0 .net "r", 0 0, L_0x116c460;  alias, 1 drivers
v0x1158790_0 .net "s", 0 0, L_0x116c630;  alias, 1 drivers
S_0x1158ed0 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x1157e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116caf0/d .functor NOT 1, L_0x116c7f0, C4<0>, C4<0>, C4<0>;
L_0x116caf0 .delay 1 (1,1,1) L_0x116caf0/d;
L_0x116cc20/d .functor AND 1, L_0x116caf0, v0x116b040_0, C4<1>, C4<1>;
L_0x116cc20 .delay 1 (3,3,3) L_0x116cc20/d;
L_0x116cdf0/d .functor AND 1, L_0x116c7f0, v0x116b040_0, C4<1>, C4<1>;
L_0x116cdf0 .delay 1 (3,3,3) L_0x116cdf0/d;
v0x11597a0_0 .net "d", 0 0, L_0x116c7f0;  alias, 1 drivers
v0x11598b0_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x11599c0_0 .net "nd", 0 0, L_0x116caf0;  1 drivers
v0x1159a60_0 .net "q", 0 0, L_0x116cf70;  alias, 1 drivers
v0x1159b00_0 .net "qb", 0 0, L_0x116d0c0;  alias, 1 drivers
v0x1159bf0_0 .net "r", 0 0, L_0x116cc20;  1 drivers
v0x1159c90_0 .net "s", 0 0, L_0x116cdf0;  1 drivers
S_0x1159140 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1158ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116cf70/d .functor NOR 1, L_0x116cc20, L_0x116d0c0, C4<0>, C4<0>;
L_0x116cf70 .delay 1 (2,2,2) L_0x116cf70/d;
L_0x116d0c0/d .functor NOR 1, L_0x116cf70, L_0x116cdf0, C4<0>, C4<0>;
L_0x116d0c0 .delay 1 (2,2,2) L_0x116d0c0/d;
v0x11593c0_0 .net "q", 0 0, L_0x116cf70;  alias, 1 drivers
v0x11594a0_0 .net "qb", 0 0, L_0x116d0c0;  alias, 1 drivers
v0x1159560_0 .net "r", 0 0, L_0x116cc20;  alias, 1 drivers
v0x1159630_0 .net "s", 0 0, L_0x116cdf0;  alias, 1 drivers
S_0x115a3b0 .scope module, "dff_0[2]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116d2c0/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x116d2c0 .delay 1 (1,1,1) L_0x116d2c0/d;
v0x115c2e0_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x115c380_0 .net "d", 0 0, L_0x1174f50;  1 drivers
v0x115c440_0 .net "nclk", 0 0, L_0x116d2c0;  1 drivers
v0x115c540_0 .net "q", 0 0, L_0x116e0a0;  1 drivers
v0x115c630_0 .net "q_tmp", 0 0, L_0x116d920;  1 drivers
v0x115c720_0 .net "qb", 0 0, L_0x116e1f0;  1 drivers
v0x115c810_0 .net "qb_tmp", 0 0, L_0x116dab0;  1 drivers
S_0x115a620 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x115a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116d410/d .functor NOT 1, L_0x1174f50, C4<0>, C4<0>, C4<0>;
L_0x116d410 .delay 1 (1,1,1) L_0x116d410/d;
L_0x116d590/d .functor AND 1, L_0x116d410, L_0x116d2c0, C4<1>, C4<1>;
L_0x116d590 .delay 1 (3,3,3) L_0x116d590/d;
L_0x116d760/d .functor AND 1, L_0x1174f50, L_0x116d2c0, C4<1>, C4<1>;
L_0x116d760 .delay 1 (3,3,3) L_0x116d760/d;
v0x115aec0_0 .net "d", 0 0, L_0x1174f50;  alias, 1 drivers
v0x115afa0_0 .net "g", 0 0, L_0x116d2c0;  alias, 1 drivers
v0x115b060_0 .net "nd", 0 0, L_0x116d410;  1 drivers
v0x115b100_0 .net "q", 0 0, L_0x116d920;  alias, 1 drivers
v0x115b1d0_0 .net "qb", 0 0, L_0x116dab0;  alias, 1 drivers
v0x115b2c0_0 .net "r", 0 0, L_0x116d590;  1 drivers
v0x115b390_0 .net "s", 0 0, L_0x116d760;  1 drivers
S_0x115a870 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115a620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116d920/d .functor NOR 1, L_0x116d590, L_0x116dab0, C4<0>, C4<0>;
L_0x116d920 .delay 1 (2,2,2) L_0x116d920/d;
L_0x116dab0/d .functor NOR 1, L_0x116d920, L_0x116d760, C4<0>, C4<0>;
L_0x116dab0 .delay 1 (2,2,2) L_0x116dab0/d;
v0x115aae0_0 .net "q", 0 0, L_0x116d920;  alias, 1 drivers
v0x115abc0_0 .net "qb", 0 0, L_0x116dab0;  alias, 1 drivers
v0x115ac80_0 .net "r", 0 0, L_0x116d590;  alias, 1 drivers
v0x115ad50_0 .net "s", 0 0, L_0x116d760;  alias, 1 drivers
S_0x115b490 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x115a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116dc20/d .functor NOT 1, L_0x116d920, C4<0>, C4<0>, C4<0>;
L_0x116dc20 .delay 1 (1,1,1) L_0x116dc20/d;
L_0x116dd50/d .functor AND 1, L_0x116dc20, v0x116b040_0, C4<1>, C4<1>;
L_0x116dd50 .delay 1 (3,3,3) L_0x116dd50/d;
L_0x116df20/d .functor AND 1, L_0x116d920, v0x116b040_0, C4<1>, C4<1>;
L_0x116df20 .delay 1 (3,3,3) L_0x116df20/d;
v0x115bd60_0 .net "d", 0 0, L_0x116d920;  alias, 1 drivers
v0x115be70_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x115bf30_0 .net "nd", 0 0, L_0x116dc20;  1 drivers
v0x115bfd0_0 .net "q", 0 0, L_0x116e0a0;  alias, 1 drivers
v0x115c070_0 .net "qb", 0 0, L_0x116e1f0;  alias, 1 drivers
v0x115c110_0 .net "r", 0 0, L_0x116dd50;  1 drivers
v0x115c1e0_0 .net "s", 0 0, L_0x116df20;  1 drivers
S_0x115b700 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115b490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116e0a0/d .functor NOR 1, L_0x116dd50, L_0x116e1f0, C4<0>, C4<0>;
L_0x116e0a0 .delay 1 (2,2,2) L_0x116e0a0/d;
L_0x116e1f0/d .functor NOR 1, L_0x116e0a0, L_0x116df20, C4<0>, C4<0>;
L_0x116e1f0 .delay 1 (2,2,2) L_0x116e1f0/d;
v0x115b980_0 .net "q", 0 0, L_0x116e0a0;  alias, 1 drivers
v0x115ba60_0 .net "qb", 0 0, L_0x116e1f0;  alias, 1 drivers
v0x115bb20_0 .net "r", 0 0, L_0x116dd50;  alias, 1 drivers
v0x115bbf0_0 .net "s", 0 0, L_0x116df20;  alias, 1 drivers
S_0x115c900 .scope module, "dff_0[3]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116e3f0/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x116e3f0 .delay 1 (1,1,1) L_0x116e3f0/d;
v0x115e870_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x115e910_0 .net "d", 0 0, L_0x1175110;  1 drivers
v0x115e9d0_0 .net "nclk", 0 0, L_0x116e3f0;  1 drivers
v0x115ead0_0 .net "q", 0 0, L_0x116f1d0;  1 drivers
v0x115ebc0_0 .net "q_tmp", 0 0, L_0x116ea50;  1 drivers
v0x115ecb0_0 .net "qb", 0 0, L_0x116f320;  1 drivers
v0x115eda0_0 .net "qb_tmp", 0 0, L_0x116ebe0;  1 drivers
S_0x115cb70 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x115c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116e540/d .functor NOT 1, L_0x1175110, C4<0>, C4<0>, C4<0>;
L_0x116e540 .delay 1 (1,1,1) L_0x116e540/d;
L_0x116e6c0/d .functor AND 1, L_0x116e540, L_0x116e3f0, C4<1>, C4<1>;
L_0x116e6c0 .delay 1 (3,3,3) L_0x116e6c0/d;
L_0x116e890/d .functor AND 1, L_0x1175110, L_0x116e3f0, C4<1>, C4<1>;
L_0x116e890 .delay 1 (3,3,3) L_0x116e890/d;
v0x115d400_0 .net "d", 0 0, L_0x1175110;  alias, 1 drivers
v0x115d4e0_0 .net "g", 0 0, L_0x116e3f0;  alias, 1 drivers
v0x115d5a0_0 .net "nd", 0 0, L_0x116e540;  1 drivers
v0x115d640_0 .net "q", 0 0, L_0x116ea50;  alias, 1 drivers
v0x115d710_0 .net "qb", 0 0, L_0x116ebe0;  alias, 1 drivers
v0x115d800_0 .net "r", 0 0, L_0x116e6c0;  1 drivers
v0x115d8d0_0 .net "s", 0 0, L_0x116e890;  1 drivers
S_0x115cde0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115cb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116ea50/d .functor NOR 1, L_0x116e6c0, L_0x116ebe0, C4<0>, C4<0>;
L_0x116ea50 .delay 1 (2,2,2) L_0x116ea50/d;
L_0x116ebe0/d .functor NOR 1, L_0x116ea50, L_0x116e890, C4<0>, C4<0>;
L_0x116ebe0 .delay 1 (2,2,2) L_0x116ebe0/d;
v0x115d050_0 .net "q", 0 0, L_0x116ea50;  alias, 1 drivers
v0x115d130_0 .net "qb", 0 0, L_0x116ebe0;  alias, 1 drivers
v0x115d1f0_0 .net "r", 0 0, L_0x116e6c0;  alias, 1 drivers
v0x115d290_0 .net "s", 0 0, L_0x116e890;  alias, 1 drivers
S_0x115d9d0 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x115c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116ed50/d .functor NOT 1, L_0x116ea50, C4<0>, C4<0>, C4<0>;
L_0x116ed50 .delay 1 (1,1,1) L_0x116ed50/d;
L_0x116ee80/d .functor AND 1, L_0x116ed50, v0x116b040_0, C4<1>, C4<1>;
L_0x116ee80 .delay 1 (3,3,3) L_0x116ee80/d;
L_0x116f050/d .functor AND 1, L_0x116ea50, v0x116b040_0, C4<1>, C4<1>;
L_0x116f050 .delay 1 (3,3,3) L_0x116f050/d;
v0x115e2a0_0 .net "d", 0 0, L_0x116ea50;  alias, 1 drivers
v0x115e3b0_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x115e470_0 .net "nd", 0 0, L_0x116ed50;  1 drivers
v0x115e510_0 .net "q", 0 0, L_0x116f1d0;  alias, 1 drivers
v0x115e5b0_0 .net "qb", 0 0, L_0x116f320;  alias, 1 drivers
v0x115e6a0_0 .net "r", 0 0, L_0x116ee80;  1 drivers
v0x115e770_0 .net "s", 0 0, L_0x116f050;  1 drivers
S_0x115dc40 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115d9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116f1d0/d .functor NOR 1, L_0x116ee80, L_0x116f320, C4<0>, C4<0>;
L_0x116f1d0 .delay 1 (2,2,2) L_0x116f1d0/d;
L_0x116f320/d .functor NOR 1, L_0x116f1d0, L_0x116f050, C4<0>, C4<0>;
L_0x116f320 .delay 1 (2,2,2) L_0x116f320/d;
v0x115dec0_0 .net "q", 0 0, L_0x116f1d0;  alias, 1 drivers
v0x115dfa0_0 .net "qb", 0 0, L_0x116f320;  alias, 1 drivers
v0x115e060_0 .net "r", 0 0, L_0x116ee80;  alias, 1 drivers
v0x115e130_0 .net "s", 0 0, L_0x116f050;  alias, 1 drivers
S_0x115ee90 .scope module, "dff_0[4]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116f520/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x116f520 .delay 1 (1,1,1) L_0x116f520/d;
v0x1160e20_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1160ec0_0 .net "d", 0 0, L_0x1175240;  1 drivers
v0x1160f80_0 .net "nclk", 0 0, L_0x116f520;  1 drivers
v0x1161080_0 .net "q", 0 0, L_0x1170580;  1 drivers
v0x1161170_0 .net "q_tmp", 0 0, L_0x116fec0;  1 drivers
v0x1161260_0 .net "qb", 0 0, L_0x1170690;  1 drivers
v0x1161350_0 .net "qb_tmp", 0 0, L_0x1170010;  1 drivers
S_0x115f150 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x115ee90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116fa10/d .functor NOT 1, L_0x1175240, C4<0>, C4<0>, C4<0>;
L_0x116fa10 .delay 1 (1,1,1) L_0x116fa10/d;
L_0x116fb70/d .functor AND 1, L_0x116fa10, L_0x116f520, C4<1>, C4<1>;
L_0x116fb70 .delay 1 (3,3,3) L_0x116fb70/d;
L_0x116fd20/d .functor AND 1, L_0x1175240, L_0x116f520, C4<1>, C4<1>;
L_0x116fd20 .delay 1 (3,3,3) L_0x116fd20/d;
v0x115f9b0_0 .net "d", 0 0, L_0x1175240;  alias, 1 drivers
v0x115fa90_0 .net "g", 0 0, L_0x116f520;  alias, 1 drivers
v0x115fb50_0 .net "nd", 0 0, L_0x116fa10;  1 drivers
v0x115fbf0_0 .net "q", 0 0, L_0x116fec0;  alias, 1 drivers
v0x115fcc0_0 .net "qb", 0 0, L_0x1170010;  alias, 1 drivers
v0x115fdb0_0 .net "r", 0 0, L_0x116fb70;  1 drivers
v0x115fe80_0 .net "s", 0 0, L_0x116fd20;  1 drivers
S_0x115f3c0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115f150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x116fec0/d .functor NOR 1, L_0x116fb70, L_0x1170010, C4<0>, C4<0>;
L_0x116fec0 .delay 1 (2,2,2) L_0x116fec0/d;
L_0x1170010/d .functor NOR 1, L_0x116fec0, L_0x116fd20, C4<0>, C4<0>;
L_0x1170010 .delay 1 (2,2,2) L_0x1170010/d;
v0x115f630_0 .net "q", 0 0, L_0x116fec0;  alias, 1 drivers
v0x115f710_0 .net "qb", 0 0, L_0x1170010;  alias, 1 drivers
v0x115f7d0_0 .net "r", 0 0, L_0x116fb70;  alias, 1 drivers
v0x115f870_0 .net "s", 0 0, L_0x116fd20;  alias, 1 drivers
S_0x115ff80 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x115ee90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1170160/d .functor NOT 1, L_0x116fec0, C4<0>, C4<0>, C4<0>;
L_0x1170160 .delay 1 (1,1,1) L_0x1170160/d;
L_0x1170270/d .functor AND 1, L_0x1170160, v0x116b040_0, C4<1>, C4<1>;
L_0x1170270 .delay 1 (3,3,3) L_0x1170270/d;
L_0x1170420/d .functor AND 1, L_0x116fec0, v0x116b040_0, C4<1>, C4<1>;
L_0x1170420 .delay 1 (3,3,3) L_0x1170420/d;
v0x1160850_0 .net "d", 0 0, L_0x116fec0;  alias, 1 drivers
v0x1160960_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1160a20_0 .net "nd", 0 0, L_0x1170160;  1 drivers
v0x1160ac0_0 .net "q", 0 0, L_0x1170580;  alias, 1 drivers
v0x1160b60_0 .net "qb", 0 0, L_0x1170690;  alias, 1 drivers
v0x1160c50_0 .net "r", 0 0, L_0x1170270;  1 drivers
v0x1160d20_0 .net "s", 0 0, L_0x1170420;  1 drivers
S_0x11601f0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x115ff80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1170580/d .functor NOR 1, L_0x1170270, L_0x1170690, C4<0>, C4<0>;
L_0x1170580 .delay 1 (2,2,2) L_0x1170580/d;
L_0x1170690/d .functor NOR 1, L_0x1170580, L_0x1170420, C4<0>, C4<0>;
L_0x1170690 .delay 1 (2,2,2) L_0x1170690/d;
v0x1160470_0 .net "q", 0 0, L_0x1170580;  alias, 1 drivers
v0x1160550_0 .net "qb", 0 0, L_0x1170690;  alias, 1 drivers
v0x1160610_0 .net "r", 0 0, L_0x1170270;  alias, 1 drivers
v0x11606e0_0 .net "s", 0 0, L_0x1170420;  alias, 1 drivers
S_0x1161440 .scope module, "dff_0[5]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1170870/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x1170870 .delay 1 (1,1,1) L_0x1170870/d;
v0x11633b0_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1163450_0 .net "d", 0 0, L_0x1175370;  1 drivers
v0x1163510_0 .net "nclk", 0 0, L_0x1170870;  1 drivers
v0x1163610_0 .net "q", 0 0, L_0x11715f0;  1 drivers
v0x1163700_0 .net "q_tmp", 0 0, L_0x1170e70;  1 drivers
v0x11637f0_0 .net "qb", 0 0, L_0x1171740;  1 drivers
v0x11638e0_0 .net "qb_tmp", 0 0, L_0x1171000;  1 drivers
S_0x11616b0 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x1161440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1170980/d .functor NOT 1, L_0x1175370, C4<0>, C4<0>, C4<0>;
L_0x1170980 .delay 1 (1,1,1) L_0x1170980/d;
L_0x1170ae0/d .functor AND 1, L_0x1170980, L_0x1170870, C4<1>, C4<1>;
L_0x1170ae0 .delay 1 (3,3,3) L_0x1170ae0/d;
L_0x1170cb0/d .functor AND 1, L_0x1175370, L_0x1170870, C4<1>, C4<1>;
L_0x1170cb0 .delay 1 (3,3,3) L_0x1170cb0/d;
v0x1161f40_0 .net "d", 0 0, L_0x1175370;  alias, 1 drivers
v0x1162020_0 .net "g", 0 0, L_0x1170870;  alias, 1 drivers
v0x11620e0_0 .net "nd", 0 0, L_0x1170980;  1 drivers
v0x1162180_0 .net "q", 0 0, L_0x1170e70;  alias, 1 drivers
v0x1162250_0 .net "qb", 0 0, L_0x1171000;  alias, 1 drivers
v0x1162340_0 .net "r", 0 0, L_0x1170ae0;  1 drivers
v0x1162410_0 .net "s", 0 0, L_0x1170cb0;  1 drivers
S_0x1161920 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x11616b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1170e70/d .functor NOR 1, L_0x1170ae0, L_0x1171000, C4<0>, C4<0>;
L_0x1170e70 .delay 1 (2,2,2) L_0x1170e70/d;
L_0x1171000/d .functor NOR 1, L_0x1170e70, L_0x1170cb0, C4<0>, C4<0>;
L_0x1171000 .delay 1 (2,2,2) L_0x1171000/d;
v0x1161b90_0 .net "q", 0 0, L_0x1170e70;  alias, 1 drivers
v0x1161c70_0 .net "qb", 0 0, L_0x1171000;  alias, 1 drivers
v0x1161d30_0 .net "r", 0 0, L_0x1170ae0;  alias, 1 drivers
v0x1161dd0_0 .net "s", 0 0, L_0x1170cb0;  alias, 1 drivers
S_0x1162510 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x1161440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1171170/d .functor NOT 1, L_0x1170e70, C4<0>, C4<0>, C4<0>;
L_0x1171170 .delay 1 (1,1,1) L_0x1171170/d;
L_0x11712a0/d .functor AND 1, L_0x1171170, v0x116b040_0, C4<1>, C4<1>;
L_0x11712a0 .delay 1 (3,3,3) L_0x11712a0/d;
L_0x1171470/d .functor AND 1, L_0x1170e70, v0x116b040_0, C4<1>, C4<1>;
L_0x1171470 .delay 1 (3,3,3) L_0x1171470/d;
v0x1162de0_0 .net "d", 0 0, L_0x1170e70;  alias, 1 drivers
v0x1162ef0_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1162fb0_0 .net "nd", 0 0, L_0x1171170;  1 drivers
v0x1163050_0 .net "q", 0 0, L_0x11715f0;  alias, 1 drivers
v0x11630f0_0 .net "qb", 0 0, L_0x1171740;  alias, 1 drivers
v0x11631e0_0 .net "r", 0 0, L_0x11712a0;  1 drivers
v0x11632b0_0 .net "s", 0 0, L_0x1171470;  1 drivers
S_0x1162780 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1162510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11715f0/d .functor NOR 1, L_0x11712a0, L_0x1171740, C4<0>, C4<0>;
L_0x11715f0 .delay 1 (2,2,2) L_0x11715f0/d;
L_0x1171740/d .functor NOR 1, L_0x11715f0, L_0x1171470, C4<0>, C4<0>;
L_0x1171740 .delay 1 (2,2,2) L_0x1171740/d;
v0x1162a00_0 .net "q", 0 0, L_0x11715f0;  alias, 1 drivers
v0x1162ae0_0 .net "qb", 0 0, L_0x1171740;  alias, 1 drivers
v0x1162ba0_0 .net "r", 0 0, L_0x11712a0;  alias, 1 drivers
v0x1162c70_0 .net "s", 0 0, L_0x1171470;  alias, 1 drivers
S_0x11639d0 .scope module, "dff_0[6]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1171940/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x1171940 .delay 1 (1,1,1) L_0x1171940/d;
v0x1165940_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x11659e0_0 .net "d", 0 0, L_0x11754e0;  1 drivers
v0x1165aa0_0 .net "nclk", 0 0, L_0x1171940;  1 drivers
v0x1165ba0_0 .net "q", 0 0, L_0x1172720;  1 drivers
v0x1165c90_0 .net "q_tmp", 0 0, L_0x1171fa0;  1 drivers
v0x1165d80_0 .net "qb", 0 0, L_0x1172870;  1 drivers
v0x1165e70_0 .net "qb_tmp", 0 0, L_0x1172130;  1 drivers
S_0x1163c40 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x11639d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1171a90/d .functor NOT 1, L_0x11754e0, C4<0>, C4<0>, C4<0>;
L_0x1171a90 .delay 1 (1,1,1) L_0x1171a90/d;
L_0x1171c10/d .functor AND 1, L_0x1171a90, L_0x1171940, C4<1>, C4<1>;
L_0x1171c10 .delay 1 (3,3,3) L_0x1171c10/d;
L_0x1171de0/d .functor AND 1, L_0x11754e0, L_0x1171940, C4<1>, C4<1>;
L_0x1171de0 .delay 1 (3,3,3) L_0x1171de0/d;
v0x11644d0_0 .net "d", 0 0, L_0x11754e0;  alias, 1 drivers
v0x11645b0_0 .net "g", 0 0, L_0x1171940;  alias, 1 drivers
v0x1164670_0 .net "nd", 0 0, L_0x1171a90;  1 drivers
v0x1164710_0 .net "q", 0 0, L_0x1171fa0;  alias, 1 drivers
v0x11647e0_0 .net "qb", 0 0, L_0x1172130;  alias, 1 drivers
v0x11648d0_0 .net "r", 0 0, L_0x1171c10;  1 drivers
v0x11649a0_0 .net "s", 0 0, L_0x1171de0;  1 drivers
S_0x1163eb0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1163c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1171fa0/d .functor NOR 1, L_0x1171c10, L_0x1172130, C4<0>, C4<0>;
L_0x1171fa0 .delay 1 (2,2,2) L_0x1171fa0/d;
L_0x1172130/d .functor NOR 1, L_0x1171fa0, L_0x1171de0, C4<0>, C4<0>;
L_0x1172130 .delay 1 (2,2,2) L_0x1172130/d;
v0x1164120_0 .net "q", 0 0, L_0x1171fa0;  alias, 1 drivers
v0x1164200_0 .net "qb", 0 0, L_0x1172130;  alias, 1 drivers
v0x11642c0_0 .net "r", 0 0, L_0x1171c10;  alias, 1 drivers
v0x1164360_0 .net "s", 0 0, L_0x1171de0;  alias, 1 drivers
S_0x1164aa0 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x11639d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11722a0/d .functor NOT 1, L_0x1171fa0, C4<0>, C4<0>, C4<0>;
L_0x11722a0 .delay 1 (1,1,1) L_0x11722a0/d;
L_0x11723d0/d .functor AND 1, L_0x11722a0, v0x116b040_0, C4<1>, C4<1>;
L_0x11723d0 .delay 1 (3,3,3) L_0x11723d0/d;
L_0x11725a0/d .functor AND 1, L_0x1171fa0, v0x116b040_0, C4<1>, C4<1>;
L_0x11725a0 .delay 1 (3,3,3) L_0x11725a0/d;
v0x1165370_0 .net "d", 0 0, L_0x1171fa0;  alias, 1 drivers
v0x1165480_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1165540_0 .net "nd", 0 0, L_0x11722a0;  1 drivers
v0x11655e0_0 .net "q", 0 0, L_0x1172720;  alias, 1 drivers
v0x1165680_0 .net "qb", 0 0, L_0x1172870;  alias, 1 drivers
v0x1165770_0 .net "r", 0 0, L_0x11723d0;  1 drivers
v0x1165840_0 .net "s", 0 0, L_0x11725a0;  1 drivers
S_0x1164d10 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1164aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1172720/d .functor NOR 1, L_0x11723d0, L_0x1172870, C4<0>, C4<0>;
L_0x1172720 .delay 1 (2,2,2) L_0x1172720/d;
L_0x1172870/d .functor NOR 1, L_0x1172720, L_0x11725a0, C4<0>, C4<0>;
L_0x1172870 .delay 1 (2,2,2) L_0x1172870/d;
v0x1164f90_0 .net "q", 0 0, L_0x1172720;  alias, 1 drivers
v0x1165070_0 .net "qb", 0 0, L_0x1172870;  alias, 1 drivers
v0x1165130_0 .net "r", 0 0, L_0x11723d0;  alias, 1 drivers
v0x1165200_0 .net "s", 0 0, L_0x11725a0;  alias, 1 drivers
S_0x1165f60 .scope module, "dff_0[7]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1172a70/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x1172a70 .delay 1 (1,1,1) L_0x1172a70/d;
v0x1167ed0_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1167f70_0 .net "d", 0 0, L_0x1175610;  1 drivers
v0x1168030_0 .net "nclk", 0 0, L_0x1172a70;  1 drivers
v0x1168130_0 .net "q", 0 0, L_0x1173850;  1 drivers
v0x1168220_0 .net "q_tmp", 0 0, L_0x11730d0;  1 drivers
v0x1168310_0 .net "qb", 0 0, L_0x11739a0;  1 drivers
v0x1168400_0 .net "qb_tmp", 0 0, L_0x1173260;  1 drivers
S_0x11661d0 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x1165f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1172bc0/d .functor NOT 1, L_0x1175610, C4<0>, C4<0>, C4<0>;
L_0x1172bc0 .delay 1 (1,1,1) L_0x1172bc0/d;
L_0x1172d40/d .functor AND 1, L_0x1172bc0, L_0x1172a70, C4<1>, C4<1>;
L_0x1172d40 .delay 1 (3,3,3) L_0x1172d40/d;
L_0x1172f10/d .functor AND 1, L_0x1175610, L_0x1172a70, C4<1>, C4<1>;
L_0x1172f10 .delay 1 (3,3,3) L_0x1172f10/d;
v0x1166a60_0 .net "d", 0 0, L_0x1175610;  alias, 1 drivers
v0x1166b40_0 .net "g", 0 0, L_0x1172a70;  alias, 1 drivers
v0x1166c00_0 .net "nd", 0 0, L_0x1172bc0;  1 drivers
v0x1166ca0_0 .net "q", 0 0, L_0x11730d0;  alias, 1 drivers
v0x1166d70_0 .net "qb", 0 0, L_0x1173260;  alias, 1 drivers
v0x1166e60_0 .net "r", 0 0, L_0x1172d40;  1 drivers
v0x1166f30_0 .net "s", 0 0, L_0x1172f10;  1 drivers
S_0x1166440 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x11661d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11730d0/d .functor NOR 1, L_0x1172d40, L_0x1173260, C4<0>, C4<0>;
L_0x11730d0 .delay 1 (2,2,2) L_0x11730d0/d;
L_0x1173260/d .functor NOR 1, L_0x11730d0, L_0x1172f10, C4<0>, C4<0>;
L_0x1173260 .delay 1 (2,2,2) L_0x1173260/d;
v0x11666b0_0 .net "q", 0 0, L_0x11730d0;  alias, 1 drivers
v0x1166790_0 .net "qb", 0 0, L_0x1173260;  alias, 1 drivers
v0x1166850_0 .net "r", 0 0, L_0x1172d40;  alias, 1 drivers
v0x11668f0_0 .net "s", 0 0, L_0x1172f10;  alias, 1 drivers
S_0x1167030 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x1165f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x11733d0/d .functor NOT 1, L_0x11730d0, C4<0>, C4<0>, C4<0>;
L_0x11733d0 .delay 1 (1,1,1) L_0x11733d0/d;
L_0x1173500/d .functor AND 1, L_0x11733d0, v0x116b040_0, C4<1>, C4<1>;
L_0x1173500 .delay 1 (3,3,3) L_0x1173500/d;
L_0x11736d0/d .functor AND 1, L_0x11730d0, v0x116b040_0, C4<1>, C4<1>;
L_0x11736d0 .delay 1 (3,3,3) L_0x11736d0/d;
v0x1167900_0 .net "d", 0 0, L_0x11730d0;  alias, 1 drivers
v0x1167a10_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x1167ad0_0 .net "nd", 0 0, L_0x11733d0;  1 drivers
v0x1167b70_0 .net "q", 0 0, L_0x1173850;  alias, 1 drivers
v0x1167c10_0 .net "qb", 0 0, L_0x11739a0;  alias, 1 drivers
v0x1167d00_0 .net "r", 0 0, L_0x1173500;  1 drivers
v0x1167dd0_0 .net "s", 0 0, L_0x11736d0;  1 drivers
S_0x11672a0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1167030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1173850/d .functor NOR 1, L_0x1173500, L_0x11739a0, C4<0>, C4<0>;
L_0x1173850 .delay 1 (2,2,2) L_0x1173850/d;
L_0x11739a0/d .functor NOR 1, L_0x1173850, L_0x11736d0, C4<0>, C4<0>;
L_0x11739a0 .delay 1 (2,2,2) L_0x11739a0/d;
v0x1167520_0 .net "q", 0 0, L_0x1173850;  alias, 1 drivers
v0x1167600_0 .net "qb", 0 0, L_0x11739a0;  alias, 1 drivers
v0x11676c0_0 .net "r", 0 0, L_0x1173500;  alias, 1 drivers
v0x1167790_0 .net "s", 0 0, L_0x11736d0;  alias, 1 drivers
S_0x11684f0 .scope module, "dff_0[8]" "dff" 3 9, 4 2 0, S_0x1105a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1173ba0/d .functor NOT 1, v0x116b040_0, C4<0>, C4<0>, C4<0>;
L_0x1173ba0 .delay 1 (1,1,1) L_0x1173ba0/d;
v0x116a410_0 .net "clk", 0 0, v0x116b040_0;  alias, 1 drivers
v0x116a4b0_0 .net "d", 0 0, L_0x11756b0;  1 drivers
v0x116a570_0 .net "nclk", 0 0, L_0x1173ba0;  1 drivers
v0x116a670_0 .net "q", 0 0, L_0x1174980;  1 drivers
v0x116a760_0 .net "q_tmp", 0 0, L_0x1174200;  1 drivers
v0x116a850_0 .net "qb", 0 0, L_0x1174ad0;  1 drivers
v0x116a940_0 .net "qb_tmp", 0 0, L_0x1174390;  1 drivers
S_0x1168760 .scope module, "d_latch_0" "d_latch" 4 12, 5 2 0, S_0x11684f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1173cf0/d .functor NOT 1, L_0x11756b0, C4<0>, C4<0>, C4<0>;
L_0x1173cf0 .delay 1 (1,1,1) L_0x1173cf0/d;
L_0x1173e70/d .functor AND 1, L_0x1173cf0, L_0x1173ba0, C4<1>, C4<1>;
L_0x1173e70 .delay 1 (3,3,3) L_0x1173e70/d;
L_0x1174040/d .functor AND 1, L_0x11756b0, L_0x1173ba0, C4<1>, C4<1>;
L_0x1174040 .delay 1 (3,3,3) L_0x1174040/d;
v0x1168fa0_0 .net "d", 0 0, L_0x11756b0;  alias, 1 drivers
v0x1169080_0 .net "g", 0 0, L_0x1173ba0;  alias, 1 drivers
v0x1169140_0 .net "nd", 0 0, L_0x1173cf0;  1 drivers
v0x11691e0_0 .net "q", 0 0, L_0x1174200;  alias, 1 drivers
v0x11692b0_0 .net "qb", 0 0, L_0x1174390;  alias, 1 drivers
v0x11693a0_0 .net "r", 0 0, L_0x1173e70;  1 drivers
v0x1169470_0 .net "s", 0 0, L_0x1174040;  1 drivers
S_0x1168980 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1168760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1174200/d .functor NOR 1, L_0x1173e70, L_0x1174390, C4<0>, C4<0>;
L_0x1174200 .delay 1 (2,2,2) L_0x1174200/d;
L_0x1174390/d .functor NOR 1, L_0x1174200, L_0x1174040, C4<0>, C4<0>;
L_0x1174390 .delay 1 (2,2,2) L_0x1174390/d;
v0x1168bf0_0 .net "q", 0 0, L_0x1174200;  alias, 1 drivers
v0x1168cd0_0 .net "qb", 0 0, L_0x1174390;  alias, 1 drivers
v0x1168d90_0 .net "r", 0 0, L_0x1173e70;  alias, 1 drivers
v0x1168e30_0 .net "s", 0 0, L_0x1174040;  alias, 1 drivers
S_0x1169570 .scope module, "d_latch_1" "d_latch" 4 13, 5 2 0, S_0x11684f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1174500/d .functor NOT 1, L_0x1174200, C4<0>, C4<0>, C4<0>;
L_0x1174500 .delay 1 (1,1,1) L_0x1174500/d;
L_0x1174630/d .functor AND 1, L_0x1174500, v0x116b040_0, C4<1>, C4<1>;
L_0x1174630 .delay 1 (3,3,3) L_0x1174630/d;
L_0x1174800/d .functor AND 1, L_0x1174200, v0x116b040_0, C4<1>, C4<1>;
L_0x1174800 .delay 1 (3,3,3) L_0x1174800/d;
v0x1169e40_0 .net "d", 0 0, L_0x1174200;  alias, 1 drivers
v0x1169f50_0 .net "g", 0 0, v0x116b040_0;  alias, 1 drivers
v0x116a010_0 .net "nd", 0 0, L_0x1174500;  1 drivers
v0x116a0b0_0 .net "q", 0 0, L_0x1174980;  alias, 1 drivers
v0x116a150_0 .net "qb", 0 0, L_0x1174ad0;  alias, 1 drivers
v0x116a240_0 .net "r", 0 0, L_0x1174630;  1 drivers
v0x116a310_0 .net "s", 0 0, L_0x1174800;  1 drivers
S_0x11697e0 .scope module, "sr_latch_0" "sr_latch" 5 13, 6 2 0, S_0x1169570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1174980/d .functor NOR 1, L_0x1174630, L_0x1174ad0, C4<0>, C4<0>;
L_0x1174980 .delay 1 (2,2,2) L_0x1174980/d;
L_0x1174ad0/d .functor NOR 1, L_0x1174980, L_0x1174800, C4<0>, C4<0>;
L_0x1174ad0 .delay 1 (2,2,2) L_0x1174ad0/d;
v0x1169a60_0 .net "q", 0 0, L_0x1174980;  alias, 1 drivers
v0x1169b40_0 .net "qb", 0 0, L_0x1174ad0;  alias, 1 drivers
v0x1169c00_0 .net "r", 0 0, L_0x1174630;  alias, 1 drivers
v0x1169cd0_0 .net "s", 0 0, L_0x1174800;  alias, 1 drivers
    .scope S_0x11058e0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11058e0 {0 0 0};
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 16, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 64, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x116adf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x116b040_0, 0, 1;
    %delay 17, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "reg9.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
