<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='66' type='static bool llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx(llvm::AArch64GenRegisterBankInfo::PartialMappingIdx FirstAlias, llvm::AArch64GenRegisterBankInfo::PartialMappingIdx LastAlias, ArrayRef&lt;llvm::AArch64GenRegisterBankInfo::PartialMappingIdx&gt; Order)'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='135' ll='157' type='static bool llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx(llvm::AArch64GenRegisterBankInfo::PartialMappingIdx FirstAlias, llvm::AArch64GenRegisterBankInfo::PartialMappingIdx LastAlias, ArrayRef&lt;llvm::AArch64GenRegisterBankInfo::PartialMappingIdx&gt; Order)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='86' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='89' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
