// Seed: 1225411999
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd57,
    parameter id_4 = 32'd60
) (
    input tri _id_0,
    output wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri _id_4
);
  assign id_3 = -1;
  logic [id_0  ==  -1 : id_4] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output uwire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
