// Seed: 3794182409
module module_0 (
    output tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd22
) (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2
);
  bit  id_4;
  wire id_5;
  assign id_2 = -1'b0;
  wire _id_6;
  ;
  assign id_2 = 1;
  assign id_4 = -1;
  final begin : LABEL_0
    id_4 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_1;
  logic id_7;
  ;
  wire  [  id_6  :  -1 'b0 ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
