#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 31 08:55:55 2021
# Process ID: 18028
# Current directory: C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18964 C:\Users\Morris\Documents\Fall 21\ECE 524\lab\lab6\fa21-e524-lab-assignment6-group-2\project_1\project_1.xpr
# Log file: C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/vivado.log
# Journal file: C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 {{C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1568} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/instruction/image_data_1_3.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
generate_target all [get_files  {{c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
launch_runs -jobs 3 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.ip_user_files} -ipstatic_source_dir {C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Morris/Documents/Fall 21/ECE 524/lab/lab6/fa21-e524-lab-assignment6-group-2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_level_tb.tcl
restart
run 1 ms
restart
run 14 us
restart
run 20 us
restart
run 20 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
restart
run 20 us
close_sim
launch_runs synth_1 -jobs 3
wait_on_run synth_1
reset_run synth_1
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source top_level_tb.tcl
restart
run 20 us
restart
restart
run 30 us
close_sim
