$date
  Tue Sep 29 21:20:59 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fsm_tb $end
$var reg 1 ! clock $end
$var reg 1 " input $end
$var reg 1 # reset $end
$var reg 1 $ y $end
$scope module frequenzding $end
$var reg 1 % clock $end
$var reg 1 & input $end
$var reg 1 ' reset $end
$var reg 1 ( y $end
$comment state is not handled $end
$comment nextstate is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
1#
0$
0%
U&
1'
0(
#5000000
1!
0"
1%
0&
#10000000
0!
0#
0%
0'
#15000000
1!
1%
#20000000
0!
0%
#25000000
1!
1"
1%
1&
#30000000
0!
0"
0%
0&
#35000000
1!
1"
1%
1&
#40000000
0!
0"
0%
0&
#45000000
1!
1"
1$
1%
1&
1(
#50000000
0!
0"
0$
0%
0&
0(
#55000000
1!
1%
#60000000
0!
1"
0%
1&
#65000000
1!
1%
#70000000
