Determining the location of the ModelSim executable...

Using: /home/ferllini13/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off proc -c proc --vector_source="/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Waveform.vwf" --testbench_file="/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Mon Oct 16 12:03:03 2017Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off proc -c proc --vector_source=/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Waveform.vwf --testbench_file=/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/Waveform.vwf.vt
les
rning (201005): Ignoring output pin "dat[29]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/" proc -c proc

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Mon Oct 16 12:03:06 2017Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/ proc -c procInfo (204019): Generated file proc.vo in folder "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1149 megabytes    Info: Processing ended: Mon Oct 16 12:03:09 2017    Info: Elapsed time: 00:00:03    Info: Total CPU time (on all processors): 00:00:03
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/proc.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/ferllini13/intelFPGA_lite/17.0/modelsim_ase/linuxaloem//vsim -c -do proc.do

Reading pref.tcl
# 10.5b
# do proc.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Oct 16,2017# vlog -work work proc.vo 
# -- Compiling module Processor
# 
# Top level modules:# 	Processor# End time: 12:03:11 on Oct 16,2017, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:11 on Oct 16,2017# vlog -work work Waveform.vwf.vt 
# -- Compiling module Processor_vlg_vec_tst
# 
# Top level modules:# 	Processor_vlg_vec_tst
# End time: 12:03:11 on Oct 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Processor_vlg_vec_tst # Start time: 12:03:11 on Oct 16,2017# Loading work.Processor_vlg_vec_tst# Loading work.Processor# Loading altera_ver.dffeas# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-3015) proc.vo(47505): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~405  File: nofile# ** Warning: (vsim-3015) proc.vo(47505): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~405  File: nofile# ** Warning: (vsim-3015) proc.vo(47505): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~405  File: nofile# ** Warning: (vsim-3015) proc.vo(47505): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~405  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) proc.vo(47591): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).#    Time: 0 ps  Iteration: 0  Instance: /Processor_vlg_vec_tst/i1/\alu|Mult0~8  File: nofile# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /Processor_vlg_vec_tst/i1/\alu|Mult0~8 // File: nofile# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /Processor_vlg_vec_tst/i1/\alu|Mult0~8 // File: nofile# ** Warning: Design size of 20481 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(57)#    Time: 5 us  Iteration: 0  Instance: /Processor_vlg_vec_tst
# End time: 12:03:19 on Oct 16,2017, Elapsed time: 0:00:08# Errors: 0, Warnings: 13
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/ferllini13/Desktop/CE-4301-Arqui1/proce/Waveform.vwf...

Reading /home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/proc.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/ferllini13/Desktop/CE-4301-Arqui1/proce/simulation/qsim/proc_20171016120319.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.