Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/VHDL projeect/full_163bitmul/full_163bitmul_tb_isim_beh.exe -prj F:/VHDL projeect/full_163bitmul/full_163bitmul_tb_beh.prj work.full_163bitmul_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/VHDL projeect/full_163bitmul/xor_2b.vhd" into library work
Parsing VHDL file "F:/VHDL projeect/full_163bitmul/reg_dff.vhd" into library work
Parsing VHDL file "F:/VHDL projeect/full_163bitmul/and_2.vhd" into library work
Parsing VHDL file "F:/VHDL projeect/full_163bitmul/full_163bitmul.vhd" into library work
Parsing VHDL file "F:/VHDL projeect/full_163bitmul/full_163bitmul_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_2 [and_2_default]
Compiling architecture behavioral of entity xor_2b [xor_2b_default]
Compiling architecture behavioral of entity reg_dff [reg_dff_default]
Compiling architecture behavioral of entity full_163bitmul [full_163bitmul_default]
Compiling architecture behavior of entity full_163bitmul_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable F:/VHDL projeect/full_163bitmul/full_163bitmul_tb_isim_beh.exe
Fuse Memory Usage: 31344 KB
Fuse CPU Usage: 701 ms
