<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e1402"><registerName>PLLSSCG2</registerName><registerNameMore><registerNameFull>PLLSSCG2</registerNameFull></registerNameMore><registerBody><registerDescription>SSCG registers 2</registerDescription><registerProperties><registerPropset><addressOffset>0x38</addressOffset><registerSize>32</registerSize><registerAccess>read-only</registerAccess><registerResetValue>
                                        __NEEDS_REVIEW__
                                    </registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e1413"><bitFieldName>FRACMOD</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>FRACMOD[23:0] - Modulated fractional divide value to PLL</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>24</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1428"><bitFieldName>SSG_TBL_ADDR</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>TBLADDR[7:0] - Outputs address to external wave table</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>8</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>