{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 15:04:33 2021 " "Info: Processing started: Mon Nov 01 15:04:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_RS -c Clock_RS --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_RS -c Clock_RS --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_RS.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Clock_RS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_RS " "Info: Found entity 1: Clock_RS" {  } { { "Clock_RS.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/钟控RS/Clock_RS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_RS " "Info: Elaborating entity \"Clock_RS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7400 " "Info: Found entity 1: 7400" {  } { { "7400.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7400.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst3 " "Info: Elaborating entity \"7400\" for hierarchy \"7400:inst3\"" {  } { { "Clock_RS.bdf" "inst3" { Schematic "D:/桌面/Quartus项目/test5/钟控RS/Clock_RS.bdf" { { 320 776 840 360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst3 " "Info: Elaborated megafunction instantiation \"7400:inst3\"" {  } { { "Clock_RS.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/钟控RS/Clock_RS.bdf" { { 320 776 840 360 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 15:04:33 2021 " "Info: Processing ended: Mon Nov 01 15:04:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
