// Seed: 3520997756
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    input  wire id_3
    , id_6,
    output wor  id_4
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_14 = 32'd68,
    parameter id_21 = 32'd67
) (
    input wire id_0,
    input tri id_1,
    output tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri id_9
    , id_20,
    input wand id_10,
    output supply0 id_11,
    output wand id_12,
    input wor id_13,
    input wire _id_14,
    output wire id_15,
    output uwire id_16,
    output uwire id_17,
    input wor id_18
);
  assign id_12 = 1;
  logic [1 : -1] _id_21;
  ;
  wire [-1 : id_21] id_22;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_13,
      id_4,
      id_6
  );
  wire [id_14 : -1] id_23;
endmodule
