{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711100544581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711100544581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 16:42:24 2024 " "Processing started: Fri Mar 22 16:42:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711100544581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100544581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off button_count -c button_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off button_count -c button_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100544581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711100544735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711100544736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 btn_count " "Found entity 1: btn_count" {  } { { "btn_count.v" "" { Text "/home/pulp/thietkeso/button_count/btn_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711100552104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100552104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_count_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file btn_count_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btn_count_tb " "Found entity 1: btn_count_tb" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711100552105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100552105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "btn_generator.v(8) " "Verilog HDL information at btn_generator.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "btn_generator.v" "" { Text "/home/pulp/thietkeso/button_count/btn_generator.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711100552105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 btn_generator " "Found entity 1: btn_generator" {  } { { "btn_generator.v" "" { Text "/home/pulp/thietkeso/button_count/btn_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711100552106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100552106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "btn_count_tb " "Elaborating entity \"btn_count_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711100552186 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk btn_count_tb.sv(25) " "Verilog HDL warning at btn_count_tb.sv(25): assignments to clk create a combinational loop" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1711100552187 "|btn_count_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "btn_count_tb.sv(37) " "Verilog HDL warning at btn_count_tb.sv(37): ignoring unsupported system task" {  } { { "btn_count_tb.sv" "" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1711100552187 "|btn_count_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_generator btn_generator:btn " "Elaborating entity \"btn_generator\" for hierarchy \"btn_generator:btn\"" {  } { { "btn_count_tb.sv" "btn" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711100552191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 btn_generator.v(10) " "Verilog HDL assignment warning at btn_generator.v(10): truncated value with size 32 to match size of target (4)" {  } { { "btn_generator.v" "" { Text "/home/pulp/thietkeso/button_count/btn_generator.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711100552191 "|btn_count_tb|btn_generator:btn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_count btn_count:dut " "Elaborating entity \"btn_count\" for hierarchy \"btn_count:dut\"" {  } { { "btn_count_tb.sv" "dut" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711100552194 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "btn_count_tb.sv" "clk" { Text "/home/pulp/thietkeso/button_count/btn_count_tb.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711100552210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711100552210 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1711100552537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711100552538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711100552577 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 16:42:32 2024 " "Processing ended: Fri Mar 22 16:42:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711100552577 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711100552577 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711100552577 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711100552577 ""}
