JDF B
// Created by Version 2.0 
PROJECT Display
DESIGN display Normal
DEVKIT GAL22V10D-15LP
ENTRY Pure Verilog HDL
MODULE ..\ejemplotojedec02\display7.v
MODSTYLE Display Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE Display
