
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6721.16

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -17.15

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -17.15

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a2$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_reset_a3$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a2$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v core.CPU_reset_a2$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a2 (net)
                  0.02    0.00    0.40 v core.CPU_reset_a3$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.77    0.77   clock uncertainty
                          0.00    0.77   clock reconvergence pessimism
                                  0.77 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.05    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.12   10.24    7.48    7.48 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.24    0.05    7.53 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.69   25.22 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.03   25.25 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.62    0.67   25.92 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.62    0.01   25.93 ^ _09986_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.30    0.23   26.16 v _09986_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01021_ (net)
                  0.30    0.00   26.16 v core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.16   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    9.00   library setup time
                                  9.00   data required time
-----------------------------------------------------------------------------
                                  9.00   data required time
                                -26.16   data arrival time
-----------------------------------------------------------------------------
                                -17.15   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.12   10.24    7.48    7.48 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.24    0.05    7.53 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.69   25.22 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.03   25.25 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.62    0.67   25.92 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.62    0.01   25.93 ^ _09986_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.30    0.23   26.16 v _09986_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01021_ (net)
                  0.30    0.00   26.16 v core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 26.16   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    9.00   library setup time
                                  9.00   data required time
-----------------------------------------------------------------------------
                                  9.00   data required time
                                -26.16   data arrival time
-----------------------------------------------------------------------------
                                -17.15   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.83e-03   8.26e-04   1.03e-08   6.65e-03  62.3%
Combinational          1.08e-03   2.94e-03   8.24e-09   4.02e-03  37.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.91e-03   3.77e-03   1.86e-08   1.07e-02 100.0%
                          64.7%      35.3%       0.0%
