// Seed: 3241754111
module module_0;
  assign id_1 = 1 ? id_1 : id_1 / 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch @(1) begin : LABEL_0
    if (1)
      if (1)
        if (1) begin : LABEL_0
          id_27 <= id_11;
        end else begin : LABEL_0
          `define pp_29 0
          id_12 = id_26;
          $display;
        end
    if ('h0 + 1) begin : LABEL_0
      if (1) begin : LABEL_0
        fork
          id_30;
        join
        id_27 = 1;
        id_18 <= id_7[1] < 1;
        wait (1);
      end else begin : LABEL_0
        id_20 = 1 < id_21;
        id_12 <= id_10;
        if (1) id_8[1] <= 1;
        else id_18 = 1'h0;
      end
    end else if (1) begin : LABEL_0
      id_1 = 1'b0 !=? 1;
      if ((1))
        if ('b0 / 1 + id_20)
          if (id_24) id_2 <= 1;
          else id_1 <= id_10;
    end
  end
  module_0 modCall_1 ();
endmodule
