// Seed: 1873002133
module module_0 (
    input supply1 id_0
);
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    output supply1 id_0,
    output logic   id_1,
    output logic   id_2,
    input  supply0 id_3
);
  logic _id_5;
  ;
  assign id_2 = id_5 ? ~"" != -1 ? id_5 : -1'b0 : 1;
  logic id_6;
  initial id_1 = id_6;
  logic [7:0] id_7;
  logic id_8;
  assign id_6 = id_5;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  always_ff begin : LABEL_0
    if (1) id_1 <= id_7;
    id_2 = id_7;
  end
  assign id_1 = id_7[id_5] & 1;
endmodule
