// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_w1_AWVALID,
        m_axi_gmem_w1_AWREADY,
        m_axi_gmem_w1_AWADDR,
        m_axi_gmem_w1_AWID,
        m_axi_gmem_w1_AWLEN,
        m_axi_gmem_w1_AWSIZE,
        m_axi_gmem_w1_AWBURST,
        m_axi_gmem_w1_AWLOCK,
        m_axi_gmem_w1_AWCACHE,
        m_axi_gmem_w1_AWPROT,
        m_axi_gmem_w1_AWQOS,
        m_axi_gmem_w1_AWREGION,
        m_axi_gmem_w1_AWUSER,
        m_axi_gmem_w1_WVALID,
        m_axi_gmem_w1_WREADY,
        m_axi_gmem_w1_WDATA,
        m_axi_gmem_w1_WSTRB,
        m_axi_gmem_w1_WLAST,
        m_axi_gmem_w1_WID,
        m_axi_gmem_w1_WUSER,
        m_axi_gmem_w1_ARVALID,
        m_axi_gmem_w1_ARREADY,
        m_axi_gmem_w1_ARADDR,
        m_axi_gmem_w1_ARID,
        m_axi_gmem_w1_ARLEN,
        m_axi_gmem_w1_ARSIZE,
        m_axi_gmem_w1_ARBURST,
        m_axi_gmem_w1_ARLOCK,
        m_axi_gmem_w1_ARCACHE,
        m_axi_gmem_w1_ARPROT,
        m_axi_gmem_w1_ARQOS,
        m_axi_gmem_w1_ARREGION,
        m_axi_gmem_w1_ARUSER,
        m_axi_gmem_w1_RVALID,
        m_axi_gmem_w1_RREADY,
        m_axi_gmem_w1_RDATA,
        m_axi_gmem_w1_RLAST,
        m_axi_gmem_w1_RID,
        m_axi_gmem_w1_RFIFONUM,
        m_axi_gmem_w1_RUSER,
        m_axi_gmem_w1_RRESP,
        m_axi_gmem_w1_BVALID,
        m_axi_gmem_w1_BREADY,
        m_axi_gmem_w1_BRESP,
        m_axi_gmem_w1_BID,
        m_axi_gmem_w1_BUSER,
        conv1_weights_local_1_8_8_address1,
        conv1_weights_local_1_8_8_ce1,
        conv1_weights_local_1_8_8_we1,
        conv1_weights_local_1_8_8_d1,
        zext_ln140_4,
        conv1_weights_local_1_8_7_address1,
        conv1_weights_local_1_8_7_ce1,
        conv1_weights_local_1_8_7_we1,
        conv1_weights_local_1_8_7_d1,
        conv1_weights_local_1_8_6_address1,
        conv1_weights_local_1_8_6_ce1,
        conv1_weights_local_1_8_6_we1,
        conv1_weights_local_1_8_6_d1,
        conv1_weights_local_1_8_5_address1,
        conv1_weights_local_1_8_5_ce1,
        conv1_weights_local_1_8_5_we1,
        conv1_weights_local_1_8_5_d1,
        conv1_weights_local_1_8_4_address1,
        conv1_weights_local_1_8_4_ce1,
        conv1_weights_local_1_8_4_we1,
        conv1_weights_local_1_8_4_d1,
        conv1_weights_local_1_8_3_address1,
        conv1_weights_local_1_8_3_ce1,
        conv1_weights_local_1_8_3_we1,
        conv1_weights_local_1_8_3_d1,
        conv1_weights_local_1_8_2_address1,
        conv1_weights_local_1_8_2_ce1,
        conv1_weights_local_1_8_2_we1,
        conv1_weights_local_1_8_2_d1,
        conv1_weights_local_1_8_1_address1,
        conv1_weights_local_1_8_1_ce1,
        conv1_weights_local_1_8_1_we1,
        conv1_weights_local_1_8_1_d1,
        conv1_weights_local_1_8_0_address1,
        conv1_weights_local_1_8_0_ce1,
        conv1_weights_local_1_8_0_we1,
        conv1_weights_local_1_8_0_d1,
        conv1_weights_local_1_7_8_address1,
        conv1_weights_local_1_7_8_ce1,
        conv1_weights_local_1_7_8_we1,
        conv1_weights_local_1_7_8_d1,
        conv1_weights_local_1_7_7_address1,
        conv1_weights_local_1_7_7_ce1,
        conv1_weights_local_1_7_7_we1,
        conv1_weights_local_1_7_7_d1,
        conv1_weights_local_1_7_6_address1,
        conv1_weights_local_1_7_6_ce1,
        conv1_weights_local_1_7_6_we1,
        conv1_weights_local_1_7_6_d1,
        conv1_weights_local_1_7_5_address1,
        conv1_weights_local_1_7_5_ce1,
        conv1_weights_local_1_7_5_we1,
        conv1_weights_local_1_7_5_d1,
        conv1_weights_local_1_7_4_address1,
        conv1_weights_local_1_7_4_ce1,
        conv1_weights_local_1_7_4_we1,
        conv1_weights_local_1_7_4_d1,
        conv1_weights_local_1_7_3_address1,
        conv1_weights_local_1_7_3_ce1,
        conv1_weights_local_1_7_3_we1,
        conv1_weights_local_1_7_3_d1,
        conv1_weights_local_1_7_2_address1,
        conv1_weights_local_1_7_2_ce1,
        conv1_weights_local_1_7_2_we1,
        conv1_weights_local_1_7_2_d1,
        conv1_weights_local_1_7_1_address1,
        conv1_weights_local_1_7_1_ce1,
        conv1_weights_local_1_7_1_we1,
        conv1_weights_local_1_7_1_d1,
        conv1_weights_local_1_7_0_address1,
        conv1_weights_local_1_7_0_ce1,
        conv1_weights_local_1_7_0_we1,
        conv1_weights_local_1_7_0_d1,
        conv1_weights_local_1_6_8_address1,
        conv1_weights_local_1_6_8_ce1,
        conv1_weights_local_1_6_8_we1,
        conv1_weights_local_1_6_8_d1,
        conv1_weights_local_1_6_7_address1,
        conv1_weights_local_1_6_7_ce1,
        conv1_weights_local_1_6_7_we1,
        conv1_weights_local_1_6_7_d1,
        conv1_weights_local_1_6_6_address1,
        conv1_weights_local_1_6_6_ce1,
        conv1_weights_local_1_6_6_we1,
        conv1_weights_local_1_6_6_d1,
        conv1_weights_local_1_6_5_address1,
        conv1_weights_local_1_6_5_ce1,
        conv1_weights_local_1_6_5_we1,
        conv1_weights_local_1_6_5_d1,
        conv1_weights_local_1_6_4_address1,
        conv1_weights_local_1_6_4_ce1,
        conv1_weights_local_1_6_4_we1,
        conv1_weights_local_1_6_4_d1,
        conv1_weights_local_1_6_3_address1,
        conv1_weights_local_1_6_3_ce1,
        conv1_weights_local_1_6_3_we1,
        conv1_weights_local_1_6_3_d1,
        conv1_weights_local_1_6_2_address1,
        conv1_weights_local_1_6_2_ce1,
        conv1_weights_local_1_6_2_we1,
        conv1_weights_local_1_6_2_d1,
        conv1_weights_local_1_6_1_address1,
        conv1_weights_local_1_6_1_ce1,
        conv1_weights_local_1_6_1_we1,
        conv1_weights_local_1_6_1_d1,
        conv1_weights_local_1_6_0_address1,
        conv1_weights_local_1_6_0_ce1,
        conv1_weights_local_1_6_0_we1,
        conv1_weights_local_1_6_0_d1,
        conv1_weights_local_1_5_8_address1,
        conv1_weights_local_1_5_8_ce1,
        conv1_weights_local_1_5_8_we1,
        conv1_weights_local_1_5_8_d1,
        conv1_weights_local_1_5_7_address1,
        conv1_weights_local_1_5_7_ce1,
        conv1_weights_local_1_5_7_we1,
        conv1_weights_local_1_5_7_d1,
        conv1_weights_local_1_5_6_address1,
        conv1_weights_local_1_5_6_ce1,
        conv1_weights_local_1_5_6_we1,
        conv1_weights_local_1_5_6_d1,
        conv1_weights_local_1_5_5_address1,
        conv1_weights_local_1_5_5_ce1,
        conv1_weights_local_1_5_5_we1,
        conv1_weights_local_1_5_5_d1,
        conv1_weights_local_1_5_4_address1,
        conv1_weights_local_1_5_4_ce1,
        conv1_weights_local_1_5_4_we1,
        conv1_weights_local_1_5_4_d1,
        conv1_weights_local_1_5_3_address1,
        conv1_weights_local_1_5_3_ce1,
        conv1_weights_local_1_5_3_we1,
        conv1_weights_local_1_5_3_d1,
        conv1_weights_local_1_5_2_address1,
        conv1_weights_local_1_5_2_ce1,
        conv1_weights_local_1_5_2_we1,
        conv1_weights_local_1_5_2_d1,
        conv1_weights_local_1_5_1_address1,
        conv1_weights_local_1_5_1_ce1,
        conv1_weights_local_1_5_1_we1,
        conv1_weights_local_1_5_1_d1,
        conv1_weights_local_1_5_0_address1,
        conv1_weights_local_1_5_0_ce1,
        conv1_weights_local_1_5_0_we1,
        conv1_weights_local_1_5_0_d1,
        conv1_weights_local_1_4_8_address1,
        conv1_weights_local_1_4_8_ce1,
        conv1_weights_local_1_4_8_we1,
        conv1_weights_local_1_4_8_d1,
        conv1_weights_local_1_4_7_address1,
        conv1_weights_local_1_4_7_ce1,
        conv1_weights_local_1_4_7_we1,
        conv1_weights_local_1_4_7_d1,
        conv1_weights_local_1_4_6_address1,
        conv1_weights_local_1_4_6_ce1,
        conv1_weights_local_1_4_6_we1,
        conv1_weights_local_1_4_6_d1,
        conv1_weights_local_1_4_5_address1,
        conv1_weights_local_1_4_5_ce1,
        conv1_weights_local_1_4_5_we1,
        conv1_weights_local_1_4_5_d1,
        conv1_weights_local_1_4_4_address1,
        conv1_weights_local_1_4_4_ce1,
        conv1_weights_local_1_4_4_we1,
        conv1_weights_local_1_4_4_d1,
        conv1_weights_local_1_4_3_address1,
        conv1_weights_local_1_4_3_ce1,
        conv1_weights_local_1_4_3_we1,
        conv1_weights_local_1_4_3_d1,
        conv1_weights_local_1_4_2_address1,
        conv1_weights_local_1_4_2_ce1,
        conv1_weights_local_1_4_2_we1,
        conv1_weights_local_1_4_2_d1,
        conv1_weights_local_1_4_1_address1,
        conv1_weights_local_1_4_1_ce1,
        conv1_weights_local_1_4_1_we1,
        conv1_weights_local_1_4_1_d1,
        conv1_weights_local_1_4_0_address1,
        conv1_weights_local_1_4_0_ce1,
        conv1_weights_local_1_4_0_we1,
        conv1_weights_local_1_4_0_d1,
        conv1_weights_local_1_3_8_address1,
        conv1_weights_local_1_3_8_ce1,
        conv1_weights_local_1_3_8_we1,
        conv1_weights_local_1_3_8_d1,
        conv1_weights_local_1_3_7_address1,
        conv1_weights_local_1_3_7_ce1,
        conv1_weights_local_1_3_7_we1,
        conv1_weights_local_1_3_7_d1,
        conv1_weights_local_1_3_6_address1,
        conv1_weights_local_1_3_6_ce1,
        conv1_weights_local_1_3_6_we1,
        conv1_weights_local_1_3_6_d1,
        conv1_weights_local_1_3_5_address1,
        conv1_weights_local_1_3_5_ce1,
        conv1_weights_local_1_3_5_we1,
        conv1_weights_local_1_3_5_d1,
        conv1_weights_local_1_3_4_address1,
        conv1_weights_local_1_3_4_ce1,
        conv1_weights_local_1_3_4_we1,
        conv1_weights_local_1_3_4_d1,
        conv1_weights_local_1_3_3_address1,
        conv1_weights_local_1_3_3_ce1,
        conv1_weights_local_1_3_3_we1,
        conv1_weights_local_1_3_3_d1,
        conv1_weights_local_1_3_2_address1,
        conv1_weights_local_1_3_2_ce1,
        conv1_weights_local_1_3_2_we1,
        conv1_weights_local_1_3_2_d1,
        conv1_weights_local_1_3_1_address1,
        conv1_weights_local_1_3_1_ce1,
        conv1_weights_local_1_3_1_we1,
        conv1_weights_local_1_3_1_d1,
        conv1_weights_local_1_3_0_address1,
        conv1_weights_local_1_3_0_ce1,
        conv1_weights_local_1_3_0_we1,
        conv1_weights_local_1_3_0_d1,
        conv1_weights_local_1_2_8_address1,
        conv1_weights_local_1_2_8_ce1,
        conv1_weights_local_1_2_8_we1,
        conv1_weights_local_1_2_8_d1,
        conv1_weights_local_1_2_7_address1,
        conv1_weights_local_1_2_7_ce1,
        conv1_weights_local_1_2_7_we1,
        conv1_weights_local_1_2_7_d1,
        conv1_weights_local_1_2_6_address1,
        conv1_weights_local_1_2_6_ce1,
        conv1_weights_local_1_2_6_we1,
        conv1_weights_local_1_2_6_d1,
        conv1_weights_local_1_2_5_address1,
        conv1_weights_local_1_2_5_ce1,
        conv1_weights_local_1_2_5_we1,
        conv1_weights_local_1_2_5_d1,
        conv1_weights_local_1_2_4_address1,
        conv1_weights_local_1_2_4_ce1,
        conv1_weights_local_1_2_4_we1,
        conv1_weights_local_1_2_4_d1,
        conv1_weights_local_1_2_3_address1,
        conv1_weights_local_1_2_3_ce1,
        conv1_weights_local_1_2_3_we1,
        conv1_weights_local_1_2_3_d1,
        conv1_weights_local_1_2_2_address1,
        conv1_weights_local_1_2_2_ce1,
        conv1_weights_local_1_2_2_we1,
        conv1_weights_local_1_2_2_d1,
        conv1_weights_local_1_2_1_address1,
        conv1_weights_local_1_2_1_ce1,
        conv1_weights_local_1_2_1_we1,
        conv1_weights_local_1_2_1_d1,
        conv1_weights_local_1_2_0_address1,
        conv1_weights_local_1_2_0_ce1,
        conv1_weights_local_1_2_0_we1,
        conv1_weights_local_1_2_0_d1,
        conv1_weights_local_1_1_8_address1,
        conv1_weights_local_1_1_8_ce1,
        conv1_weights_local_1_1_8_we1,
        conv1_weights_local_1_1_8_d1,
        conv1_weights_local_1_1_7_address1,
        conv1_weights_local_1_1_7_ce1,
        conv1_weights_local_1_1_7_we1,
        conv1_weights_local_1_1_7_d1,
        conv1_weights_local_1_1_6_address1,
        conv1_weights_local_1_1_6_ce1,
        conv1_weights_local_1_1_6_we1,
        conv1_weights_local_1_1_6_d1,
        conv1_weights_local_1_1_5_address1,
        conv1_weights_local_1_1_5_ce1,
        conv1_weights_local_1_1_5_we1,
        conv1_weights_local_1_1_5_d1,
        conv1_weights_local_1_1_4_address1,
        conv1_weights_local_1_1_4_ce1,
        conv1_weights_local_1_1_4_we1,
        conv1_weights_local_1_1_4_d1,
        conv1_weights_local_1_1_3_address1,
        conv1_weights_local_1_1_3_ce1,
        conv1_weights_local_1_1_3_we1,
        conv1_weights_local_1_1_3_d1,
        conv1_weights_local_1_1_2_address1,
        conv1_weights_local_1_1_2_ce1,
        conv1_weights_local_1_1_2_we1,
        conv1_weights_local_1_1_2_d1,
        conv1_weights_local_1_1_1_address1,
        conv1_weights_local_1_1_1_ce1,
        conv1_weights_local_1_1_1_we1,
        conv1_weights_local_1_1_1_d1,
        conv1_weights_local_1_1_0_address1,
        conv1_weights_local_1_1_0_ce1,
        conv1_weights_local_1_1_0_we1,
        conv1_weights_local_1_1_0_d1,
        conv1_weights_local_1_0_8_address1,
        conv1_weights_local_1_0_8_ce1,
        conv1_weights_local_1_0_8_we1,
        conv1_weights_local_1_0_8_d1,
        conv1_weights_local_1_0_7_address1,
        conv1_weights_local_1_0_7_ce1,
        conv1_weights_local_1_0_7_we1,
        conv1_weights_local_1_0_7_d1,
        conv1_weights_local_1_0_6_address1,
        conv1_weights_local_1_0_6_ce1,
        conv1_weights_local_1_0_6_we1,
        conv1_weights_local_1_0_6_d1,
        conv1_weights_local_1_0_5_address1,
        conv1_weights_local_1_0_5_ce1,
        conv1_weights_local_1_0_5_we1,
        conv1_weights_local_1_0_5_d1,
        conv1_weights_local_1_0_4_address1,
        conv1_weights_local_1_0_4_ce1,
        conv1_weights_local_1_0_4_we1,
        conv1_weights_local_1_0_4_d1,
        conv1_weights_local_1_0_3_address1,
        conv1_weights_local_1_0_3_ce1,
        conv1_weights_local_1_0_3_we1,
        conv1_weights_local_1_0_3_d1,
        conv1_weights_local_1_0_2_address1,
        conv1_weights_local_1_0_2_ce1,
        conv1_weights_local_1_0_2_we1,
        conv1_weights_local_1_0_2_d1,
        conv1_weights_local_1_0_1_address1,
        conv1_weights_local_1_0_1_ce1,
        conv1_weights_local_1_0_1_we1,
        conv1_weights_local_1_0_1_d1,
        conv1_weights_local_1_0_0_address1,
        conv1_weights_local_1_0_0_ce1,
        conv1_weights_local_1_0_0_we1,
        conv1_weights_local_1_0_0_d1,
        conv1_weights_local_0_8_8_address1,
        conv1_weights_local_0_8_8_ce1,
        conv1_weights_local_0_8_8_we1,
        conv1_weights_local_0_8_8_d1,
        conv1_weights_local_0_8_7_address1,
        conv1_weights_local_0_8_7_ce1,
        conv1_weights_local_0_8_7_we1,
        conv1_weights_local_0_8_7_d1,
        conv1_weights_local_0_8_6_address1,
        conv1_weights_local_0_8_6_ce1,
        conv1_weights_local_0_8_6_we1,
        conv1_weights_local_0_8_6_d1,
        conv1_weights_local_0_8_5_address1,
        conv1_weights_local_0_8_5_ce1,
        conv1_weights_local_0_8_5_we1,
        conv1_weights_local_0_8_5_d1,
        conv1_weights_local_0_8_4_address1,
        conv1_weights_local_0_8_4_ce1,
        conv1_weights_local_0_8_4_we1,
        conv1_weights_local_0_8_4_d1,
        conv1_weights_local_0_8_3_address1,
        conv1_weights_local_0_8_3_ce1,
        conv1_weights_local_0_8_3_we1,
        conv1_weights_local_0_8_3_d1,
        conv1_weights_local_0_8_2_address1,
        conv1_weights_local_0_8_2_ce1,
        conv1_weights_local_0_8_2_we1,
        conv1_weights_local_0_8_2_d1,
        conv1_weights_local_0_8_1_address1,
        conv1_weights_local_0_8_1_ce1,
        conv1_weights_local_0_8_1_we1,
        conv1_weights_local_0_8_1_d1,
        conv1_weights_local_0_8_0_address1,
        conv1_weights_local_0_8_0_ce1,
        conv1_weights_local_0_8_0_we1,
        conv1_weights_local_0_8_0_d1,
        conv1_weights_local_0_7_8_address1,
        conv1_weights_local_0_7_8_ce1,
        conv1_weights_local_0_7_8_we1,
        conv1_weights_local_0_7_8_d1,
        conv1_weights_local_0_7_7_address1,
        conv1_weights_local_0_7_7_ce1,
        conv1_weights_local_0_7_7_we1,
        conv1_weights_local_0_7_7_d1,
        conv1_weights_local_0_7_6_address1,
        conv1_weights_local_0_7_6_ce1,
        conv1_weights_local_0_7_6_we1,
        conv1_weights_local_0_7_6_d1,
        conv1_weights_local_0_7_5_address1,
        conv1_weights_local_0_7_5_ce1,
        conv1_weights_local_0_7_5_we1,
        conv1_weights_local_0_7_5_d1,
        conv1_weights_local_0_7_4_address1,
        conv1_weights_local_0_7_4_ce1,
        conv1_weights_local_0_7_4_we1,
        conv1_weights_local_0_7_4_d1,
        conv1_weights_local_0_7_3_address1,
        conv1_weights_local_0_7_3_ce1,
        conv1_weights_local_0_7_3_we1,
        conv1_weights_local_0_7_3_d1,
        conv1_weights_local_0_7_2_address1,
        conv1_weights_local_0_7_2_ce1,
        conv1_weights_local_0_7_2_we1,
        conv1_weights_local_0_7_2_d1,
        conv1_weights_local_0_7_1_address1,
        conv1_weights_local_0_7_1_ce1,
        conv1_weights_local_0_7_1_we1,
        conv1_weights_local_0_7_1_d1,
        conv1_weights_local_0_7_0_address1,
        conv1_weights_local_0_7_0_ce1,
        conv1_weights_local_0_7_0_we1,
        conv1_weights_local_0_7_0_d1,
        conv1_weights_local_0_6_8_address1,
        conv1_weights_local_0_6_8_ce1,
        conv1_weights_local_0_6_8_we1,
        conv1_weights_local_0_6_8_d1,
        conv1_weights_local_0_6_7_address1,
        conv1_weights_local_0_6_7_ce1,
        conv1_weights_local_0_6_7_we1,
        conv1_weights_local_0_6_7_d1,
        conv1_weights_local_0_6_6_address1,
        conv1_weights_local_0_6_6_ce1,
        conv1_weights_local_0_6_6_we1,
        conv1_weights_local_0_6_6_d1,
        conv1_weights_local_0_6_5_address1,
        conv1_weights_local_0_6_5_ce1,
        conv1_weights_local_0_6_5_we1,
        conv1_weights_local_0_6_5_d1,
        conv1_weights_local_0_6_4_address1,
        conv1_weights_local_0_6_4_ce1,
        conv1_weights_local_0_6_4_we1,
        conv1_weights_local_0_6_4_d1,
        conv1_weights_local_0_6_3_address1,
        conv1_weights_local_0_6_3_ce1,
        conv1_weights_local_0_6_3_we1,
        conv1_weights_local_0_6_3_d1,
        conv1_weights_local_0_6_2_address1,
        conv1_weights_local_0_6_2_ce1,
        conv1_weights_local_0_6_2_we1,
        conv1_weights_local_0_6_2_d1,
        conv1_weights_local_0_6_1_address1,
        conv1_weights_local_0_6_1_ce1,
        conv1_weights_local_0_6_1_we1,
        conv1_weights_local_0_6_1_d1,
        conv1_weights_local_0_6_0_address1,
        conv1_weights_local_0_6_0_ce1,
        conv1_weights_local_0_6_0_we1,
        conv1_weights_local_0_6_0_d1,
        conv1_weights_local_0_5_8_address1,
        conv1_weights_local_0_5_8_ce1,
        conv1_weights_local_0_5_8_we1,
        conv1_weights_local_0_5_8_d1,
        conv1_weights_local_0_5_7_address1,
        conv1_weights_local_0_5_7_ce1,
        conv1_weights_local_0_5_7_we1,
        conv1_weights_local_0_5_7_d1,
        conv1_weights_local_0_5_6_address1,
        conv1_weights_local_0_5_6_ce1,
        conv1_weights_local_0_5_6_we1,
        conv1_weights_local_0_5_6_d1,
        conv1_weights_local_0_5_5_address1,
        conv1_weights_local_0_5_5_ce1,
        conv1_weights_local_0_5_5_we1,
        conv1_weights_local_0_5_5_d1,
        conv1_weights_local_0_5_4_address1,
        conv1_weights_local_0_5_4_ce1,
        conv1_weights_local_0_5_4_we1,
        conv1_weights_local_0_5_4_d1,
        conv1_weights_local_0_5_3_address1,
        conv1_weights_local_0_5_3_ce1,
        conv1_weights_local_0_5_3_we1,
        conv1_weights_local_0_5_3_d1,
        conv1_weights_local_0_5_2_address1,
        conv1_weights_local_0_5_2_ce1,
        conv1_weights_local_0_5_2_we1,
        conv1_weights_local_0_5_2_d1,
        conv1_weights_local_0_5_1_address1,
        conv1_weights_local_0_5_1_ce1,
        conv1_weights_local_0_5_1_we1,
        conv1_weights_local_0_5_1_d1,
        conv1_weights_local_0_5_0_address1,
        conv1_weights_local_0_5_0_ce1,
        conv1_weights_local_0_5_0_we1,
        conv1_weights_local_0_5_0_d1,
        conv1_weights_local_0_4_8_address1,
        conv1_weights_local_0_4_8_ce1,
        conv1_weights_local_0_4_8_we1,
        conv1_weights_local_0_4_8_d1,
        conv1_weights_local_0_4_7_address1,
        conv1_weights_local_0_4_7_ce1,
        conv1_weights_local_0_4_7_we1,
        conv1_weights_local_0_4_7_d1,
        conv1_weights_local_0_4_6_address1,
        conv1_weights_local_0_4_6_ce1,
        conv1_weights_local_0_4_6_we1,
        conv1_weights_local_0_4_6_d1,
        conv1_weights_local_0_4_5_address1,
        conv1_weights_local_0_4_5_ce1,
        conv1_weights_local_0_4_5_we1,
        conv1_weights_local_0_4_5_d1,
        conv1_weights_local_0_4_4_address1,
        conv1_weights_local_0_4_4_ce1,
        conv1_weights_local_0_4_4_we1,
        conv1_weights_local_0_4_4_d1,
        conv1_weights_local_0_4_3_address1,
        conv1_weights_local_0_4_3_ce1,
        conv1_weights_local_0_4_3_we1,
        conv1_weights_local_0_4_3_d1,
        conv1_weights_local_0_4_2_address1,
        conv1_weights_local_0_4_2_ce1,
        conv1_weights_local_0_4_2_we1,
        conv1_weights_local_0_4_2_d1,
        conv1_weights_local_0_4_1_address1,
        conv1_weights_local_0_4_1_ce1,
        conv1_weights_local_0_4_1_we1,
        conv1_weights_local_0_4_1_d1,
        conv1_weights_local_0_4_0_address1,
        conv1_weights_local_0_4_0_ce1,
        conv1_weights_local_0_4_0_we1,
        conv1_weights_local_0_4_0_d1,
        conv1_weights_local_0_3_8_address1,
        conv1_weights_local_0_3_8_ce1,
        conv1_weights_local_0_3_8_we1,
        conv1_weights_local_0_3_8_d1,
        conv1_weights_local_0_3_7_address1,
        conv1_weights_local_0_3_7_ce1,
        conv1_weights_local_0_3_7_we1,
        conv1_weights_local_0_3_7_d1,
        conv1_weights_local_0_3_6_address1,
        conv1_weights_local_0_3_6_ce1,
        conv1_weights_local_0_3_6_we1,
        conv1_weights_local_0_3_6_d1,
        conv1_weights_local_0_3_5_address1,
        conv1_weights_local_0_3_5_ce1,
        conv1_weights_local_0_3_5_we1,
        conv1_weights_local_0_3_5_d1,
        conv1_weights_local_0_3_4_address1,
        conv1_weights_local_0_3_4_ce1,
        conv1_weights_local_0_3_4_we1,
        conv1_weights_local_0_3_4_d1,
        conv1_weights_local_0_3_3_address1,
        conv1_weights_local_0_3_3_ce1,
        conv1_weights_local_0_3_3_we1,
        conv1_weights_local_0_3_3_d1,
        conv1_weights_local_0_3_2_address1,
        conv1_weights_local_0_3_2_ce1,
        conv1_weights_local_0_3_2_we1,
        conv1_weights_local_0_3_2_d1,
        conv1_weights_local_0_3_1_address1,
        conv1_weights_local_0_3_1_ce1,
        conv1_weights_local_0_3_1_we1,
        conv1_weights_local_0_3_1_d1,
        conv1_weights_local_0_3_0_address1,
        conv1_weights_local_0_3_0_ce1,
        conv1_weights_local_0_3_0_we1,
        conv1_weights_local_0_3_0_d1,
        conv1_weights_local_0_2_8_address1,
        conv1_weights_local_0_2_8_ce1,
        conv1_weights_local_0_2_8_we1,
        conv1_weights_local_0_2_8_d1,
        conv1_weights_local_0_2_7_address1,
        conv1_weights_local_0_2_7_ce1,
        conv1_weights_local_0_2_7_we1,
        conv1_weights_local_0_2_7_d1,
        conv1_weights_local_0_2_6_address1,
        conv1_weights_local_0_2_6_ce1,
        conv1_weights_local_0_2_6_we1,
        conv1_weights_local_0_2_6_d1,
        conv1_weights_local_0_2_5_address1,
        conv1_weights_local_0_2_5_ce1,
        conv1_weights_local_0_2_5_we1,
        conv1_weights_local_0_2_5_d1,
        conv1_weights_local_0_2_4_address1,
        conv1_weights_local_0_2_4_ce1,
        conv1_weights_local_0_2_4_we1,
        conv1_weights_local_0_2_4_d1,
        conv1_weights_local_0_2_3_address1,
        conv1_weights_local_0_2_3_ce1,
        conv1_weights_local_0_2_3_we1,
        conv1_weights_local_0_2_3_d1,
        conv1_weights_local_0_2_2_address1,
        conv1_weights_local_0_2_2_ce1,
        conv1_weights_local_0_2_2_we1,
        conv1_weights_local_0_2_2_d1,
        conv1_weights_local_0_2_1_address1,
        conv1_weights_local_0_2_1_ce1,
        conv1_weights_local_0_2_1_we1,
        conv1_weights_local_0_2_1_d1,
        conv1_weights_local_0_2_0_address1,
        conv1_weights_local_0_2_0_ce1,
        conv1_weights_local_0_2_0_we1,
        conv1_weights_local_0_2_0_d1,
        conv1_weights_local_0_1_8_address1,
        conv1_weights_local_0_1_8_ce1,
        conv1_weights_local_0_1_8_we1,
        conv1_weights_local_0_1_8_d1,
        conv1_weights_local_0_1_7_address1,
        conv1_weights_local_0_1_7_ce1,
        conv1_weights_local_0_1_7_we1,
        conv1_weights_local_0_1_7_d1,
        conv1_weights_local_0_1_6_address1,
        conv1_weights_local_0_1_6_ce1,
        conv1_weights_local_0_1_6_we1,
        conv1_weights_local_0_1_6_d1,
        conv1_weights_local_0_1_5_address1,
        conv1_weights_local_0_1_5_ce1,
        conv1_weights_local_0_1_5_we1,
        conv1_weights_local_0_1_5_d1,
        conv1_weights_local_0_1_4_address1,
        conv1_weights_local_0_1_4_ce1,
        conv1_weights_local_0_1_4_we1,
        conv1_weights_local_0_1_4_d1,
        conv1_weights_local_0_1_3_address1,
        conv1_weights_local_0_1_3_ce1,
        conv1_weights_local_0_1_3_we1,
        conv1_weights_local_0_1_3_d1,
        conv1_weights_local_0_1_2_address1,
        conv1_weights_local_0_1_2_ce1,
        conv1_weights_local_0_1_2_we1,
        conv1_weights_local_0_1_2_d1,
        conv1_weights_local_0_1_1_address1,
        conv1_weights_local_0_1_1_ce1,
        conv1_weights_local_0_1_1_we1,
        conv1_weights_local_0_1_1_d1,
        conv1_weights_local_0_1_0_address1,
        conv1_weights_local_0_1_0_ce1,
        conv1_weights_local_0_1_0_we1,
        conv1_weights_local_0_1_0_d1,
        conv1_weights_local_0_0_8_address1,
        conv1_weights_local_0_0_8_ce1,
        conv1_weights_local_0_0_8_we1,
        conv1_weights_local_0_0_8_d1,
        conv1_weights_local_0_0_7_address1,
        conv1_weights_local_0_0_7_ce1,
        conv1_weights_local_0_0_7_we1,
        conv1_weights_local_0_0_7_d1,
        conv1_weights_local_0_0_6_address1,
        conv1_weights_local_0_0_6_ce1,
        conv1_weights_local_0_0_6_we1,
        conv1_weights_local_0_0_6_d1,
        conv1_weights_local_0_0_5_address1,
        conv1_weights_local_0_0_5_ce1,
        conv1_weights_local_0_0_5_we1,
        conv1_weights_local_0_0_5_d1,
        conv1_weights_local_0_0_4_address1,
        conv1_weights_local_0_0_4_ce1,
        conv1_weights_local_0_0_4_we1,
        conv1_weights_local_0_0_4_d1,
        conv1_weights_local_0_0_3_address1,
        conv1_weights_local_0_0_3_ce1,
        conv1_weights_local_0_0_3_we1,
        conv1_weights_local_0_0_3_d1,
        conv1_weights_local_0_0_2_address1,
        conv1_weights_local_0_0_2_ce1,
        conv1_weights_local_0_0_2_we1,
        conv1_weights_local_0_0_2_d1,
        conv1_weights_local_0_0_1_address1,
        conv1_weights_local_0_0_1_ce1,
        conv1_weights_local_0_0_1_we1,
        conv1_weights_local_0_0_1_d1,
        conv1_weights_local_0_0_0_address1,
        conv1_weights_local_0_0_0_ce1,
        conv1_weights_local_0_0_0_we1,
        conv1_weights_local_0_0_0_d1,
        sext_ln140,
        zext_ln140_3,
        trunc_ln140_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_w1_AWVALID;
input   m_axi_gmem_w1_AWREADY;
output  [63:0] m_axi_gmem_w1_AWADDR;
output  [0:0] m_axi_gmem_w1_AWID;
output  [31:0] m_axi_gmem_w1_AWLEN;
output  [2:0] m_axi_gmem_w1_AWSIZE;
output  [1:0] m_axi_gmem_w1_AWBURST;
output  [1:0] m_axi_gmem_w1_AWLOCK;
output  [3:0] m_axi_gmem_w1_AWCACHE;
output  [2:0] m_axi_gmem_w1_AWPROT;
output  [3:0] m_axi_gmem_w1_AWQOS;
output  [3:0] m_axi_gmem_w1_AWREGION;
output  [0:0] m_axi_gmem_w1_AWUSER;
output   m_axi_gmem_w1_WVALID;
input   m_axi_gmem_w1_WREADY;
output  [31:0] m_axi_gmem_w1_WDATA;
output  [3:0] m_axi_gmem_w1_WSTRB;
output   m_axi_gmem_w1_WLAST;
output  [0:0] m_axi_gmem_w1_WID;
output  [0:0] m_axi_gmem_w1_WUSER;
output   m_axi_gmem_w1_ARVALID;
input   m_axi_gmem_w1_ARREADY;
output  [63:0] m_axi_gmem_w1_ARADDR;
output  [0:0] m_axi_gmem_w1_ARID;
output  [31:0] m_axi_gmem_w1_ARLEN;
output  [2:0] m_axi_gmem_w1_ARSIZE;
output  [1:0] m_axi_gmem_w1_ARBURST;
output  [1:0] m_axi_gmem_w1_ARLOCK;
output  [3:0] m_axi_gmem_w1_ARCACHE;
output  [2:0] m_axi_gmem_w1_ARPROT;
output  [3:0] m_axi_gmem_w1_ARQOS;
output  [3:0] m_axi_gmem_w1_ARREGION;
output  [0:0] m_axi_gmem_w1_ARUSER;
input   m_axi_gmem_w1_RVALID;
output   m_axi_gmem_w1_RREADY;
input  [31:0] m_axi_gmem_w1_RDATA;
input   m_axi_gmem_w1_RLAST;
input  [0:0] m_axi_gmem_w1_RID;
input  [8:0] m_axi_gmem_w1_RFIFONUM;
input  [0:0] m_axi_gmem_w1_RUSER;
input  [1:0] m_axi_gmem_w1_RRESP;
input   m_axi_gmem_w1_BVALID;
output   m_axi_gmem_w1_BREADY;
input  [1:0] m_axi_gmem_w1_BRESP;
input  [0:0] m_axi_gmem_w1_BID;
input  [0:0] m_axi_gmem_w1_BUSER;
output  [4:0] conv1_weights_local_1_8_8_address1;
output   conv1_weights_local_1_8_8_ce1;
output   conv1_weights_local_1_8_8_we1;
output  [31:0] conv1_weights_local_1_8_8_d1;
input  [4:0] zext_ln140_4;
output  [4:0] conv1_weights_local_1_8_7_address1;
output   conv1_weights_local_1_8_7_ce1;
output   conv1_weights_local_1_8_7_we1;
output  [31:0] conv1_weights_local_1_8_7_d1;
output  [4:0] conv1_weights_local_1_8_6_address1;
output   conv1_weights_local_1_8_6_ce1;
output   conv1_weights_local_1_8_6_we1;
output  [31:0] conv1_weights_local_1_8_6_d1;
output  [4:0] conv1_weights_local_1_8_5_address1;
output   conv1_weights_local_1_8_5_ce1;
output   conv1_weights_local_1_8_5_we1;
output  [31:0] conv1_weights_local_1_8_5_d1;
output  [4:0] conv1_weights_local_1_8_4_address1;
output   conv1_weights_local_1_8_4_ce1;
output   conv1_weights_local_1_8_4_we1;
output  [31:0] conv1_weights_local_1_8_4_d1;
output  [4:0] conv1_weights_local_1_8_3_address1;
output   conv1_weights_local_1_8_3_ce1;
output   conv1_weights_local_1_8_3_we1;
output  [31:0] conv1_weights_local_1_8_3_d1;
output  [4:0] conv1_weights_local_1_8_2_address1;
output   conv1_weights_local_1_8_2_ce1;
output   conv1_weights_local_1_8_2_we1;
output  [31:0] conv1_weights_local_1_8_2_d1;
output  [4:0] conv1_weights_local_1_8_1_address1;
output   conv1_weights_local_1_8_1_ce1;
output   conv1_weights_local_1_8_1_we1;
output  [31:0] conv1_weights_local_1_8_1_d1;
output  [4:0] conv1_weights_local_1_8_0_address1;
output   conv1_weights_local_1_8_0_ce1;
output   conv1_weights_local_1_8_0_we1;
output  [31:0] conv1_weights_local_1_8_0_d1;
output  [4:0] conv1_weights_local_1_7_8_address1;
output   conv1_weights_local_1_7_8_ce1;
output   conv1_weights_local_1_7_8_we1;
output  [31:0] conv1_weights_local_1_7_8_d1;
output  [4:0] conv1_weights_local_1_7_7_address1;
output   conv1_weights_local_1_7_7_ce1;
output   conv1_weights_local_1_7_7_we1;
output  [31:0] conv1_weights_local_1_7_7_d1;
output  [4:0] conv1_weights_local_1_7_6_address1;
output   conv1_weights_local_1_7_6_ce1;
output   conv1_weights_local_1_7_6_we1;
output  [31:0] conv1_weights_local_1_7_6_d1;
output  [4:0] conv1_weights_local_1_7_5_address1;
output   conv1_weights_local_1_7_5_ce1;
output   conv1_weights_local_1_7_5_we1;
output  [31:0] conv1_weights_local_1_7_5_d1;
output  [4:0] conv1_weights_local_1_7_4_address1;
output   conv1_weights_local_1_7_4_ce1;
output   conv1_weights_local_1_7_4_we1;
output  [31:0] conv1_weights_local_1_7_4_d1;
output  [4:0] conv1_weights_local_1_7_3_address1;
output   conv1_weights_local_1_7_3_ce1;
output   conv1_weights_local_1_7_3_we1;
output  [31:0] conv1_weights_local_1_7_3_d1;
output  [4:0] conv1_weights_local_1_7_2_address1;
output   conv1_weights_local_1_7_2_ce1;
output   conv1_weights_local_1_7_2_we1;
output  [31:0] conv1_weights_local_1_7_2_d1;
output  [4:0] conv1_weights_local_1_7_1_address1;
output   conv1_weights_local_1_7_1_ce1;
output   conv1_weights_local_1_7_1_we1;
output  [31:0] conv1_weights_local_1_7_1_d1;
output  [4:0] conv1_weights_local_1_7_0_address1;
output   conv1_weights_local_1_7_0_ce1;
output   conv1_weights_local_1_7_0_we1;
output  [31:0] conv1_weights_local_1_7_0_d1;
output  [4:0] conv1_weights_local_1_6_8_address1;
output   conv1_weights_local_1_6_8_ce1;
output   conv1_weights_local_1_6_8_we1;
output  [31:0] conv1_weights_local_1_6_8_d1;
output  [4:0] conv1_weights_local_1_6_7_address1;
output   conv1_weights_local_1_6_7_ce1;
output   conv1_weights_local_1_6_7_we1;
output  [31:0] conv1_weights_local_1_6_7_d1;
output  [4:0] conv1_weights_local_1_6_6_address1;
output   conv1_weights_local_1_6_6_ce1;
output   conv1_weights_local_1_6_6_we1;
output  [31:0] conv1_weights_local_1_6_6_d1;
output  [4:0] conv1_weights_local_1_6_5_address1;
output   conv1_weights_local_1_6_5_ce1;
output   conv1_weights_local_1_6_5_we1;
output  [31:0] conv1_weights_local_1_6_5_d1;
output  [4:0] conv1_weights_local_1_6_4_address1;
output   conv1_weights_local_1_6_4_ce1;
output   conv1_weights_local_1_6_4_we1;
output  [31:0] conv1_weights_local_1_6_4_d1;
output  [4:0] conv1_weights_local_1_6_3_address1;
output   conv1_weights_local_1_6_3_ce1;
output   conv1_weights_local_1_6_3_we1;
output  [31:0] conv1_weights_local_1_6_3_d1;
output  [4:0] conv1_weights_local_1_6_2_address1;
output   conv1_weights_local_1_6_2_ce1;
output   conv1_weights_local_1_6_2_we1;
output  [31:0] conv1_weights_local_1_6_2_d1;
output  [4:0] conv1_weights_local_1_6_1_address1;
output   conv1_weights_local_1_6_1_ce1;
output   conv1_weights_local_1_6_1_we1;
output  [31:0] conv1_weights_local_1_6_1_d1;
output  [4:0] conv1_weights_local_1_6_0_address1;
output   conv1_weights_local_1_6_0_ce1;
output   conv1_weights_local_1_6_0_we1;
output  [31:0] conv1_weights_local_1_6_0_d1;
output  [4:0] conv1_weights_local_1_5_8_address1;
output   conv1_weights_local_1_5_8_ce1;
output   conv1_weights_local_1_5_8_we1;
output  [31:0] conv1_weights_local_1_5_8_d1;
output  [4:0] conv1_weights_local_1_5_7_address1;
output   conv1_weights_local_1_5_7_ce1;
output   conv1_weights_local_1_5_7_we1;
output  [31:0] conv1_weights_local_1_5_7_d1;
output  [4:0] conv1_weights_local_1_5_6_address1;
output   conv1_weights_local_1_5_6_ce1;
output   conv1_weights_local_1_5_6_we1;
output  [31:0] conv1_weights_local_1_5_6_d1;
output  [4:0] conv1_weights_local_1_5_5_address1;
output   conv1_weights_local_1_5_5_ce1;
output   conv1_weights_local_1_5_5_we1;
output  [31:0] conv1_weights_local_1_5_5_d1;
output  [4:0] conv1_weights_local_1_5_4_address1;
output   conv1_weights_local_1_5_4_ce1;
output   conv1_weights_local_1_5_4_we1;
output  [31:0] conv1_weights_local_1_5_4_d1;
output  [4:0] conv1_weights_local_1_5_3_address1;
output   conv1_weights_local_1_5_3_ce1;
output   conv1_weights_local_1_5_3_we1;
output  [31:0] conv1_weights_local_1_5_3_d1;
output  [4:0] conv1_weights_local_1_5_2_address1;
output   conv1_weights_local_1_5_2_ce1;
output   conv1_weights_local_1_5_2_we1;
output  [31:0] conv1_weights_local_1_5_2_d1;
output  [4:0] conv1_weights_local_1_5_1_address1;
output   conv1_weights_local_1_5_1_ce1;
output   conv1_weights_local_1_5_1_we1;
output  [31:0] conv1_weights_local_1_5_1_d1;
output  [4:0] conv1_weights_local_1_5_0_address1;
output   conv1_weights_local_1_5_0_ce1;
output   conv1_weights_local_1_5_0_we1;
output  [31:0] conv1_weights_local_1_5_0_d1;
output  [4:0] conv1_weights_local_1_4_8_address1;
output   conv1_weights_local_1_4_8_ce1;
output   conv1_weights_local_1_4_8_we1;
output  [31:0] conv1_weights_local_1_4_8_d1;
output  [4:0] conv1_weights_local_1_4_7_address1;
output   conv1_weights_local_1_4_7_ce1;
output   conv1_weights_local_1_4_7_we1;
output  [31:0] conv1_weights_local_1_4_7_d1;
output  [4:0] conv1_weights_local_1_4_6_address1;
output   conv1_weights_local_1_4_6_ce1;
output   conv1_weights_local_1_4_6_we1;
output  [31:0] conv1_weights_local_1_4_6_d1;
output  [4:0] conv1_weights_local_1_4_5_address1;
output   conv1_weights_local_1_4_5_ce1;
output   conv1_weights_local_1_4_5_we1;
output  [31:0] conv1_weights_local_1_4_5_d1;
output  [4:0] conv1_weights_local_1_4_4_address1;
output   conv1_weights_local_1_4_4_ce1;
output   conv1_weights_local_1_4_4_we1;
output  [31:0] conv1_weights_local_1_4_4_d1;
output  [4:0] conv1_weights_local_1_4_3_address1;
output   conv1_weights_local_1_4_3_ce1;
output   conv1_weights_local_1_4_3_we1;
output  [31:0] conv1_weights_local_1_4_3_d1;
output  [4:0] conv1_weights_local_1_4_2_address1;
output   conv1_weights_local_1_4_2_ce1;
output   conv1_weights_local_1_4_2_we1;
output  [31:0] conv1_weights_local_1_4_2_d1;
output  [4:0] conv1_weights_local_1_4_1_address1;
output   conv1_weights_local_1_4_1_ce1;
output   conv1_weights_local_1_4_1_we1;
output  [31:0] conv1_weights_local_1_4_1_d1;
output  [4:0] conv1_weights_local_1_4_0_address1;
output   conv1_weights_local_1_4_0_ce1;
output   conv1_weights_local_1_4_0_we1;
output  [31:0] conv1_weights_local_1_4_0_d1;
output  [4:0] conv1_weights_local_1_3_8_address1;
output   conv1_weights_local_1_3_8_ce1;
output   conv1_weights_local_1_3_8_we1;
output  [31:0] conv1_weights_local_1_3_8_d1;
output  [4:0] conv1_weights_local_1_3_7_address1;
output   conv1_weights_local_1_3_7_ce1;
output   conv1_weights_local_1_3_7_we1;
output  [31:0] conv1_weights_local_1_3_7_d1;
output  [4:0] conv1_weights_local_1_3_6_address1;
output   conv1_weights_local_1_3_6_ce1;
output   conv1_weights_local_1_3_6_we1;
output  [31:0] conv1_weights_local_1_3_6_d1;
output  [4:0] conv1_weights_local_1_3_5_address1;
output   conv1_weights_local_1_3_5_ce1;
output   conv1_weights_local_1_3_5_we1;
output  [31:0] conv1_weights_local_1_3_5_d1;
output  [4:0] conv1_weights_local_1_3_4_address1;
output   conv1_weights_local_1_3_4_ce1;
output   conv1_weights_local_1_3_4_we1;
output  [31:0] conv1_weights_local_1_3_4_d1;
output  [4:0] conv1_weights_local_1_3_3_address1;
output   conv1_weights_local_1_3_3_ce1;
output   conv1_weights_local_1_3_3_we1;
output  [31:0] conv1_weights_local_1_3_3_d1;
output  [4:0] conv1_weights_local_1_3_2_address1;
output   conv1_weights_local_1_3_2_ce1;
output   conv1_weights_local_1_3_2_we1;
output  [31:0] conv1_weights_local_1_3_2_d1;
output  [4:0] conv1_weights_local_1_3_1_address1;
output   conv1_weights_local_1_3_1_ce1;
output   conv1_weights_local_1_3_1_we1;
output  [31:0] conv1_weights_local_1_3_1_d1;
output  [4:0] conv1_weights_local_1_3_0_address1;
output   conv1_weights_local_1_3_0_ce1;
output   conv1_weights_local_1_3_0_we1;
output  [31:0] conv1_weights_local_1_3_0_d1;
output  [4:0] conv1_weights_local_1_2_8_address1;
output   conv1_weights_local_1_2_8_ce1;
output   conv1_weights_local_1_2_8_we1;
output  [31:0] conv1_weights_local_1_2_8_d1;
output  [4:0] conv1_weights_local_1_2_7_address1;
output   conv1_weights_local_1_2_7_ce1;
output   conv1_weights_local_1_2_7_we1;
output  [31:0] conv1_weights_local_1_2_7_d1;
output  [4:0] conv1_weights_local_1_2_6_address1;
output   conv1_weights_local_1_2_6_ce1;
output   conv1_weights_local_1_2_6_we1;
output  [31:0] conv1_weights_local_1_2_6_d1;
output  [4:0] conv1_weights_local_1_2_5_address1;
output   conv1_weights_local_1_2_5_ce1;
output   conv1_weights_local_1_2_5_we1;
output  [31:0] conv1_weights_local_1_2_5_d1;
output  [4:0] conv1_weights_local_1_2_4_address1;
output   conv1_weights_local_1_2_4_ce1;
output   conv1_weights_local_1_2_4_we1;
output  [31:0] conv1_weights_local_1_2_4_d1;
output  [4:0] conv1_weights_local_1_2_3_address1;
output   conv1_weights_local_1_2_3_ce1;
output   conv1_weights_local_1_2_3_we1;
output  [31:0] conv1_weights_local_1_2_3_d1;
output  [4:0] conv1_weights_local_1_2_2_address1;
output   conv1_weights_local_1_2_2_ce1;
output   conv1_weights_local_1_2_2_we1;
output  [31:0] conv1_weights_local_1_2_2_d1;
output  [4:0] conv1_weights_local_1_2_1_address1;
output   conv1_weights_local_1_2_1_ce1;
output   conv1_weights_local_1_2_1_we1;
output  [31:0] conv1_weights_local_1_2_1_d1;
output  [4:0] conv1_weights_local_1_2_0_address1;
output   conv1_weights_local_1_2_0_ce1;
output   conv1_weights_local_1_2_0_we1;
output  [31:0] conv1_weights_local_1_2_0_d1;
output  [4:0] conv1_weights_local_1_1_8_address1;
output   conv1_weights_local_1_1_8_ce1;
output   conv1_weights_local_1_1_8_we1;
output  [31:0] conv1_weights_local_1_1_8_d1;
output  [4:0] conv1_weights_local_1_1_7_address1;
output   conv1_weights_local_1_1_7_ce1;
output   conv1_weights_local_1_1_7_we1;
output  [31:0] conv1_weights_local_1_1_7_d1;
output  [4:0] conv1_weights_local_1_1_6_address1;
output   conv1_weights_local_1_1_6_ce1;
output   conv1_weights_local_1_1_6_we1;
output  [31:0] conv1_weights_local_1_1_6_d1;
output  [4:0] conv1_weights_local_1_1_5_address1;
output   conv1_weights_local_1_1_5_ce1;
output   conv1_weights_local_1_1_5_we1;
output  [31:0] conv1_weights_local_1_1_5_d1;
output  [4:0] conv1_weights_local_1_1_4_address1;
output   conv1_weights_local_1_1_4_ce1;
output   conv1_weights_local_1_1_4_we1;
output  [31:0] conv1_weights_local_1_1_4_d1;
output  [4:0] conv1_weights_local_1_1_3_address1;
output   conv1_weights_local_1_1_3_ce1;
output   conv1_weights_local_1_1_3_we1;
output  [31:0] conv1_weights_local_1_1_3_d1;
output  [4:0] conv1_weights_local_1_1_2_address1;
output   conv1_weights_local_1_1_2_ce1;
output   conv1_weights_local_1_1_2_we1;
output  [31:0] conv1_weights_local_1_1_2_d1;
output  [4:0] conv1_weights_local_1_1_1_address1;
output   conv1_weights_local_1_1_1_ce1;
output   conv1_weights_local_1_1_1_we1;
output  [31:0] conv1_weights_local_1_1_1_d1;
output  [4:0] conv1_weights_local_1_1_0_address1;
output   conv1_weights_local_1_1_0_ce1;
output   conv1_weights_local_1_1_0_we1;
output  [31:0] conv1_weights_local_1_1_0_d1;
output  [4:0] conv1_weights_local_1_0_8_address1;
output   conv1_weights_local_1_0_8_ce1;
output   conv1_weights_local_1_0_8_we1;
output  [31:0] conv1_weights_local_1_0_8_d1;
output  [4:0] conv1_weights_local_1_0_7_address1;
output   conv1_weights_local_1_0_7_ce1;
output   conv1_weights_local_1_0_7_we1;
output  [31:0] conv1_weights_local_1_0_7_d1;
output  [4:0] conv1_weights_local_1_0_6_address1;
output   conv1_weights_local_1_0_6_ce1;
output   conv1_weights_local_1_0_6_we1;
output  [31:0] conv1_weights_local_1_0_6_d1;
output  [4:0] conv1_weights_local_1_0_5_address1;
output   conv1_weights_local_1_0_5_ce1;
output   conv1_weights_local_1_0_5_we1;
output  [31:0] conv1_weights_local_1_0_5_d1;
output  [4:0] conv1_weights_local_1_0_4_address1;
output   conv1_weights_local_1_0_4_ce1;
output   conv1_weights_local_1_0_4_we1;
output  [31:0] conv1_weights_local_1_0_4_d1;
output  [4:0] conv1_weights_local_1_0_3_address1;
output   conv1_weights_local_1_0_3_ce1;
output   conv1_weights_local_1_0_3_we1;
output  [31:0] conv1_weights_local_1_0_3_d1;
output  [4:0] conv1_weights_local_1_0_2_address1;
output   conv1_weights_local_1_0_2_ce1;
output   conv1_weights_local_1_0_2_we1;
output  [31:0] conv1_weights_local_1_0_2_d1;
output  [4:0] conv1_weights_local_1_0_1_address1;
output   conv1_weights_local_1_0_1_ce1;
output   conv1_weights_local_1_0_1_we1;
output  [31:0] conv1_weights_local_1_0_1_d1;
output  [4:0] conv1_weights_local_1_0_0_address1;
output   conv1_weights_local_1_0_0_ce1;
output   conv1_weights_local_1_0_0_we1;
output  [31:0] conv1_weights_local_1_0_0_d1;
output  [4:0] conv1_weights_local_0_8_8_address1;
output   conv1_weights_local_0_8_8_ce1;
output   conv1_weights_local_0_8_8_we1;
output  [31:0] conv1_weights_local_0_8_8_d1;
output  [4:0] conv1_weights_local_0_8_7_address1;
output   conv1_weights_local_0_8_7_ce1;
output   conv1_weights_local_0_8_7_we1;
output  [31:0] conv1_weights_local_0_8_7_d1;
output  [4:0] conv1_weights_local_0_8_6_address1;
output   conv1_weights_local_0_8_6_ce1;
output   conv1_weights_local_0_8_6_we1;
output  [31:0] conv1_weights_local_0_8_6_d1;
output  [4:0] conv1_weights_local_0_8_5_address1;
output   conv1_weights_local_0_8_5_ce1;
output   conv1_weights_local_0_8_5_we1;
output  [31:0] conv1_weights_local_0_8_5_d1;
output  [4:0] conv1_weights_local_0_8_4_address1;
output   conv1_weights_local_0_8_4_ce1;
output   conv1_weights_local_0_8_4_we1;
output  [31:0] conv1_weights_local_0_8_4_d1;
output  [4:0] conv1_weights_local_0_8_3_address1;
output   conv1_weights_local_0_8_3_ce1;
output   conv1_weights_local_0_8_3_we1;
output  [31:0] conv1_weights_local_0_8_3_d1;
output  [4:0] conv1_weights_local_0_8_2_address1;
output   conv1_weights_local_0_8_2_ce1;
output   conv1_weights_local_0_8_2_we1;
output  [31:0] conv1_weights_local_0_8_2_d1;
output  [4:0] conv1_weights_local_0_8_1_address1;
output   conv1_weights_local_0_8_1_ce1;
output   conv1_weights_local_0_8_1_we1;
output  [31:0] conv1_weights_local_0_8_1_d1;
output  [4:0] conv1_weights_local_0_8_0_address1;
output   conv1_weights_local_0_8_0_ce1;
output   conv1_weights_local_0_8_0_we1;
output  [31:0] conv1_weights_local_0_8_0_d1;
output  [4:0] conv1_weights_local_0_7_8_address1;
output   conv1_weights_local_0_7_8_ce1;
output   conv1_weights_local_0_7_8_we1;
output  [31:0] conv1_weights_local_0_7_8_d1;
output  [4:0] conv1_weights_local_0_7_7_address1;
output   conv1_weights_local_0_7_7_ce1;
output   conv1_weights_local_0_7_7_we1;
output  [31:0] conv1_weights_local_0_7_7_d1;
output  [4:0] conv1_weights_local_0_7_6_address1;
output   conv1_weights_local_0_7_6_ce1;
output   conv1_weights_local_0_7_6_we1;
output  [31:0] conv1_weights_local_0_7_6_d1;
output  [4:0] conv1_weights_local_0_7_5_address1;
output   conv1_weights_local_0_7_5_ce1;
output   conv1_weights_local_0_7_5_we1;
output  [31:0] conv1_weights_local_0_7_5_d1;
output  [4:0] conv1_weights_local_0_7_4_address1;
output   conv1_weights_local_0_7_4_ce1;
output   conv1_weights_local_0_7_4_we1;
output  [31:0] conv1_weights_local_0_7_4_d1;
output  [4:0] conv1_weights_local_0_7_3_address1;
output   conv1_weights_local_0_7_3_ce1;
output   conv1_weights_local_0_7_3_we1;
output  [31:0] conv1_weights_local_0_7_3_d1;
output  [4:0] conv1_weights_local_0_7_2_address1;
output   conv1_weights_local_0_7_2_ce1;
output   conv1_weights_local_0_7_2_we1;
output  [31:0] conv1_weights_local_0_7_2_d1;
output  [4:0] conv1_weights_local_0_7_1_address1;
output   conv1_weights_local_0_7_1_ce1;
output   conv1_weights_local_0_7_1_we1;
output  [31:0] conv1_weights_local_0_7_1_d1;
output  [4:0] conv1_weights_local_0_7_0_address1;
output   conv1_weights_local_0_7_0_ce1;
output   conv1_weights_local_0_7_0_we1;
output  [31:0] conv1_weights_local_0_7_0_d1;
output  [4:0] conv1_weights_local_0_6_8_address1;
output   conv1_weights_local_0_6_8_ce1;
output   conv1_weights_local_0_6_8_we1;
output  [31:0] conv1_weights_local_0_6_8_d1;
output  [4:0] conv1_weights_local_0_6_7_address1;
output   conv1_weights_local_0_6_7_ce1;
output   conv1_weights_local_0_6_7_we1;
output  [31:0] conv1_weights_local_0_6_7_d1;
output  [4:0] conv1_weights_local_0_6_6_address1;
output   conv1_weights_local_0_6_6_ce1;
output   conv1_weights_local_0_6_6_we1;
output  [31:0] conv1_weights_local_0_6_6_d1;
output  [4:0] conv1_weights_local_0_6_5_address1;
output   conv1_weights_local_0_6_5_ce1;
output   conv1_weights_local_0_6_5_we1;
output  [31:0] conv1_weights_local_0_6_5_d1;
output  [4:0] conv1_weights_local_0_6_4_address1;
output   conv1_weights_local_0_6_4_ce1;
output   conv1_weights_local_0_6_4_we1;
output  [31:0] conv1_weights_local_0_6_4_d1;
output  [4:0] conv1_weights_local_0_6_3_address1;
output   conv1_weights_local_0_6_3_ce1;
output   conv1_weights_local_0_6_3_we1;
output  [31:0] conv1_weights_local_0_6_3_d1;
output  [4:0] conv1_weights_local_0_6_2_address1;
output   conv1_weights_local_0_6_2_ce1;
output   conv1_weights_local_0_6_2_we1;
output  [31:0] conv1_weights_local_0_6_2_d1;
output  [4:0] conv1_weights_local_0_6_1_address1;
output   conv1_weights_local_0_6_1_ce1;
output   conv1_weights_local_0_6_1_we1;
output  [31:0] conv1_weights_local_0_6_1_d1;
output  [4:0] conv1_weights_local_0_6_0_address1;
output   conv1_weights_local_0_6_0_ce1;
output   conv1_weights_local_0_6_0_we1;
output  [31:0] conv1_weights_local_0_6_0_d1;
output  [4:0] conv1_weights_local_0_5_8_address1;
output   conv1_weights_local_0_5_8_ce1;
output   conv1_weights_local_0_5_8_we1;
output  [31:0] conv1_weights_local_0_5_8_d1;
output  [4:0] conv1_weights_local_0_5_7_address1;
output   conv1_weights_local_0_5_7_ce1;
output   conv1_weights_local_0_5_7_we1;
output  [31:0] conv1_weights_local_0_5_7_d1;
output  [4:0] conv1_weights_local_0_5_6_address1;
output   conv1_weights_local_0_5_6_ce1;
output   conv1_weights_local_0_5_6_we1;
output  [31:0] conv1_weights_local_0_5_6_d1;
output  [4:0] conv1_weights_local_0_5_5_address1;
output   conv1_weights_local_0_5_5_ce1;
output   conv1_weights_local_0_5_5_we1;
output  [31:0] conv1_weights_local_0_5_5_d1;
output  [4:0] conv1_weights_local_0_5_4_address1;
output   conv1_weights_local_0_5_4_ce1;
output   conv1_weights_local_0_5_4_we1;
output  [31:0] conv1_weights_local_0_5_4_d1;
output  [4:0] conv1_weights_local_0_5_3_address1;
output   conv1_weights_local_0_5_3_ce1;
output   conv1_weights_local_0_5_3_we1;
output  [31:0] conv1_weights_local_0_5_3_d1;
output  [4:0] conv1_weights_local_0_5_2_address1;
output   conv1_weights_local_0_5_2_ce1;
output   conv1_weights_local_0_5_2_we1;
output  [31:0] conv1_weights_local_0_5_2_d1;
output  [4:0] conv1_weights_local_0_5_1_address1;
output   conv1_weights_local_0_5_1_ce1;
output   conv1_weights_local_0_5_1_we1;
output  [31:0] conv1_weights_local_0_5_1_d1;
output  [4:0] conv1_weights_local_0_5_0_address1;
output   conv1_weights_local_0_5_0_ce1;
output   conv1_weights_local_0_5_0_we1;
output  [31:0] conv1_weights_local_0_5_0_d1;
output  [4:0] conv1_weights_local_0_4_8_address1;
output   conv1_weights_local_0_4_8_ce1;
output   conv1_weights_local_0_4_8_we1;
output  [31:0] conv1_weights_local_0_4_8_d1;
output  [4:0] conv1_weights_local_0_4_7_address1;
output   conv1_weights_local_0_4_7_ce1;
output   conv1_weights_local_0_4_7_we1;
output  [31:0] conv1_weights_local_0_4_7_d1;
output  [4:0] conv1_weights_local_0_4_6_address1;
output   conv1_weights_local_0_4_6_ce1;
output   conv1_weights_local_0_4_6_we1;
output  [31:0] conv1_weights_local_0_4_6_d1;
output  [4:0] conv1_weights_local_0_4_5_address1;
output   conv1_weights_local_0_4_5_ce1;
output   conv1_weights_local_0_4_5_we1;
output  [31:0] conv1_weights_local_0_4_5_d1;
output  [4:0] conv1_weights_local_0_4_4_address1;
output   conv1_weights_local_0_4_4_ce1;
output   conv1_weights_local_0_4_4_we1;
output  [31:0] conv1_weights_local_0_4_4_d1;
output  [4:0] conv1_weights_local_0_4_3_address1;
output   conv1_weights_local_0_4_3_ce1;
output   conv1_weights_local_0_4_3_we1;
output  [31:0] conv1_weights_local_0_4_3_d1;
output  [4:0] conv1_weights_local_0_4_2_address1;
output   conv1_weights_local_0_4_2_ce1;
output   conv1_weights_local_0_4_2_we1;
output  [31:0] conv1_weights_local_0_4_2_d1;
output  [4:0] conv1_weights_local_0_4_1_address1;
output   conv1_weights_local_0_4_1_ce1;
output   conv1_weights_local_0_4_1_we1;
output  [31:0] conv1_weights_local_0_4_1_d1;
output  [4:0] conv1_weights_local_0_4_0_address1;
output   conv1_weights_local_0_4_0_ce1;
output   conv1_weights_local_0_4_0_we1;
output  [31:0] conv1_weights_local_0_4_0_d1;
output  [4:0] conv1_weights_local_0_3_8_address1;
output   conv1_weights_local_0_3_8_ce1;
output   conv1_weights_local_0_3_8_we1;
output  [31:0] conv1_weights_local_0_3_8_d1;
output  [4:0] conv1_weights_local_0_3_7_address1;
output   conv1_weights_local_0_3_7_ce1;
output   conv1_weights_local_0_3_7_we1;
output  [31:0] conv1_weights_local_0_3_7_d1;
output  [4:0] conv1_weights_local_0_3_6_address1;
output   conv1_weights_local_0_3_6_ce1;
output   conv1_weights_local_0_3_6_we1;
output  [31:0] conv1_weights_local_0_3_6_d1;
output  [4:0] conv1_weights_local_0_3_5_address1;
output   conv1_weights_local_0_3_5_ce1;
output   conv1_weights_local_0_3_5_we1;
output  [31:0] conv1_weights_local_0_3_5_d1;
output  [4:0] conv1_weights_local_0_3_4_address1;
output   conv1_weights_local_0_3_4_ce1;
output   conv1_weights_local_0_3_4_we1;
output  [31:0] conv1_weights_local_0_3_4_d1;
output  [4:0] conv1_weights_local_0_3_3_address1;
output   conv1_weights_local_0_3_3_ce1;
output   conv1_weights_local_0_3_3_we1;
output  [31:0] conv1_weights_local_0_3_3_d1;
output  [4:0] conv1_weights_local_0_3_2_address1;
output   conv1_weights_local_0_3_2_ce1;
output   conv1_weights_local_0_3_2_we1;
output  [31:0] conv1_weights_local_0_3_2_d1;
output  [4:0] conv1_weights_local_0_3_1_address1;
output   conv1_weights_local_0_3_1_ce1;
output   conv1_weights_local_0_3_1_we1;
output  [31:0] conv1_weights_local_0_3_1_d1;
output  [4:0] conv1_weights_local_0_3_0_address1;
output   conv1_weights_local_0_3_0_ce1;
output   conv1_weights_local_0_3_0_we1;
output  [31:0] conv1_weights_local_0_3_0_d1;
output  [4:0] conv1_weights_local_0_2_8_address1;
output   conv1_weights_local_0_2_8_ce1;
output   conv1_weights_local_0_2_8_we1;
output  [31:0] conv1_weights_local_0_2_8_d1;
output  [4:0] conv1_weights_local_0_2_7_address1;
output   conv1_weights_local_0_2_7_ce1;
output   conv1_weights_local_0_2_7_we1;
output  [31:0] conv1_weights_local_0_2_7_d1;
output  [4:0] conv1_weights_local_0_2_6_address1;
output   conv1_weights_local_0_2_6_ce1;
output   conv1_weights_local_0_2_6_we1;
output  [31:0] conv1_weights_local_0_2_6_d1;
output  [4:0] conv1_weights_local_0_2_5_address1;
output   conv1_weights_local_0_2_5_ce1;
output   conv1_weights_local_0_2_5_we1;
output  [31:0] conv1_weights_local_0_2_5_d1;
output  [4:0] conv1_weights_local_0_2_4_address1;
output   conv1_weights_local_0_2_4_ce1;
output   conv1_weights_local_0_2_4_we1;
output  [31:0] conv1_weights_local_0_2_4_d1;
output  [4:0] conv1_weights_local_0_2_3_address1;
output   conv1_weights_local_0_2_3_ce1;
output   conv1_weights_local_0_2_3_we1;
output  [31:0] conv1_weights_local_0_2_3_d1;
output  [4:0] conv1_weights_local_0_2_2_address1;
output   conv1_weights_local_0_2_2_ce1;
output   conv1_weights_local_0_2_2_we1;
output  [31:0] conv1_weights_local_0_2_2_d1;
output  [4:0] conv1_weights_local_0_2_1_address1;
output   conv1_weights_local_0_2_1_ce1;
output   conv1_weights_local_0_2_1_we1;
output  [31:0] conv1_weights_local_0_2_1_d1;
output  [4:0] conv1_weights_local_0_2_0_address1;
output   conv1_weights_local_0_2_0_ce1;
output   conv1_weights_local_0_2_0_we1;
output  [31:0] conv1_weights_local_0_2_0_d1;
output  [4:0] conv1_weights_local_0_1_8_address1;
output   conv1_weights_local_0_1_8_ce1;
output   conv1_weights_local_0_1_8_we1;
output  [31:0] conv1_weights_local_0_1_8_d1;
output  [4:0] conv1_weights_local_0_1_7_address1;
output   conv1_weights_local_0_1_7_ce1;
output   conv1_weights_local_0_1_7_we1;
output  [31:0] conv1_weights_local_0_1_7_d1;
output  [4:0] conv1_weights_local_0_1_6_address1;
output   conv1_weights_local_0_1_6_ce1;
output   conv1_weights_local_0_1_6_we1;
output  [31:0] conv1_weights_local_0_1_6_d1;
output  [4:0] conv1_weights_local_0_1_5_address1;
output   conv1_weights_local_0_1_5_ce1;
output   conv1_weights_local_0_1_5_we1;
output  [31:0] conv1_weights_local_0_1_5_d1;
output  [4:0] conv1_weights_local_0_1_4_address1;
output   conv1_weights_local_0_1_4_ce1;
output   conv1_weights_local_0_1_4_we1;
output  [31:0] conv1_weights_local_0_1_4_d1;
output  [4:0] conv1_weights_local_0_1_3_address1;
output   conv1_weights_local_0_1_3_ce1;
output   conv1_weights_local_0_1_3_we1;
output  [31:0] conv1_weights_local_0_1_3_d1;
output  [4:0] conv1_weights_local_0_1_2_address1;
output   conv1_weights_local_0_1_2_ce1;
output   conv1_weights_local_0_1_2_we1;
output  [31:0] conv1_weights_local_0_1_2_d1;
output  [4:0] conv1_weights_local_0_1_1_address1;
output   conv1_weights_local_0_1_1_ce1;
output   conv1_weights_local_0_1_1_we1;
output  [31:0] conv1_weights_local_0_1_1_d1;
output  [4:0] conv1_weights_local_0_1_0_address1;
output   conv1_weights_local_0_1_0_ce1;
output   conv1_weights_local_0_1_0_we1;
output  [31:0] conv1_weights_local_0_1_0_d1;
output  [4:0] conv1_weights_local_0_0_8_address1;
output   conv1_weights_local_0_0_8_ce1;
output   conv1_weights_local_0_0_8_we1;
output  [31:0] conv1_weights_local_0_0_8_d1;
output  [4:0] conv1_weights_local_0_0_7_address1;
output   conv1_weights_local_0_0_7_ce1;
output   conv1_weights_local_0_0_7_we1;
output  [31:0] conv1_weights_local_0_0_7_d1;
output  [4:0] conv1_weights_local_0_0_6_address1;
output   conv1_weights_local_0_0_6_ce1;
output   conv1_weights_local_0_0_6_we1;
output  [31:0] conv1_weights_local_0_0_6_d1;
output  [4:0] conv1_weights_local_0_0_5_address1;
output   conv1_weights_local_0_0_5_ce1;
output   conv1_weights_local_0_0_5_we1;
output  [31:0] conv1_weights_local_0_0_5_d1;
output  [4:0] conv1_weights_local_0_0_4_address1;
output   conv1_weights_local_0_0_4_ce1;
output   conv1_weights_local_0_0_4_we1;
output  [31:0] conv1_weights_local_0_0_4_d1;
output  [4:0] conv1_weights_local_0_0_3_address1;
output   conv1_weights_local_0_0_3_ce1;
output   conv1_weights_local_0_0_3_we1;
output  [31:0] conv1_weights_local_0_0_3_d1;
output  [4:0] conv1_weights_local_0_0_2_address1;
output   conv1_weights_local_0_0_2_ce1;
output   conv1_weights_local_0_0_2_we1;
output  [31:0] conv1_weights_local_0_0_2_d1;
output  [4:0] conv1_weights_local_0_0_1_address1;
output   conv1_weights_local_0_0_1_ce1;
output   conv1_weights_local_0_0_1_we1;
output  [31:0] conv1_weights_local_0_0_1_d1;
output  [4:0] conv1_weights_local_0_0_0_address1;
output   conv1_weights_local_0_0_0_ce1;
output   conv1_weights_local_0_0_0_we1;
output  [31:0] conv1_weights_local_0_0_0_d1;
input  [61:0] sext_ln140;
input  [12:0] zext_ln140_3;
input  [0:0] trunc_ln140_2;

reg ap_idle;
reg m_axi_gmem_w1_ARVALID;
reg m_axi_gmem_w1_RREADY;
reg conv1_weights_local_1_8_8_ce1;
reg conv1_weights_local_1_8_8_we1;
reg conv1_weights_local_1_8_7_ce1;
reg conv1_weights_local_1_8_7_we1;
reg conv1_weights_local_1_8_6_ce1;
reg conv1_weights_local_1_8_6_we1;
reg conv1_weights_local_1_8_5_ce1;
reg conv1_weights_local_1_8_5_we1;
reg conv1_weights_local_1_8_4_ce1;
reg conv1_weights_local_1_8_4_we1;
reg conv1_weights_local_1_8_3_ce1;
reg conv1_weights_local_1_8_3_we1;
reg conv1_weights_local_1_8_2_ce1;
reg conv1_weights_local_1_8_2_we1;
reg conv1_weights_local_1_8_1_ce1;
reg conv1_weights_local_1_8_1_we1;
reg conv1_weights_local_1_8_0_ce1;
reg conv1_weights_local_1_8_0_we1;
reg conv1_weights_local_1_7_8_ce1;
reg conv1_weights_local_1_7_8_we1;
reg conv1_weights_local_1_7_7_ce1;
reg conv1_weights_local_1_7_7_we1;
reg conv1_weights_local_1_7_6_ce1;
reg conv1_weights_local_1_7_6_we1;
reg conv1_weights_local_1_7_5_ce1;
reg conv1_weights_local_1_7_5_we1;
reg conv1_weights_local_1_7_4_ce1;
reg conv1_weights_local_1_7_4_we1;
reg conv1_weights_local_1_7_3_ce1;
reg conv1_weights_local_1_7_3_we1;
reg conv1_weights_local_1_7_2_ce1;
reg conv1_weights_local_1_7_2_we1;
reg conv1_weights_local_1_7_1_ce1;
reg conv1_weights_local_1_7_1_we1;
reg conv1_weights_local_1_7_0_ce1;
reg conv1_weights_local_1_7_0_we1;
reg conv1_weights_local_1_6_8_ce1;
reg conv1_weights_local_1_6_8_we1;
reg conv1_weights_local_1_6_7_ce1;
reg conv1_weights_local_1_6_7_we1;
reg conv1_weights_local_1_6_6_ce1;
reg conv1_weights_local_1_6_6_we1;
reg conv1_weights_local_1_6_5_ce1;
reg conv1_weights_local_1_6_5_we1;
reg conv1_weights_local_1_6_4_ce1;
reg conv1_weights_local_1_6_4_we1;
reg conv1_weights_local_1_6_3_ce1;
reg conv1_weights_local_1_6_3_we1;
reg conv1_weights_local_1_6_2_ce1;
reg conv1_weights_local_1_6_2_we1;
reg conv1_weights_local_1_6_1_ce1;
reg conv1_weights_local_1_6_1_we1;
reg conv1_weights_local_1_6_0_ce1;
reg conv1_weights_local_1_6_0_we1;
reg conv1_weights_local_1_5_8_ce1;
reg conv1_weights_local_1_5_8_we1;
reg conv1_weights_local_1_5_7_ce1;
reg conv1_weights_local_1_5_7_we1;
reg conv1_weights_local_1_5_6_ce1;
reg conv1_weights_local_1_5_6_we1;
reg conv1_weights_local_1_5_5_ce1;
reg conv1_weights_local_1_5_5_we1;
reg conv1_weights_local_1_5_4_ce1;
reg conv1_weights_local_1_5_4_we1;
reg conv1_weights_local_1_5_3_ce1;
reg conv1_weights_local_1_5_3_we1;
reg conv1_weights_local_1_5_2_ce1;
reg conv1_weights_local_1_5_2_we1;
reg conv1_weights_local_1_5_1_ce1;
reg conv1_weights_local_1_5_1_we1;
reg conv1_weights_local_1_5_0_ce1;
reg conv1_weights_local_1_5_0_we1;
reg conv1_weights_local_1_4_8_ce1;
reg conv1_weights_local_1_4_8_we1;
reg conv1_weights_local_1_4_7_ce1;
reg conv1_weights_local_1_4_7_we1;
reg conv1_weights_local_1_4_6_ce1;
reg conv1_weights_local_1_4_6_we1;
reg conv1_weights_local_1_4_5_ce1;
reg conv1_weights_local_1_4_5_we1;
reg conv1_weights_local_1_4_4_ce1;
reg conv1_weights_local_1_4_4_we1;
reg conv1_weights_local_1_4_3_ce1;
reg conv1_weights_local_1_4_3_we1;
reg conv1_weights_local_1_4_2_ce1;
reg conv1_weights_local_1_4_2_we1;
reg conv1_weights_local_1_4_1_ce1;
reg conv1_weights_local_1_4_1_we1;
reg conv1_weights_local_1_4_0_ce1;
reg conv1_weights_local_1_4_0_we1;
reg conv1_weights_local_1_3_8_ce1;
reg conv1_weights_local_1_3_8_we1;
reg conv1_weights_local_1_3_7_ce1;
reg conv1_weights_local_1_3_7_we1;
reg conv1_weights_local_1_3_6_ce1;
reg conv1_weights_local_1_3_6_we1;
reg conv1_weights_local_1_3_5_ce1;
reg conv1_weights_local_1_3_5_we1;
reg conv1_weights_local_1_3_4_ce1;
reg conv1_weights_local_1_3_4_we1;
reg conv1_weights_local_1_3_3_ce1;
reg conv1_weights_local_1_3_3_we1;
reg conv1_weights_local_1_3_2_ce1;
reg conv1_weights_local_1_3_2_we1;
reg conv1_weights_local_1_3_1_ce1;
reg conv1_weights_local_1_3_1_we1;
reg conv1_weights_local_1_3_0_ce1;
reg conv1_weights_local_1_3_0_we1;
reg conv1_weights_local_1_2_8_ce1;
reg conv1_weights_local_1_2_8_we1;
reg conv1_weights_local_1_2_7_ce1;
reg conv1_weights_local_1_2_7_we1;
reg conv1_weights_local_1_2_6_ce1;
reg conv1_weights_local_1_2_6_we1;
reg conv1_weights_local_1_2_5_ce1;
reg conv1_weights_local_1_2_5_we1;
reg conv1_weights_local_1_2_4_ce1;
reg conv1_weights_local_1_2_4_we1;
reg conv1_weights_local_1_2_3_ce1;
reg conv1_weights_local_1_2_3_we1;
reg conv1_weights_local_1_2_2_ce1;
reg conv1_weights_local_1_2_2_we1;
reg conv1_weights_local_1_2_1_ce1;
reg conv1_weights_local_1_2_1_we1;
reg conv1_weights_local_1_2_0_ce1;
reg conv1_weights_local_1_2_0_we1;
reg conv1_weights_local_1_1_8_ce1;
reg conv1_weights_local_1_1_8_we1;
reg conv1_weights_local_1_1_7_ce1;
reg conv1_weights_local_1_1_7_we1;
reg conv1_weights_local_1_1_6_ce1;
reg conv1_weights_local_1_1_6_we1;
reg conv1_weights_local_1_1_5_ce1;
reg conv1_weights_local_1_1_5_we1;
reg conv1_weights_local_1_1_4_ce1;
reg conv1_weights_local_1_1_4_we1;
reg conv1_weights_local_1_1_3_ce1;
reg conv1_weights_local_1_1_3_we1;
reg conv1_weights_local_1_1_2_ce1;
reg conv1_weights_local_1_1_2_we1;
reg conv1_weights_local_1_1_1_ce1;
reg conv1_weights_local_1_1_1_we1;
reg conv1_weights_local_1_1_0_ce1;
reg conv1_weights_local_1_1_0_we1;
reg conv1_weights_local_1_0_8_ce1;
reg conv1_weights_local_1_0_8_we1;
reg conv1_weights_local_1_0_7_ce1;
reg conv1_weights_local_1_0_7_we1;
reg conv1_weights_local_1_0_6_ce1;
reg conv1_weights_local_1_0_6_we1;
reg conv1_weights_local_1_0_5_ce1;
reg conv1_weights_local_1_0_5_we1;
reg conv1_weights_local_1_0_4_ce1;
reg conv1_weights_local_1_0_4_we1;
reg conv1_weights_local_1_0_3_ce1;
reg conv1_weights_local_1_0_3_we1;
reg conv1_weights_local_1_0_2_ce1;
reg conv1_weights_local_1_0_2_we1;
reg conv1_weights_local_1_0_1_ce1;
reg conv1_weights_local_1_0_1_we1;
reg conv1_weights_local_1_0_0_ce1;
reg conv1_weights_local_1_0_0_we1;
reg conv1_weights_local_0_8_8_ce1;
reg conv1_weights_local_0_8_8_we1;
reg conv1_weights_local_0_8_7_ce1;
reg conv1_weights_local_0_8_7_we1;
reg conv1_weights_local_0_8_6_ce1;
reg conv1_weights_local_0_8_6_we1;
reg conv1_weights_local_0_8_5_ce1;
reg conv1_weights_local_0_8_5_we1;
reg conv1_weights_local_0_8_4_ce1;
reg conv1_weights_local_0_8_4_we1;
reg conv1_weights_local_0_8_3_ce1;
reg conv1_weights_local_0_8_3_we1;
reg conv1_weights_local_0_8_2_ce1;
reg conv1_weights_local_0_8_2_we1;
reg conv1_weights_local_0_8_1_ce1;
reg conv1_weights_local_0_8_1_we1;
reg conv1_weights_local_0_8_0_ce1;
reg conv1_weights_local_0_8_0_we1;
reg conv1_weights_local_0_7_8_ce1;
reg conv1_weights_local_0_7_8_we1;
reg conv1_weights_local_0_7_7_ce1;
reg conv1_weights_local_0_7_7_we1;
reg conv1_weights_local_0_7_6_ce1;
reg conv1_weights_local_0_7_6_we1;
reg conv1_weights_local_0_7_5_ce1;
reg conv1_weights_local_0_7_5_we1;
reg conv1_weights_local_0_7_4_ce1;
reg conv1_weights_local_0_7_4_we1;
reg conv1_weights_local_0_7_3_ce1;
reg conv1_weights_local_0_7_3_we1;
reg conv1_weights_local_0_7_2_ce1;
reg conv1_weights_local_0_7_2_we1;
reg conv1_weights_local_0_7_1_ce1;
reg conv1_weights_local_0_7_1_we1;
reg conv1_weights_local_0_7_0_ce1;
reg conv1_weights_local_0_7_0_we1;
reg conv1_weights_local_0_6_8_ce1;
reg conv1_weights_local_0_6_8_we1;
reg conv1_weights_local_0_6_7_ce1;
reg conv1_weights_local_0_6_7_we1;
reg conv1_weights_local_0_6_6_ce1;
reg conv1_weights_local_0_6_6_we1;
reg conv1_weights_local_0_6_5_ce1;
reg conv1_weights_local_0_6_5_we1;
reg conv1_weights_local_0_6_4_ce1;
reg conv1_weights_local_0_6_4_we1;
reg conv1_weights_local_0_6_3_ce1;
reg conv1_weights_local_0_6_3_we1;
reg conv1_weights_local_0_6_2_ce1;
reg conv1_weights_local_0_6_2_we1;
reg conv1_weights_local_0_6_1_ce1;
reg conv1_weights_local_0_6_1_we1;
reg conv1_weights_local_0_6_0_ce1;
reg conv1_weights_local_0_6_0_we1;
reg conv1_weights_local_0_5_8_ce1;
reg conv1_weights_local_0_5_8_we1;
reg conv1_weights_local_0_5_7_ce1;
reg conv1_weights_local_0_5_7_we1;
reg conv1_weights_local_0_5_6_ce1;
reg conv1_weights_local_0_5_6_we1;
reg conv1_weights_local_0_5_5_ce1;
reg conv1_weights_local_0_5_5_we1;
reg conv1_weights_local_0_5_4_ce1;
reg conv1_weights_local_0_5_4_we1;
reg conv1_weights_local_0_5_3_ce1;
reg conv1_weights_local_0_5_3_we1;
reg conv1_weights_local_0_5_2_ce1;
reg conv1_weights_local_0_5_2_we1;
reg conv1_weights_local_0_5_1_ce1;
reg conv1_weights_local_0_5_1_we1;
reg conv1_weights_local_0_5_0_ce1;
reg conv1_weights_local_0_5_0_we1;
reg conv1_weights_local_0_4_8_ce1;
reg conv1_weights_local_0_4_8_we1;
reg conv1_weights_local_0_4_7_ce1;
reg conv1_weights_local_0_4_7_we1;
reg conv1_weights_local_0_4_6_ce1;
reg conv1_weights_local_0_4_6_we1;
reg conv1_weights_local_0_4_5_ce1;
reg conv1_weights_local_0_4_5_we1;
reg conv1_weights_local_0_4_4_ce1;
reg conv1_weights_local_0_4_4_we1;
reg conv1_weights_local_0_4_3_ce1;
reg conv1_weights_local_0_4_3_we1;
reg conv1_weights_local_0_4_2_ce1;
reg conv1_weights_local_0_4_2_we1;
reg conv1_weights_local_0_4_1_ce1;
reg conv1_weights_local_0_4_1_we1;
reg conv1_weights_local_0_4_0_ce1;
reg conv1_weights_local_0_4_0_we1;
reg conv1_weights_local_0_3_8_ce1;
reg conv1_weights_local_0_3_8_we1;
reg conv1_weights_local_0_3_7_ce1;
reg conv1_weights_local_0_3_7_we1;
reg conv1_weights_local_0_3_6_ce1;
reg conv1_weights_local_0_3_6_we1;
reg conv1_weights_local_0_3_5_ce1;
reg conv1_weights_local_0_3_5_we1;
reg conv1_weights_local_0_3_4_ce1;
reg conv1_weights_local_0_3_4_we1;
reg conv1_weights_local_0_3_3_ce1;
reg conv1_weights_local_0_3_3_we1;
reg conv1_weights_local_0_3_2_ce1;
reg conv1_weights_local_0_3_2_we1;
reg conv1_weights_local_0_3_1_ce1;
reg conv1_weights_local_0_3_1_we1;
reg conv1_weights_local_0_3_0_ce1;
reg conv1_weights_local_0_3_0_we1;
reg conv1_weights_local_0_2_8_ce1;
reg conv1_weights_local_0_2_8_we1;
reg conv1_weights_local_0_2_7_ce1;
reg conv1_weights_local_0_2_7_we1;
reg conv1_weights_local_0_2_6_ce1;
reg conv1_weights_local_0_2_6_we1;
reg conv1_weights_local_0_2_5_ce1;
reg conv1_weights_local_0_2_5_we1;
reg conv1_weights_local_0_2_4_ce1;
reg conv1_weights_local_0_2_4_we1;
reg conv1_weights_local_0_2_3_ce1;
reg conv1_weights_local_0_2_3_we1;
reg conv1_weights_local_0_2_2_ce1;
reg conv1_weights_local_0_2_2_we1;
reg conv1_weights_local_0_2_1_ce1;
reg conv1_weights_local_0_2_1_we1;
reg conv1_weights_local_0_2_0_ce1;
reg conv1_weights_local_0_2_0_we1;
reg conv1_weights_local_0_1_8_ce1;
reg conv1_weights_local_0_1_8_we1;
reg conv1_weights_local_0_1_7_ce1;
reg conv1_weights_local_0_1_7_we1;
reg conv1_weights_local_0_1_6_ce1;
reg conv1_weights_local_0_1_6_we1;
reg conv1_weights_local_0_1_5_ce1;
reg conv1_weights_local_0_1_5_we1;
reg conv1_weights_local_0_1_4_ce1;
reg conv1_weights_local_0_1_4_we1;
reg conv1_weights_local_0_1_3_ce1;
reg conv1_weights_local_0_1_3_we1;
reg conv1_weights_local_0_1_2_ce1;
reg conv1_weights_local_0_1_2_we1;
reg conv1_weights_local_0_1_1_ce1;
reg conv1_weights_local_0_1_1_we1;
reg conv1_weights_local_0_1_0_ce1;
reg conv1_weights_local_0_1_0_we1;
reg conv1_weights_local_0_0_8_ce1;
reg conv1_weights_local_0_0_8_we1;
reg conv1_weights_local_0_0_7_ce1;
reg conv1_weights_local_0_0_7_we1;
reg conv1_weights_local_0_0_6_ce1;
reg conv1_weights_local_0_0_6_we1;
reg conv1_weights_local_0_0_5_ce1;
reg conv1_weights_local_0_0_5_we1;
reg conv1_weights_local_0_0_4_ce1;
reg conv1_weights_local_0_0_4_we1;
reg conv1_weights_local_0_0_3_ce1;
reg conv1_weights_local_0_0_3_we1;
reg conv1_weights_local_0_0_2_ce1;
reg conv1_weights_local_0_0_2_we1;
reg conv1_weights_local_0_0_1_ce1;
reg conv1_weights_local_0_0_1_we1;
reg conv1_weights_local_0_0_0_ce1;
reg conv1_weights_local_0_0_0_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln143_reg_3432;
reg    ap_block_state2_io;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter8_reg;
reg    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln143_fu_3107_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_w1_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem_w1_blk_n_R;
wire   [0:0] trunc_ln140_2_read_reg_3262;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln140_4_cast_fu_3064_p1;
reg   [63:0] zext_ln140_4_cast_reg_3266;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter1_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter2_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter3_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter4_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter5_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter6_reg;
reg   [0:0] icmp_ln143_reg_3432_pp0_iter7_reg;
wire   [3:0] select_ln143_fu_3134_p3;
reg   [3:0] select_ln143_reg_3436;
reg   [3:0] select_ln143_reg_3436_pp0_iter1_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter2_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter3_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter4_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter5_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter6_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter7_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter8_reg;
reg   [3:0] select_ln143_reg_3436_pp0_iter9_reg;
wire   [3:0] select_ln143_2_fu_3172_p3;
reg   [3:0] select_ln143_2_reg_3440;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter1_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter2_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter3_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter4_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter5_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter6_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter7_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter8_reg;
reg   [3:0] select_ln143_2_reg_3440_pp0_iter9_reg;
reg   [63:0] gmem_w1_addr_reg_3444;
reg   [4:0] conv1_weights_local_1_8_8_addr_reg_3450;
reg   [4:0] conv1_weights_local_1_8_7_addr_reg_3455;
reg   [4:0] conv1_weights_local_1_8_6_addr_reg_3460;
reg   [4:0] conv1_weights_local_1_8_5_addr_reg_3465;
reg   [4:0] conv1_weights_local_1_8_4_addr_reg_3470;
reg   [4:0] conv1_weights_local_1_8_3_addr_reg_3475;
reg   [4:0] conv1_weights_local_1_8_2_addr_reg_3480;
reg   [4:0] conv1_weights_local_1_8_1_addr_reg_3485;
reg   [4:0] conv1_weights_local_1_8_0_addr_reg_3490;
reg   [4:0] conv1_weights_local_1_7_8_addr_reg_3495;
reg   [4:0] conv1_weights_local_1_7_7_addr_reg_3500;
reg   [4:0] conv1_weights_local_1_7_6_addr_reg_3505;
reg   [4:0] conv1_weights_local_1_7_5_addr_reg_3510;
reg   [4:0] conv1_weights_local_1_7_4_addr_reg_3515;
reg   [4:0] conv1_weights_local_1_7_3_addr_reg_3520;
reg   [4:0] conv1_weights_local_1_7_2_addr_reg_3525;
reg   [4:0] conv1_weights_local_1_7_1_addr_reg_3530;
reg   [4:0] conv1_weights_local_1_7_0_addr_reg_3535;
reg   [4:0] conv1_weights_local_1_6_8_addr_reg_3540;
reg   [4:0] conv1_weights_local_1_6_7_addr_reg_3545;
reg   [4:0] conv1_weights_local_1_6_6_addr_reg_3550;
reg   [4:0] conv1_weights_local_1_6_5_addr_reg_3555;
reg   [4:0] conv1_weights_local_1_6_4_addr_reg_3560;
reg   [4:0] conv1_weights_local_1_6_3_addr_reg_3565;
reg   [4:0] conv1_weights_local_1_6_2_addr_reg_3570;
reg   [4:0] conv1_weights_local_1_6_1_addr_reg_3575;
reg   [4:0] conv1_weights_local_1_6_0_addr_reg_3580;
reg   [4:0] conv1_weights_local_1_5_8_addr_reg_3585;
reg   [4:0] conv1_weights_local_1_5_7_addr_reg_3590;
reg   [4:0] conv1_weights_local_1_5_6_addr_reg_3595;
reg   [4:0] conv1_weights_local_1_5_5_addr_reg_3600;
reg   [4:0] conv1_weights_local_1_5_4_addr_reg_3605;
reg   [4:0] conv1_weights_local_1_5_3_addr_reg_3610;
reg   [4:0] conv1_weights_local_1_5_2_addr_reg_3615;
reg   [4:0] conv1_weights_local_1_5_1_addr_reg_3620;
reg   [4:0] conv1_weights_local_1_5_0_addr_reg_3625;
reg   [4:0] conv1_weights_local_1_4_8_addr_reg_3630;
reg   [4:0] conv1_weights_local_1_4_7_addr_reg_3635;
reg   [4:0] conv1_weights_local_1_4_6_addr_reg_3640;
reg   [4:0] conv1_weights_local_1_4_5_addr_reg_3645;
reg   [4:0] conv1_weights_local_1_4_4_addr_reg_3650;
reg   [4:0] conv1_weights_local_1_4_3_addr_reg_3655;
reg   [4:0] conv1_weights_local_1_4_2_addr_reg_3660;
reg   [4:0] conv1_weights_local_1_4_1_addr_reg_3665;
reg   [4:0] conv1_weights_local_1_4_0_addr_reg_3670;
reg   [4:0] conv1_weights_local_1_3_8_addr_reg_3675;
reg   [4:0] conv1_weights_local_1_3_7_addr_reg_3680;
reg   [4:0] conv1_weights_local_1_3_6_addr_reg_3685;
reg   [4:0] conv1_weights_local_1_3_5_addr_reg_3690;
reg   [4:0] conv1_weights_local_1_3_4_addr_reg_3695;
reg   [4:0] conv1_weights_local_1_3_3_addr_reg_3700;
reg   [4:0] conv1_weights_local_1_3_2_addr_reg_3705;
reg   [4:0] conv1_weights_local_1_3_1_addr_reg_3710;
reg   [4:0] conv1_weights_local_1_3_0_addr_reg_3715;
reg   [4:0] conv1_weights_local_1_2_8_addr_reg_3720;
reg   [4:0] conv1_weights_local_1_2_7_addr_reg_3725;
reg   [4:0] conv1_weights_local_1_2_6_addr_reg_3730;
reg   [4:0] conv1_weights_local_1_2_5_addr_reg_3735;
reg   [4:0] conv1_weights_local_1_2_4_addr_reg_3740;
reg   [4:0] conv1_weights_local_1_2_3_addr_reg_3745;
reg   [4:0] conv1_weights_local_1_2_2_addr_reg_3750;
reg   [4:0] conv1_weights_local_1_2_1_addr_reg_3755;
reg   [4:0] conv1_weights_local_1_2_0_addr_reg_3760;
reg   [4:0] conv1_weights_local_1_1_8_addr_reg_3765;
reg   [4:0] conv1_weights_local_1_1_7_addr_reg_3770;
reg   [4:0] conv1_weights_local_1_1_6_addr_reg_3775;
reg   [4:0] conv1_weights_local_1_1_5_addr_reg_3780;
reg   [4:0] conv1_weights_local_1_1_4_addr_reg_3785;
reg   [4:0] conv1_weights_local_1_1_3_addr_reg_3790;
reg   [4:0] conv1_weights_local_1_1_2_addr_reg_3795;
reg   [4:0] conv1_weights_local_1_1_1_addr_reg_3800;
reg   [4:0] conv1_weights_local_1_1_0_addr_reg_3805;
reg   [4:0] conv1_weights_local_1_0_8_addr_reg_3810;
reg   [4:0] conv1_weights_local_1_0_7_addr_reg_3815;
reg   [4:0] conv1_weights_local_1_0_6_addr_reg_3820;
reg   [4:0] conv1_weights_local_1_0_5_addr_reg_3825;
reg   [4:0] conv1_weights_local_1_0_4_addr_reg_3830;
reg   [4:0] conv1_weights_local_1_0_3_addr_reg_3835;
reg   [4:0] conv1_weights_local_1_0_2_addr_reg_3840;
reg   [4:0] conv1_weights_local_1_0_1_addr_reg_3845;
reg   [4:0] conv1_weights_local_1_0_0_addr_reg_3850;
reg   [4:0] conv1_weights_local_0_8_8_addr_reg_3855;
reg   [4:0] conv1_weights_local_0_8_7_addr_reg_3860;
reg   [4:0] conv1_weights_local_0_8_6_addr_reg_3865;
reg   [4:0] conv1_weights_local_0_8_5_addr_reg_3870;
reg   [4:0] conv1_weights_local_0_8_4_addr_reg_3875;
reg   [4:0] conv1_weights_local_0_8_3_addr_reg_3880;
reg   [4:0] conv1_weights_local_0_8_2_addr_reg_3885;
reg   [4:0] conv1_weights_local_0_8_1_addr_reg_3890;
reg   [4:0] conv1_weights_local_0_8_0_addr_reg_3895;
reg   [4:0] conv1_weights_local_0_7_8_addr_reg_3900;
reg   [4:0] conv1_weights_local_0_7_7_addr_reg_3905;
reg   [4:0] conv1_weights_local_0_7_6_addr_reg_3910;
reg   [4:0] conv1_weights_local_0_7_5_addr_reg_3915;
reg   [4:0] conv1_weights_local_0_7_4_addr_reg_3920;
reg   [4:0] conv1_weights_local_0_7_3_addr_reg_3925;
reg   [4:0] conv1_weights_local_0_7_2_addr_reg_3930;
reg   [4:0] conv1_weights_local_0_7_1_addr_reg_3935;
reg   [4:0] conv1_weights_local_0_7_0_addr_reg_3940;
reg   [4:0] conv1_weights_local_0_6_8_addr_reg_3945;
reg   [4:0] conv1_weights_local_0_6_7_addr_reg_3950;
reg   [4:0] conv1_weights_local_0_6_6_addr_reg_3955;
reg   [4:0] conv1_weights_local_0_6_5_addr_reg_3960;
reg   [4:0] conv1_weights_local_0_6_4_addr_reg_3965;
reg   [4:0] conv1_weights_local_0_6_3_addr_reg_3970;
reg   [4:0] conv1_weights_local_0_6_2_addr_reg_3975;
reg   [4:0] conv1_weights_local_0_6_1_addr_reg_3980;
reg   [4:0] conv1_weights_local_0_6_0_addr_reg_3985;
reg   [4:0] conv1_weights_local_0_5_8_addr_reg_3990;
reg   [4:0] conv1_weights_local_0_5_7_addr_reg_3995;
reg   [4:0] conv1_weights_local_0_5_6_addr_reg_4000;
reg   [4:0] conv1_weights_local_0_5_5_addr_reg_4005;
reg   [4:0] conv1_weights_local_0_5_4_addr_reg_4010;
reg   [4:0] conv1_weights_local_0_5_3_addr_reg_4015;
reg   [4:0] conv1_weights_local_0_5_2_addr_reg_4020;
reg   [4:0] conv1_weights_local_0_5_1_addr_reg_4025;
reg   [4:0] conv1_weights_local_0_5_0_addr_reg_4030;
reg   [4:0] conv1_weights_local_0_4_8_addr_reg_4035;
reg   [4:0] conv1_weights_local_0_4_7_addr_reg_4040;
reg   [4:0] conv1_weights_local_0_4_6_addr_reg_4045;
reg   [4:0] conv1_weights_local_0_4_5_addr_reg_4050;
reg   [4:0] conv1_weights_local_0_4_4_addr_reg_4055;
reg   [4:0] conv1_weights_local_0_4_3_addr_reg_4060;
reg   [4:0] conv1_weights_local_0_4_2_addr_reg_4065;
reg   [4:0] conv1_weights_local_0_4_1_addr_reg_4070;
reg   [4:0] conv1_weights_local_0_4_0_addr_reg_4075;
reg   [4:0] conv1_weights_local_0_3_8_addr_reg_4080;
reg   [4:0] conv1_weights_local_0_3_7_addr_reg_4085;
reg   [4:0] conv1_weights_local_0_3_6_addr_reg_4090;
reg   [4:0] conv1_weights_local_0_3_5_addr_reg_4095;
reg   [4:0] conv1_weights_local_0_3_4_addr_reg_4100;
reg   [4:0] conv1_weights_local_0_3_3_addr_reg_4105;
reg   [4:0] conv1_weights_local_0_3_2_addr_reg_4110;
reg   [4:0] conv1_weights_local_0_3_1_addr_reg_4115;
reg   [4:0] conv1_weights_local_0_3_0_addr_reg_4120;
reg   [4:0] conv1_weights_local_0_2_8_addr_reg_4125;
reg   [4:0] conv1_weights_local_0_2_7_addr_reg_4130;
reg   [4:0] conv1_weights_local_0_2_6_addr_reg_4135;
reg   [4:0] conv1_weights_local_0_2_5_addr_reg_4140;
reg   [4:0] conv1_weights_local_0_2_4_addr_reg_4145;
reg   [4:0] conv1_weights_local_0_2_3_addr_reg_4150;
reg   [4:0] conv1_weights_local_0_2_2_addr_reg_4155;
reg   [4:0] conv1_weights_local_0_2_1_addr_reg_4160;
reg   [4:0] conv1_weights_local_0_2_0_addr_reg_4165;
reg   [4:0] conv1_weights_local_0_1_8_addr_reg_4170;
reg   [4:0] conv1_weights_local_0_1_7_addr_reg_4175;
reg   [4:0] conv1_weights_local_0_1_6_addr_reg_4180;
reg   [4:0] conv1_weights_local_0_1_5_addr_reg_4185;
reg   [4:0] conv1_weights_local_0_1_4_addr_reg_4190;
reg   [4:0] conv1_weights_local_0_1_3_addr_reg_4195;
reg   [4:0] conv1_weights_local_0_1_2_addr_reg_4200;
reg   [4:0] conv1_weights_local_0_1_1_addr_reg_4205;
reg   [4:0] conv1_weights_local_0_1_0_addr_reg_4210;
reg   [4:0] conv1_weights_local_0_0_8_addr_reg_4215;
reg   [4:0] conv1_weights_local_0_0_7_addr_reg_4220;
reg   [4:0] conv1_weights_local_0_0_6_addr_reg_4225;
reg   [4:0] conv1_weights_local_0_0_5_addr_reg_4230;
reg   [4:0] conv1_weights_local_0_0_4_addr_reg_4235;
reg   [4:0] conv1_weights_local_0_0_3_addr_reg_4240;
reg   [4:0] conv1_weights_local_0_0_2_addr_reg_4245;
reg   [4:0] conv1_weights_local_0_0_1_addr_reg_4250;
reg   [4:0] conv1_weights_local_0_0_0_addr_reg_4255;
wire   [31:0] bitcast_ln146_fu_3237_p1;
reg   [31:0] bitcast_ln146_reg_4260;
reg    ap_condition_exit_pp0_iter9_stage0;
wire  signed [63:0] sext_ln146_fu_3206_p1;
reg   [3:0] kw_fu_416;
wire   [3:0] add_ln144_fu_3216_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_kw_load;
reg   [3:0] kh_fu_420;
reg   [3:0] ap_sig_allocacmp_kh_2;
reg   [6:0] indvar_flatten_fu_424;
wire   [6:0] add_ln143_3_fu_3113_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] shl_ln_fu_3093_p3;
wire   [6:0] zext_ln143_fu_3089_p1;
wire   [0:0] icmp_ln144_fu_3128_p2;
wire   [3:0] add_ln143_fu_3122_p2;
wire   [6:0] shl_ln143_mid1_fu_3146_p3;
wire   [6:0] zext_ln143_1_fu_3142_p1;
wire   [6:0] add_ln143_2_fu_3154_p2;
wire   [6:0] add_ln143_1_fu_3101_p2;
wire   [6:0] select_ln143_1_fu_3160_p3;
wire  signed [62:0] sext_ln140_cast_fu_3060_p1;
wire   [62:0] zext_ln140_3_cast_fu_3056_p1;
wire   [7:0] zext_ln143_2_fu_3168_p1;
wire   [7:0] zext_ln144_fu_3180_p1;
wire   [7:0] add_ln146_2_fu_3190_p2;
wire   [62:0] zext_ln146_fu_3196_p1;
wire   [62:0] add_ln146_1_fu_3184_p2;
wire   [62:0] add_ln146_fu_3200_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter9_stage0)) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln143_fu_3107_p2 == 1'd0))) begin
            indvar_flatten_fu_424 <= add_ln143_3_fu_3113_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_424 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln143_fu_3107_p2 == 1'd0))) begin
            kh_fu_420 <= select_ln143_2_fu_3172_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            kh_fu_420 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln143_fu_3107_p2 == 1'd0))) begin
            kw_fu_416 <= add_ln144_fu_3216_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            kw_fu_416 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln143_reg_3432 <= icmp_ln143_fu_3107_p2;
        icmp_ln143_reg_3432_pp0_iter1_reg <= icmp_ln143_reg_3432;
        select_ln143_2_reg_3440_pp0_iter1_reg <= select_ln143_2_reg_3440;
        select_ln143_reg_3436_pp0_iter1_reg <= select_ln143_reg_3436;
        zext_ln140_4_cast_reg_3266[4 : 0] <= zext_ln140_4_cast_fu_3064_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        conv1_weights_local_0_0_0_addr_reg_4255 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_1_addr_reg_4250 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_2_addr_reg_4245 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_3_addr_reg_4240 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_4_addr_reg_4235 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_5_addr_reg_4230 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_6_addr_reg_4225 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_7_addr_reg_4220 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_0_8_addr_reg_4215 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_0_addr_reg_4210 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_1_addr_reg_4205 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_2_addr_reg_4200 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_3_addr_reg_4195 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_4_addr_reg_4190 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_5_addr_reg_4185 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_6_addr_reg_4180 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_7_addr_reg_4175 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_1_8_addr_reg_4170 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_0_addr_reg_4165 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_1_addr_reg_4160 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_2_addr_reg_4155 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_3_addr_reg_4150 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_4_addr_reg_4145 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_5_addr_reg_4140 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_6_addr_reg_4135 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_7_addr_reg_4130 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_2_8_addr_reg_4125 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_0_addr_reg_4120 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_1_addr_reg_4115 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_2_addr_reg_4110 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_3_addr_reg_4105 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_4_addr_reg_4100 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_5_addr_reg_4095 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_6_addr_reg_4090 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_7_addr_reg_4085 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_3_8_addr_reg_4080 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_0_addr_reg_4075 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_1_addr_reg_4070 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_2_addr_reg_4065 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_3_addr_reg_4060 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_4_addr_reg_4055 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_5_addr_reg_4050 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_6_addr_reg_4045 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_7_addr_reg_4040 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_4_8_addr_reg_4035 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_0_addr_reg_4030 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_1_addr_reg_4025 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_2_addr_reg_4020 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_3_addr_reg_4015 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_4_addr_reg_4010 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_5_addr_reg_4005 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_6_addr_reg_4000 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_7_addr_reg_3995 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_5_8_addr_reg_3990 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_0_addr_reg_3985 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_1_addr_reg_3980 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_2_addr_reg_3975 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_3_addr_reg_3970 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_4_addr_reg_3965 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_5_addr_reg_3960 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_6_addr_reg_3955 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_7_addr_reg_3950 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_6_8_addr_reg_3945 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_0_addr_reg_3940 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_1_addr_reg_3935 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_2_addr_reg_3930 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_3_addr_reg_3925 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_4_addr_reg_3920 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_5_addr_reg_3915 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_6_addr_reg_3910 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_7_addr_reg_3905 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_7_8_addr_reg_3900 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_0_addr_reg_3895 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_1_addr_reg_3890 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_2_addr_reg_3885 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_3_addr_reg_3880 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_4_addr_reg_3875 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_5_addr_reg_3870 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_6_addr_reg_3865 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_7_addr_reg_3860 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_0_8_8_addr_reg_3855 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_0_addr_reg_3850 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_1_addr_reg_3845 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_2_addr_reg_3840 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_3_addr_reg_3835 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_4_addr_reg_3830 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_5_addr_reg_3825 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_6_addr_reg_3820 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_7_addr_reg_3815 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_0_8_addr_reg_3810 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_0_addr_reg_3805 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_1_addr_reg_3800 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_2_addr_reg_3795 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_3_addr_reg_3790 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_4_addr_reg_3785 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_5_addr_reg_3780 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_6_addr_reg_3775 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_7_addr_reg_3770 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_1_8_addr_reg_3765 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_0_addr_reg_3760 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_1_addr_reg_3755 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_2_addr_reg_3750 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_3_addr_reg_3745 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_4_addr_reg_3740 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_5_addr_reg_3735 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_6_addr_reg_3730 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_7_addr_reg_3725 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_2_8_addr_reg_3720 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_0_addr_reg_3715 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_1_addr_reg_3710 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_2_addr_reg_3705 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_3_addr_reg_3700 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_4_addr_reg_3695 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_5_addr_reg_3690 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_6_addr_reg_3685 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_7_addr_reg_3680 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_3_8_addr_reg_3675 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_0_addr_reg_3670 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_1_addr_reg_3665 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_2_addr_reg_3660 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_3_addr_reg_3655 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_4_addr_reg_3650 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_5_addr_reg_3645 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_6_addr_reg_3640 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_7_addr_reg_3635 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_4_8_addr_reg_3630 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_0_addr_reg_3625 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_1_addr_reg_3620 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_2_addr_reg_3615 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_3_addr_reg_3610 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_4_addr_reg_3605 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_5_addr_reg_3600 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_6_addr_reg_3595 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_7_addr_reg_3590 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_5_8_addr_reg_3585 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_0_addr_reg_3580 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_1_addr_reg_3575 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_2_addr_reg_3570 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_3_addr_reg_3565 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_4_addr_reg_3560 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_5_addr_reg_3555 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_6_addr_reg_3550 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_7_addr_reg_3545 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_6_8_addr_reg_3540 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_0_addr_reg_3535 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_1_addr_reg_3530 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_2_addr_reg_3525 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_3_addr_reg_3520 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_4_addr_reg_3515 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_5_addr_reg_3510 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_6_addr_reg_3505 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_7_addr_reg_3500 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_7_8_addr_reg_3495 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_0_addr_reg_3490 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_1_addr_reg_3485 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_2_addr_reg_3480 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_3_addr_reg_3475 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_4_addr_reg_3470 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_5_addr_reg_3465 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_6_addr_reg_3460 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_7_addr_reg_3455 <= zext_ln140_4_cast_reg_3266;
        conv1_weights_local_1_8_8_addr_reg_3450 <= zext_ln140_4_cast_reg_3266;
        icmp_ln143_reg_3432_pp0_iter2_reg <= icmp_ln143_reg_3432_pp0_iter1_reg;
        icmp_ln143_reg_3432_pp0_iter3_reg <= icmp_ln143_reg_3432_pp0_iter2_reg;
        icmp_ln143_reg_3432_pp0_iter4_reg <= icmp_ln143_reg_3432_pp0_iter3_reg;
        icmp_ln143_reg_3432_pp0_iter5_reg <= icmp_ln143_reg_3432_pp0_iter4_reg;
        icmp_ln143_reg_3432_pp0_iter6_reg <= icmp_ln143_reg_3432_pp0_iter5_reg;
        icmp_ln143_reg_3432_pp0_iter7_reg <= icmp_ln143_reg_3432_pp0_iter6_reg;
        icmp_ln143_reg_3432_pp0_iter8_reg <= icmp_ln143_reg_3432_pp0_iter7_reg;
        select_ln143_2_reg_3440_pp0_iter2_reg <= select_ln143_2_reg_3440_pp0_iter1_reg;
        select_ln143_2_reg_3440_pp0_iter3_reg <= select_ln143_2_reg_3440_pp0_iter2_reg;
        select_ln143_2_reg_3440_pp0_iter4_reg <= select_ln143_2_reg_3440_pp0_iter3_reg;
        select_ln143_2_reg_3440_pp0_iter5_reg <= select_ln143_2_reg_3440_pp0_iter4_reg;
        select_ln143_2_reg_3440_pp0_iter6_reg <= select_ln143_2_reg_3440_pp0_iter5_reg;
        select_ln143_2_reg_3440_pp0_iter7_reg <= select_ln143_2_reg_3440_pp0_iter6_reg;
        select_ln143_2_reg_3440_pp0_iter8_reg <= select_ln143_2_reg_3440_pp0_iter7_reg;
        select_ln143_2_reg_3440_pp0_iter9_reg <= select_ln143_2_reg_3440_pp0_iter8_reg;
        select_ln143_reg_3436_pp0_iter2_reg <= select_ln143_reg_3436_pp0_iter1_reg;
        select_ln143_reg_3436_pp0_iter3_reg <= select_ln143_reg_3436_pp0_iter2_reg;
        select_ln143_reg_3436_pp0_iter4_reg <= select_ln143_reg_3436_pp0_iter3_reg;
        select_ln143_reg_3436_pp0_iter5_reg <= select_ln143_reg_3436_pp0_iter4_reg;
        select_ln143_reg_3436_pp0_iter6_reg <= select_ln143_reg_3436_pp0_iter5_reg;
        select_ln143_reg_3436_pp0_iter7_reg <= select_ln143_reg_3436_pp0_iter6_reg;
        select_ln143_reg_3436_pp0_iter8_reg <= select_ln143_reg_3436_pp0_iter7_reg;
        select_ln143_reg_3436_pp0_iter9_reg <= select_ln143_reg_3436_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0))) begin
        bitcast_ln146_reg_4260 <= bitcast_ln146_fu_3237_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln143_fu_3107_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_w1_addr_reg_3444 <= sext_ln146_fu_3206_p1;
        select_ln143_2_reg_3440 <= select_ln143_2_fu_3172_p3;
        select_ln143_reg_3436 <= select_ln143_fu_3134_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln143_fu_3107_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_424;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_kh_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_kh_2 = kh_fu_420;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_kw_load = 4'd0;
    end else begin
        ap_sig_allocacmp_kw_load = kw_fu_416;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_0_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_0_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_0_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_1_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_1_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_2_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_2_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_2_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_3_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_3_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_3_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_4_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_4_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_4_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_5_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_5_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_5_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_6_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_6_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_6_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_7_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_7_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_7_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_0_8_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln140_2_read_reg_3262 == 1'd0))) begin
        conv1_weights_local_0_8_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_0_8_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_0_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_0_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_0_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_1_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_1_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_2_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_2_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_2_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_3_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_3_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_3_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_4_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_4_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_4_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_5_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_5_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_5_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_6_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_6_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_6_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_7_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_7_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_7_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_0_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_0_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_1_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_1_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_2_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_2_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_3_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_3_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_4_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_4_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_5_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_5_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_6_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_6_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_7_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_7_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_weights_local_1_8_8_ce1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd0) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd1) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd2) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd3) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd4) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd5) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd0) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd1) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd2) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd3) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd4) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd5) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd6) & ~(select_ln143_reg_3436_pp0_iter9_reg == 4'd7) & ~(select_ln143_2_reg_3440_pp0_iter9_reg == 4'd7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln140_2_read_reg_3262 == 1'd1))) begin
        conv1_weights_local_1_8_8_we1 = 1'b1;
    end else begin
        conv1_weights_local_1_8_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3432 == 1'd0))) begin
        gmem_w1_blk_n_AR = m_axi_gmem_w1_ARREADY;
    end else begin
        gmem_w1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0))) begin
        gmem_w1_blk_n_R = m_axi_gmem_w1_RVALID;
    end else begin
        gmem_w1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3432 == 1'd0))) begin
        m_axi_gmem_w1_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_w1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0))) begin
        m_axi_gmem_w1_RREADY = 1'b1;
    end else begin
        m_axi_gmem_w1_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln143_1_fu_3101_p2 = (shl_ln_fu_3093_p3 + zext_ln143_fu_3089_p1);

assign add_ln143_2_fu_3154_p2 = (shl_ln143_mid1_fu_3146_p3 + zext_ln143_1_fu_3142_p1);

assign add_ln143_3_fu_3113_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln143_fu_3122_p2 = (ap_sig_allocacmp_kh_2 + 4'd1);

assign add_ln144_fu_3216_p2 = (select_ln143_fu_3134_p3 + 4'd1);

assign add_ln146_1_fu_3184_p2 = ($signed(sext_ln140_cast_fu_3060_p1) + $signed(zext_ln140_3_cast_fu_3056_p1));

assign add_ln146_2_fu_3190_p2 = (zext_ln143_2_fu_3168_p1 + zext_ln144_fu_3180_p1);

assign add_ln146_fu_3200_p2 = (zext_ln146_fu_3196_p1 + add_ln146_1_fu_3184_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_gmem_w1_RVALID == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_gmem_w1_RVALID == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9 = ((m_axi_gmem_w1_RVALID == 1'b0) & (icmp_ln143_reg_3432_pp0_iter8_reg == 1'd0));
end

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((m_axi_gmem_w1_ARREADY == 1'b0) & (icmp_ln143_reg_3432 == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln146_fu_3237_p1 = m_axi_gmem_w1_RDATA;

assign conv1_weights_local_0_0_0_address1 = conv1_weights_local_0_0_0_addr_reg_4255;

assign conv1_weights_local_0_0_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_1_address1 = conv1_weights_local_0_0_1_addr_reg_4250;

assign conv1_weights_local_0_0_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_2_address1 = conv1_weights_local_0_0_2_addr_reg_4245;

assign conv1_weights_local_0_0_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_3_address1 = conv1_weights_local_0_0_3_addr_reg_4240;

assign conv1_weights_local_0_0_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_4_address1 = conv1_weights_local_0_0_4_addr_reg_4235;

assign conv1_weights_local_0_0_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_5_address1 = conv1_weights_local_0_0_5_addr_reg_4230;

assign conv1_weights_local_0_0_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_6_address1 = conv1_weights_local_0_0_6_addr_reg_4225;

assign conv1_weights_local_0_0_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_7_address1 = conv1_weights_local_0_0_7_addr_reg_4220;

assign conv1_weights_local_0_0_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_0_8_address1 = conv1_weights_local_0_0_8_addr_reg_4215;

assign conv1_weights_local_0_0_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_0_address1 = conv1_weights_local_0_1_0_addr_reg_4210;

assign conv1_weights_local_0_1_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_1_address1 = conv1_weights_local_0_1_1_addr_reg_4205;

assign conv1_weights_local_0_1_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_2_address1 = conv1_weights_local_0_1_2_addr_reg_4200;

assign conv1_weights_local_0_1_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_3_address1 = conv1_weights_local_0_1_3_addr_reg_4195;

assign conv1_weights_local_0_1_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_4_address1 = conv1_weights_local_0_1_4_addr_reg_4190;

assign conv1_weights_local_0_1_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_5_address1 = conv1_weights_local_0_1_5_addr_reg_4185;

assign conv1_weights_local_0_1_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_6_address1 = conv1_weights_local_0_1_6_addr_reg_4180;

assign conv1_weights_local_0_1_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_7_address1 = conv1_weights_local_0_1_7_addr_reg_4175;

assign conv1_weights_local_0_1_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_1_8_address1 = conv1_weights_local_0_1_8_addr_reg_4170;

assign conv1_weights_local_0_1_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_0_address1 = conv1_weights_local_0_2_0_addr_reg_4165;

assign conv1_weights_local_0_2_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_1_address1 = conv1_weights_local_0_2_1_addr_reg_4160;

assign conv1_weights_local_0_2_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_2_address1 = conv1_weights_local_0_2_2_addr_reg_4155;

assign conv1_weights_local_0_2_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_3_address1 = conv1_weights_local_0_2_3_addr_reg_4150;

assign conv1_weights_local_0_2_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_4_address1 = conv1_weights_local_0_2_4_addr_reg_4145;

assign conv1_weights_local_0_2_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_5_address1 = conv1_weights_local_0_2_5_addr_reg_4140;

assign conv1_weights_local_0_2_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_6_address1 = conv1_weights_local_0_2_6_addr_reg_4135;

assign conv1_weights_local_0_2_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_7_address1 = conv1_weights_local_0_2_7_addr_reg_4130;

assign conv1_weights_local_0_2_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_2_8_address1 = conv1_weights_local_0_2_8_addr_reg_4125;

assign conv1_weights_local_0_2_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_0_address1 = conv1_weights_local_0_3_0_addr_reg_4120;

assign conv1_weights_local_0_3_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_1_address1 = conv1_weights_local_0_3_1_addr_reg_4115;

assign conv1_weights_local_0_3_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_2_address1 = conv1_weights_local_0_3_2_addr_reg_4110;

assign conv1_weights_local_0_3_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_3_address1 = conv1_weights_local_0_3_3_addr_reg_4105;

assign conv1_weights_local_0_3_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_4_address1 = conv1_weights_local_0_3_4_addr_reg_4100;

assign conv1_weights_local_0_3_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_5_address1 = conv1_weights_local_0_3_5_addr_reg_4095;

assign conv1_weights_local_0_3_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_6_address1 = conv1_weights_local_0_3_6_addr_reg_4090;

assign conv1_weights_local_0_3_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_7_address1 = conv1_weights_local_0_3_7_addr_reg_4085;

assign conv1_weights_local_0_3_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_3_8_address1 = conv1_weights_local_0_3_8_addr_reg_4080;

assign conv1_weights_local_0_3_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_0_address1 = conv1_weights_local_0_4_0_addr_reg_4075;

assign conv1_weights_local_0_4_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_1_address1 = conv1_weights_local_0_4_1_addr_reg_4070;

assign conv1_weights_local_0_4_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_2_address1 = conv1_weights_local_0_4_2_addr_reg_4065;

assign conv1_weights_local_0_4_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_3_address1 = conv1_weights_local_0_4_3_addr_reg_4060;

assign conv1_weights_local_0_4_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_4_address1 = conv1_weights_local_0_4_4_addr_reg_4055;

assign conv1_weights_local_0_4_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_5_address1 = conv1_weights_local_0_4_5_addr_reg_4050;

assign conv1_weights_local_0_4_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_6_address1 = conv1_weights_local_0_4_6_addr_reg_4045;

assign conv1_weights_local_0_4_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_7_address1 = conv1_weights_local_0_4_7_addr_reg_4040;

assign conv1_weights_local_0_4_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_4_8_address1 = conv1_weights_local_0_4_8_addr_reg_4035;

assign conv1_weights_local_0_4_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_0_address1 = conv1_weights_local_0_5_0_addr_reg_4030;

assign conv1_weights_local_0_5_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_1_address1 = conv1_weights_local_0_5_1_addr_reg_4025;

assign conv1_weights_local_0_5_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_2_address1 = conv1_weights_local_0_5_2_addr_reg_4020;

assign conv1_weights_local_0_5_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_3_address1 = conv1_weights_local_0_5_3_addr_reg_4015;

assign conv1_weights_local_0_5_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_4_address1 = conv1_weights_local_0_5_4_addr_reg_4010;

assign conv1_weights_local_0_5_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_5_address1 = conv1_weights_local_0_5_5_addr_reg_4005;

assign conv1_weights_local_0_5_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_6_address1 = conv1_weights_local_0_5_6_addr_reg_4000;

assign conv1_weights_local_0_5_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_7_address1 = conv1_weights_local_0_5_7_addr_reg_3995;

assign conv1_weights_local_0_5_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_5_8_address1 = conv1_weights_local_0_5_8_addr_reg_3990;

assign conv1_weights_local_0_5_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_0_address1 = conv1_weights_local_0_6_0_addr_reg_3985;

assign conv1_weights_local_0_6_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_1_address1 = conv1_weights_local_0_6_1_addr_reg_3980;

assign conv1_weights_local_0_6_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_2_address1 = conv1_weights_local_0_6_2_addr_reg_3975;

assign conv1_weights_local_0_6_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_3_address1 = conv1_weights_local_0_6_3_addr_reg_3970;

assign conv1_weights_local_0_6_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_4_address1 = conv1_weights_local_0_6_4_addr_reg_3965;

assign conv1_weights_local_0_6_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_5_address1 = conv1_weights_local_0_6_5_addr_reg_3960;

assign conv1_weights_local_0_6_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_6_address1 = conv1_weights_local_0_6_6_addr_reg_3955;

assign conv1_weights_local_0_6_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_7_address1 = conv1_weights_local_0_6_7_addr_reg_3950;

assign conv1_weights_local_0_6_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_6_8_address1 = conv1_weights_local_0_6_8_addr_reg_3945;

assign conv1_weights_local_0_6_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_0_address1 = conv1_weights_local_0_7_0_addr_reg_3940;

assign conv1_weights_local_0_7_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_1_address1 = conv1_weights_local_0_7_1_addr_reg_3935;

assign conv1_weights_local_0_7_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_2_address1 = conv1_weights_local_0_7_2_addr_reg_3930;

assign conv1_weights_local_0_7_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_3_address1 = conv1_weights_local_0_7_3_addr_reg_3925;

assign conv1_weights_local_0_7_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_4_address1 = conv1_weights_local_0_7_4_addr_reg_3920;

assign conv1_weights_local_0_7_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_5_address1 = conv1_weights_local_0_7_5_addr_reg_3915;

assign conv1_weights_local_0_7_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_6_address1 = conv1_weights_local_0_7_6_addr_reg_3910;

assign conv1_weights_local_0_7_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_7_address1 = conv1_weights_local_0_7_7_addr_reg_3905;

assign conv1_weights_local_0_7_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_7_8_address1 = conv1_weights_local_0_7_8_addr_reg_3900;

assign conv1_weights_local_0_7_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_0_address1 = conv1_weights_local_0_8_0_addr_reg_3895;

assign conv1_weights_local_0_8_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_1_address1 = conv1_weights_local_0_8_1_addr_reg_3890;

assign conv1_weights_local_0_8_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_2_address1 = conv1_weights_local_0_8_2_addr_reg_3885;

assign conv1_weights_local_0_8_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_3_address1 = conv1_weights_local_0_8_3_addr_reg_3880;

assign conv1_weights_local_0_8_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_4_address1 = conv1_weights_local_0_8_4_addr_reg_3875;

assign conv1_weights_local_0_8_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_5_address1 = conv1_weights_local_0_8_5_addr_reg_3870;

assign conv1_weights_local_0_8_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_6_address1 = conv1_weights_local_0_8_6_addr_reg_3865;

assign conv1_weights_local_0_8_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_7_address1 = conv1_weights_local_0_8_7_addr_reg_3860;

assign conv1_weights_local_0_8_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_0_8_8_address1 = conv1_weights_local_0_8_8_addr_reg_3855;

assign conv1_weights_local_0_8_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_0_address1 = conv1_weights_local_1_0_0_addr_reg_3850;

assign conv1_weights_local_1_0_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_1_address1 = conv1_weights_local_1_0_1_addr_reg_3845;

assign conv1_weights_local_1_0_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_2_address1 = conv1_weights_local_1_0_2_addr_reg_3840;

assign conv1_weights_local_1_0_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_3_address1 = conv1_weights_local_1_0_3_addr_reg_3835;

assign conv1_weights_local_1_0_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_4_address1 = conv1_weights_local_1_0_4_addr_reg_3830;

assign conv1_weights_local_1_0_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_5_address1 = conv1_weights_local_1_0_5_addr_reg_3825;

assign conv1_weights_local_1_0_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_6_address1 = conv1_weights_local_1_0_6_addr_reg_3820;

assign conv1_weights_local_1_0_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_7_address1 = conv1_weights_local_1_0_7_addr_reg_3815;

assign conv1_weights_local_1_0_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_0_8_address1 = conv1_weights_local_1_0_8_addr_reg_3810;

assign conv1_weights_local_1_0_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_0_address1 = conv1_weights_local_1_1_0_addr_reg_3805;

assign conv1_weights_local_1_1_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_1_address1 = conv1_weights_local_1_1_1_addr_reg_3800;

assign conv1_weights_local_1_1_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_2_address1 = conv1_weights_local_1_1_2_addr_reg_3795;

assign conv1_weights_local_1_1_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_3_address1 = conv1_weights_local_1_1_3_addr_reg_3790;

assign conv1_weights_local_1_1_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_4_address1 = conv1_weights_local_1_1_4_addr_reg_3785;

assign conv1_weights_local_1_1_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_5_address1 = conv1_weights_local_1_1_5_addr_reg_3780;

assign conv1_weights_local_1_1_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_6_address1 = conv1_weights_local_1_1_6_addr_reg_3775;

assign conv1_weights_local_1_1_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_7_address1 = conv1_weights_local_1_1_7_addr_reg_3770;

assign conv1_weights_local_1_1_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_1_8_address1 = conv1_weights_local_1_1_8_addr_reg_3765;

assign conv1_weights_local_1_1_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_0_address1 = conv1_weights_local_1_2_0_addr_reg_3760;

assign conv1_weights_local_1_2_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_1_address1 = conv1_weights_local_1_2_1_addr_reg_3755;

assign conv1_weights_local_1_2_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_2_address1 = conv1_weights_local_1_2_2_addr_reg_3750;

assign conv1_weights_local_1_2_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_3_address1 = conv1_weights_local_1_2_3_addr_reg_3745;

assign conv1_weights_local_1_2_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_4_address1 = conv1_weights_local_1_2_4_addr_reg_3740;

assign conv1_weights_local_1_2_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_5_address1 = conv1_weights_local_1_2_5_addr_reg_3735;

assign conv1_weights_local_1_2_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_6_address1 = conv1_weights_local_1_2_6_addr_reg_3730;

assign conv1_weights_local_1_2_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_7_address1 = conv1_weights_local_1_2_7_addr_reg_3725;

assign conv1_weights_local_1_2_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_2_8_address1 = conv1_weights_local_1_2_8_addr_reg_3720;

assign conv1_weights_local_1_2_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_0_address1 = conv1_weights_local_1_3_0_addr_reg_3715;

assign conv1_weights_local_1_3_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_1_address1 = conv1_weights_local_1_3_1_addr_reg_3710;

assign conv1_weights_local_1_3_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_2_address1 = conv1_weights_local_1_3_2_addr_reg_3705;

assign conv1_weights_local_1_3_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_3_address1 = conv1_weights_local_1_3_3_addr_reg_3700;

assign conv1_weights_local_1_3_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_4_address1 = conv1_weights_local_1_3_4_addr_reg_3695;

assign conv1_weights_local_1_3_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_5_address1 = conv1_weights_local_1_3_5_addr_reg_3690;

assign conv1_weights_local_1_3_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_6_address1 = conv1_weights_local_1_3_6_addr_reg_3685;

assign conv1_weights_local_1_3_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_7_address1 = conv1_weights_local_1_3_7_addr_reg_3680;

assign conv1_weights_local_1_3_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_3_8_address1 = conv1_weights_local_1_3_8_addr_reg_3675;

assign conv1_weights_local_1_3_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_0_address1 = conv1_weights_local_1_4_0_addr_reg_3670;

assign conv1_weights_local_1_4_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_1_address1 = conv1_weights_local_1_4_1_addr_reg_3665;

assign conv1_weights_local_1_4_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_2_address1 = conv1_weights_local_1_4_2_addr_reg_3660;

assign conv1_weights_local_1_4_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_3_address1 = conv1_weights_local_1_4_3_addr_reg_3655;

assign conv1_weights_local_1_4_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_4_address1 = conv1_weights_local_1_4_4_addr_reg_3650;

assign conv1_weights_local_1_4_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_5_address1 = conv1_weights_local_1_4_5_addr_reg_3645;

assign conv1_weights_local_1_4_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_6_address1 = conv1_weights_local_1_4_6_addr_reg_3640;

assign conv1_weights_local_1_4_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_7_address1 = conv1_weights_local_1_4_7_addr_reg_3635;

assign conv1_weights_local_1_4_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_4_8_address1 = conv1_weights_local_1_4_8_addr_reg_3630;

assign conv1_weights_local_1_4_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_0_address1 = conv1_weights_local_1_5_0_addr_reg_3625;

assign conv1_weights_local_1_5_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_1_address1 = conv1_weights_local_1_5_1_addr_reg_3620;

assign conv1_weights_local_1_5_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_2_address1 = conv1_weights_local_1_5_2_addr_reg_3615;

assign conv1_weights_local_1_5_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_3_address1 = conv1_weights_local_1_5_3_addr_reg_3610;

assign conv1_weights_local_1_5_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_4_address1 = conv1_weights_local_1_5_4_addr_reg_3605;

assign conv1_weights_local_1_5_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_5_address1 = conv1_weights_local_1_5_5_addr_reg_3600;

assign conv1_weights_local_1_5_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_6_address1 = conv1_weights_local_1_5_6_addr_reg_3595;

assign conv1_weights_local_1_5_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_7_address1 = conv1_weights_local_1_5_7_addr_reg_3590;

assign conv1_weights_local_1_5_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_5_8_address1 = conv1_weights_local_1_5_8_addr_reg_3585;

assign conv1_weights_local_1_5_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_0_address1 = conv1_weights_local_1_6_0_addr_reg_3580;

assign conv1_weights_local_1_6_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_1_address1 = conv1_weights_local_1_6_1_addr_reg_3575;

assign conv1_weights_local_1_6_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_2_address1 = conv1_weights_local_1_6_2_addr_reg_3570;

assign conv1_weights_local_1_6_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_3_address1 = conv1_weights_local_1_6_3_addr_reg_3565;

assign conv1_weights_local_1_6_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_4_address1 = conv1_weights_local_1_6_4_addr_reg_3560;

assign conv1_weights_local_1_6_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_5_address1 = conv1_weights_local_1_6_5_addr_reg_3555;

assign conv1_weights_local_1_6_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_6_address1 = conv1_weights_local_1_6_6_addr_reg_3550;

assign conv1_weights_local_1_6_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_7_address1 = conv1_weights_local_1_6_7_addr_reg_3545;

assign conv1_weights_local_1_6_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_6_8_address1 = conv1_weights_local_1_6_8_addr_reg_3540;

assign conv1_weights_local_1_6_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_0_address1 = conv1_weights_local_1_7_0_addr_reg_3535;

assign conv1_weights_local_1_7_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_1_address1 = conv1_weights_local_1_7_1_addr_reg_3530;

assign conv1_weights_local_1_7_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_2_address1 = conv1_weights_local_1_7_2_addr_reg_3525;

assign conv1_weights_local_1_7_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_3_address1 = conv1_weights_local_1_7_3_addr_reg_3520;

assign conv1_weights_local_1_7_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_4_address1 = conv1_weights_local_1_7_4_addr_reg_3515;

assign conv1_weights_local_1_7_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_5_address1 = conv1_weights_local_1_7_5_addr_reg_3510;

assign conv1_weights_local_1_7_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_6_address1 = conv1_weights_local_1_7_6_addr_reg_3505;

assign conv1_weights_local_1_7_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_7_address1 = conv1_weights_local_1_7_7_addr_reg_3500;

assign conv1_weights_local_1_7_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_7_8_address1 = conv1_weights_local_1_7_8_addr_reg_3495;

assign conv1_weights_local_1_7_8_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_0_address1 = conv1_weights_local_1_8_0_addr_reg_3490;

assign conv1_weights_local_1_8_0_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_1_address1 = conv1_weights_local_1_8_1_addr_reg_3485;

assign conv1_weights_local_1_8_1_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_2_address1 = conv1_weights_local_1_8_2_addr_reg_3480;

assign conv1_weights_local_1_8_2_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_3_address1 = conv1_weights_local_1_8_3_addr_reg_3475;

assign conv1_weights_local_1_8_3_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_4_address1 = conv1_weights_local_1_8_4_addr_reg_3470;

assign conv1_weights_local_1_8_4_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_5_address1 = conv1_weights_local_1_8_5_addr_reg_3465;

assign conv1_weights_local_1_8_5_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_6_address1 = conv1_weights_local_1_8_6_addr_reg_3460;

assign conv1_weights_local_1_8_6_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_7_address1 = conv1_weights_local_1_8_7_addr_reg_3455;

assign conv1_weights_local_1_8_7_d1 = bitcast_ln146_reg_4260;

assign conv1_weights_local_1_8_8_address1 = conv1_weights_local_1_8_8_addr_reg_3450;

assign conv1_weights_local_1_8_8_d1 = bitcast_ln146_reg_4260;

assign icmp_ln143_fu_3107_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd81) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_3128_p2 = ((ap_sig_allocacmp_kw_load == 4'd9) ? 1'b1 : 1'b0);

assign m_axi_gmem_w1_ARADDR = gmem_w1_addr_reg_3444;

assign m_axi_gmem_w1_ARBURST = 2'd0;

assign m_axi_gmem_w1_ARCACHE = 4'd0;

assign m_axi_gmem_w1_ARID = 1'd0;

assign m_axi_gmem_w1_ARLEN = 32'd1;

assign m_axi_gmem_w1_ARLOCK = 2'd0;

assign m_axi_gmem_w1_ARPROT = 3'd0;

assign m_axi_gmem_w1_ARQOS = 4'd0;

assign m_axi_gmem_w1_ARREGION = 4'd0;

assign m_axi_gmem_w1_ARSIZE = 3'd0;

assign m_axi_gmem_w1_ARUSER = 1'd0;

assign m_axi_gmem_w1_AWADDR = 64'd0;

assign m_axi_gmem_w1_AWBURST = 2'd0;

assign m_axi_gmem_w1_AWCACHE = 4'd0;

assign m_axi_gmem_w1_AWID = 1'd0;

assign m_axi_gmem_w1_AWLEN = 32'd0;

assign m_axi_gmem_w1_AWLOCK = 2'd0;

assign m_axi_gmem_w1_AWPROT = 3'd0;

assign m_axi_gmem_w1_AWQOS = 4'd0;

assign m_axi_gmem_w1_AWREGION = 4'd0;

assign m_axi_gmem_w1_AWSIZE = 3'd0;

assign m_axi_gmem_w1_AWUSER = 1'd0;

assign m_axi_gmem_w1_AWVALID = 1'b0;

assign m_axi_gmem_w1_BREADY = 1'b0;

assign m_axi_gmem_w1_WDATA = 32'd0;

assign m_axi_gmem_w1_WID = 1'd0;

assign m_axi_gmem_w1_WLAST = 1'b0;

assign m_axi_gmem_w1_WSTRB = 4'd0;

assign m_axi_gmem_w1_WUSER = 1'd0;

assign m_axi_gmem_w1_WVALID = 1'b0;

assign select_ln143_1_fu_3160_p3 = ((icmp_ln144_fu_3128_p2[0:0] == 1'b1) ? add_ln143_2_fu_3154_p2 : add_ln143_1_fu_3101_p2);

assign select_ln143_2_fu_3172_p3 = ((icmp_ln144_fu_3128_p2[0:0] == 1'b1) ? add_ln143_fu_3122_p2 : ap_sig_allocacmp_kh_2);

assign select_ln143_fu_3134_p3 = ((icmp_ln144_fu_3128_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_kw_load);

assign sext_ln140_cast_fu_3060_p1 = $signed(sext_ln140);

assign sext_ln146_fu_3206_p1 = $signed(add_ln146_fu_3200_p2);

assign shl_ln143_mid1_fu_3146_p3 = {{add_ln143_fu_3122_p2}, {3'd0}};

assign shl_ln_fu_3093_p3 = {{ap_sig_allocacmp_kh_2}, {3'd0}};

assign trunc_ln140_2_read_reg_3262 = trunc_ln140_2;

assign zext_ln140_3_cast_fu_3056_p1 = zext_ln140_3;

assign zext_ln140_4_cast_fu_3064_p1 = zext_ln140_4;

assign zext_ln143_1_fu_3142_p1 = add_ln143_fu_3122_p2;

assign zext_ln143_2_fu_3168_p1 = select_ln143_1_fu_3160_p3;

assign zext_ln143_fu_3089_p1 = ap_sig_allocacmp_kh_2;

assign zext_ln144_fu_3180_p1 = select_ln143_fu_3134_p3;

assign zext_ln146_fu_3196_p1 = add_ln146_2_fu_3190_p2;

always @ (posedge ap_clk) begin
    zext_ln140_4_cast_reg_3266[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
