#ifndef __RISCV_IOMAP_H__
#define __RISCV_IOMAP_H__

#define LREG lw
#define SREG sw
#define REGBYTES 4
#define IRQ_STACK_FRAME_SIZE (32 * (REGBYTES))

/* 16KB SRAM for Instruction Space */
#define CONFIG_SRAM0_BASE 0x00000000
#define CONFIG_SRAM0_END  0x00003FFF
#define CONFIG_SRAM0_SIZE (16 * 1024)

/* 16KB SRAM for Data Space */
#define CONFIG_SRAM1_BASE 0x00010000
#define CONFIG_SRAM1_END  0x00013FFF
#define CONFIG_SRAM1_SIZE (16 * 1024)

/* 4KB SRAM for Stack Space */
#define CONFIG_STACK_SIZE (4 * 1024)
#define CONFIG_STACK_END  (CONFIG_SRAM1_BASE + CONFIG_SRAM1_SIZE)
#define CONFIG_STACK_BASE (CONFIG_STACK_END - CONFIG_STACK_SIZE)
#define CONFIG_SYS_INIT_SP (CONFIG_STACK_END - 4)

/* IRQ BASE ADDR */
#define RDA_IRQ_BASE	0x00028000
/* UART BASE ADDR */
#define RDA_UART_BASE	0x00039000

#endif
