Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  6 15:18:45 2021
| Host         : DILAB-801-5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_SYSTEM_TOP_control_sets_placed.rpt
| Design       : AUDIO_SYSTEM_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2152 |          517 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |            Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                                                  |                                     |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                  |                                     | INST_AUDIO_PROCESSING/INST_FIR_FILTER/SRESETN |                6 |             12 |         2.00 |
|  CLK_IBUF_BUFG                                                  | INST_AUDIO_CODEC_COM/SHIFT_OUT_REG0 | INST_AUDIO_PROCESSING/INST_FIR_FILTER/SRESETN |                5 |             16 |         3.20 |
|  INST_AUDIO_PROCESSING/INST_ADD_MULT/SLICE_LINE_reg[23]_i_2_n_0 |                                     |                                               |                4 |             16 |         4.00 |
|  INST_ADD_MULT/STATE_REGISTER[1]                                |                                     |                                               |               16 |             30 |         1.88 |
|  CLK_IBUF_BUFG                                                  | INST_AUDIO_CODEC_COM/START_R        |                                               |                9 |             48 |         5.33 |
| ~INST_ADD_MULT/STATE_REGISTER[1]                                |                                     |                                               |               16 |             48 |         3.00 |
|  CLK_IBUF_BUFG                                                  | INST_AUDIO_CODEC_COM/SHIFT_IN       | INST_AUDIO_PROCESSING/INST_FIR_FILTER/SRESETN |               41 |             67 |         1.63 |
|  CLK_IBUF_BUFG                                                  | INST_AUDIO_CODEC_COM/START_R        | INST_AUDIO_PROCESSING/INST_FIR_FILTER/SRESETN |              471 |           2069 |         4.39 |
+-----------------------------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


