Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:53 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.011ns (38.408%)  route 4.828ns (61.592%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.543     8.483    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.329     8.812 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.812    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp[0]
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y22   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK



