# âœ… Giáº£i PhÃ¡p: Technology Mapping Load ThÆ° Viá»‡n Tá»« File

## ğŸ¯ **Váº¤N Äá»€ ÄÃƒ ÄÆ¯á»¢C GIáº¢I QUYáº¾T**

Táº¥t cáº£ cÃ¡c váº¥n Ä‘á» vá» library loading Ä‘Ã£ Ä‘Æ°á»£c giáº£i quyáº¿t:

- âœ… **Load tá»« `techlibs/` folder** - ÄÃ£ implement
- âœ… **Äá»c file `.lib` (Liberty format)** - ÄÃ£ implement
- âœ… **Äá»c file `.json` (JSON format)** - ÄÃ£ implement
- âœ… **Library má»Ÿ rá»™ng Ä‘Æ°á»£c** - CÃ³ thá»ƒ thÃªm cells má»›i tá»« file

---

## ğŸ“¦ **CÃC FILE ÄÃƒ Táº O**

### **1. `core/technology_mapping/library_loader.py`** âœ…

Module má»›i Ä‘á»ƒ load library tá»« nhiá»u format:

**Functions:**
- `load_library(file_path, library_type=None)` - Auto-detect format
- `load_liberty_library(file_path)` - Load tá»« Liberty (.lib)
- `load_json_library(file_path)` - Load tá»« JSON (.json)
- `load_verilog_library(file_path)` - Load tá»« Verilog (.v)

**Features:**
- âœ… Auto-detect format tá»« file extension
- âœ… Parse Liberty format vá»›i nested braces
- âœ… Parse JSON format (dá»… dÃ¹ng)
- âœ… Parse Verilog format (basic)
- âœ… Error handling vÃ  logging

---

### **2. `techlibs/asic/standard_cells.json`** âœ…

JSON version cá»§a standard cells library:

**Format:**
```json
{
  "name": "standard_cells",
  "cells": [
    {
      "name": "INV",
      "function": "NOT(A)",
      "area": 1.0,
      "delay": 0.1,
      "input_pins": ["A"],
      "output_pins": ["Y"]
    }
  ]
}
```

**Advantages:**
- âœ… Dá»… parse hÆ¡n Liberty
- âœ… Human-readable
- âœ… Dá»… táº¡o vÃ  chá»‰nh sá»­a

---

### **3. Updated `core/technology_mapping/technology_mapping.py`** âœ…

ThÃªm function `load_library_from_file()`:

```python
def load_library_from_file(file_path: str, library_type: Optional[str] = None) -> TechnologyLibrary:
    """Load technology library from file."""
    from .library_loader import load_library
    return load_library(file_path, library_type)
```

---

### **4. Updated `cli/vector_shell.py`** âœ…

CLI command `techmap` giá» há»— trá»£ library file:

```bash
# Sá»­ dá»¥ng default library
techmap area

# Load tá»« Liberty file
techmap balanced techlibs/asic/standard_cells.lib

# Load tá»« JSON file
techmap delay techlibs/asic/standard_cells.json
```

---

## ğŸš€ **CÃCH Sá»¬ Dá»¤NG**

### **Option 1: Load tá»« Liberty File**

```python
from core.technology_mapping.technology_mapping import load_library_from_file

# Load tá»« Liberty format
library = load_library_from_file("techlibs/asic/standard_cells.lib")
print(f"Loaded: {library.name}, Cells: {len(library.cells)}")
```

**Káº¿t quáº£:**
```
Loaded: standard_cells, Cells: 8
```

---

### **Option 2: Load tá»« JSON File**

```python
# Load tá»« JSON format (dá»… hÆ¡n)
library = load_library_from_file("techlibs/asic/standard_cells.json")
print(f"Loaded: {library.name}, Cells: {len(library.cells)}")
```

**Káº¿t quáº£:**
```
Loaded: standard_cells, Cells: 14
```

---

### **Option 3: Tá»« CLI**

```bash
python mylogic.py

mylogic> read examples/full_adder.v
mylogic> synthesis standard
mylogic> techmap balanced techlibs/asic/standard_cells.json
```

**Output:**
```
[INFO] Running technology mapping with balanced strategy...
[INFO] Loading library from: techlibs/asic/standard_cells.json
[OK] Loaded library 'standard_cells' with 14 cells
[INFO] Starting technology mapping with balanced strategy...
...
```

---

## ğŸ“Š **SO SÃNH FORMATS**

| Format | Æ¯u Ä‘iá»ƒm | NhÆ°á»£c Ä‘iá»ƒm | Status |
|--------|---------|------------|--------|
| **Liberty (.lib)** | âœ… Industry standard<br>âœ… Timing data Ä‘áº§y Ä‘á»§ | âš ï¸ Phá»©c táº¡p parse<br>âš ï¸ Nested braces | âœ… Working |
| **JSON (.json)** | âœ… Dá»… parse<br>âœ… Human-readable<br>âœ… Dá»… táº¡o | âš ï¸ KhÃ´ng pháº£i standard | âœ… Working |
| **Verilog (.v)** | âœ… Dá»… hiá»ƒu | âš ï¸ Thiáº¿u timing info | âš ï¸ Basic support |

---

## ğŸ”§ **LIBERTY PARSER DETAILS**

### **CÃ¡ch Parse Nested Braces**

Liberty format cÃ³ nested braces phá»©c táº¡p:
```liberty
cell(INV) {
    pin(A) {
        direction : input;
    }
    pin(Y) {
        direction : output;
        function : "!A";
        timing() {
            cell_rise(template_1) {
                values("0.1, 0.15, 0.2");
            }
        }
    }
}
```

**Solution:** Äáº¿m braces Ä‘á»ƒ tÃ¬m matching closing brace:
```python
# Find cell start
cell_start_pattern = r'cell\s*\((\w+)\)\s*\{'
cell_starts = list(re.finditer(cell_start_pattern, content))

# For each cell, find matching brace
brace_count = 1
pos = start_pos
while pos < len(content) and brace_count > 0:
    if content[pos] == '{':
        brace_count += 1
    elif content[pos] == '}':
        brace_count -= 1
        if brace_count == 0:
            end_pos = pos
            break
    pos += 1
```

---

## ğŸ¯ **FUNCTION CONVERSION**

### **Liberty â†’ Standard Format**

| Liberty | Standard | Example |
|---------|----------|---------|
| `"!A"` | `"NOT(A)"` | INV |
| `"A&B"` | `"AND(A,B)"` | AND2 |
| `"A\|B"` | `"OR(A,B)"` | OR2 |
| `"A^B"` | `"XOR(A,B)"` | XOR2 |
| `"!(A&B)"` | `"NAND(A,B)"` | NAND2 |
| `"!((A&B)\|C)"` | `"NOT(OR(AND(A,B),C))"` | AOI21 |

---

## âœ… **VERIFICATION**

### **Test Results:**

```bash
# Test Liberty loader
python -c "from core.technology_mapping.library_loader import load_liberty_library; \
lib = load_liberty_library('techlibs/asic/standard_cells.lib'); \
print(f'Liberty: {len(lib.cells)} cells')"
# Result: Liberty: 8 cells âœ…

# Test JSON loader
python -c "from core.technology_mapping.library_loader import load_json_library; \
lib = load_json_library('techlibs/asic/standard_cells.json'); \
print(f'JSON: {len(lib.cells)} cells')"
# Result: JSON: 14 cells âœ…

# Test wrapper function
python -c "from core.technology_mapping.technology_mapping import load_library_from_file; \
lib = load_library_from_file('techlibs/asic/standard_cells.json'); \
print(f'Loaded: {lib.name}, Cells: {len(lib.cells)}')"
# Result: Loaded: standard_cells, Cells: 14 âœ…
```

---

## ğŸ“ **USAGE EXAMPLES**

### **Example 1: Load vÃ  Sá»­ Dá»¥ng**

```python
from core.technology_mapping.technology_mapping import (
    TechnologyMapper, LogicNode, load_library_from_file
)

# Load library tá»« file
library = load_library_from_file("techlibs/asic/standard_cells.json")

# Táº¡o mapper
mapper = TechnologyMapper(library)

# Add logic nodes
node1 = LogicNode("n1", "AND(A,B)", ["a", "b"], "temp1")
mapper.add_logic_node(node1)

# Perform mapping
results = mapper.perform_technology_mapping("area_optimal")
mapper.print_mapping_report(results)
```

---

### **Example 2: Táº¡o Custom Library**

**File:** `techlibs/custom_library.json`

```json
{
  "name": "custom_library",
  "cells": [
    {
      "name": "CUSTOM_AND",
      "function": "AND(A,B)",
      "area": 1.0,
      "delay": 0.1,
      "input_pins": ["A", "B"],
      "output_pins": ["Y"]
    }
  ]
}
```

**Sá»­ dá»¥ng:**
```bash
mylogic> techmap area techlibs/custom_library.json
```

---

## ğŸ“ **BENEFITS**

### **TrÆ°á»›c khi sá»­a:**
- âŒ Chá»‰ cÃ³ hardcoded library
- âŒ KhÃ´ng load tá»« file
- âŒ KhÃ´ng má»Ÿ rá»™ng Ä‘Æ°á»£c

### **Sau khi sá»­a:**
- âœ… Load tá»« Liberty format (industry standard)
- âœ… Load tá»« JSON format (dá»… dÃ¹ng)
- âœ… Auto-detect format
- âœ… CÃ³ thá»ƒ táº¡o custom libraries
- âœ… Táº­n dá»¥ng `techlibs/` folder
- âœ… CLI há»— trá»£ chá»n library file

---

## ğŸ“š **TÃ€I LIá»†U THAM KHáº¢O**

- **Liberty Format**: IEEE 1364.1-2002 Standard
- **Yosys Techlibs**: https://github.com/YosysHQ/yosys/tree/main/techlibs
- **ABC Technology Mapping**: src/map/mapper.c

---

*Táº¥t cáº£ váº¥n Ä‘á» Ä‘Ã£ Ä‘Æ°á»£c giáº£i quyáº¿t! Technology mapping giá» cÃ³ thá»ƒ load library tá»« file.*

