Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 15:26:00 2024
| Host         : IT-RDIA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |   301 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              56 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+--------------------------+------------------+----------------+
|  plot_BUFG           |                                               |                          |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_90                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_75                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_9                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_89                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_88                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_87                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_86                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_85                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_84                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_83                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_82                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_81                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_80                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_8                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_79                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_78                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_77                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_76                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_27  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_19  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_12                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_26  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_25  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_24  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_23  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_22  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_21  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_20  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_2   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_91                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_99                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_98                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_97                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_96                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_95                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_94                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_93                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_92                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_35                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_47                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_46                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_45                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_44                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_43                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_42                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_41                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_37                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_36                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_48                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_34                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_33                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_32                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_31                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_15                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_14                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_13                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]     |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_56                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_64                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_63                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_62                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_61                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_60                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_6                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_59                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_58                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_57                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_74                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_55                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_54                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_53                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_52                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_51                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_50                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_5                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_49                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_4   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_47  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_45  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_46  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_44  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_40  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_43  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_42  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_41  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_39  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_48  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_38  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_37  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_36  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_35  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_34  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_66  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_143 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_2   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_57  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_65  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_64  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_60  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_63  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_62  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_61  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_59  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_6   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_58  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_20  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_56  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_55  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_50  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_53  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_52  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_51  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_49  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_5   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_18  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_149 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_152 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_153 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_150 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_154 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_155 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_156 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_16  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_151 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_15  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_17  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_33  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_54  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_32  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_31  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_30  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_3   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_29  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_142 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_21  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_22  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_23  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_24  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_137 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_25  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_139 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_138 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_28  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_141 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_14  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_140 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_145 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_144 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_148 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_147 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_146 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_107 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_115 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_114 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_113 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_112 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_111 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_110 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_11  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_109 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_108 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_116 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_106 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_105 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_104 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_103 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_102 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_101 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_100 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_10  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_124 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_132 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_131 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_130 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_13  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_129 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_128 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_127 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_126 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_125 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_1   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_123 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_122 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_121 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_120 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_12  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_119 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_118 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_117 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_15  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_3   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_29  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_28  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_27  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_26  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_19  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_18  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_17  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_16  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_30  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_14  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_13  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_11  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_10  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_12  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_1   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_0   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                               | vgacore/vga_timing/AR[0] |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_39  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_0   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]     |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_9   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_8   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_7   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_6   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_5   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_4   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_95  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_38  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_37  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_36  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_35  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_34  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_33  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_32  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[0]_31  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_69                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_7   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_69  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_68  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_67  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_73                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_72                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_71                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_70                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_7                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_70  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_68                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_67                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_66                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_65                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_40                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_4                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_39                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_38                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_82  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_98  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_94  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_93  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_92  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_88  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_87  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_86  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_85  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_83  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_134 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_80  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_8   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_78  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_77  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_75  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_74  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_72  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_71  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_89  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_100                            |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_10                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_1                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_99  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_97  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_96  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_91  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_90  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_9   |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_3                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_84  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_81  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_79  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_76  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_73  |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_136 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_135 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/FSM_sequential_current_state_reg[1]_133 |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_11                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_30                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_29                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_28                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_27                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_26                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_25                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_24                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_23                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_22                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_21                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_20                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_2                              |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_19                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_18                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_17                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_16                             |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c2/q_reg[0]_101                            |                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | v1/c1/sel                                     | v1/c2/q[6]_i_3_n_0       |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | plot_BUFG                                     | v1/c1/q[7]_i_2_n_0       |                4 |              8 |
|  w_25MHz_BUFG        | vgacore/vga_timing/v_count                    | vgacore/vga_timing/AR[0] |                4 |             10 |
|  w_25MHz_BUFG        |                                               | vgacore/vga_timing/AR[0] |               29 |             52 |
+----------------------+-----------------------------------------------+--------------------------+------------------+----------------+


