{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700597126361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700597126361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 22:05:26 2023 " "Processing started: Tue Nov 21 22:05:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700597126361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700597126361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700597126362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700597126752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127140 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127145 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127146 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127150 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc " "Found design unit 1: UART_RX-arc" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127155 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_spi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_spi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_spi_fifo-SYN " "Found design unit 1: wizard_spi_fifo-SYN" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127157 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_spi_fifo " "Found entity 1: wizard_spi_fifo" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_Controller-arc " "Found design unit 1: MRAM_Controller-arc" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127160 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_Controller " "Found entity 1: MRAM_Controller" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE_MANAGER-arc " "Found design unit 1: STATE_MANAGER-arc" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127162 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATE_MANAGER " "Found entity 1: STATE_MANAGER" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setup_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Setup_manager-arc " "Found design unit 1: Setup_manager-arc" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Setup_manager " "Found entity 1: Setup_manager" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Read_adc_manager-arc " "Found design unit 1: Read_adc_manager-arc" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127168 ""} { "Info" "ISGN_ENTITY_NAME" "1 Read_adc_manager " "Found entity 1: Read_adc_manager" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_out_mram_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_out_mram_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_out_mram_manager-arc " "Found design unit 1: Write_out_mram_manager-arc" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_out_mram_manager " "Found entity 1: Write_out_mram_manager" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_TEST-arc " "Found design unit 1: MRAM_TEST-arc" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127172 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_TEST " "Found entity 1: MRAM_TEST" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_pll-SYN " "Found design unit 1: wizard_pll-SYN" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127175 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_pll " "Found entity 1: wizard_pll" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORR_BUFFER-arc " "Found design unit 1: CORR_BUFFER-arc" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Buffer " "Found entity 1: Corr_Buffer" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Corr_Main-arc " "Found design unit 1: Corr_Main-arc" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127179 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Main " "Found entity 1: Corr_Main" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Testbench-arc " "Found design unit 1: SPI_Testbench-arc" {  } { { "SPI_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127182 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Testbench " "Found entity 1: SPI_Testbench" {  } { { "SPI_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Testbench-arc " "Found design unit 1: UART_Testbench-arc" {  } { { "UART_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127184 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Testbench " "Found entity 1: UART_Testbench" {  } { { "UART_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_TX-arc " "Found design unit 1: SPI_TX-arc" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127186 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_TX " "Found entity 1: SPI_TX" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700597127272 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SPI_send_irq2 Uni_Projektas.vhd(234) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(234): used explicit default value for signal \"ADC_SPI_send_irq2\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700597127273 "|Uni_Projektas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_active Uni_Projektas.vhd(236) " "Verilog HDL or VHDL warning at Uni_Projektas.vhd(236): object \"button_active\" assigned a value but never read" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700597127273 "|Uni_Projektas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_pll wizard_pll:pl " "Elaborating entity \"wizard_pll\" for hierarchy \"wizard_pll:pl\"" {  } { { "Uni_Projektas.vhd" "pl" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wizard_pll:pl\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wizard_pll:pl\|altpll:altpll_component\"" {  } { { "wizard_pll.vhd" "altpll_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_pll:pl\|altpll:altpll_component " "Elaborated megafunction instantiation \"wizard_pll:pl\|altpll:altpll_component\"" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_pll:pl\|altpll:altpll_component " "Instantiated megafunction \"wizard_pll:pl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wizard_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wizard_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127315 ""}  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700597127314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MRAM_Controller MRAM_Controller:this_mram_controller " "Elaborating entity \"MRAM_Controller\" for hierarchy \"MRAM_Controller:this_mram_controller\"" {  } { { "Uni_Projektas.vhd" "this_mram_controller" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE_MANAGER STATE_MANAGER:this_state_manager " "Elaborating entity \"STATE_MANAGER\" for hierarchy \"STATE_MANAGER:this_state_manager\"" {  } { { "Uni_Projektas.vhd" "this_state_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setup_manager Setup_manager:this_setup_manager " "Elaborating entity \"Setup_manager\" for hierarchy \"Setup_manager:this_setup_manager\"" {  } { { "Uni_Projektas.vhd" "this_setup_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127327 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SPI_send_irq Setup_manager.vhd(13) " "VHDL Signal Declaration warning at Setup_manager.vhd(13): used explicit default value for signal \"SPI_send_irq\" because signal was never assigned a value" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700597127327 "|Uni_Projektas|Setup_manager:this_setup_manager"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SYNC Setup_manager.vhd(15) " "VHDL Signal Declaration warning at Setup_manager.vhd(15): used explicit default value for signal \"ADC_SYNC\" because signal was never assigned a value" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700597127328 "|Uni_Projektas|Setup_manager:this_setup_manager"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SETUP_DONE Setup_manager.vhd(17) " "VHDL Signal Declaration warning at Setup_manager.vhd(17): used explicit default value for signal \"SETUP_DONE\" because signal was never assigned a value" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700597127328 "|Uni_Projektas|Setup_manager:this_setup_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_adc_manager Read_adc_manager:this_read_adc_manager " "Elaborating entity \"Read_adc_manager\" for hierarchy \"Read_adc_manager:this_read_adc_manager\"" {  } { { "Uni_Projektas.vhd" "this_read_adc_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_out_mram_manager Write_out_mram_manager:this_write_out_mram_manager " "Elaborating entity \"Write_out_mram_manager\" for hierarchy \"Write_out_mram_manager:this_write_out_mram_manager\"" {  } { { "Uni_Projektas.vhd" "this_write_out_mram_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_TX SPI_TX:adc_spi " "Elaborating entity \"SPI_TX\" for hierarchy \"SPI_TX:adc_spi\"" {  } { { "Uni_Projektas.vhd" "adc_spi" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller_1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller_1\"" {  } { { "Uni_Projektas.vhd" "UART_Controller_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127357 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UART_CLK UART_Controller.vhd(52) " "VHDL Signal Declaration warning at UART_Controller.vhd(52): used explicit default value for signal \"UART_CLK\" because signal was never assigned a value" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700597127358 "|Uni_Projektas|UART_Controller:UART_Controller_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fifo_read_req UART_Controller.vhd(89) " "VHDL Process Statement warning at UART_Controller.vhd(89): inferring latch(es) for signal or variable \"fifo_read_req\", which holds its previous value in one or more paths through the process" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1700597127358 "|Uni_Projektas|UART_Controller:UART_Controller_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_read_req UART_Controller.vhd(89) " "Inferred latch for \"fifo_read_req\" at UART_Controller.vhd(89)" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700597127358 "|Uni_Projektas|UART_Controller:UART_Controller_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\"" {  } { { "UART_Controller.vhd" "uart_tx_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO_wizard UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo " "Elaborating entity \"UART_FIFO_wizard\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\"" {  } { { "UART_Controller.vhd" "uart_fifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127411 ""}  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700597127411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka21 " "Found entity 1: scfifo_ka21" {  } { { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated " "Elaborating entity \"scfifo_ka21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg21 " "Found entity 1: a_dpfifo_rg21" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo " "Elaborating entity \"a_dpfifo_rg21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\"" {  } { { "db/scfifo_ka21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_rg21.tdf" "fifo_state" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Elaborating entity \"cntr_pj7\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram " "Elaborating entity \"dpram_st01\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_rg21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1 " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\"" {  } { { "db/dpram_st01.tdf" "altsyncram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597127672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597127672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count " "Elaborating entity \"cntr_djb\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_rg21.tdf" "rd_ptr_count" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Corr_Main Corr_Main:Corr_Main_1 " "Elaborating entity \"Corr_Main\" for hierarchy \"Corr_Main:Corr_Main_1\"" {  } { { "Uni_Projektas.vhd" "Corr_Main_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Corr_Buffer Corr_Main:Corr_Main_1\|Corr_Buffer:buff " "Elaborating entity \"Corr_Buffer\" for hierarchy \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\"" {  } { { "Corr_Main.vhd" "buff" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597127683 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Setup_manager:this_setup_manager\|spi_commands " "RAM logic \"Setup_manager:this_setup_manager\|spi_commands\" is uninferred due to inappropriate RAM size" {  } { { "Setup_manager.vhd" "spi_commands" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1700597128224 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1700597128224 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 8 0 1 1 " "3 out of 8 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.ram0_Setup_manager_527be721.hdl.mif" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.ram0_Setup_manager_527be721.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1700597128228 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.ram0_Setup_manager_527be721.hdl.mif" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.ram0_Setup_manager_527be721.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1700597128228 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[7\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 242 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[6\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 213 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[5\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 184 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[4\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 155 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[3\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 126 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[2\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 97 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[1\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 68 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[0\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 39 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128383 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1700597128383 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1700597128383 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[7\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 242 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[6\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 213 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[5\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 184 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[4\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 155 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[3\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 126 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[2\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 97 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[1\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 68 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[0\] " "Synthesized away node \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 39 2 0 } } { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } } { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } } { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } } { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 63 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128391 "|UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1700597128391 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1700597128391 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|buffer_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|buffer_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128396 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|buffer_0_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|buffer_0_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 54 " "Parameter WIDTH set to 54" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1700597128396 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128396 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700597128396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0 " "Elaborated megafunction instantiation \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0 " "Instantiated megafunction \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700597128439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bjl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bjl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bjl " "Found entity 1: shift_taps_bjl" {  } { { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a81 " "Found entity 1: altsyncram_4a81" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cmf " "Found entity 1: cntr_cmf" {  } { { "db/cntr_cmf.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_cmf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1 " "Elaborated megafunction instantiation \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1 " "Instantiated megafunction \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 54 " "Parameter \"WIDTH\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700597128676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700597128676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5jl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5jl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5jl " "Found entity 1: shift_taps_5jl" {  } { { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g981 " "Found entity 1: altsyncram_g981" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597128842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597128842 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a0 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 38 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a1 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 68 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a2 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 98 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a3 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 128 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a4 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 158 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a5 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 188 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a6 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 218 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a7 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 248 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a8 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a8\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 278 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a9 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a9\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 308 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a10 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a10\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 338 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a11 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a11\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 368 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a12 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a12\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 398 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a13 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a13\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 428 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a14 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a14\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 458 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a15 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a15\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 488 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a16 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a16\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 518 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a17 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a17\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 548 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a18 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a18\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 578 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a19 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a19\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 608 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a20 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a20\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 638 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a21 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a21\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 668 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a22 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a22\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 698 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a23 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a23\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 728 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a24 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a24\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 758 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a25 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a25\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 788 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a26 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a26\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 818 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a27 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a27\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 848 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a28 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a28\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 878 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a29 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a29\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 908 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a30 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a30\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 938 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a31 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a31\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 968 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a32 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a32\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 998 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a33 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a33\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1028 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a34 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a34\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1058 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a35 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a35\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1088 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a36 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a36\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1118 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a37 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a37\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1148 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a38 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a38\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1178 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a39 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a39\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1208 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a40 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a40\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1238 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a41 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a41\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1268 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a42 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a42\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1298 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a43 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a43\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1328 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a44 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a44\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1358 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a45 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a45\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1388 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a46 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a46\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1418 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a47 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a47\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1448 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a48 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a48\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1478 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a49 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a49\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1508 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a50 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a50\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1538 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a51 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a51\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1568 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a52 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a52\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1598 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a53 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_1\|shift_taps_5jl:auto_generated\|altsyncram_g981:altsyncram2\|ram_block3a53\"" {  } { { "db/altsyncram_g981.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_g981.tdf" 1628 2 0 } } { "db/shift_taps_5jl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_5jl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_5jl:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a0 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 38 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a1 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 68 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a2 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 98 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a3 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 128 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a4 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 158 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a5 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 188 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a6 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 218 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a7 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 248 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a8 " "Synthesized away node \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\|altshift_taps:buffer_0_rtl_0\|shift_taps_bjl:auto_generated\|altsyncram_4a81:altsyncram2\|ram_block3a8\"" {  } { { "db/altsyncram_4a81.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_4a81.tdf" 278 2 0 } } { "db/shift_taps_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_bjl.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 84 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 277 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597128957 "|UNI_Projektas|Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_bjl:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1700597128957 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1700597128957 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1700597129073 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MOSI " "Bidir \"SPI_MOSI\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700597129076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MISO " "Bidir \"SPI_MISO\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700597129076 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SCLK " "Bidir \"SPI_SCLK\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 35 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1700597129076 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1700597129076 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SPI_CS GND pin " "The pin \"SPI_CS\" is fed by GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 36 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1700597129076 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1700597129076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SHDN GND " "Pin \"ADC_SHDN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|ADC_SHDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SYNC GND " "Pin \"ADC_SYNC\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|ADC_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SPI_CS VCC " "Pin \"ADC_SPI_CS\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|ADC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_OUTPUT_EN VCC " "Pin \"MRAM_OUTPUT_EN\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_OUTPUT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[0\] GND " "Pin \"MRAM_A\[0\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[1\] GND " "Pin \"MRAM_A\[1\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[2\] GND " "Pin \"MRAM_A\[2\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[3\] GND " "Pin \"MRAM_A\[3\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[4\] GND " "Pin \"MRAM_A\[4\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[5\] GND " "Pin \"MRAM_A\[5\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[6\] GND " "Pin \"MRAM_A\[6\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[7\] GND " "Pin \"MRAM_A\[7\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[8\] GND " "Pin \"MRAM_A\[8\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[9\] GND " "Pin \"MRAM_A\[9\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[10\] GND " "Pin \"MRAM_A\[10\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[11\] GND " "Pin \"MRAM_A\[11\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[12\] GND " "Pin \"MRAM_A\[12\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[13\] GND " "Pin \"MRAM_A\[13\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[14\] GND " "Pin \"MRAM_A\[14\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[15\] GND " "Pin \"MRAM_A\[15\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[16\] GND " "Pin \"MRAM_A\[16\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[17\] GND " "Pin \"MRAM_A\[17\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_EN VCC " "Pin \"MRAM_EN\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_WRITE_EN VCC " "Pin \"MRAM_WRITE_EN\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_WRITE_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_UPPER_EN VCC " "Pin \"MRAM_UPPER_EN\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_UPPER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_LOWER_EN VCC " "Pin \"MRAM_LOWER_EN\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|MRAM_LOWER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX VCC " "Pin \"UART_TX\" is stuck at VCC" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700597129081 "|UNI_Projektas|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700597129081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700597129404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700597129470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700597129680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597129680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON " "No output dependent on input pin \"BUTTON\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|BUTTON"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORB " "No output dependent on input pin \"ADC_DORB\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_DORB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORA " "No output dependent on input pin \"ADC_DORA\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_DORA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DCLKB " "No output dependent on input pin \"ADC_DCLKB\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_DCLKB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[0\] " "No output dependent on input pin \"ADC_BIT_B\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[1\] " "No output dependent on input pin \"ADC_BIT_B\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[2\] " "No output dependent on input pin \"ADC_BIT_B\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[3\] " "No output dependent on input pin \"ADC_BIT_B\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[4\] " "No output dependent on input pin \"ADC_BIT_B\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[5\] " "No output dependent on input pin \"ADC_BIT_B\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[6\] " "No output dependent on input pin \"ADC_BIT_B\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[7\] " "No output dependent on input pin \"ADC_BIT_B\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[8\] " "No output dependent on input pin \"ADC_BIT_B\[8\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[9\] " "No output dependent on input pin \"ADC_BIT_B\[9\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[0\] " "No output dependent on input pin \"ADC_BIT_A\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[1\] " "No output dependent on input pin \"ADC_BIT_A\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DCLKA " "No output dependent on input pin \"ADC_DCLKA\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_DCLKA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[9\] " "No output dependent on input pin \"ADC_BIT_A\[9\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[8\] " "No output dependent on input pin \"ADC_BIT_A\[8\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[7\] " "No output dependent on input pin \"ADC_BIT_A\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[6\] " "No output dependent on input pin \"ADC_BIT_A\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[5\] " "No output dependent on input pin \"ADC_BIT_A\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[4\] " "No output dependent on input pin \"ADC_BIT_A\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[3\] " "No output dependent on input pin \"ADC_BIT_A\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_A\[2\] " "No output dependent on input pin \"ADC_BIT_A\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700597130028 "|UNI_Projektas|ADC_BIT_A[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700597130028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700597130030 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700597130030 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1700597130030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700597130030 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1700597130030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700597130030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700597130073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 22:05:30 2023 " "Processing ended: Tue Nov 21 22:05:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700597130073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700597130073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700597130073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700597130073 ""}
