
---------- Begin Simulation Statistics ----------
final_tick                               132866036250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    414                       # Simulator instruction rate (inst/s)
host_mem_usage                               27935164                       # Number of bytes of host memory used
host_op_rate                                      425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                166524.31                       # Real time elapsed on the host
host_tick_rate                                 484590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68946412                       # Number of instructions simulated
sim_ops                                      70787129                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080696                       # Number of seconds simulated
sim_ticks                                 80695956250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.137671                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  306182                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               382070                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29875                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            394221                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3663                       # Number of indirect misses.
system.cpu.branchPred.lookups                  683725                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  122224                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7425                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4315882                       # Number of instructions committed
system.cpu.committedOps                       4644834                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.694441                       # CPI: cycles per instruction
system.cpu.discardedOps                         76432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2987718                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            740442                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           329471                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6273743                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371135                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3152                       # number of quiesce instructions executed
system.cpu.numCycles                         11628888                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3152                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3325327     71.59%     71.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7742      0.17%     71.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                 807540     17.39%     89.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                504225     10.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4644834                       # Class of committed instruction
system.cpu.quiesceCycles                    117484642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5355145                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1244918                       # Transaction distribution
system.membus.trans_dist::ReadResp            1259269                       # Transaction distribution
system.membus.trans_dist::WriteReq             548572                       # Transaction distribution
system.membus.trans_dist::WriteResp            548572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3574                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12330                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1690                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1690                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3548                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        32287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        32287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3520087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3520087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3634974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       662292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112640068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112640068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               113994200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1812829                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000254                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015945                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1812368     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     461      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1812829                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4352121675                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68116500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31379530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12853625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66659739                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7435855514                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           54361250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4060674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1015169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5075843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1015169                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4060674                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5075843                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5075843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5075843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10151686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2739030                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2739029                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7000074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7282698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9933                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9933                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8009387                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    112001044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116523028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       158692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       158692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127359460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13388819000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          8703947                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11084012942                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6542933000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12182023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7309214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5481910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7309214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32282361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7309214                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5481910                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12791124                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12182023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7309214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12791124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12791124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45073485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       158692                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       601060                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4967                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447335                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5481910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12791124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18273035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5481910                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1966542                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7448453                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5481910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18273035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1966542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25721487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1241647                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1241639                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       518400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       518400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3358730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3520086                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4330508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107479060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       158692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112640004                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2108023                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2108023    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2108023                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4668052925                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6726494000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161991264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168413792                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802660                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674416                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40497816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40698520                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950665                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071709                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007427280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30861125                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48728092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087016498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47123303                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47979554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95102857                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054550584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78840679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48728092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182119355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     30015488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81985556                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166068244                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       937984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2562053                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23582725                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12994158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867098316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371957771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4060674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256110919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041969039                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015980971                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2057950010                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12994158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2909067355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1387938742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4060674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4314060929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       691904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       695168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       691904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       691904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10811                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           51                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10862                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8574209                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        40448                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8614657                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8574209                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8574209                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8574209                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        40448                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8614657                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77463572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       158948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         331968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79794628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       228736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     30015488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33406336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1210373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1246830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             521974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22803373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959943665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1969715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4113812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             988830565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2834541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30861125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371957771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7309214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1015169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413977819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2834541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     53664498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1331901436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7309214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1015169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1969715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4113812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1402808384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1678250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003448239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2234613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             552212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1246834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     521974                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1246834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   521974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32599                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42630215175                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6228580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75330260175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34221.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60471.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3280                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1160804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  484322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1246820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               521974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1063852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10296                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.005850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.842136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.321172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4271      3.48%      3.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3705      3.02%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1878      1.53%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2101      1.71%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2734      2.23%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1490      1.22%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1806      1.47%     14.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2151      1.75%     16.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102433     83.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     538.558582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1327.411348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1832     79.20%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.17%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.17%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     79.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.13%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.30%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          179      7.74%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     88.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.09%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27      1.17%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           72      3.11%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      3.46%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.22%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.17%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           67      2.90%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.668828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.359893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    402.715970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1731     74.84%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.99%     76.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      0.99%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.13%     77.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.13%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.39%     78.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.39%     78.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.30%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.22%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.17%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     79.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.09%     79.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.13%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     80.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     80.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.09%     80.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.69%     80.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          440     19.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79725824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33406208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79794884                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33406336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       987.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    988.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80696088875                       # Total gap between requests
system.mem_ctrls.avgGap                      45621.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77392212                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       159204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       331776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     30014208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22803373.124412287027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 959059358.070374131203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1972886.962350111455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4111432.783225738909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2848816.851340056863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30861125.088904313743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371941908.799178481102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7309213.836845758371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1015168.588450799813                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1210373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3574                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       468992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2445678115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72314182090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    342387780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    228012190                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 125368534720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 146704155545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1131488566695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91307581085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7075073680                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84984.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59745.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    137174.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43958.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35077933.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3770152.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2412596.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9907506.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5527401.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60493905.000001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42222751.199999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2265718725                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          725455059                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772558995.600181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     693890677.686970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043337705.600054                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5603677819.088186                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.441866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54459116575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4365480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21874895675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23296053.934010                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136163743.334113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3152    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        54250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59436874250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73429162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1414947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1414947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1414947                       # number of overall hits
system.cpu.icache.overall_hits::total         1414947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10811                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10811                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10811                       # number of overall misses
system.cpu.icache.overall_misses::total         10811                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    468416250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    468416250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    468416250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    468416250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1425758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1425758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1425758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1425758                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43327.744889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43327.744889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43327.744889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43327.744889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10811                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10811                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10811                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10811                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    451696875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    451696875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    451696875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    451696875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41781.229766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41781.229766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41781.229766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41781.229766                       # average overall mshr miss latency
system.cpu.icache.replacements                  10666                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1414947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1414947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10811                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10811                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    468416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    468416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1425758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1425758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43327.744889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43327.744889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    451696875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    451696875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41781.229766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41781.229766                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.220432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16710008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1566.661166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.220432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.822696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2862326                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2862326                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1284125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1284125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1284125                       # number of overall hits
system.cpu.dcache.overall_hits::total         1284125                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6874                       # number of overall misses
system.cpu.dcache.overall_misses::total          6874                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    533004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    533004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    533004750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    533004750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1290999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1290999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1290999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1290999                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005325                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77539.242072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77539.242072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77539.242072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77539.242072                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3574                       # number of writebacks
system.cpu.dcache.writebacks::total              3574                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1636                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400328125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400328125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400328125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400328125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71210250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71210250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004057                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76427.668003                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76427.668003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76427.668003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76427.668003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2129.302096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2129.302096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       814870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          814870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    281756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    281756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       818438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       818438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004360                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78967.628924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78967.628924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275480750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275480750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71210250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71210250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77491.068917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77491.068917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.177316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.177316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       469255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         469255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    251248250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251248250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       472561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       472561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75997.655777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75997.655777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124847375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124847375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74181.446821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74181.446821                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              168675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.202176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5169234                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5169234                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132866036250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               132867580625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    414                       # Simulator instruction rate (inst/s)
host_mem_usage                               27935164                       # Number of bytes of host memory used
host_op_rate                                      425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                166525.80                       # Real time elapsed on the host
host_tick_rate                                 484595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68948375                       # Number of instructions simulated
sim_ops                                      70789553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080698                       # Number of seconds simulated
sim_ticks                                 80697500625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.128869                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  306291                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               382248                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29893                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            394270                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3663                       # Number of indirect misses.
system.cpu.branchPred.lookups                  684016                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  122318                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7425                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4317845                       # Number of instructions committed
system.cpu.committedOps                       4647258                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.693788                       # CPI: cycles per instruction
system.cpu.discardedOps                         76477                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2988896                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            740934                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           329664                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6273915                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.371224                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3152                       # number of quiesce instructions executed
system.cpu.numCycles                         11631359                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3152                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3326728     71.58%     71.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7742      0.17%     71.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                 808101     17.39%     89.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                504686     10.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4647258                       # Class of committed instruction
system.cpu.quiesceCycles                    117484642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5357444                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1245061                       # Transaction distribution
system.membus.trans_dist::ReadResp            1259414                       # Transaction distribution
system.membus.trans_dist::WriteReq             548572                       # Transaction distribution
system.membus.trans_dist::WriteResp            548572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3575                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12331                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1690                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1690                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3549                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        32289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        32289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3520373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3520373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3635265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       560832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       662420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112649220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112649220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114003544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1812973                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000254                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015944                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1812512     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     461      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1812973                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4352271925                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68116500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31381280                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12853625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66664989                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7436640004                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           54366250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4060597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1015149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5075746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1015149                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4060597                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5075746                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5075746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5075746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10151492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2739316                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2739316                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7000074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7282698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8009960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    112001044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116523028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       167844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       167844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127368612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13389821000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          8704520                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11084870942                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6543220000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12181790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7309074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5481805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7309074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32281743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7309074                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5481805                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12790879                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12181790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7309074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12790879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12790879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45072623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       167844                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       610212                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5253                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447621                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5481805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12790879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18272685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5481805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2079916                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7561721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5481805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18272685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2079916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25834406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1241790                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1241782                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       518400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       518400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135380                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3358730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5270                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3520372                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4330508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107479060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       167844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112649156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2108166                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2108166    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2108166                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4668195925                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6727209000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161994520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168417048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802724                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498630                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40699334                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950681                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071725                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007429211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30860534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48727160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2087016905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47123194                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47978636                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95101830                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2054552405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78839170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48727160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2182118735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     30015488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81985556                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166068244                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       937984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2562053                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23582725                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12993909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1867062584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371950652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4060597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256067742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041949098                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015961527                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2057910626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12993909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2909011682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1387912180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4060597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4313978367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       691904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       695168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       691904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       691904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10811                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           51                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10862                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8574045                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        40447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8614492                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8574045                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8574045                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8574045                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        40447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8614492                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77463572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       167908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79803652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       228800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     30015488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33406400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1210373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1246971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             521975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     22802937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959925294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2080709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4114526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             988923466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2835280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30860534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371950652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7309074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1015149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413970690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2835280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     53663471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1331875946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7309074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1015149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2080709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4114526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1402894156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1678250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003448239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2234865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             552212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1246978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     521975                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1246978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   521975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32599                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42634192975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6229295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75337991725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34220.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60470.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3280                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1160937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  484322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1246964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               521975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1063976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10296                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.013265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.855062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.313138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4271      3.48%      3.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3705      3.02%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1878      1.53%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2101      1.71%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2734      2.23%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1490      1.22%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1806      1.47%     14.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2151      1.75%     16.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102442     83.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     538.558582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1327.411348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1832     79.20%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.17%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.17%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     79.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.13%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.30%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          179      7.74%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     88.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.09%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27      1.17%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           72      3.11%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      3.46%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.22%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      0.17%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.04%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           67      2.90%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.668828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.359893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    402.715970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1731     74.84%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            46      1.99%     76.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      0.99%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.13%     77.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.13%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.39%     78.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.39%     78.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.30%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     79.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.22%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.17%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     79.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.09%     79.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.13%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     80.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     80.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.09%     80.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.69%     80.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          440     19.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79734976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33406208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79804100                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33406400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       988.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    988.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80697628875                       # Total gap between requests
system.mem_ctrls.avgGap                      45618.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77392212                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       168292                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       331840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     30014208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 22802936.717347681522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 959041003.755994558334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2085467.315549836494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4112147.184608048759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2848762.331169162877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30860534.473957259208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371934790.638381063938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7309073.954358298331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1015149.160327541409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1210373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3575                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       468992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2445678115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  72314182090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    350072580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    228058940                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 125368534720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 146704155545                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1131488566695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91307581085                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7075073680                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84984.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59745.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    132653.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43958.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35068121.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3770152.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2412596.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9907506.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5527401.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60498839.250001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42225850.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2265975168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          725455059                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     772558995.600181                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     693932439.036970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1043337705.600054                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5603984058.038186                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.444332                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54459116575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4365480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21876440050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6304                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23296053.934010                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    136163743.334113                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3152    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        54250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59438418625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  73429162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1415580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1415580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1415580                       # number of overall hits
system.cpu.icache.overall_hits::total         1415580                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10811                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10811                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10811                       # number of overall misses
system.cpu.icache.overall_misses::total         10811                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    468458750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    468458750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    468458750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    468458750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1426391                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1426391                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1426391                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1426391                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43331.676071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43331.676071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43331.676071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43331.676071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10811                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10811                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10811                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10811                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    451738125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    451738125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    451738125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    451738125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41785.045324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41785.045324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41785.045324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41785.045324                       # average overall mshr miss latency
system.cpu.icache.replacements                  10667                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1415580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1415580                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10811                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10811                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    468458750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    468458750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1426391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1426391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43331.676071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43331.676071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    451738125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    451738125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41785.045324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41785.045324                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.220466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20706993                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1867.177006                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.220466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.822696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.822696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2863593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2863593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1285163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1285163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1285163                       # number of overall hits
system.cpu.dcache.overall_hits::total         1285163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6875                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6875                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6875                       # number of overall misses
system.cpu.dcache.overall_misses::total          6875                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    533084750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    533084750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    533084750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    533084750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1292038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1292038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1292038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1292038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005321                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77539.600000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77539.600000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77539.600000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77539.600000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3575                       # number of writebacks
system.cpu.dcache.writebacks::total              3575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1636                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400406875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400406875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400406875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400406875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71210250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71210250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76428.111281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76428.111281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76428.111281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76428.111281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2129.302096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2129.302096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       815447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          815447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    281836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    281836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       819016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       819016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78967.918184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78967.918184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71210250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71210250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77491.422947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77491.422947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.177316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.177316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       469716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         469716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    251248250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251248250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       473022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       473022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75997.655777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75997.655777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124847375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124847375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74181.446821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74181.446821                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1293118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.850982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5173391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5173391                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132867580625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
