Synthesizing design: AHB_Slave.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { AHB_Slave.sv}
Running PRESTO HDLC
Compiling source file ./source/AHB_Slave.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate AHB_Slave -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 77 in file
	'./source/AHB_Slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine AHB_Slave line 61 in file
		'./source/AHB_Slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AHB_Slave'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AHB_Slave'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'AHB_Slave' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'AHB_Slave_DW_cmp_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'AHB_Slave'. (DDB-72)
  Structuring 'AHB_Slave'
  Mapping 'AHB_Slave'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
    0:00:01   14814.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/AHB_Slave.rep
report_area >> reports/AHB_Slave.rep
report_power -hier >> reports/AHB_Slave.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/AHB_Slave.v"
Writing verilog file '/home/ecegrid/a/mg43/ece337/ECE337_Project/mapped/AHB_Slave.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Dec 13 16:58:22 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    102
    Unconnected ports (LINT-28)                                    32
    Feedthrough (LINT-29)                                          70
--------------------------------------------------------------------------------

Warning: In design 'AHB_Slave', port 'HADDR[30]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[29]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[28]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[27]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[26]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[25]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[24]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[23]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[22]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[21]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[20]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[19]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[18]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[17]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[16]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HADDR[15]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[31]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[30]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[29]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[28]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[27]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[26]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[25]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[24]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[23]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[22]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[21]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[20]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[19]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[18]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[17]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', port 'HWDATA[16]' is not connected to any nets. (LINT-28)
Warning: In design 'AHB_Slave', input port 'HADDR[31]' is connected directly to output port 'address[15]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[14]' is connected directly to output port 'address[14]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[13]' is connected directly to output port 'address[13]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[12]' is connected directly to output port 'address[12]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[11]' is connected directly to output port 'address[11]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[10]' is connected directly to output port 'address[10]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[9]' is connected directly to output port 'address[9]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[8]' is connected directly to output port 'address[8]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[7]' is connected directly to output port 'address[7]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[6]' is connected directly to output port 'address[6]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[5]' is connected directly to output port 'address[5]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[4]' is connected directly to output port 'address[4]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[3]' is connected directly to output port 'address[3]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[2]' is connected directly to output port 'address[2]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[1]' is connected directly to output port 'address[1]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HADDR[0]' is connected directly to output port 'address[0]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[15]' is connected directly to output port 'command_data[15]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[14]' is connected directly to output port 'command_data[14]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[13]' is connected directly to output port 'command_data[13]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[12]' is connected directly to output port 'command_data[12]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[11]' is connected directly to output port 'command_data[11]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[10]' is connected directly to output port 'command_data[10]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[9]' is connected directly to output port 'command_data[9]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[8]' is connected directly to output port 'command_data[8]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[7]' is connected directly to output port 'command_data[7]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[6]' is connected directly to output port 'command_data[6]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[5]' is connected directly to output port 'command_data[5]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[4]' is connected directly to output port 'command_data[4]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[3]' is connected directly to output port 'command_data[3]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[2]' is connected directly to output port 'command_data[2]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[1]' is connected directly to output port 'command_data[1]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HWDATA[0]' is connected directly to output port 'command_data[0]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HBURST[2]' is connected directly to output port 'burst_size[2]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HBURST[1]' is connected directly to output port 'burst_size[1]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HBURST[0]' is connected directly to output port 'burst_size[0]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HSIZE[2]' is connected directly to output port 'data_size[2]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HSIZE[1]' is connected directly to output port 'data_size[1]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'HSIZE[0]' is connected directly to output port 'data_size[0]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[31]' is connected directly to output port 'HRDATA[31]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[30]' is connected directly to output port 'HRDATA[30]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[29]' is connected directly to output port 'HRDATA[29]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[28]' is connected directly to output port 'HRDATA[28]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[27]' is connected directly to output port 'HRDATA[27]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[26]' is connected directly to output port 'HRDATA[26]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[25]' is connected directly to output port 'HRDATA[25]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[24]' is connected directly to output port 'HRDATA[24]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[23]' is connected directly to output port 'HRDATA[23]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[22]' is connected directly to output port 'HRDATA[22]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[21]' is connected directly to output port 'HRDATA[21]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[20]' is connected directly to output port 'HRDATA[20]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[19]' is connected directly to output port 'HRDATA[19]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[18]' is connected directly to output port 'HRDATA[18]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[17]' is connected directly to output port 'HRDATA[17]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[16]' is connected directly to output port 'HRDATA[16]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[15]' is connected directly to output port 'HRDATA[15]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[14]' is connected directly to output port 'HRDATA[14]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[13]' is connected directly to output port 'HRDATA[13]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[12]' is connected directly to output port 'HRDATA[12]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[11]' is connected directly to output port 'HRDATA[11]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[10]' is connected directly to output port 'HRDATA[10]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[9]' is connected directly to output port 'HRDATA[9]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[8]' is connected directly to output port 'HRDATA[8]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[7]' is connected directly to output port 'HRDATA[7]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[6]' is connected directly to output port 'HRDATA[6]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[5]' is connected directly to output port 'HRDATA[5]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[4]' is connected directly to output port 'HRDATA[4]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[3]' is connected directly to output port 'HRDATA[3]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[2]' is connected directly to output port 'HRDATA[2]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[1]' is connected directly to output port 'HRDATA[1]'. (LINT-29)
Warning: In design 'AHB_Slave', input port 'sensor_data[0]' is connected directly to output port 'HRDATA[0]'. (LINT-29)
quit

Thank you...
Done


