INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sources_1/imports/Lab2 source/adder_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sources_1/imports/Lab2 source/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/CPE133/Lab2/Lab2.srcs/sim_1/imports/Lab2 source/adder_4bit_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit_sim
