/RAID2/COURSE/iclab/iclab143/Lab06/Exercise/03_GATE/MDC_SYN.v
/RAID2/COURSE/iclab/iclab143/Lab06/Exercise/03_GATE/PATTERN.vp
/RAID2/COURSE/iclab/iclab143/Lab06/Exercise/03_GATE/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
