// dut.v
// Wrapper module: exactly one implementation should be active.

module dut(
  input  [3:0] a,
  input  [3:0] b,
  input        cin,
  output [3:0] sum,
  output       cout
);

  // ---- Option 1: delayed ripple-carry adder ----
  // rca U_IMPL (
  //   .a(a),
  //   .b(b),
  //   .cin(cin),
  //   .sum(sum),
  //   .cout(cout)
  // );

  // ---- Option 2: gate-level carry-lookahead adder ----
  // cla4 U_IMPL (
  //   .a(a),
  //   .b(b),
  //   .cin(cin),
  //   .sum(sum),
  //   .cout(cout)
  // );

  // ---- Option 3: dataflow carry-lookahead adder ----
  cla4_dataflow U_IMPL (
    .a(a),
    .b(b),
    .cin(cin),
    .sum(sum),
    .cout(cout)
  );

endmodule