<!-- ===========================
     Angel Martinez | GitHub Profile
     =========================== -->

<div align="center">

# ğŸ‘‹ Angel Martinez  
### Computer Engineering | FPGA â€¢ Embedded â€¢ IoT â€¢ Digital Systems

<img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=22&pause=900&center=true&vCenter=true&width=700&lines=Verilog+%7C+FPGA+Development;Embedded+C+%7C+Microcontrollers;IoT+Simulation+%7C+MQTT;Digital+Systems+%7C+UART+%26+Timing" />

<br/>

<img src="https://media.giphy.com/media/3o7aD2saalBwwftBIY/giphy.gif" width="260" alt="Chihuahua gif" />

<br/>

<img src="https://img.shields.io/badge/Code-Verilog-blueviolet?style=for-the-badge" />
<img src="https://img.shields.io/badge/Code-Embedded%20C-success?style=for-the-badge" />
<img src="https://img.shields.io/badge/Tools-Vivado%20%7C%20Cadence-blue?style=for-the-badge" />
<img src="https://img.shields.io/badge/IoT-MQTT%20%7C%20BLE%2FWi--Fi-orange?style=for-the-badge" />

</div>

---

## ğŸ’» About Me
- ğŸ“ Computer Engineering @ **San Diego State University** (Expected May 2026)
- ğŸ§  Focused on **FPGA design**, **embedded software**, and **digital systems**
- ğŸ—£ï¸ Bilingual: English & Spanish
- ğŸ® Interested in hardware-driven graphics, games, and real-time systems

---

## ğŸ§  Tech Stack
**Languages:** `Verilog` `Embedded C` `Python`  
**FPGA / EDA:** `Vivado` `Cadence Virtuoso`  
**Protocols:** `UART` `SPI` `MQTT`  
**Systems:** `Microcontrollers` `Digital Timing` `Verification`

---

## ğŸš€ Coding Projects

### ğŸ” AES-128 Encryption Engine (FPGA | Verilog)
- Designed and implemented **AES-128 encryption** in Verilog
- Integrated **UART and SPI** communication interfaces
- Built a **self-checking testbench** for functional verification
- Verified timing and correctness using **Vivado simulation**

---

### â±ï¸ FPGA Digital Systems (Verilog | Basys-3)
- Implemented a **UART transmitter/receiver**
- Designed a **digital clock system** with precise timing constraints
- Verified designs via **simulation and hardware testing**
- Emphasis on **synchronous design** and timing closure

---

### ğŸ“¡ IoT Network Simulation (Python | MQTT)
- Simulated **IoT sensor networks** using MQTT protocols
- Modeled **sensor mobility, broker failover, and latency**
- Analyzed **reliability and performance** under varying network conditions
- Focus on **software-based system modeling and analysis**

## ğŸ“ˆ GitHub Stats
<div align="center">

<img height="160" src="https://github-readme-stats.vercel.app/api?username=YOUR_GITHUB_USERNAME&show_icons=true&rank_icon=github" />
<img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_GITHUB_USERNAME&layout=compact" />

</div>

---

<div align="center">

### ğŸ§© â€œIf it simulates, it *might* work. If it works on hardware â€” itâ€™s real.â€  
â­ Feel free to explore my repos!

</div>
