============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:22:14 am
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                          0             0 R 
  estado_atual_reg[1]/Q         HS65_LS_DFPRQX9        5  19.5   80  +162     162 F 
  g2/A                                                                 +0     162   
  g2/Z                          HS65_LS_AND2X35       11  78.3   53  +101     263 F 
U_crtl/inp_source 
g2586/A                                                                +0     263   
g2586/Z                         HS65_LS_BFX284        14 152.8   21   +66     329 F 
g2585/A                                                                +0     329   
g2585/Z                         HS65_LS_BFX106        13  62.3   22   +52     381 F 
g2696/B                                                                +0     381   
g2696/Z                         HS65_LS_NAND2X7        1   9.5   47   +36     417 R 
g2256/C                                                                +0     417   
g2256/Z                         HS65_LS_OAI12X18       5  34.3   68   +72     490 F 
U_inter/linha[9][1] 
  g1827/A                                                              +0     490   
  g1827/Z                       HS65_LS_CNIVX27        3  18.9   33   +40     530 R 
  g1826/A                                                              +0     530   
  g1826/Z                       HS65_LS_IVX18         11  43.0   59   +56     586 F 
  PUs[8].U_F8_U_2_U_S1_add_18_10/B[1] 
    g216/B0                                                            +0     586   
    g216/CO                     HS65_LS_FA1X9          1   7.8   44  +133     720 F 
    g215/A0                                                            +0     720   
    g215/CO                     HS65_LS_FA1X9          1   7.8   44  +125     845 F 
    g214/A0                                                            +0     845   
    g214/CO                     HS65_LS_FA1X9          1   6.6   42  +122     967 F 
    g213/A0                                                            +0     967   
    g213/CO                     HS65_LS_FA1X4          1   6.6   64  +156    1123 F 
    g212/A0                                                            +0    1123   
    g212/CO                     HS65_LS_FA1X4          1   6.6   64  +167    1290 F 
    g211/A0                                                            +0    1291   
    g211/S0                     HS65_LS_FA1X4          4  22.2  159  +286    1577 R 
  PUs[8].U_F8_U_2_U_S1_add_18_10/Z[10] 
  csa_tree_PUs_9__U_F8_U_s23_add_18_10_groupi/in_1[10] 
    g1124/A0                                                           +0    1577   
    g1124/S0                    HS65_LS_FA1X4          1   6.6   65  +272    1849 R 
    g1107/A0                                                           +0    1849   
    g1107/S0                    HS65_LS_FA1X4          1   6.4   61  +209    2058 F 
    g282/B0                                                            +0    2058   
    g282/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2225 F 
    g281/A0                                                            +0    2225   
    g281/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2392 F 
    g280/A0                                                            +0    2392   
    g280/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2559 F 
    g279/A0                                                            +0    2560   
    g279/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2727 F 
    g278/A0                                                            +0    2727   
    g278/CO                     HS65_LS_FA1X4          1   7.0   66  +169    2896 F 
    g277/A                                                             +0    2896   
    g277/Z                      HS65_LS_XOR3X9         1   3.9   35  +162    3058 F 
  csa_tree_PUs_9__U_F8_U_s23_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[29][9] 
clipping[29].U_clip_gte_592_34/A[9] 
  g114/D                                                               +0    3058   
  g114/Z                        HS65_LS_AO311X9        8  24.1   84  +172    3230 F 
clipping[29].U_clip_gte_592_34/Z 
g1136/A                                                                +0    3230   
g1136/Z                         HS65_LS_OR2X9          1   3.8   26   +99    3329 F 
reg_out_clip_reg[29][7]/D  <<<  HS65_LS_DFPRQX4                        +0    3329   
reg_out_clip_reg[29][7]/CP      setup                             0  +107    3436 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      3636 R 
                                adjustments                          -100    3536   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     100ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : reg_out_clip_reg[29][7]/D
