// Seed: 2476602773
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wire id_9
);
  uwire id_11 = (id_3);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1'b0;
  assign id_3 = id_2;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_2.id_3 = id_0;
endmodule
