// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module abs_custom (
        ap_ready,
        number_V,
        ap_return
);


output   ap_ready;
input  [16:0] number_V;
output  [16:0] ap_return;

wire   [0:0] tmp_fu_16_p3;
wire   [16:0] sub_ln703_fu_24_p2;

assign ap_ready = 1'b1;

assign ap_return = ((tmp_fu_16_p3[0:0] === 1'b1) ? sub_ln703_fu_24_p2 : number_V);

assign sub_ln703_fu_24_p2 = (17'd0 - number_V);

assign tmp_fu_16_p3 = number_V[32'd16];

endmodule //abs_custom
