<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_1.dtd'>
	<nta>
		<declaration>
urgent chan hurry;

typedef int[-2147483648,2147483647] MUMLInt;

typedef int[-32768,32767] MUMLShort;

typedef int[-128,127] MUMLByte;

const int NUM_OF_MESSAGE_KINDS = 4;

const int NUM_MAX_MESSAGES_IN_TRANSIT = 25;

const int MAX_OF_BUFFER_AND_CONNECTOR_SIZE = 5;

const int CONNECTOR_SIZE = 5;

const int MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE = 1;

typedef int[0,NUM_MAX_MESSAGES_IN_TRANSIT] MessageId;

typedef int[0,NUM_OF_MESSAGE_KINDS] MessageKind;

typedef struct {
	MessageId mId;
	MessageKind mType;
	int mArgsPosition;
} Message;

typedef struct {
	int[0,MAX_OF_BUFFER_AND_CONNECTOR_SIZE] tail;
	Message messages[MAX_OF_BUFFER_AND_CONNECTOR_SIZE];
	bool messageDiscarded;
} Buffer;

typedef struct {
	MessageId muml_request_47MessageID;
	MUMLByte muml_speed_48_;
} muml_request_47Parameters;

typedef struct {
	MessageId muml_finished_45MessageID;
} muml_finished_45Parameters;

typedef struct {
	MessageId muml_laneChanged_46MessageID;
} muml_laneChanged_46Parameters;

typedef struct {
	MessageId muml_answer_49MessageID;
	bool muml_accept_50_0;
} muml_answer_49Parameters;

const int NUM_OF_DISCRETE_PORT_INSTANCES = 5;

const int NUM_OF_COMPONENT_INSTANCES = 5;

typedef int[0,NUM_OF_DISCRETE_PORT_INSTANCES-1] discretePortInstance;

typedef int[0,NUM_OF_COMPONENT_INSTANCES-1] componentInstance;

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] next[discretePortInstance] = {1,-1,-1,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] previous[discretePortInstance] = {-1,0,-1,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] first[discretePortInstance] = {0,0,0,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] last[discretePortInstance] = {1,1,1,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] self[discretePortInstance] = {0,1,2,3,4};

const int[-1,MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE-1] buffer_assignment[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,0},{-1,-1,-1,-1,0},{-1,-1,-1,-1,0},{-1,0,0,0,-1},{-1,0,0,0,-1}};

const int[-1,MAX_OF_BUFFER_AND_CONNECTOR_SIZE] bufferSize[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,1},{-1,-1,-1,-1,1},{-1,-1,-1,-1,1},{-1,3,3,3,-1},{-1,3,3,3,-1}};

const int DISCARD_INCOMING = 0;

const int DISCARD_OLDEST = 1;

const int[-1,1] bufferOverflowStrategies[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,DISCARD_INCOMING},{-1,-1,-1,-1,DISCARD_INCOMING},{-1,-1,-1,-1,DISCARD_INCOMING},{-1,DISCARD_INCOMING,DISCARD_INCOMING,DISCARD_INCOMING,-1},{-1,DISCARD_INCOMING,DISCARD_INCOMING,DISCARD_INCOMING,-1}};

bool connectorOverflow;

int[0,35] intermediateLocationSemaphore;

Buffer buffers[discretePortInstance][MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE];

Buffer connectors[discretePortInstance];

int earliest[discretePortInstance];

int latest[discretePortInstance];

clock transmissionTimes[discretePortInstance][CONNECTOR_SIZE];

const MessageKind nullMessageKind = 0, muml_request_47 = 1, muml_finished_45 = 2, muml_laneChanged_46 = 3, muml_answer_49 = 4;

const MessageId nullMessageId = 0;

const Message nullMessage = {nullMessageId,nullMessageKind,0};

MessageId freeIds[NUM_MAX_MESSAGES_IN_TRANSIT] = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25};

muml_request_47Parameters muml_request_47NullMessage;

muml_finished_45Parameters muml_finished_45NullMessage;

muml_laneChanged_46Parameters muml_laneChanged_46NullMessage;

muml_answer_49Parameters muml_answer_49NullMessage;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_request_47Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_finished_45Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_laneChanged_46Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_answer_49Tail;

muml_request_47Parameters muml_request_47MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_finished_45Parameters muml_finished_45MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_laneChanged_46Parameters muml_laneChanged_46MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_answer_49Parameters muml_answer_49MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

void add(Buffer &amp;buffer, Message message) {
	buffer.messages[buffer.tail] = message;
	buffer.tail++;
}

int getNumberOfElementsInBuffer(Buffer b) {
	return b.tail;
}

bool check(Buffer buffer, MessageKind mKind) {
	Message nextMessage = buffer.messages[0];
	return mKind != nullMessageKind and nextMessage.mType == mKind;
}

bool checkMessageInBuffer(Buffer buffer, MessageKind mKind) {
	int i;
	for(i = 0; i &lt; MAX_OF_BUFFER_AND_CONNECTOR_SIZE; i++) 
		if(buffer.messages[i].mType == mKind) 
			return true; 
	return false;
}

void remove(Buffer &amp;buffer, MessageKind m) {
	if(check(buffer, m)) {
		int i;
		for(i = 0; i &lt; MAX_OF_BUFFER_AND_CONNECTOR_SIZE-1; i++) 
			buffer.messages[i] = buffer.messages[i+1];
		buffer.messages[MAX_OF_BUFFER_AND_CONNECTOR_SIZE-1] = nullMessage;
		buffer.tail--;
	} 
}

bool receive(discretePortInstance receiver, MessageKind mKind) {
	return check(buffers[receiver][buffer_assignment[receiver][mKind]], mKind);
}

MessageId requestId() {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] != nullMessageId) {
		MessageId result;
		result = freeIds[i];
		freeIds[i] = nullMessageId;
		return result;
	} 
	return nullMessageId;
}

bool releaseId(MessageId id) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] == id) 
			return false; 
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] == nullMessageId) {
		freeIds[i] = id;
		return true;
	} 
	return false;
}

int addmuml_request_47Arguments(muml_request_47Parameters m) {
	muml_request_47MessageArguments[muml_request_47Tail] = m;
	muml_request_47Tail++;
	return muml_request_47Tail-1;
}

int addmuml_finished_45Arguments(muml_finished_45Parameters m) {
	muml_finished_45MessageArguments[muml_finished_45Tail] = m;
	muml_finished_45Tail++;
	return muml_finished_45Tail-1;
}

int addmuml_laneChanged_46Arguments(muml_laneChanged_46Parameters m) {
	muml_laneChanged_46MessageArguments[muml_laneChanged_46Tail] = m;
	muml_laneChanged_46Tail++;
	return muml_laneChanged_46Tail-1;
}

int addmuml_answer_49Arguments(muml_answer_49Parameters m) {
	muml_answer_49MessageArguments[muml_answer_49Tail] = m;
	muml_answer_49Tail++;
	return muml_answer_49Tail-1;
}

bool removemuml_request_47Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_request_47MessageArguments[i].muml_request_47MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_request_47MessageArguments[j-1] = muml_request_47MessageArguments[j];
			muml_request_47MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_request_47NullMessage;
			muml_request_47Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_finished_45Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_finished_45MessageArguments[i].muml_finished_45MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_finished_45MessageArguments[j-1] = muml_finished_45MessageArguments[j];
			muml_finished_45MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_finished_45NullMessage;
			muml_finished_45Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_laneChanged_46Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_laneChanged_46MessageArguments[i].muml_laneChanged_46MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_laneChanged_46MessageArguments[j-1] = muml_laneChanged_46MessageArguments[j];
			muml_laneChanged_46MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_laneChanged_46NullMessage;
			muml_laneChanged_46Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_answer_49Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_answer_49MessageArguments[i].muml_answer_49MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_answer_49MessageArguments[j-1] = muml_answer_49MessageArguments[j];
			muml_answer_49MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_answer_49NullMessage;
			muml_answer_49Tail--;
			return true;
		} 
	}
	return false;
}

void sendmuml_request_47(discretePortInstance sender, MUMLByte muml_speed_48_1) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_request_47Parameters muml_request_47Instance = {nullMessageId,muml_speed_48_1};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_request_47Instance.muml_request_47MessageID = mId;
		message.mId = mId;
		message.mType = muml_request_47;
		message.mArgsPosition = addmuml_request_47Arguments(muml_request_47Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_finished_45(discretePortInstance sender) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_finished_45Parameters muml_finished_45Instance = {nullMessageId};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_finished_45Instance.muml_finished_45MessageID = mId;
		message.mId = mId;
		message.mType = muml_finished_45;
		message.mArgsPosition = addmuml_finished_45Arguments(muml_finished_45Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_laneChanged_46(discretePortInstance sender) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_laneChanged_46Parameters muml_laneChanged_46Instance = {nullMessageId};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_laneChanged_46Instance.muml_laneChanged_46MessageID = mId;
		message.mId = mId;
		message.mType = muml_laneChanged_46;
		message.mArgsPosition = addmuml_laneChanged_46Arguments(muml_laneChanged_46Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_answer_49(discretePortInstance sender, bool muml_accept_50_2) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_answer_49Parameters muml_answer_49Instance = {nullMessageId,muml_accept_50_2};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_answer_49Instance.muml_answer_49MessageID = mId;
		message.mId = mId;
		message.mType = muml_answer_49;
		message.mArgsPosition = addmuml_answer_49Arguments(muml_answer_49Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void consume(discretePortInstance receiver, MessageKind mKind) {
	if(receive(receiver, mKind)) {
		Message nextMessage = buffers[receiver][buffer_assignment[receiver][mKind]].messages[0];
		releaseId(nextMessage.mId);
		remove(buffers[receiver][buffer_assignment[receiver][mKind]], mKind);
		if(mKind == muml_request_47) 
				removemuml_request_47Arguments(nextMessage.mId); 
		if(mKind == muml_finished_45) 
				removemuml_finished_45Arguments(nextMessage.mId); 
		if(mKind == muml_laneChanged_46) 
				removemuml_laneChanged_46Arguments(nextMessage.mId); 
		if(mKind == muml_answer_49) 
				removemuml_answer_49Arguments(nextMessage.mId); 
	} 
}

void clearConnector(MessageId id, MessageKind messageTypeToDiscard) {
	releaseId(id);
	if(messageTypeToDiscard == muml_request_47) 
			removemuml_request_47Arguments(id); 
	if(messageTypeToDiscard == muml_finished_45) 
			removemuml_finished_45Arguments(id); 
	if(messageTypeToDiscard == muml_laneChanged_46) 
			removemuml_laneChanged_46Arguments(id); 
	if(messageTypeToDiscard == muml_answer_49) 
			removemuml_answer_49Arguments(id); 
}

void discard(Buffer &amp;buffer, int bufferOverflowStrategy, Message message) {
	MessageId messageToDiscard = message.mId;
	MessageKind messageTypeToDiscard = message.mType;
	if(bufferOverflowStrategy == DISCARD_OLDEST) {
		messageToDiscard = buffer.messages[0].mId;
		messageTypeToDiscard = buffer.messages[0].mType;
		remove(buffer, messageTypeToDiscard);
		buffer.messages[buffer.tail] = message;
		buffer.tail++;
	} 
	releaseId(messageToDiscard);
	buffer.messageDiscarded = true;
	clearConnector(messageToDiscard, messageTypeToDiscard);
}

MUMLByte muml_speed_62_3[discretePortInstance] = {10,10,10,10,10};

bool muml_allAccept_63_4[discretePortInstance] = {true,true,true,true,true};

clock muml_c_95_5[discretePortInstance];

clock muml_DLC_multicast_1_77_6[discretePortInstance];

urgent chan muml_multicast1_87[discretePortInstance][discretePortInstance];

urgent chan muml_multicastDone1_88[discretePortInstance];

urgent chan muml_multicastDone2_90[discretePortInstance];

urgent chan muml_multiReceive1_91[discretePortInstance][discretePortInstance];

urgent chan muml_multiReceiveDone1_92[discretePortInstance];

urgent chan muml_multicast3_93[discretePortInstance][discretePortInstance];

urgent chan muml_multicastDone3_94[discretePortInstance];

urgent chan exit_muml_Initial_60_9[componentInstance];

urgent chan exit_muml_Main_64_10[componentInstance];

urgent chan exit_muml_coordinator_65_11[componentInstance];

urgent chan exit_muml_subrole_78_12[componentInstance];

urgent chan muml_multicast2_89Urgent[discretePortInstance][discretePortInstance];

chan muml_multicast2_89NonUrgent[discretePortInstance][discretePortInstance];

bool muml_accepted_102_34[componentInstance];

clock muml_c_eval_108_35[componentInstance];

urgent chan exit_muml_Initial_100_15[componentInstance];

		</declaration>
<template>
<name>Connector</name>
<parameter>
const discretePortInstance sender, const discretePortInstance receiver, const int min, const int max, const bool loss
</parameter>
<declaration>
Message tmp;

</declaration>	
<location id="Idle_Connector" x="89" y="150" >
	<name>Idle</name>
	<label kind="invariant">connectors[sender].tail &gt; 0 imply transmissionTimes[sender][earliest[sender]] &lt;= max</label>
</location>
<location id="transfer_loc_Connector" x="89" y="30" >
	<name>transfer_loc</name>
	<committed/>
</location>
<init ref="Idle_Connector"/>
<transition>
<source ref="Idle_Connector"/>
<target ref="transfer_loc_Connector"/>
<label kind="select">i : MessageKind</label>
<label kind="guard">check(connectors[sender], i) and transmissionTimes[sender][earliest[sender]] &gt;= min and transmissionTimes[sender][earliest[sender]] &lt;= max and not intermediateLocationSemaphore</label>
<label kind="assignment">
tmp = connectors[sender].messages[0],
remove(connectors[sender], i),
earliest[sender] == CONNECTOR_SIZE-1 ? (earliest[sender] = 0) : earliest[sender]++
</label>
<nail x="62" y="125"/>
<nail x="56" y="111"/>
<nail x="54" y="92"/>
<nail x="57" y="75"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">buffers[receiver][buffer_assignment[receiver][tmp.mType]].tail &lt; bufferSize[receiver][tmp.mType] and not intermediateLocationSemaphore</label>
<label kind="assignment">
add(buffers[receiver][buffer_assignment[receiver][tmp.mType]], tmp)
</label>
<nail x="99" y="59"/>
<nail x="101" y="73"/>
<nail x="101" y="88"/>
<nail x="100" y="103"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">buffers[receiver][buffer_assignment[receiver][tmp.mType]].tail &gt;= bufferSize[receiver][tmp.mType] and not intermediateLocationSemaphore</label>
<label kind="assignment">
discard(buffers[receiver][buffer_assignment[receiver][tmp.mType]], bufferOverflowStrategies[receiver][tmp.mType], tmp)
</label>
<nail x="118" y="58"/>
<nail x="123" y="73"/>
<nail x="125" y="92"/>
<nail x="121" y="109"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">loss == true and not intermediateLocationSemaphore</label>
<label kind="assignment">
releaseId(tmp.mType),
clearConnector(tmp.mId, tmp.mType)
</label>
<nail x="80" y="59"/>
<nail x="78" y="73"/>
<nail x="78" y="88"/>
<nail x="78" y="103"/>
</transition>
</template>
<template>
<name>muml_OvertakerCompRTSC_59_13</name>
<parameter>
const componentInstance componentInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_OvertakerCompRTSC_59_IDLE_muml_OvertakerCompRTSC_59_13" x="261" y="30" >
	<name>muml_OvertakerCompRTSC_59_IDLE</name>
</location>
<location id="muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59_muml_OvertakerCompRTSC_59_13" x="964" y="30" >
	<name>muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59</name>
</location>
<init ref="muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59_muml_OvertakerCompRTSC_59_13"/>
</template>
<template>
<name>muml_overtaker_Role_61_6</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_overtaker_Role_61_IDLE_muml_overtaker_Role_61_6" x="216" y="30" >
	<name>muml_overtaker_Role_61_IDLE</name>
</location>
<location id="muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61_muml_overtaker_Role_61_6" x="826" y="30" >
	<name>muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61</name>
</location>
<init ref="muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61_muml_overtaker_Role_61_6"/>
</template>
<template>
<name>muml_coordinator_65_7</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_coordinator_65_IDLE_muml_coordinator_65_7" x="1734" y="2310" >
	<name>muml_coordinator_65_IDLE</name>
</location>
<location id="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="774" y="150" >
	<name>muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65</name>
	<urgent/>
</location>
<location id="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="1117" y="2310" >
	<name>muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="747" y="390" >
	<name>muml_Changed_68_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="707" y="630" >
	<name>muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_DLC_multicast_1_77_6[discretePortInstanceID] &lt;= 4500 and muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="707" y="870" >
	<name>muml_Init_70_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="879" y="2070" >
	<name>muml_Idle_71_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="707" y="1110" >
	<name>muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="570" y="1830" >
	<name>muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="644" y="1590" >
	<name>muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= (4+2*1)*1000</label>
</location>
<location id="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="694" y="1350" >
	<name>muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="INTERMEDIATE_7_muml_coordinator_65_7" x="765" y="270" color="#ffffff">
	<name>INTERMEDIATE_7</name>
	<committed/>
</location>
<location id="INTERMEDIATE_8_muml_coordinator_65_7" x="1017" y="30" color="#ffffff">
	<name>INTERMEDIATE_8</name>
	<committed/>
</location>
<location id="INTERMEDIATE_9_muml_coordinator_65_7" x="974" y="2190" color="#ffffff">
	<name>INTERMEDIATE_9</name>
	<committed/>
</location>
<location id="INTERMEDIATE_10_muml_coordinator_65_7" x="742" y="510" color="#ffffff">
	<name>INTERMEDIATE_10</name>
	<committed/>
</location>
<location id="INTERMEDIATE_11_muml_coordinator_65_7" x="707" y="750" color="#ffffff">
	<name>INTERMEDIATE_11</name>
	<committed/>
</location>
<location id="INTERMEDIATE_12_muml_coordinator_65_7" x="707" y="990" color="#ffffff">
	<name>INTERMEDIATE_12</name>
	<committed/>
</location>
<location id="INTERMEDIATE_13_muml_coordinator_65_7" x="1052" y="990" color="#ffffff">
	<name>INTERMEDIATE_13</name>
	<committed/>
</location>
<location id="INTERMEDIATE_14_muml_coordinator_65_7" x="720" y="1950" color="#ffffff">
	<name>INTERMEDIATE_14</name>
	<committed/>
</location>
<location id="INTERMEDIATE_15_muml_coordinator_65_7" x="702" y="1230" color="#ffffff">
	<name>INTERMEDIATE_15</name>
	<committed/>
</location>
<location id="INTERMEDIATE_16_muml_coordinator_65_7" x="575" y="1710" color="#ffffff">
	<name>INTERMEDIATE_16</name>
	<committed/>
</location>
<location id="INTERMEDIATE_17_muml_coordinator_65_7" x="677" y="1470" color="#ffffff">
	<name>INTERMEDIATE_17</name>
	<committed/>
</location>
<init ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<transition>
<source ref="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_7_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="752" y="359"/>
<nail x="754" y="346"/>
<nail x="756" y="331"/>
<nail x="758" y="316"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_8_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="833" y="120"/>
<nail x="867" y="103"/>
<nail x="910" y="82"/>
<nail x="947" y="65"/>
</transition>
<transition>
<source ref="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_9_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone3_94[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1082" y="2280"/>
<nail x="1064" y="2265"/>
<nail x="1041" y="2246"/>
<nail x="1021" y="2230"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_10_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone1_88[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="716" y="599"/>
<nail x="720" y="586"/>
<nail x="724" y="570"/>
<nail x="729" y="556"/>
</transition>
<transition>
<source ref="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_11_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="707" y="839"/>
<nail x="707" y="826"/>
<nail x="707" y="811"/>
<nail x="707" y="796"/>
</transition>
<transition>
<source ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_12_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">muml_allAccept_63_4[discretePortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_DLC_multicast_1_77_6[discretePortInstanceID] = 0,
muml_c_95_5[discretePortInstanceID] = 0,
intermediateLocationSemaphore++
</label>
<nail x="707" y="1079"/>
<nail x="707" y="1066"/>
<nail x="707" y="1051"/>
<nail x="707" y="1036"/>
</transition>
<transition>
<source ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_13_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not muml_allAccept_63_4[discretePortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="789" y="1080"/>
<nail x="841" y="1062"/>
<nail x="909" y="1040"/>
<nail x="963" y="1021"/>
</transition>
<transition>
<source ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_14_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="840" y="2040"/>
<nail x="820" y="2024"/>
<nail x="794" y="2005"/>
<nail x="771" y="1989"/>
</transition>
<transition>
<source ref="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_15_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceiveDone1_92[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="696" y="1319"/>
<nail x="697" y="1306"/>
<nail x="698" y="1291"/>
<nail x="699" y="1276"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_16_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone2_90[discretePortInstanceID]?</label>
<label kind="assignment">
muml_c_95_5[discretePortInstanceID] = 0,
muml_allAccept_63_4[discretePortInstanceID] = true,
intermediateLocationSemaphore++
</label>
<nail x="572" y="1799"/>
<nail x="572" y="1786"/>
<nail x="573" y="1771"/>
<nail x="573" y="1756"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_17_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="652" y="1559"/>
<nail x="656" y="1546"/>
<nail x="660" y="1530"/>
<nail x="664" y="1516"/>
</transition>
<transition>
<source ref="INTERMEDIATE_7_muml_coordinator_65_7"/>
<target ref="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="767" y="239"/>
<nail x="768" y="226"/>
<nail x="769" y="211"/>
<nail x="770" y="196"/>
</transition>
<transition>
<source ref="INTERMEDIATE_8_muml_coordinator_65_7"/>
<target ref="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1113" y="52"/>
<nail x="1153" y="65"/>
<nail x="1196" y="86"/>
<nail x="1224" y="120"/>
<nail x="1268" y="171"/>
<nail x="1260" y="200"/>
<nail x="1260" y="268"/>
<nail x="1260" y="2071"/>
<nail x="1260" y="2071"/>
<nail x="1260" y="2071"/>
<nail x="1260" y="2149"/>
<nail x="1203" y="2223"/>
<nail x="1161" y="2267"/>
</transition>
<transition>
<source ref="INTERMEDIATE_9_muml_coordinator_65_7"/>
<target ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="951" y="2160"/>
<nail x="939" y="2146"/>
<nail x="925" y="2128"/>
<nail x="913" y="2113"/>
</transition>
<transition>
<source ref="INTERMEDIATE_10_muml_coordinator_65_7"/>
<target ref="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="743" y="479"/>
<nail x="744" y="466"/>
<nail x="744" y="451"/>
<nail x="745" y="436"/>
</transition>
<transition>
<source ref="INTERMEDIATE_11_muml_coordinator_65_7"/>
<target ref="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="707" y="719"/>
<nail x="707" y="706"/>
<nail x="707" y="691"/>
<nail x="707" y="676"/>
</transition>
<transition>
<source ref="INTERMEDIATE_12_muml_coordinator_65_7"/>
<target ref="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="707" y="959"/>
<nail x="707" y="946"/>
<nail x="707" y="931"/>
<nail x="707" y="916"/>
</transition>
<transition>
<source ref="INTERMEDIATE_13_muml_coordinator_65_7"/>
<target ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1082" y="1019"/>
<nail x="1122" y="1061"/>
<nail x="1189" y="1143"/>
<nail x="1189" y="1228"/>
<nail x="1189" y="1831"/>
<nail x="1189" y="1831"/>
<nail x="1189" y="1831"/>
<nail x="1189" y="1935"/>
<nail x="1077" y="2000"/>
<nail x="988" y="2035"/>
</transition>
<transition>
<source ref="INTERMEDIATE_14_muml_coordinator_65_7"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="685" y="1920"/>
<nail x="666" y="1905"/>
<nail x="642" y="1887"/>
<nail x="621" y="1870"/>
</transition>
<transition>
<source ref="INTERMEDIATE_15_muml_coordinator_65_7"/>
<target ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="703" y="1199"/>
<nail x="704" y="1186"/>
<nail x="704" y="1171"/>
<nail x="705" y="1156"/>
</transition>
<transition>
<source ref="INTERMEDIATE_16_muml_coordinator_65_7"/>
<target ref="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="592" y="1680"/>
<nail x="600" y="1666"/>
<nail x="610" y="1650"/>
<nail x="618" y="1634"/>
</transition>
<transition>
<source ref="INTERMEDIATE_17_muml_coordinator_65_7"/>
<target ref="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="681" y="1439"/>
<nail x="683" y="1426"/>
<nail x="685" y="1411"/>
<nail x="687" y="1396"/>
</transition>
</template>
<template>
<name>muml_subrole_78_8</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID, const discretePortInstance discreteSubPortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_subrole_78_IDLE_muml_subrole_78_8" x="1615" y="750" >
	<name>muml_subrole_78_IDLE</name>
</location>
<location id="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="3930" y="390" >
	<name>muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="3846" y="150" >
	<name>muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="2108" y="630" >
	<name>muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78</name>
</location>
<location id="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="2778" y="390" >
	<name>muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="408" y="390" >
	<name>muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="1501" y="390" >
	<name>muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="INTERMEDIATE_18_muml_subrole_78_8" x="3710" y="510" color="#ffffff">
	<name>INTERMEDIATE_18</name>
	<committed/>
</location>
<location id="INTERMEDIATE_19_muml_subrole_78_8" x="4096" y="270" color="#ffffff">
	<name>INTERMEDIATE_19</name>
	<committed/>
</location>
<location id="INTERMEDIATE_20_muml_subrole_78_8" x="3763" y="270" color="#ffffff">
	<name>INTERMEDIATE_20</name>
	<committed/>
</location>
<location id="INTERMEDIATE_21_muml_subrole_78_8" x="4208" y="30" color="#ffffff">
	<name>INTERMEDIATE_21</name>
	<committed/>
</location>
<location id="INTERMEDIATE_22_muml_subrole_78_8" x="3220" y="30" color="#ffffff">
	<name>INTERMEDIATE_22</name>
	<committed/>
</location>
<location id="INTERMEDIATE_23_muml_subrole_78_8" x="2955" y="270" color="#ffffff">
	<name>INTERMEDIATE_23</name>
	<committed/>
</location>
<location id="INTERMEDIATE_24_muml_subrole_78_8" x="2600" y="270" color="#ffffff">
	<name>INTERMEDIATE_24</name>
	<committed/>
</location>
<location id="INTERMEDIATE_25_muml_subrole_78_8" x="643" y="270" color="#ffffff">
	<name>INTERMEDIATE_25</name>
	<committed/>
</location>
<location id="INTERMEDIATE_26_muml_subrole_78_8" x="1265" y="750" color="#ffffff">
	<name>INTERMEDIATE_26</name>
	<committed/>
</location>
<location id="INTERMEDIATE_27_muml_subrole_78_8" x="1920" y="270" color="#ffffff">
	<name>INTERMEDIATE_27</name>
	<committed/>
</location>
<location id="INTERMEDIATE_28_muml_subrole_78_8" x="1543" y="270" color="#ffffff">
	<name>INTERMEDIATE_28</name>
	<committed/>
</location>
<location id="INTERMEDIATE_29_muml_subrole_78_8" x="1068" y="270" color="#ffffff">
	<name>INTERMEDIATE_29</name>
	<committed/>
</location>
<location id="INTERMEDIATE_30_muml_subrole_78_8" x="636" y="510" color="#ffffff">
	<name>INTERMEDIATE_30</name>
	<committed/>
</location>
<location id="INTERMEDIATE_31_muml_subrole_78_8" x="2621" y="510" color="#ffffff">
	<name>INTERMEDIATE_31</name>
	<committed/>
</location>
<location id="INTERMEDIATE_32_muml_subrole_78_8" x="1856" y="510" color="#ffffff">
	<name>INTERMEDIATE_32</name>
	<committed/>
</location>
<location id="INTERMEDIATE_33_muml_subrole_78_8" x="1511" y="510" color="#ffffff">
	<name>INTERMEDIATE_33</name>
	<committed/>
</location>
<init ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_18_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2384" y="608"/>
<nail x="2722" y="583"/>
<nail x="3282" y="542"/>
<nail x="3553" y="523"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_19_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">receive(discreteSubPortInstanceID, muml_answer_49) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discreteSubPortInstanceID][buffer_assignment[discreteSubPortInstanceID][muml_answer_49]].messages[0],
muml_allAccept_63_4[discretePortInstanceID] = (muml_allAccept_63_4[discretePortInstanceID] and muml_answer_49MessageArguments[msg.mArgsPosition].muml_accept_50_0),
consume(discreteSubPortInstanceID, muml_answer_49),
intermediateLocationSemaphore++
</label>
<nail x="3970" y="359"/>
<nail x="3992" y="344"/>
<nail x="4019" y="325"/>
<nail x="4043" y="308"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_20_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_allAccept_63_4[discretePortInstanceID] = false,
intermediateLocationSemaphore++
</label>
<nail x="3889" y="359"/>
<nail x="3867" y="344"/>
<nail x="3840" y="325"/>
<nail x="3816" y="308"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_21_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceiveDone1_92[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="3933" y="120"/>
<nail x="3988" y="102"/>
<nail x="4060" y="79"/>
<nail x="4116" y="61"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_22_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="3699" y="120"/>
<nail x="3590" y="100"/>
<nail x="3445" y="73"/>
<nail x="3343" y="54"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_23_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2821" y="360"/>
<nail x="2844" y="344"/>
<nail x="2873" y="325"/>
<nail x="2898" y="308"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_24_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone1_88[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2735" y="360"/>
<nail x="2711" y="344"/>
<nail x="2682" y="325"/>
<nail x="2656" y="308"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_25_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="465" y="360"/>
<nail x="498" y="343"/>
<nail x="539" y="323"/>
<nail x="574" y="306"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_26_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone3_94[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="412" y="420"/>
<nail x="418" y="453"/>
<nail x="434" y="508"/>
<nail x="470" y="540"/>
<nail x="645" y="692"/>
<nail x="920" y="735"/>
<nail x="1096" y="746"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_27_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone2_90[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1601" y="360"/>
<nail x="1667" y="342"/>
<nail x="1753" y="318"/>
<nail x="1819" y="299"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_28_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89Urgent[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1512" y="359"/>
<nail x="1516" y="346"/>
<nail x="1522" y="330"/>
<nail x="1527" y="315"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_29_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1398" y="360"/>
<nail x="1329" y="342"/>
<nail x="1239" y="317"/>
<nail x="1171" y="299"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_30_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_finished_45(discreteSubPortInstanceID),
intermediateLocationSemaphore++
</label>
<nail x="1786" y="612"/>
<nail x="1529" y="597"/>
<nail x="1161" y="573"/>
<nail x="840" y="540"/>
<nail x="817" y="537"/>
<nail x="793" y="534"/>
<nail x="770" y="531"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_31_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_laneChanged_46(discreteSubPortInstanceID),
intermediateLocationSemaphore++
</label>
<nail x="2227" y="601"/>
<nail x="2312" y="581"/>
<nail x="2425" y="556"/>
<nail x="2509" y="537"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_32_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89Urgent[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_request_47(discreteSubPortInstanceID, muml_speed_62_3[discretePortInstanceID]),
intermediateLocationSemaphore++
</label>
<nail x="2047" y="600"/>
<nail x="2011" y="583"/>
<nail x="1966" y="562"/>
<nail x="1928" y="545"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_33_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_request_47(discreteSubPortInstanceID, muml_speed_62_3[discretePortInstanceID]),
intermediateLocationSemaphore++
</label>
<nail x="1972" y="601"/>
<nail x="1869" y="581"/>
<nail x="1730" y="554"/>
<nail x="1632" y="535"/>
</transition>
<transition>
<source ref="INTERMEDIATE_18_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3760" y="481"/>
<nail x="3790" y="465"/>
<nail x="3828" y="445"/>
<nail x="3861" y="427"/>
</transition>
<transition>
<source ref="INTERMEDIATE_19_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="4040" y="241"/>
<nail x="4005" y="225"/>
<nail x="3960" y="204"/>
<nail x="3922" y="186"/>
</transition>
<transition>
<source ref="INTERMEDIATE_20_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3783" y="240"/>
<nail x="3793" y="226"/>
<nail x="3805" y="209"/>
<nail x="3816" y="194"/>
</transition>
<transition>
<source ref="INTERMEDIATE_21_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="4310" y="52"/>
<nail x="4417" y="80"/>
<nail x="4570" y="143"/>
<nail x="4570" y="268"/>
<nail x="4570" y="391"/>
<nail x="4570" y="391"/>
<nail x="4570" y="391"/>
<nail x="4570" y="706"/>
<nail x="4189" y="503"/>
<nail x="3876" y="540"/>
<nail x="3412" y="593"/>
<nail x="2875" y="614"/>
<nail x="2516" y="622"/>
</transition>
<transition>
<source ref="INTERMEDIATE_22_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3070" y="35"/>
<nail x="2787" y="47"/>
<nail x="2203" y="92"/>
<nail x="2203" y="268"/>
<nail x="2203" y="391"/>
<nail x="2203" y="391"/>
<nail x="2203" y="391"/>
<nail x="2203" y="463"/>
<nail x="2165" y="539"/>
<nail x="2137" y="585"/>
</transition>
<transition>
<source ref="INTERMEDIATE_23_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3077" y="287"/>
<nail x="3185" y="307"/>
<nail x="3315" y="346"/>
<nail x="3258" y="420"/>
<nail x="3163" y="542"/>
<nail x="2772" y="592"/>
<nail x="2472" y="613"/>
</transition>
<transition>
<source ref="INTERMEDIATE_24_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2466" y="284"/>
<nail x="2408" y="296"/>
<nail x="2344" y="318"/>
<nail x="2298" y="360"/>
<nail x="2234" y="417"/>
<nail x="2279" y="471"/>
<nail x="2226" y="540"/>
<nail x="2211" y="559"/>
<nail x="2191" y="576"/>
<nail x="2172" y="590"/>
</transition>
<transition>
<source ref="INTERMEDIATE_25_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="709" y="297"/>
<nail x="746" y="312"/>
<nail x="793" y="334"/>
<nail x="831" y="360"/>
<nail x="932" y="426"/>
<nail x="924" y="492"/>
<nail x="1035" y="540"/>
<nail x="1152" y="590"/>
<nail x="1451" y="612"/>
<nail x="1704" y="621"/>
</transition>
<transition>
<source ref="INTERMEDIATE_26_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1374" y="729"/>
<nail x="1393" y="725"/>
<nail x="1413" y="722"/>
<nail x="1431" y="720"/>
<nail x="1584" y="697"/>
<nail x="1756" y="674"/>
<nail x="1889" y="658"/>
</transition>
<transition>
<source ref="INTERMEDIATE_27_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2010" y="294"/>
<nail x="2044" y="307"/>
<nail x="2079" y="328"/>
<nail x="2100" y="360"/>
<nail x="2143" y="427"/>
<nail x="2132" y="525"/>
<nail x="2120" y="582"/>
</transition>
<transition>
<source ref="INTERMEDIATE_28_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1661" y="289"/>
<nail x="1805" y="310"/>
<nail x="2031" y="346"/>
<nail x="2045" y="360"/>
<nail x="2106" y="417"/>
<nail x="2113" y="522"/>
<nail x="2111" y="582"/>
</transition>
<transition>
<source ref="INTERMEDIATE_29_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1017" y="298"/>
<nail x="994" y="313"/>
<nail x="970" y="334"/>
<nail x="958" y="360"/>
<nail x="946" y="384"/>
<nail x="942" y="398"/>
<nail x="958" y="420"/>
<nail x="1049" y="544"/>
<nail x="1438" y="594"/>
<nail x="1738" y="614"/>
</transition>
<transition>
<source ref="INTERMEDIATE_30_muml_subrole_78_8"/>
<target ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="584" y="481"/>
<nail x="553" y="465"/>
<nail x="512" y="445"/>
<nail x="478" y="427"/>
</transition>
<transition>
<source ref="INTERMEDIATE_31_muml_subrole_78_8"/>
<target ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2658" y="480"/>
<nail x="2679" y="465"/>
<nail x="2704" y="446"/>
<nail x="2726" y="430"/>
</transition>
<transition>
<source ref="INTERMEDIATE_32_muml_subrole_78_8"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1781" y="483"/>
<nail x="1730" y="466"/>
<nail x="1660" y="443"/>
<nail x="1603" y="425"/>
</transition>
<transition>
<source ref="INTERMEDIATE_33_muml_subrole_78_8"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1509" y="479"/>
<nail x="1508" y="466"/>
<nail x="1506" y="451"/>
<nail x="1505" y="436"/>
</transition>
</template>
<template>
<name>muml_Main_64</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_Main_64_IDLE_muml_Main_64" x="175" y="30" >
	<name>muml_Main_64_IDLE</name>
</location>
<location id="muml_Main_64_ACTIVE_muml_Main_64" x="175" y="150" >
	<name>muml_Main_64_ACTIVE</name>
</location>
<init ref="muml_Main_64_ACTIVE_muml_Main_64"/>
<transition>
<source ref="muml_Main_64_ACTIVE_muml_Main_64"/>
<target ref="muml_Main_64_IDLE_muml_Main_64"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">exit_muml_Main_64_10[componentInstanceID]?</label>
<label kind="assignment"></label>
<nail x="175" y="119"/>
<nail x="175" y="106"/>
<nail x="175" y="91"/>
<nail x="175" y="76"/>
</transition>
</template>
<template>
<name>muml_OvertakeeCompRTSC_99_16</name>
<parameter>
const componentInstance componentInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_OvertakeeCompRTSC_99_IDLE_muml_OvertakeeCompRTSC_99_16" x="1131" y="30" >
	<name>muml_OvertakeeCompRTSC_99_IDLE</name>
</location>
<location id="muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99_muml_OvertakeeCompRTSC_99_16" x="420" y="30" >
	<name>muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99</name>
</location>
<init ref="muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99_muml_OvertakeeCompRTSC_99_16"/>
</template>
<template>
<name>muml_overtakee_Role_101_14</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_overtakee_Role_101_IDLE_muml_overtakee_Role_101_14" x="1488" y="990" >
	<name>muml_overtakee_Role_101_IDLE</name>
</location>
<location id="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="828" y="870" >
	<name>muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="779" y="630" >
	<name>muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="436" y="390" >
	<name>muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="939" y="150" >
	<name>muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101</name>
	<label kind="invariant">muml_c_eval_108_35[componentInstanceID] &lt;= 3*1000</label>
</location>
<location id="INTERMEDIATE_36_muml_overtakee_Role_101_14" x="1081" y="990" color="#ffffff">
	<name>INTERMEDIATE_36</name>
	<committed/>
</location>
<location id="INTERMEDIATE_37_muml_overtakee_Role_101_14" x="804" y="750" color="#ffffff">
	<name>INTERMEDIATE_37</name>
	<committed/>
</location>
<location id="INTERMEDIATE_38_muml_overtakee_Role_101_14" x="151" y="630" color="#ffffff">
	<name>INTERMEDIATE_38</name>
	<committed/>
</location>
<location id="INTERMEDIATE_39_muml_overtakee_Role_101_14" x="1138" y="390" color="#ffffff">
	<name>INTERMEDIATE_39</name>
	<committed/>
</location>
<location id="INTERMEDIATE_40_muml_overtakee_Role_101_14" x="574" y="510" color="#ffffff">
	<name>INTERMEDIATE_40</name>
	<committed/>
</location>
<location id="INTERMEDIATE_41_muml_overtakee_Role_101_14" x="939" y="270" color="#ffffff">
	<name>INTERMEDIATE_41</name>
	<committed/>
</location>
<location id="INTERMEDIATE_42_muml_overtakee_Role_101_14" x="673" y="30" color="#ffffff">
	<name>INTERMEDIATE_42</name>
	<committed/>
</location>
<location id="INTERMEDIATE_43_muml_overtakee_Role_101_14" x="606" y="270" color="#ffffff">
	<name>INTERMEDIATE_43</name>
	<committed/>
</location>
<init ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<transition>
<source ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_36_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">muml_accepted_102_34[componentInstanceID] and not intermediateLocationSemaphore</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1089" y="178"/>
<nail x="1202" y="208"/>
<nail x="1336" y="268"/>
<nail x="1336" y="388"/>
<nail x="1336" y="751"/>
<nail x="1336" y="751"/>
<nail x="1336" y="751"/>
<nail x="1336" y="826"/>
<nail x="1311" y="847"/>
<nail x="1258" y="900"/>
<nail x="1233" y="924"/>
<nail x="1201" y="942"/>
<nail x="1170" y="956"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_37_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_laneChanged_46) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_laneChanged_46]].messages[0],
consume(discretePortInstanceID, muml_laneChanged_46),
intermediateLocationSemaphore++
</label>
<nail x="822" y="839"/>
<nail x="819" y="826"/>
<nail x="816" y="811"/>
<nail x="814" y="796"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_38_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_finished_45) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_finished_45]].messages[0],
consume(discretePortInstanceID, muml_finished_45),
intermediateLocationSemaphore++
</label>
<nail x="748" y="840"/>
<nail x="621" y="795"/>
<nail x="371" y="708"/>
<nail x="239" y="662"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_39_muml_overtakee_Role_101_14"/>
<label kind="select">choice_44 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_47) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_47]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_44,
consume(discretePortInstanceID, muml_request_47),
intermediateLocationSemaphore++
</label>
<nail x="957" y="841"/>
<nail x="1053" y="813"/>
<nail x="1180" y="760"/>
<nail x="1241" y="660"/>
<nail x="1287" y="585"/>
<nail x="1222" y="487"/>
<nail x="1176" y="432"/>
</transition>
<transition>
<source ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_40_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_finished_45) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_finished_45]].messages[0],
consume(discretePortInstanceID, muml_finished_45),
intermediateLocationSemaphore++
</label>
<nail x="730" y="600"/>
<nail x="702" y="584"/>
<nail x="667" y="564"/>
<nail x="637" y="547"/>
</transition>
<transition>
<source ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_41_muml_overtakee_Role_101_14"/>
<label kind="select">choice_45 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_47) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_47]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_45,
consume(discretePortInstanceID, muml_request_47),
intermediateLocationSemaphore++
</label>
<nail x="792" y="599"/>
<nail x="820" y="537"/>
<nail x="886" y="390"/>
<nail x="920" y="315"/>
</transition>
<transition>
<source ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_42_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">not muml_accepted_102_34[componentInstanceID] and not intermediateLocationSemaphore</label>
<label kind="assignment">
sendmuml_answer_49(discretePortInstanceID, false),
intermediateLocationSemaphore++
</label>
<nail x="875" y="120"/>
<nail x="837" y="103"/>
<nail x="788" y="81"/>
<nail x="748" y="64"/>
</transition>
<transition>
<source ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_43_muml_overtakee_Role_101_14"/>
<label kind="select">choice_46 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_47) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_47]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_46,
consume(discretePortInstanceID, muml_request_47),
intermediateLocationSemaphore++
</label>
<nail x="477" y="360"/>
<nail x="500" y="344"/>
<nail x="528" y="325"/>
<nail x="552" y="308"/>
</transition>
<transition>
<source ref="INTERMEDIATE_36_muml_overtakee_Role_101_14"/>
<target ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1024" y="962"/>
<nail x="989" y="945"/>
<nail x="943" y="924"/>
<nail x="904" y="906"/>
</transition>
<transition>
<source ref="INTERMEDIATE_37_muml_overtakee_Role_101_14"/>
<target ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="798" y="719"/>
<nail x="796" y="706"/>
<nail x="792" y="691"/>
<nail x="789" y="676"/>
</transition>
<transition>
<source ref="INTERMEDIATE_38_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="184" y="600"/>
<nail x="235" y="558"/>
<nail x="331" y="479"/>
<nail x="389" y="431"/>
</transition>
<transition>
<source ref="INTERMEDIATE_39_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1139" y="359"/>
<nail x="1138" y="327"/>
<nail x="1133" y="275"/>
<nail x="1106" y="240"/>
<nail x="1089" y="217"/>
<nail x="1065" y="200"/>
<nail x="1040" y="187"/>
</transition>
<transition>
<source ref="INTERMEDIATE_40_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="542" y="480"/>
<nail x="524" y="465"/>
<nail x="502" y="447"/>
<nail x="483" y="430"/>
</transition>
<transition>
<source ref="INTERMEDIATE_41_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="939" y="239"/>
<nail x="939" y="226"/>
<nail x="939" y="211"/>
<nail x="939" y="196"/>
</transition>
<transition>
<source ref="INTERMEDIATE_42_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="572" y="52"/>
<nail x="532" y="65"/>
<nail x="490" y="86"/>
<nail x="463" y="120"/>
<nail x="411" y="183"/>
<nail x="418" y="284"/>
<nail x="427" y="342"/>
</transition>
<transition>
<source ref="INTERMEDIATE_43_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="678" y="243"/>
<nail x="726" y="226"/>
<nail x="790" y="203"/>
<nail x="843" y="185"/>
</transition>
</template>
<template>
<name>UrgencyProvider</name>
<declaration>
</declaration>	
<location id="idle_UrgencyProvider" x="45" y="30" >
	<name>idle</name>
</location>
<init ref="idle_UrgencyProvider"/>
<transition>
<source ref="idle_UrgencyProvider"/>
<target ref="idle_UrgencyProvider"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry!</label>
<label kind="assignment"></label>
<nail x="87" y="41"/>
<nail x="105" y="41"/>
<nail x="120" y="38"/>
<nail x="120" y="30"/>
<nail x="120" y="24"/>
<nail x="113" y="21"/>
<nail x="104" y="19"/>
</transition>
</template>
		<system>
muml_OvertakerCompRTSC_59_13_component_0 = muml_OvertakerCompRTSC_59_13(0);

muml_overtaker_Role_61_6_2 = muml_overtaker_Role_61_6(0, 2);

muml_coordinator_65_7_2 = muml_coordinator_65_7(0, 2);

muml_Main_64_2 = muml_Main_64(0, 2);

muml_subrole_78_8_subport_0 = muml_subrole_78_8(0, 2, 0);

muml_subrole_78_8_subport_1 = muml_subrole_78_8(0, 2, 1);

muml_OvertakeeCompRTSC_99_16_component_2 = muml_OvertakeeCompRTSC_99_16(2);

muml_overtakee_Role_101_14_4 = muml_overtakee_Role_101_14(2, 4);

muml_OvertakeeCompRTSC_99_16_component_1 = muml_OvertakeeCompRTSC_99_16(1);

muml_overtakee_Role_101_14_3 = muml_overtakee_Role_101_14(1, 3);

Connector_0_3 = Connector(0, 3, 0*1000, 1*1000, false);

Connector_3_0 = Connector(3, 0, 0*1000, 1*1000, false);

Connector_1_4 = Connector(1, 4, 0*1000, 1*1000, false);

Connector_4_1 = Connector(4, 1, 0*1000, 1*1000, false);

	system Connector_0_3,Connector_1_4,Connector_3_0,Connector_4_1,muml_Main_64_2,muml_OvertakeeCompRTSC_99_16_component_1,muml_OvertakeeCompRTSC_99_16_component_2,muml_OvertakerCompRTSC_59_13_component_0,muml_coordinator_65_7_2,muml_overtakee_Role_101_14_3,muml_overtakee_Role_101_14_4,muml_overtaker_Role_61_6_2,muml_subrole_78_8_subport_0,muml_subrole_78_8_subport_1,UrgencyProvider;
		</system>
	</nta>
