//
// File created by:  irun
// Do not modify this file
//
../01_RTL/TESTBED_Adder_4bit.v
-define
GATE
-debug
-v
/RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/ASAP7_PDKandLIB_v1p6/lib_release_191006/asap7_7p5t_library/rev25/Verilog/asap7sc7p5t_SIMPLE_RVT_TT_08302018.v
/RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/ASAP7_PDKandLIB_v1p6/lib_release_191006/asap7_7p5t_library/rev25/Verilog/asap7sc7p5t_SEQ_RVT_TT_08302018.v
/RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/ASAP7_PDKandLIB_v1p6/lib_release_191006/asap7_7p5t_library/rev25/Verilog/asap7sc7p5t_INVBUF_RVT_TT_08302018.v
-nontcglitch
-loadpli1
debpli:novas_pli_boot
