# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi_master.srcs/sources_1/bd/axi_test/ipshared/85a3" \
"../../../../axi_master.ip_user_files/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0_M00_AXI.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ipshared/8f31/hdl/my_axi_master_v1_0.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ip/axi_test_my_axi_master_0_0/sim/axi_test_my_axi_master_0_0.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ipshared/0288/hdl/my_axi_slave_v1_0_S00_AXI.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ipshared/0288/hdl/my_axi_slave_v1_0.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ip/axi_test_my_axi_slave_0_0/sim/axi_test_my_axi_slave_0_0.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ip/axi_test_clk_wiz_0/axi_test_clk_wiz_0_clk_wiz.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/ip/axi_test_clk_wiz_0/axi_test_clk_wiz_0.v" \
"../../../../axi_master.ip_user_files/bd/axi_test/sim/axi_test.v" \
"../../../../axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v" \
"../../../../axi_master.srcs/sim_1/new/axi_test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
