

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Fri Dec 12 15:02:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer1_quantized_3 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 5 'alloca' 'layer1_quantized_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer1_quantized_2 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 6 'alloca' 'layer1_quantized_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer1_quantized_1 = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 7 'alloca' 'layer1_quantized_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer1_quantized = alloca i32 1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 8 'alloca' 'layer1_quantized' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln61 = store i3 0, i3 %i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 9 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.65ns)   --->   "%icmp_ln61 = icmp_eq  i3 %i_2, i3 4" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 12 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln61 = add i3 %i_2, i3 1" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 14 'add' 'add_ln61' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.i.split, void %for.body5.i.preheader.exitStub" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 15 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %i_2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 16 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 17 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 18 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%switch_ln62 = switch i2 %trunc_ln62, void %arrayidx.i24.case.3, i2 0, void %for.inc.i.split.arrayidx.i24.exit_crit_edge, i2 1, void %arrayidx.i24.case.1, i2 2, void %arrayidx.i24.case.2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 19 'switch' 'switch_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.56>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_3" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 20 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 21 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_2" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 22 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 23 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized_1" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 24 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 25 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln62 = store i32 0, i32 %layer1_quantized" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 26 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln62 = br void %arrayidx.i24.exit" [bnn.cpp:62->bnn.cpp:142]   --->   Operation 27 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln61 = store i3 %add_ln61, i3 %i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 28 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.i" [bnn.cpp:61->bnn.cpp:142]   --->   Operation 29 'br' 'br_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_quantized_3_load = load i32 %layer1_quantized_3"   --->   Operation 30 'load' 'layer1_quantized_3_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer1_quantized_2_load = load i32 %layer1_quantized_2"   --->   Operation 31 'load' 'layer1_quantized_2_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_quantized_1_load = load i32 %layer1_quantized_1"   --->   Operation 32 'load' 'layer1_quantized_1_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_quantized_load = load i32 %layer1_quantized"   --->   Operation 33 'load' 'layer1_quantized_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_out, i32 %layer1_quantized_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_1_out, i32 %layer1_quantized_1_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_2_out, i32 %layer1_quantized_2_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_3_out, i32 %layer1_quantized_3_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln61', bnn.cpp:61->bnn.cpp:142) of constant 0 on local variable 'i', bnn.cpp:61->bnn.cpp:142 [10]  (1.588 ns)
	'load' operation 3 bit ('i', bnn.cpp:62->bnn.cpp:142) on local variable 'i', bnn.cpp:61->bnn.cpp:142 [13]  (0.000 ns)
	'add' operation 3 bit ('add_ln61', bnn.cpp:61->bnn.cpp:142) [16]  (1.650 ns)
	'store' operation 0 bit ('store_ln61', bnn.cpp:61->bnn.cpp:142) of variable 'add_ln61', bnn.cpp:61->bnn.cpp:142 on local variable 'i', bnn.cpp:61->bnn.cpp:142 [36]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
