[options]
isa rv32i
nret 1
blackbox

[depth]
insn           20
reg      15    30
pc_fwd   10    30
pc_bwd   10    30
liveness  1 10 30
unique    1 10 30
causal   10    30
ill            20
hang     10    30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
connect_rpc -exec env PYTHONPATH=@basedir@/cores/@core@ amaranth-rpc yosys icicle.cpu.CPU
read_verilog -noautowire -sv @basedir@/cores/@core@/rvfi_wrapper.sv
