// Seed: 3216887467
module module_0 #(
    parameter id_3 = 32'd13
) (
    output logic id_0,
    output wor   id_1
);
  wire _id_3;
  wire [id_3 : id_3] id_4[1 : -1];
  always @(posedge -1) id_0 <= -1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1
);
  assign id_1 = -1;
  logic [7:0] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  logic [-1 : 1] id_5;
  assign id_3[-1] = -1'd0;
  always @(posedge id_5) id_1 <= ~(id_3);
endmodule
