\doxysection{CMU\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_m_u___type_def}{}\label{struct_c_m_u___type_def}\index{CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a394fb8e230e0d4fd05439c096c1da296}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a397e1260d5cab9af09fbbb63361a3d19}{HFCORECLKDIV}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a60de86c022d033dec0aa731fcf48a94d}{HFPERCLKDIV}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a505c6e3ceac88bff9166575a66578287}{HFRCOCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a3f65ee290247393a10526c000efe3fc5}{LFRCOCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_adf09a4cef9ab835b0a5e1fef6394880a}{AUXHFRCOCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_af5fb7db3c9628c4e1e96ce61aff6ee50}{CALCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a49d13a379e0b6cb7ec92b28b56959ff2}{CALCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a1028efc1f51c838e53de1b4a37688681}{OSCENCMD}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a7fb4fe265a50b0c2b96905c4343bd90d}{CMD}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a0c43fb24714f76faae4d6d52a51c8c1f}{LFCLKSEL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_ad337eed7d5cc9371c7721bed2e80757f}{STATUS}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a537f0216acd743902bbf8ae1497fbce1}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a3110af7f70ed66fd65c6c0842514b18a}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a86b879af27733aaa7d692472f7a4c80c}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_acd2e3e1696ae1629b7dcfb9bf3edcc34}{IEN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_aba0fd60c6a1fb4fdc14ae53e8ba5d75e}{HFCORECLKEN0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a19d1046d01221afdc0f621ebb295778c}{HFPERCLKEN0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a76fb106a3560018ccfb58ff1ddf7d3b4}{RESERVED0}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a8ead4c858247890c98316fc1c4ca33cc}{SYNCBUSY}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_aa13a1df1b11d01777f4fc21c6af8f325}{FREEZE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_aa79ec2f71eb5fa90ee8755bd642fb807}{LFACLKEN0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a608a082ca0ea849f1833f4960c6de69d}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a5599b2b50ea8df148b918f28adf41112}{LFBCLKEN0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a7e86eba0fe80ef5f90a9310d6c177bc4}{RESERVED2}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a61f56d9983723ea3ae8a66d94153c281}{LFAPRESC0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a826fe1a23ffa0f5c834e4451bd516719}{RESERVED3}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a1443b4607a23fde76630a1faa1310a95}{LFBPRESC0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a0a3d20e0796233e0d532a5bb14965482}{RESERVED4}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a542677162dfe342f55125e69a1592400}{PCNTCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a36b21b41b91faac0a7a882a628ac536c}{LCDCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a470c89df711296f6f151ed3b55dd3491}{ROUTE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_c_m_u___type_def_a851535f9d008e4f00cda16eeb77ddc86}{LOCK}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_c_m_u___type_def_adf09a4cef9ab835b0a5e1fef6394880a}\index{CMU\_TypeDef@{CMU\_TypeDef}!AUXHFRCOCTRL@{AUXHFRCOCTRL}}
\index{AUXHFRCOCTRL@{AUXHFRCOCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AUXHFRCOCTRL}{AUXHFRCOCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_adf09a4cef9ab835b0a5e1fef6394880a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+AUXHFRCOCTRL}

AUXHFRCO Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a49d13a379e0b6cb7ec92b28b56959ff2}\index{CMU\_TypeDef@{CMU\_TypeDef}!CALCNT@{CALCNT}}
\index{CALCNT@{CALCNT}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALCNT}{CALCNT}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a49d13a379e0b6cb7ec92b28b56959ff2} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+CALCNT}

Calibration Counter Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_af5fb7db3c9628c4e1e96ce61aff6ee50}\index{CMU\_TypeDef@{CMU\_TypeDef}!CALCTRL@{CALCTRL}}
\index{CALCTRL@{CALCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALCTRL}{CALCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_af5fb7db3c9628c4e1e96ce61aff6ee50} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+CALCTRL}

Calibration Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a7fb4fe265a50b0c2b96905c4343bd90d}\index{CMU\_TypeDef@{CMU\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a7fb4fe265a50b0c2b96905c4343bd90d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+CMD}

Command Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a394fb8e230e0d4fd05439c096c1da296}\index{CMU\_TypeDef@{CMU\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a394fb8e230e0d4fd05439c096c1da296} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+CTRL}

CMU Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_aa13a1df1b11d01777f4fc21c6af8f325}\index{CMU\_TypeDef@{CMU\_TypeDef}!FREEZE@{FREEZE}}
\index{FREEZE@{FREEZE}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FREEZE}{FREEZE}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_aa13a1df1b11d01777f4fc21c6af8f325} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+FREEZE}

Freeze Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a397e1260d5cab9af09fbbb63361a3d19}\index{CMU\_TypeDef@{CMU\_TypeDef}!HFCORECLKDIV@{HFCORECLKDIV}}
\index{HFCORECLKDIV@{HFCORECLKDIV}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFCORECLKDIV}{HFCORECLKDIV}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a397e1260d5cab9af09fbbb63361a3d19} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+HFCORECLKDIV}

High Frequency Core Clock Division Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_aba0fd60c6a1fb4fdc14ae53e8ba5d75e}\index{CMU\_TypeDef@{CMU\_TypeDef}!HFCORECLKEN0@{HFCORECLKEN0}}
\index{HFCORECLKEN0@{HFCORECLKEN0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFCORECLKEN0}{HFCORECLKEN0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_aba0fd60c6a1fb4fdc14ae53e8ba5d75e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+HFCORECLKEN0}

High Frequency Core Clock Enable Register 0 ~\newline
 \Hypertarget{struct_c_m_u___type_def_a60de86c022d033dec0aa731fcf48a94d}\index{CMU\_TypeDef@{CMU\_TypeDef}!HFPERCLKDIV@{HFPERCLKDIV}}
\index{HFPERCLKDIV@{HFPERCLKDIV}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFPERCLKDIV}{HFPERCLKDIV}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a60de86c022d033dec0aa731fcf48a94d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+HFPERCLKDIV}

High Frequency Peripheral Clock Division Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a19d1046d01221afdc0f621ebb295778c}\index{CMU\_TypeDef@{CMU\_TypeDef}!HFPERCLKEN0@{HFPERCLKEN0}}
\index{HFPERCLKEN0@{HFPERCLKEN0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFPERCLKEN0}{HFPERCLKEN0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a19d1046d01221afdc0f621ebb295778c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+HFPERCLKEN0}

High Frequency Peripheral Clock Enable Register 0 ~\newline
 \Hypertarget{struct_c_m_u___type_def_a505c6e3ceac88bff9166575a66578287}\index{CMU\_TypeDef@{CMU\_TypeDef}!HFRCOCTRL@{HFRCOCTRL}}
\index{HFRCOCTRL@{HFRCOCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFRCOCTRL}{HFRCOCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a505c6e3ceac88bff9166575a66578287} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+HFRCOCTRL}

HFRCO Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_acd2e3e1696ae1629b7dcfb9bf3edcc34}\index{CMU\_TypeDef@{CMU\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_acd2e3e1696ae1629b7dcfb9bf3edcc34} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a537f0216acd743902bbf8ae1497fbce1}\index{CMU\_TypeDef@{CMU\_TypeDef}!IF@{IF}}
\index{IF@{IF}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a537f0216acd743902bbf8ae1497fbce1} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a86b879af27733aaa7d692472f7a4c80c}\index{CMU\_TypeDef@{CMU\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a86b879af27733aaa7d692472f7a4c80c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a3110af7f70ed66fd65c6c0842514b18a}\index{CMU\_TypeDef@{CMU\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a3110af7f70ed66fd65c6c0842514b18a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a36b21b41b91faac0a7a882a628ac536c}\index{CMU\_TypeDef@{CMU\_TypeDef}!LCDCTRL@{LCDCTRL}}
\index{LCDCTRL@{LCDCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCDCTRL}{LCDCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a36b21b41b91faac0a7a882a628ac536c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LCDCTRL}

LCD Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_aa79ec2f71eb5fa90ee8755bd642fb807}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFACLKEN0@{LFACLKEN0}}
\index{LFACLKEN0@{LFACLKEN0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFACLKEN0}{LFACLKEN0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_aa79ec2f71eb5fa90ee8755bd642fb807} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFACLKEN0}

Low Frequency A Clock Enable Register 0 (Async Reg) ~\newline
 \Hypertarget{struct_c_m_u___type_def_a61f56d9983723ea3ae8a66d94153c281}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFAPRESC0@{LFAPRESC0}}
\index{LFAPRESC0@{LFAPRESC0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFAPRESC0}{LFAPRESC0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a61f56d9983723ea3ae8a66d94153c281} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFAPRESC0}

Low Frequency A Prescaler Register 0 (Async Reg) ~\newline
 \Hypertarget{struct_c_m_u___type_def_a5599b2b50ea8df148b918f28adf41112}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFBCLKEN0@{LFBCLKEN0}}
\index{LFBCLKEN0@{LFBCLKEN0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFBCLKEN0}{LFBCLKEN0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a5599b2b50ea8df148b918f28adf41112} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFBCLKEN0}

Low Frequency B Clock Enable Register 0 (Async Reg) ~\newline
 \Hypertarget{struct_c_m_u___type_def_a1443b4607a23fde76630a1faa1310a95}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFBPRESC0@{LFBPRESC0}}
\index{LFBPRESC0@{LFBPRESC0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFBPRESC0}{LFBPRESC0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a1443b4607a23fde76630a1faa1310a95} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFBPRESC0}

Low Frequency B Prescaler Register 0 (Async Reg) ~\newline
 \Hypertarget{struct_c_m_u___type_def_a0c43fb24714f76faae4d6d52a51c8c1f}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFCLKSEL@{LFCLKSEL}}
\index{LFCLKSEL@{LFCLKSEL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFCLKSEL}{LFCLKSEL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a0c43fb24714f76faae4d6d52a51c8c1f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFCLKSEL}

Low Frequency Clock Select Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a3f65ee290247393a10526c000efe3fc5}\index{CMU\_TypeDef@{CMU\_TypeDef}!LFRCOCTRL@{LFRCOCTRL}}
\index{LFRCOCTRL@{LFRCOCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LFRCOCTRL}{LFRCOCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a3f65ee290247393a10526c000efe3fc5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LFRCOCTRL}

LFRCO Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a851535f9d008e4f00cda16eeb77ddc86}\index{CMU\_TypeDef@{CMU\_TypeDef}!LOCK@{LOCK}}
\index{LOCK@{LOCK}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LOCK}{LOCK}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a851535f9d008e4f00cda16eeb77ddc86} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+LOCK}

Configuration Lock Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a1028efc1f51c838e53de1b4a37688681}\index{CMU\_TypeDef@{CMU\_TypeDef}!OSCENCMD@{OSCENCMD}}
\index{OSCENCMD@{OSCENCMD}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSCENCMD}{OSCENCMD}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a1028efc1f51c838e53de1b4a37688681} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+OSCENCMD}

Oscillator Enable/\+Disable Command Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a542677162dfe342f55125e69a1592400}\index{CMU\_TypeDef@{CMU\_TypeDef}!PCNTCTRL@{PCNTCTRL}}
\index{PCNTCTRL@{PCNTCTRL}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCNTCTRL}{PCNTCTRL}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a542677162dfe342f55125e69a1592400} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+PCNTCTRL}

PCNT Control Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a76fb106a3560018ccfb58ff1ddf7d3b4}\index{CMU\_TypeDef@{CMU\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a76fb106a3560018ccfb58ff1ddf7d3b4} 
uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}2U\mbox{]}}

Reserved for future use \Hypertarget{struct_c_m_u___type_def_a608a082ca0ea849f1833f4960c6de69d}\index{CMU\_TypeDef@{CMU\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a608a082ca0ea849f1833f4960c6de69d} 
uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_c_m_u___type_def_a7e86eba0fe80ef5f90a9310d6c177bc4}\index{CMU\_TypeDef@{CMU\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a7e86eba0fe80ef5f90a9310d6c177bc4} 
uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_c_m_u___type_def_a826fe1a23ffa0f5c834e4451bd516719}\index{CMU\_TypeDef@{CMU\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a826fe1a23ffa0f5c834e4451bd516719} 
uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+RESERVED3\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_c_m_u___type_def_a0a3d20e0796233e0d532a5bb14965482}\index{CMU\_TypeDef@{CMU\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a0a3d20e0796233e0d532a5bb14965482} 
uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+RESERVED4\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_c_m_u___type_def_a470c89df711296f6f151ed3b55dd3491}\index{CMU\_TypeDef@{CMU\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a470c89df711296f6f151ed3b55dd3491} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_ad337eed7d5cc9371c7721bed2e80757f}\index{CMU\_TypeDef@{CMU\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_ad337eed7d5cc9371c7721bed2e80757f} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+STATUS}

Status Register ~\newline
 \Hypertarget{struct_c_m_u___type_def_a8ead4c858247890c98316fc1c4ca33cc}\index{CMU\_TypeDef@{CMU\_TypeDef}!SYNCBUSY@{SYNCBUSY}}
\index{SYNCBUSY@{SYNCBUSY}!CMU\_TypeDef@{CMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SYNCBUSY}{SYNCBUSY}}
{\footnotesize\ttfamily \label{struct_c_m_u___type_def_a8ead4c858247890c98316fc1c4ca33cc} 
\+\_\+\+\_\+\+IM uint32\+\_\+t CMU\+\_\+\+Type\+Def\+::\+SYNCBUSY}

Synchronization Busy Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__cmu_8h}{efm32gg\+\_\+cmu.\+h}}\end{DoxyCompactItemize}
