// Seed: 2559411993
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7
  );
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4
    , id_10,
    input tri1 id_5,
    output wor id_6,
    output tri id_7,
    input supply0 id_8
);
  assign id_6 = 1;
  module_0(
      id_10, id_10, id_10
  );
endmodule
