Running: fuse.exe -relaunch -intstyle "pa" -incremental -L "work" -L "secureip" -o "watchdog_tb.exe" --prj "C:/Users/ulab/Desktop/project_6/project_6.sim/sim_1/behav/watchdog_tb.prj" -top "work.watchdog_tb" 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.vhd" into library work
Parsing VHDL file "c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.vhd" into library work
Parsing VHDL file "C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/imports/import VHDL/connection_watchdog.vhd" into library work
Parsing VHDL file "C:/Users/ulab/Desktop/project_6/project_6.srcs/sim_1/new/watchdog_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 107440 KB
Fuse CPU Usage: 545 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture connlostrom_a of entity connLostROM [connlostrom_default]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture reconnrom_a of entity reconnROM [reconnrom_default]
Compiling architecture behavioral of entity connection_watchdog [\connection_watchdog(1000)\]
Compiling architecture behavioral of entity watchdog_tb
Time Resolution for simulation is 1ps.
Compiled 26 VHDL Units
Built simulation executable watchdog_tb.exe
Fuse Memory Usage: 133728 KB
Fuse CPU Usage: 1153 ms
