{"vcs1":{"timestamp_begin":1681478124.993197932, "rt":0.83, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681478125.854918533, "rt":0.93, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681478126.807303513, "rt":0.82, "ut":0.07, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478124.697253198}
{"VCS_COMP_START_TIME": 1681478124.697253198}
{"VCS_COMP_END_TIME": 1681478128.361278239}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
