Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\RAM_2_PORT.ip --block-symbol-file --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\RAM_2_PORT --family="Cyclone 10 GX" --part=10CX105YF672E5G
: RAM_2_PORT.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\RAM_2_PORT.ip --synthesis=VERILOG --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\RES_CTRL_LLRF3_rev_1\RAM_2_PORT --family="Cyclone 10 GX" --part=10CX105YF672E5G
: RAM_2_PORT.ram_2port_0: Targeting device family: Cyclone 10 GX.
Info: RAM_2_PORT: "Transforming system: RAM_2_PORT"
Info: RAM_2_PORT: "Naming system components in system: RAM_2_PORT"
Info: RAM_2_PORT: "Processing generation queue"
Info: RAM_2_PORT: "Generating: RAM_2_PORT"
Info: RAM_2_PORT: "Generating: RAM_2_PORT_ram_2port_181_fct7dqi"
Info: RAM_2_PORT: Done "RAM_2_PORT" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
