-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Apr 24 10:06:36 2022
-- Host        : DESKTOP-95QVU9S running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Projects/femto/rtl/imp/integration/block_design/femto_bd/femto_bd_sim_netlist.vhdl
-- Design      : femto_bd
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_bus_bridge is
  port (
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_addr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_w_rb : out STD_LOGIC;
    p_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_resp : out STD_LOGIC;
    p_req : out STD_LOGIC;
    rstn : in STD_LOGIC;
    p_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 30 downto 0 );
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_req : in STD_LOGIC;
    p_resp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_bus_bridge : entity is "bus_bridge";
end femto_bd_bus_bridge;

architecture STRUCTURE of femto_bd_bus_bridge is
  signal d_resp_i_1_n_0 : STD_LOGIC;
  signal p_req_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d_resp_i_1 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of p_req_i_1 : label is "soft_lutpair458";
begin
\d_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(0),
      Q => d_rdata(0),
      R => '0'
    );
\d_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(10),
      Q => d_rdata(10),
      R => '0'
    );
\d_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(11),
      Q => d_rdata(11),
      R => '0'
    );
\d_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(12),
      Q => d_rdata(12),
      R => '0'
    );
\d_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(13),
      Q => d_rdata(13),
      R => '0'
    );
\d_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(14),
      Q => d_rdata(14),
      R => '0'
    );
\d_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(15),
      Q => d_rdata(15),
      R => '0'
    );
\d_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(16),
      Q => d_rdata(16),
      R => '0'
    );
\d_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(17),
      Q => d_rdata(17),
      R => '0'
    );
\d_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(18),
      Q => d_rdata(18),
      R => '0'
    );
\d_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(19),
      Q => d_rdata(19),
      R => '0'
    );
\d_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(1),
      Q => d_rdata(1),
      R => '0'
    );
\d_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(20),
      Q => d_rdata(20),
      R => '0'
    );
\d_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(21),
      Q => d_rdata(21),
      R => '0'
    );
\d_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(22),
      Q => d_rdata(22),
      R => '0'
    );
\d_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(23),
      Q => d_rdata(23),
      R => '0'
    );
\d_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(24),
      Q => d_rdata(24),
      R => '0'
    );
\d_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(25),
      Q => d_rdata(25),
      R => '0'
    );
\d_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(26),
      Q => d_rdata(26),
      R => '0'
    );
\d_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(27),
      Q => d_rdata(27),
      R => '0'
    );
\d_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(28),
      Q => d_rdata(28),
      R => '0'
    );
\d_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(29),
      Q => d_rdata(29),
      R => '0'
    );
\d_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(2),
      Q => d_rdata(2),
      R => '0'
    );
\d_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(30),
      Q => d_rdata(30),
      R => '0'
    );
\d_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(31),
      Q => d_rdata(31),
      R => '0'
    );
\d_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(3),
      Q => d_rdata(3),
      R => '0'
    );
\d_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(4),
      Q => d_rdata(4),
      R => '0'
    );
\d_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(5),
      Q => d_rdata(5),
      R => '0'
    );
\d_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(6),
      Q => d_rdata(6),
      R => '0'
    );
\d_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(7),
      Q => d_rdata(7),
      R => '0'
    );
\d_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(8),
      Q => d_rdata(8),
      R => '0'
    );
\d_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => p_rdata(9),
      Q => d_rdata(9),
      R => '0'
    );
d_resp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_resp,
      I1 => rstn,
      O => d_resp_i_1_n_0
    );
d_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_resp_i_1_n_0,
      Q => d_resp,
      R => '0'
    );
\p_acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_acc(0),
      Q => p_acc(0),
      R => '0'
    );
\p_acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_acc(1),
      Q => p_acc(1),
      R => '0'
    );
\p_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(0),
      Q => p_addr(0),
      R => '0'
    );
\p_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(10),
      Q => p_addr(10),
      R => '0'
    );
\p_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(11),
      Q => p_addr(11),
      R => '0'
    );
\p_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(12),
      Q => p_addr(12),
      R => '0'
    );
\p_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(13),
      Q => p_addr(13),
      R => '0'
    );
\p_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(14),
      Q => p_addr(14),
      R => '0'
    );
\p_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(15),
      Q => p_addr(15),
      R => '0'
    );
\p_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(16),
      Q => p_addr(16),
      R => '0'
    );
\p_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(17),
      Q => p_addr(17),
      R => '0'
    );
\p_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(18),
      Q => p_addr(18),
      R => '0'
    );
\p_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(19),
      Q => p_addr(19),
      R => '0'
    );
\p_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(1),
      Q => p_addr(1),
      R => '0'
    );
\p_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(20),
      Q => p_addr(20),
      R => '0'
    );
\p_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(21),
      Q => p_addr(21),
      R => '0'
    );
\p_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(22),
      Q => p_addr(22),
      R => '0'
    );
\p_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(23),
      Q => p_addr(23),
      R => '0'
    );
\p_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(24),
      Q => p_addr(24),
      R => '0'
    );
\p_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(25),
      Q => p_addr(25),
      R => '0'
    );
\p_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(26),
      Q => p_addr(26),
      R => '0'
    );
\p_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(27),
      Q => p_addr(27),
      R => '0'
    );
\p_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(28),
      Q => p_addr(28),
      R => '0'
    );
\p_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(29),
      Q => p_addr(29),
      R => '0'
    );
\p_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(2),
      Q => p_addr(2),
      R => '0'
    );
\p_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(30),
      Q => p_addr(30),
      R => '0'
    );
\p_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(3),
      Q => p_addr(3),
      R => '0'
    );
\p_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(4),
      Q => p_addr(4),
      R => '0'
    );
\p_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(5),
      Q => p_addr(5),
      R => '0'
    );
\p_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(6),
      Q => p_addr(6),
      R => '0'
    );
\p_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(7),
      Q => p_addr(7),
      R => '0'
    );
\p_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(8),
      Q => p_addr(8),
      R => '0'
    );
\p_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_addr(9),
      Q => p_addr(9),
      R => '0'
    );
p_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => d_req,
      I1 => rstn,
      O => p_req_i_1_n_0
    );
p_req_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_req_i_1_n_0,
      Q => p_req,
      R => '0'
    );
p_w_rb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_w_rb,
      Q => p_w_rb,
      R => '0'
    );
\p_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(0),
      Q => p_wdata(0),
      R => '0'
    );
\p_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(10),
      Q => p_wdata(10),
      R => '0'
    );
\p_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(11),
      Q => p_wdata(11),
      R => '0'
    );
\p_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(12),
      Q => p_wdata(12),
      R => '0'
    );
\p_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(13),
      Q => p_wdata(13),
      R => '0'
    );
\p_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(14),
      Q => p_wdata(14),
      R => '0'
    );
\p_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(15),
      Q => p_wdata(15),
      R => '0'
    );
\p_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(16),
      Q => p_wdata(16),
      R => '0'
    );
\p_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(17),
      Q => p_wdata(17),
      R => '0'
    );
\p_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(18),
      Q => p_wdata(18),
      R => '0'
    );
\p_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(19),
      Q => p_wdata(19),
      R => '0'
    );
\p_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(1),
      Q => p_wdata(1),
      R => '0'
    );
\p_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(20),
      Q => p_wdata(20),
      R => '0'
    );
\p_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(21),
      Q => p_wdata(21),
      R => '0'
    );
\p_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(22),
      Q => p_wdata(22),
      R => '0'
    );
\p_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(23),
      Q => p_wdata(23),
      R => '0'
    );
\p_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(24),
      Q => p_wdata(24),
      R => '0'
    );
\p_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(25),
      Q => p_wdata(25),
      R => '0'
    );
\p_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(26),
      Q => p_wdata(26),
      R => '0'
    );
\p_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(27),
      Q => p_wdata(27),
      R => '0'
    );
\p_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(28),
      Q => p_wdata(28),
      R => '0'
    );
\p_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(29),
      Q => p_wdata(29),
      R => '0'
    );
\p_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(2),
      Q => p_wdata(2),
      R => '0'
    );
\p_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(30),
      Q => p_wdata(30),
      R => '0'
    );
\p_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(31),
      Q => p_wdata(31),
      R => '0'
    );
\p_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(3),
      Q => p_wdata(3),
      R => '0'
    );
\p_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(4),
      Q => p_wdata(4),
      R => '0'
    );
\p_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(5),
      Q => p_wdata(5),
      R => '0'
    );
\p_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(6),
      Q => p_wdata(6),
      R => '0'
    );
\p_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(7),
      Q => p_wdata(7),
      R => '0'
    );
\p_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(8),
      Q => p_wdata(8),
      R => '0'
    );
\p_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rstn,
      D => d_wdata(9),
      Q => p_wdata(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dbus_conn is
  port (
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_bridge_resp : in STD_LOGIC;
    s_rom_resp : in STD_LOGIC;
    s_nor_resp : in STD_LOGIC;
    s_qspi_resp : in STD_LOGIC;
    s_tcm_resp : in STD_LOGIC;
    s_sram_resp : in STD_LOGIC;
    s_qspi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_bridge_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dbus_conn : entity is "dbus_conn";
end femto_bd_dbus_conn;

architecture STRUCTURE of femto_bd_dbus_conn is
  signal \m_rdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[9]\ : label is "LD";
begin
\m_rdata_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[0]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(0)
    );
\m_rdata_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[0]_i_2_n_0\,
      I4 => \m_rdata_reg[0]_i_3_n_0\,
      O => \m_rdata_reg[0]_i_1_n_0\
    );
\m_rdata_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(0),
      I2 => s_bridge_rdata(0),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(0),
      O => \m_rdata_reg[0]_i_2_n_0\
    );
\m_rdata_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(0),
      I1 => s_sram_rdata(0),
      I2 => s_tcm_rdata(0),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[0]_i_3_n_0\
    );
\m_rdata_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[10]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(10)
    );
\m_rdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[10]_i_2_n_0\,
      I4 => \m_rdata_reg[10]_i_3_n_0\,
      O => \m_rdata_reg[10]_i_1_n_0\
    );
\m_rdata_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(10),
      I2 => s_bridge_rdata(10),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(10),
      O => \m_rdata_reg[10]_i_2_n_0\
    );
\m_rdata_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(10),
      I1 => s_sram_rdata(10),
      I2 => s_tcm_rdata(10),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[10]_i_3_n_0\
    );
\m_rdata_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[11]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(11)
    );
\m_rdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[11]_i_2_n_0\,
      I4 => \m_rdata_reg[11]_i_3_n_0\,
      O => \m_rdata_reg[11]_i_1_n_0\
    );
\m_rdata_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(11),
      I2 => s_bridge_rdata(11),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(11),
      O => \m_rdata_reg[11]_i_2_n_0\
    );
\m_rdata_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(11),
      I1 => s_sram_rdata(11),
      I2 => s_tcm_rdata(11),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[11]_i_3_n_0\
    );
\m_rdata_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[12]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(12)
    );
\m_rdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[12]_i_2_n_0\,
      I4 => \m_rdata_reg[12]_i_3_n_0\,
      O => \m_rdata_reg[12]_i_1_n_0\
    );
\m_rdata_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(12),
      I2 => s_bridge_rdata(12),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(12),
      O => \m_rdata_reg[12]_i_2_n_0\
    );
\m_rdata_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(12),
      I1 => s_sram_rdata(12),
      I2 => s_tcm_rdata(12),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[12]_i_3_n_0\
    );
\m_rdata_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[13]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(13)
    );
\m_rdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[13]_i_2_n_0\,
      I4 => \m_rdata_reg[13]_i_3_n_0\,
      O => \m_rdata_reg[13]_i_1_n_0\
    );
\m_rdata_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(13),
      I2 => s_bridge_rdata(13),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(13),
      O => \m_rdata_reg[13]_i_2_n_0\
    );
\m_rdata_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(13),
      I1 => s_sram_rdata(13),
      I2 => s_tcm_rdata(13),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[13]_i_3_n_0\
    );
\m_rdata_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[14]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(14)
    );
\m_rdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[14]_i_2_n_0\,
      I4 => \m_rdata_reg[14]_i_3_n_0\,
      O => \m_rdata_reg[14]_i_1_n_0\
    );
\m_rdata_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(14),
      I2 => s_bridge_rdata(14),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(14),
      O => \m_rdata_reg[14]_i_2_n_0\
    );
\m_rdata_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(14),
      I1 => s_sram_rdata(14),
      I2 => s_tcm_rdata(14),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[14]_i_3_n_0\
    );
\m_rdata_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[15]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(15)
    );
\m_rdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[15]_i_2_n_0\,
      I4 => \m_rdata_reg[15]_i_3_n_0\,
      O => \m_rdata_reg[15]_i_1_n_0\
    );
\m_rdata_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(15),
      I2 => s_bridge_rdata(15),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(15),
      O => \m_rdata_reg[15]_i_2_n_0\
    );
\m_rdata_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(15),
      I1 => s_sram_rdata(15),
      I2 => s_tcm_rdata(15),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[15]_i_3_n_0\
    );
\m_rdata_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[16]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(16)
    );
\m_rdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[16]_i_2_n_0\,
      I4 => \m_rdata_reg[16]_i_3_n_0\,
      O => \m_rdata_reg[16]_i_1_n_0\
    );
\m_rdata_reg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(16),
      I2 => s_bridge_rdata(16),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(16),
      O => \m_rdata_reg[16]_i_2_n_0\
    );
\m_rdata_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(16),
      I1 => s_sram_rdata(16),
      I2 => s_tcm_rdata(16),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[16]_i_3_n_0\
    );
\m_rdata_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[17]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(17)
    );
\m_rdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[17]_i_2_n_0\,
      I4 => \m_rdata_reg[17]_i_3_n_0\,
      O => \m_rdata_reg[17]_i_1_n_0\
    );
\m_rdata_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(17),
      I2 => s_bridge_rdata(17),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(17),
      O => \m_rdata_reg[17]_i_2_n_0\
    );
\m_rdata_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(17),
      I1 => s_sram_rdata(17),
      I2 => s_tcm_rdata(17),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[17]_i_3_n_0\
    );
\m_rdata_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[18]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(18)
    );
\m_rdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[18]_i_2_n_0\,
      I4 => \m_rdata_reg[18]_i_3_n_0\,
      O => \m_rdata_reg[18]_i_1_n_0\
    );
\m_rdata_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(18),
      I2 => s_bridge_rdata(18),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(18),
      O => \m_rdata_reg[18]_i_2_n_0\
    );
\m_rdata_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(18),
      I1 => s_sram_rdata(18),
      I2 => s_tcm_rdata(18),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[18]_i_3_n_0\
    );
\m_rdata_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[19]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(19)
    );
\m_rdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[19]_i_2_n_0\,
      I4 => \m_rdata_reg[19]_i_3_n_0\,
      O => \m_rdata_reg[19]_i_1_n_0\
    );
\m_rdata_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(19),
      I2 => s_bridge_rdata(19),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(19),
      O => \m_rdata_reg[19]_i_2_n_0\
    );
\m_rdata_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(19),
      I1 => s_sram_rdata(19),
      I2 => s_tcm_rdata(19),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[19]_i_3_n_0\
    );
\m_rdata_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[1]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(1)
    );
\m_rdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[1]_i_2_n_0\,
      I4 => \m_rdata_reg[1]_i_3_n_0\,
      O => \m_rdata_reg[1]_i_1_n_0\
    );
\m_rdata_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(1),
      I2 => s_bridge_rdata(1),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(1),
      O => \m_rdata_reg[1]_i_2_n_0\
    );
\m_rdata_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(1),
      I1 => s_sram_rdata(1),
      I2 => s_tcm_rdata(1),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[1]_i_3_n_0\
    );
\m_rdata_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[20]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(20)
    );
\m_rdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[20]_i_2_n_0\,
      I4 => \m_rdata_reg[20]_i_3_n_0\,
      O => \m_rdata_reg[20]_i_1_n_0\
    );
\m_rdata_reg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(20),
      I2 => s_bridge_rdata(20),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(20),
      O => \m_rdata_reg[20]_i_2_n_0\
    );
\m_rdata_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(20),
      I1 => s_sram_rdata(20),
      I2 => s_tcm_rdata(20),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[20]_i_3_n_0\
    );
\m_rdata_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[21]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(21)
    );
\m_rdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[21]_i_2_n_0\,
      I4 => \m_rdata_reg[21]_i_3_n_0\,
      O => \m_rdata_reg[21]_i_1_n_0\
    );
\m_rdata_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(21),
      I2 => s_bridge_rdata(21),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(21),
      O => \m_rdata_reg[21]_i_2_n_0\
    );
\m_rdata_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(21),
      I1 => s_sram_rdata(21),
      I2 => s_tcm_rdata(21),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[21]_i_3_n_0\
    );
\m_rdata_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[22]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(22)
    );
\m_rdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[22]_i_2_n_0\,
      I4 => \m_rdata_reg[22]_i_3_n_0\,
      O => \m_rdata_reg[22]_i_1_n_0\
    );
\m_rdata_reg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(22),
      I2 => s_bridge_rdata(22),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(22),
      O => \m_rdata_reg[22]_i_2_n_0\
    );
\m_rdata_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(22),
      I1 => s_sram_rdata(22),
      I2 => s_tcm_rdata(22),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[22]_i_3_n_0\
    );
\m_rdata_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[23]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(23)
    );
\m_rdata_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[23]_i_2_n_0\,
      I4 => \m_rdata_reg[23]_i_3_n_0\,
      O => \m_rdata_reg[23]_i_1_n_0\
    );
\m_rdata_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(23),
      I2 => s_bridge_rdata(23),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(23),
      O => \m_rdata_reg[23]_i_2_n_0\
    );
\m_rdata_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(23),
      I1 => s_sram_rdata(23),
      I2 => s_tcm_rdata(23),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[23]_i_3_n_0\
    );
\m_rdata_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[24]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(24)
    );
\m_rdata_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[24]_i_2_n_0\,
      I4 => \m_rdata_reg[24]_i_3_n_0\,
      O => \m_rdata_reg[24]_i_1_n_0\
    );
\m_rdata_reg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(24),
      I2 => s_bridge_rdata(24),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(24),
      O => \m_rdata_reg[24]_i_2_n_0\
    );
\m_rdata_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(24),
      I1 => s_sram_rdata(24),
      I2 => s_tcm_rdata(24),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[24]_i_3_n_0\
    );
\m_rdata_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[25]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(25)
    );
\m_rdata_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[25]_i_2_n_0\,
      I4 => \m_rdata_reg[25]_i_3_n_0\,
      O => \m_rdata_reg[25]_i_1_n_0\
    );
\m_rdata_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(25),
      I2 => s_bridge_rdata(25),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(25),
      O => \m_rdata_reg[25]_i_2_n_0\
    );
\m_rdata_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(25),
      I1 => s_sram_rdata(25),
      I2 => s_tcm_rdata(25),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[25]_i_3_n_0\
    );
\m_rdata_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[26]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(26)
    );
\m_rdata_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[26]_i_2_n_0\,
      I4 => \m_rdata_reg[26]_i_3_n_0\,
      O => \m_rdata_reg[26]_i_1_n_0\
    );
\m_rdata_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(26),
      I2 => s_bridge_rdata(26),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(26),
      O => \m_rdata_reg[26]_i_2_n_0\
    );
\m_rdata_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(26),
      I1 => s_sram_rdata(26),
      I2 => s_tcm_rdata(26),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[26]_i_3_n_0\
    );
\m_rdata_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[27]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(27)
    );
\m_rdata_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[27]_i_2_n_0\,
      I4 => \m_rdata_reg[27]_i_3_n_0\,
      O => \m_rdata_reg[27]_i_1_n_0\
    );
\m_rdata_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(27),
      I2 => s_bridge_rdata(27),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(27),
      O => \m_rdata_reg[27]_i_2_n_0\
    );
\m_rdata_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(27),
      I1 => s_sram_rdata(27),
      I2 => s_tcm_rdata(27),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[27]_i_3_n_0\
    );
\m_rdata_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[28]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(28)
    );
\m_rdata_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[28]_i_2_n_0\,
      I4 => \m_rdata_reg[28]_i_3_n_0\,
      O => \m_rdata_reg[28]_i_1_n_0\
    );
\m_rdata_reg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(28),
      I2 => s_bridge_rdata(28),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(28),
      O => \m_rdata_reg[28]_i_2_n_0\
    );
\m_rdata_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(28),
      I1 => s_sram_rdata(28),
      I2 => s_tcm_rdata(28),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[28]_i_3_n_0\
    );
\m_rdata_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[29]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(29)
    );
\m_rdata_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[29]_i_2_n_0\,
      I4 => \m_rdata_reg[29]_i_3_n_0\,
      O => \m_rdata_reg[29]_i_1_n_0\
    );
\m_rdata_reg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(29),
      I2 => s_bridge_rdata(29),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(29),
      O => \m_rdata_reg[29]_i_2_n_0\
    );
\m_rdata_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(29),
      I1 => s_sram_rdata(29),
      I2 => s_tcm_rdata(29),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[29]_i_3_n_0\
    );
\m_rdata_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[2]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(2)
    );
\m_rdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[2]_i_2_n_0\,
      I4 => \m_rdata_reg[2]_i_3_n_0\,
      O => \m_rdata_reg[2]_i_1_n_0\
    );
\m_rdata_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(2),
      I2 => s_bridge_rdata(2),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(2),
      O => \m_rdata_reg[2]_i_2_n_0\
    );
\m_rdata_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(2),
      I1 => s_sram_rdata(2),
      I2 => s_tcm_rdata(2),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[2]_i_3_n_0\
    );
\m_rdata_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[30]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(30)
    );
\m_rdata_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[30]_i_2_n_0\,
      I4 => \m_rdata_reg[30]_i_3_n_0\,
      O => \m_rdata_reg[30]_i_1_n_0\
    );
\m_rdata_reg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(30),
      I2 => s_bridge_rdata(30),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(30),
      O => \m_rdata_reg[30]_i_2_n_0\
    );
\m_rdata_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(30),
      I1 => s_sram_rdata(30),
      I2 => s_tcm_rdata(30),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[30]_i_3_n_0\
    );
\m_rdata_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[31]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(31)
    );
\m_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[31]_i_3_n_0\,
      I4 => \m_rdata_reg[31]_i_4_n_0\,
      O => \m_rdata_reg[31]_i_1_n_0\
    );
\m_rdata_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_bridge_resp,
      I1 => s_rom_resp,
      I2 => s_nor_resp,
      I3 => s_qspi_resp,
      I4 => s_tcm_resp,
      I5 => s_sram_resp,
      O => \m_rdata_reg[31]_i_2_n_0\
    );
\m_rdata_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(31),
      I2 => s_bridge_rdata(31),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(31),
      O => \m_rdata_reg[31]_i_3_n_0\
    );
\m_rdata_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(31),
      I1 => s_sram_rdata(31),
      I2 => s_tcm_rdata(31),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[31]_i_4_n_0\
    );
\m_rdata_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[3]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(3)
    );
\m_rdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[3]_i_2_n_0\,
      I4 => \m_rdata_reg[3]_i_3_n_0\,
      O => \m_rdata_reg[3]_i_1_n_0\
    );
\m_rdata_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(3),
      I2 => s_bridge_rdata(3),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(3),
      O => \m_rdata_reg[3]_i_2_n_0\
    );
\m_rdata_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(3),
      I1 => s_sram_rdata(3),
      I2 => s_tcm_rdata(3),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[3]_i_3_n_0\
    );
\m_rdata_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[4]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(4)
    );
\m_rdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[4]_i_2_n_0\,
      I4 => \m_rdata_reg[4]_i_3_n_0\,
      O => \m_rdata_reg[4]_i_1_n_0\
    );
\m_rdata_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(4),
      I2 => s_bridge_rdata(4),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(4),
      O => \m_rdata_reg[4]_i_2_n_0\
    );
\m_rdata_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(4),
      I1 => s_sram_rdata(4),
      I2 => s_tcm_rdata(4),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[4]_i_3_n_0\
    );
\m_rdata_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[5]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(5)
    );
\m_rdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[5]_i_2_n_0\,
      I4 => \m_rdata_reg[5]_i_3_n_0\,
      O => \m_rdata_reg[5]_i_1_n_0\
    );
\m_rdata_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(5),
      I2 => s_bridge_rdata(5),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(5),
      O => \m_rdata_reg[5]_i_2_n_0\
    );
\m_rdata_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(5),
      I1 => s_sram_rdata(5),
      I2 => s_tcm_rdata(5),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[5]_i_3_n_0\
    );
\m_rdata_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[6]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(6)
    );
\m_rdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[6]_i_2_n_0\,
      I4 => \m_rdata_reg[6]_i_3_n_0\,
      O => \m_rdata_reg[6]_i_1_n_0\
    );
\m_rdata_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(6),
      I2 => s_bridge_rdata(6),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(6),
      O => \m_rdata_reg[6]_i_2_n_0\
    );
\m_rdata_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(6),
      I1 => s_sram_rdata(6),
      I2 => s_tcm_rdata(6),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[6]_i_3_n_0\
    );
\m_rdata_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[7]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(7)
    );
\m_rdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[7]_i_2_n_0\,
      I4 => \m_rdata_reg[7]_i_3_n_0\,
      O => \m_rdata_reg[7]_i_1_n_0\
    );
\m_rdata_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(7),
      I2 => s_bridge_rdata(7),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(7),
      O => \m_rdata_reg[7]_i_2_n_0\
    );
\m_rdata_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(7),
      I1 => s_sram_rdata(7),
      I2 => s_tcm_rdata(7),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[7]_i_3_n_0\
    );
\m_rdata_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[8]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(8)
    );
\m_rdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[8]_i_2_n_0\,
      I4 => \m_rdata_reg[8]_i_3_n_0\,
      O => \m_rdata_reg[8]_i_1_n_0\
    );
\m_rdata_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(8),
      I2 => s_bridge_rdata(8),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(8),
      O => \m_rdata_reg[8]_i_2_n_0\
    );
\m_rdata_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(8),
      I1 => s_sram_rdata(8),
      I2 => s_tcm_rdata(8),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[8]_i_3_n_0\
    );
\m_rdata_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[9]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(9)
    );
\m_rdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_sram_resp,
      I2 => s_rom_resp,
      I3 => \m_rdata_reg[9]_i_2_n_0\,
      I4 => \m_rdata_reg[9]_i_3_n_0\,
      O => \m_rdata_reg[9]_i_1_n_0\
    );
\m_rdata_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_qspi_rdata(9),
      I2 => s_bridge_rdata(9),
      I3 => s_nor_resp,
      I4 => s_nor_rdata(9),
      O => \m_rdata_reg[9]_i_2_n_0\
    );
\m_rdata_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => s_rom_rdata(9),
      I1 => s_sram_rdata(9),
      I2 => s_tcm_rdata(9),
      I3 => s_rom_resp,
      I4 => s_sram_resp,
      I5 => s_tcm_resp,
      O => \m_rdata_reg[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff is
  port (
    \BUS_REQ_CTRL.dbus_busy_post\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    d_req : in STD_LOGIC;
    rstn : in STD_LOGIC;
    dbus_resp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff : entity is "dff";
end femto_bd_dff;

architecture STRUCTURE of femto_bd_dff is
  signal \^bus_req_ctrl.dbus_busy_post\ : STD_LOGIC;
  signal \d[0]_i_1__6_n_0\ : STD_LOGIC;
begin
  \BUS_REQ_CTRL.dbus_busy_post\ <= \^bus_req_ctrl.dbus_busy_post\;
\d[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0E0"
    )
        port map (
      I0 => \^bus_req_ctrl.dbus_busy_post\,
      I1 => d_req,
      I2 => rstn,
      I3 => dbus_resp,
      O => \d[0]_i_1__6_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__6_n_0\,
      Q => \^bus_req_ctrl.dbus_busy_post\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_0 is
  port (
    \BUS_REQ_CTRL.ibus_busy_post\ : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_0 : entity is "dff";
end femto_bd_dff_0;

architecture STRUCTURE of femto_bd_dff_0 is
begin
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rst_r_reg[9]\,
      Q => \BUS_REQ_CTRL.ibus_busy_post\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_state__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_req : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    resp : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    i_req : in STD_LOGIC;
    \d_reg[0]_1\ : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_12 : entity is "dff";
end femto_bd_dff_12;

architecture STRUCTURE of femto_bd_dff_12 is
  signal \d[0]_i_1__2_n_0\ : STD_LOGIC;
  signal d_access_ongoing : STD_LOGIC;
  signal \^next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair24";
begin
  \next_state__0\(1 downto 0) <= \^next_state__0\(1 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^next_state__0\(0),
      I1 => rstn,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^next_state__0\(1),
      I1 => rstn,
      O => \FSM_sequential_state_reg[1]\
    );
\d[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF00FF000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => resp,
      I3 => rstn,
      I4 => d_req,
      I5 => d_access_ongoing,
      O => \d[0]_i_1__2_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__2_n_0\,
      Q => d_access_ongoing,
      R => '0'
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000757F"
    )
        port map (
      I0 => \^next_state__0\(1),
      I1 => d_w_rb,
      I2 => d_req,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_0\,
      O => E(0)
    );
tcm_d_fault_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003F33CC88FF00"
    )
        port map (
      I0 => d_access_ongoing,
      I1 => resp,
      I2 => \d_reg[0]_0\,
      I3 => d_req,
      I4 => \out\(0),
      I5 => \out\(1),
      O => \^next_state__0\(1)
    );
tcm_d_fault_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0F0800"
    )
        port map (
      I0 => d_access_ongoing,
      I1 => resp,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => d_req,
      O => \rdata_reg[0]\
    );
tcm_i_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11151111"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_1\,
      I1 => resp,
      I2 => d_req,
      I3 => d_access_ongoing,
      I4 => i_req,
      I5 => \d_reg[0]_1\,
      O => \^next_state__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_14 is
  port (
    \rdata_reg[0]\ : out STD_LOGIC;
    resp_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_req : in STD_LOGIC;
    i_req : in STD_LOGIC;
    resp : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_14 : entity is "dff";
end femto_bd_dff_14;

architecture STRUCTURE of femto_bd_dff_14 is
  signal \d[0]_i_1__1_n_0\ : STD_LOGIC;
  signal i_access_ongoing : STD_LOGIC;
  signal tcm_d_fault_INST_0_i_10_n_0 : STD_LOGIC;
begin
\d[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF00FF000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => resp,
      I3 => rstn,
      I4 => i_req,
      I5 => i_access_ongoing,
      O => \d[0]_i_1__1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__1_n_0\,
      Q => i_access_ongoing,
      R => '0'
    );
tcm_d_fault_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000000E000"
    )
        port map (
      I0 => i_req,
      I1 => i_access_ongoing,
      I2 => resp,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => d_req,
      O => tcm_d_fault_INST_0_i_10_n_0
    );
tcm_d_fault_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000026FF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => resp,
      I3 => i_req,
      I4 => tcm_d_fault_INST_0_i_10_n_0,
      I5 => \d_reg[0]_0\,
      O => resp_reg
    );
tcm_d_fault_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFDDDDDDDD"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => d_req,
      I3 => i_access_ongoing,
      I4 => i_req,
      I5 => resp,
      O => \rdata_reg[0]\
    );
tcm_d_fault_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_req,
      I1 => i_access_ongoing,
      O => \FSM_sequential_state_reg[1]\
    );
tcm_i_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00080F0CF0080"
    )
        port map (
      I0 => i_access_ongoing,
      I1 => resp,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => i_req,
      I5 => d_req,
      O => \FSM_sequential_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_17 is
  port (
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \next_state__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[23]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    resp : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    d_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_17 : entity is "dff";
end femto_bd_dff_17;

architecture STRUCTURE of femto_bd_dff_17 is
  signal \d[0]_i_1__0_n_0\ : STD_LOGIC;
  signal d_access_ongoing : STD_LOGIC;
  signal \^next_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \next_state__0\(0) <= \^next_state__0\(0);
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^next_state__0\(0),
      I1 => rstn,
      O => \FSM_sequential_state_reg[1]\
    );
\d[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FF000000"
    )
        port map (
      I0 => resp,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => d_req,
      I4 => rstn,
      I5 => d_access_ongoing,
      O => \d[0]_i_1__0_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__0_n_0\,
      Q => d_access_ongoing,
      R => '0'
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA0F0800"
    )
        port map (
      I0 => resp,
      I1 => d_access_ongoing,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => d_req,
      O => \rdata_reg[23]\
    );
rom_d_fault_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003F33CC88FF00"
    )
        port map (
      I0 => d_access_ongoing,
      I1 => resp,
      I2 => \d_reg[0]_0\,
      I3 => d_req,
      I4 => \out\(0),
      I5 => \out\(1),
      O => \^next_state__0\(0)
    );
rom_i_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFDDDDDDDD"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => i_req,
      I3 => d_access_ongoing,
      I4 => d_req,
      I5 => resp,
      O => \FSM_sequential_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_19 is
  port (
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    rom_i_fault : out STD_LOGIC;
    req : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    invld : in STD_LOGIC;
    d_req : in STD_LOGIC;
    i_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    resp : in STD_LOGIC;
    resp_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_19 : entity is "dff";
end femto_bd_dff_19;

architecture STRUCTURE of femto_bd_dff_19 is
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal i_access_ongoing : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \^req\ : STD_LOGIC;
  signal rom_i_fault_INST_0_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0_i_7 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of rom_i_fault_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of rom_i_fault_INST_0_i_2 : label is "soft_lutpair15";
begin
  req <= \^req\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_state__0\(0),
      I1 => rstn,
      O => \FSM_sequential_state_reg[0]\
    );
\d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FF000000"
    )
        port map (
      I0 => resp,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => i_req,
      I4 => rstn,
      I5 => i_access_ongoing,
      O => \d[0]_i_1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1_n_0\,
      Q => i_access_ongoing,
      R => '0'
    );
\rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFDDDDDDDD"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => d_req,
      I3 => i_access_ongoing,
      I4 => i_req,
      I5 => resp,
      O => \rdata_reg[31]\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCB00"
    )
        port map (
      I0 => resp,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => i_req,
      I4 => \rdata[31]_i_5_n_0\,
      I5 => resp_reg,
      O => \^req\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000E00000"
    )
        port map (
      I0 => i_req,
      I1 => i_access_ongoing,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => resp,
      I5 => d_req,
      O => \rdata[31]_i_5_n_0\
    );
rom_d_fault_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_req,
      I1 => i_access_ongoing,
      O => \FSM_sequential_state_reg[1]\
    );
rom_i_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => invld,
      I1 => \^req\,
      I2 => \next_state__0\(0),
      O => rom_i_fault
    );
rom_i_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4004FFFFFFFF"
    )
        port map (
      I0 => d_req,
      I1 => i_req,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => rom_i_fault_INST_0_i_2_n_0,
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \next_state__0\(0)
    );
rom_i_fault_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => i_access_ongoing,
      I1 => i_req,
      I2 => resp,
      I3 => \out\(0),
      I4 => \out\(1),
      O => rom_i_fault_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_4 is
  port (
    d_access_ongoing : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \d_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_reg[58]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \next_state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[57]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \d_reg[36]\ : in STD_LOGIC;
    \d_reg[35]\ : in STD_LOGIC;
    \d_reg[34]\ : in STD_LOGIC;
    \d_reg[33]\ : in STD_LOGIC;
    resp_reg : in STD_LOGIC;
    nor_i_req : in STD_LOGIC;
    nor_d_req : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \d_reg[0]_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_resp : in STD_LOGIC;
    \d_reg[0]_3\ : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_4 : entity is "dff";
end femto_bd_dff_4;

architecture STRUCTURE of femto_bd_dff_4 is
  signal \^d\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \d[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^d_access_ongoing\ : STD_LOGIC;
  signal \^d_reg[0]_0\ : STD_LOGIC;
  signal \^d_reg[0]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cnt[0]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \d[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \d[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \d[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \d[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair169";
begin
  D(25 downto 0) <= \^d\(25 downto 0);
  d_access_ongoing <= \^d_access_ongoing\;
  \d_reg[0]_0\ <= \^d_reg[0]_0\;
  \d_reg[0]_1\ <= \^d_reg[0]_1\;
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d_reg[0]_1\,
      I1 => resp_reg,
      O => \^d_reg[0]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04004444"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[0]_i_2_n_0\,
      I3 => nor_i_req,
      I4 => nor_resp,
      I5 => \d_reg[0]_3\,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nor_d_req,
      I1 => \^d_access_ongoing\,
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => \cnt_reg[0]\
    );
\d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[33]\,
      O => \^d\(0)
    );
\d[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF00FF000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => nor_resp,
      I3 => rstn,
      I4 => nor_d_req,
      I5 => \^d_access_ongoing\,
      O => \d[0]_i_1__1_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(6),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(6),
      O => \^d\(10)
    );
\d[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(7),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(7),
      O => \^d\(11)
    );
\d[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(8),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(8),
      O => \^d\(12)
    );
\d[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(9),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(9),
      O => \^d\(13)
    );
\d[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(10),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(10),
      O => \^d\(14)
    );
\d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(11),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(11),
      O => \^d\(15)
    );
\d[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(12),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(12),
      O => \^d\(16)
    );
\d[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(13),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(13),
      O => \^d\(17)
    );
\d[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(14),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(14),
      O => \^d\(18)
    );
\d[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(15),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(15),
      O => \^d\(19)
    );
\d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[34]\,
      O => \^d\(1)
    );
\d[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(16),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(16),
      O => \^d\(20)
    );
\d[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(17),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(17),
      O => \^d\(21)
    );
\d[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(18),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(18),
      O => \^d\(22)
    );
\d[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(19),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(19),
      O => \^d\(23)
    );
\d[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(20),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(20),
      O => \^d\(24)
    );
\d[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(21),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(21),
      O => \^d\(25)
    );
\d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[35]\,
      O => \^d\(2)
    );
\d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[36]\,
      O => \^d\(3)
    );
\d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(0),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(0),
      O => \^d\(4)
    );
\d[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(1),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(1),
      O => \^d\(5)
    );
\d[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(2),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(2),
      O => \^d\(6)
    );
\d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(3),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(3),
      O => \^d\(7)
    );
\d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(4),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(4),
      O => \^d\(8)
    );
\d[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => \^d_reg[0]_0\,
      I2 => \d_reg[58]\(5),
      I3 => \next_state__0\(0),
      I4 => \d_reg[57]\(5),
      O => \^d\(9)
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__1_n_0\,
      Q => \^d_access_ongoing\,
      R => '0'
    );
nor_d_fault_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
        port map (
      I0 => nor_i_req,
      I1 => \^d_access_ongoing\,
      I2 => nor_d_req,
      I3 => \FSM_sequential_state_reg[0]_0\,
      I4 => \d_reg[0]_2\,
      O => \^d_reg[0]_1\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => \rdata_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    nor_resp : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_d_req : in STD_LOGIC;
    d_access_ongoing : in STD_LOGIC;
    nor_i_req : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_5 : entity is "dff";
end femto_bd_dff_5;

architecture STRUCTURE of femto_bd_dff_5 is
  signal \d[0]_i_1__0_n_0\ : STD_LOGIC;
  signal i_access_ongoing : STD_LOGIC;
  signal nor_d_fault_INST_0_i_10_n_0 : STD_LOGIC;
begin
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440000FC004444"
    )
        port map (
      I0 => nor_d_req,
      I1 => nor_i_req,
      I2 => i_access_ongoing,
      I3 => nor_resp,
      I4 => \out\(1),
      I5 => \out\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\d[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FF000000"
    )
        port map (
      I0 => nor_resp,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => nor_i_req,
      I4 => rstn,
      I5 => i_access_ongoing,
      O => \d[0]_i_1__0_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__0_n_0\,
      Q => i_access_ongoing,
      R => '0'
    );
nor_d_fault_INST_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nor_i_req,
      I1 => i_access_ongoing,
      O => nor_d_fault_INST_0_i_10_n_0
    );
nor_d_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC7F0C30FC7F0030"
    )
        port map (
      I0 => nor_d_fault_INST_0_i_10_n_0,
      I1 => nor_resp,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => nor_d_req,
      I5 => d_access_ongoing,
      O => D(0)
    );
nor_d_fault_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0000FE00FAFA"
    )
        port map (
      I0 => nor_d_req,
      I1 => i_access_ongoing,
      I2 => nor_i_req,
      I3 => nor_resp,
      I4 => \out\(1),
      I5 => \out\(0),
      O => \d_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_7 is
  port (
    sram_d_fault : out STD_LOGIC;
    \d_reg[33]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    sram_i_fault : out STD_LOGIC;
    \d_reg[33]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \d_reg[34]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    d_req : in STD_LOGIC;
    i_req : in STD_LOGIC;
    resp : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp_reg : in STD_LOGIC;
    \d_reg[0]_1\ : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_7 : entity is "dff";
end femto_bd_dff_7;

architecture STRUCTURE of femto_bd_dff_7 is
  signal \^fsm_sequential_state_reg[1]\ : STD_LOGIC;
  signal \d[0]_i_1__2_n_0\ : STD_LOGIC;
  signal d_access_ongoing : STD_LOGIC;
  signal \^d_reg[33]\ : STD_LOGIC;
  signal \^d_reg[33]_0\ : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sram_d_fault_INST_0 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of sram_i_fault_INST_0 : label is "soft_lutpair88";
begin
  \FSM_sequential_state_reg[1]\ <= \^fsm_sequential_state_reg[1]\;
  \d_reg[33]\ <= \^d_reg[33]\;
  \d_reg[33]_0\ <= \^d_reg[33]_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_state__0\(0),
      I1 => rstn,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[1]\,
      I1 => rstn,
      O => \FSM_sequential_state_reg[1]_0\
    );
\d[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F700FF000000"
    )
        port map (
      I0 => resp,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => rstn,
      I4 => d_req,
      I5 => d_access_ongoing,
      O => \d[0]_i_1__2_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__2_n_0\,
      Q => d_access_ongoing,
      R => '0'
    );
sram_d_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^d_reg[33]\,
      I1 => \d_reg[34]\,
      I2 => \^fsm_sequential_state_reg[1]\,
      O => sram_d_fault
    );
sram_d_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000034FF"
    )
        port map (
      I0 => resp,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => i_req,
      I4 => \^d_reg[33]_0\,
      I5 => resp_reg,
      O => \^d_reg[33]\
    );
sram_d_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00CC883F33FF00"
    )
        port map (
      I0 => d_access_ongoing,
      I1 => resp,
      I2 => \d_reg[0]_1\,
      I3 => d_req,
      I4 => \out\(1),
      I5 => \out\(0),
      O => \^fsm_sequential_state_reg[1]\
    );
sram_d_fault_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0F0800"
    )
        port map (
      I0 => d_access_ongoing,
      I1 => resp,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => d_req,
      O => \^d_reg[33]_0\
    );
sram_i_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^d_reg[33]\,
      I1 => \d_reg[34]\,
      I2 => \next_state__0\(0),
      O => sram_i_fault
    );
sram_i_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01005555"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_1\,
      I1 => d_req,
      I2 => d_access_ongoing,
      I3 => i_req,
      I4 => resp,
      I5 => \d_reg[0]_0\,
      O => \next_state__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_dff_9 is
  port (
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \d_reg[33]\ : out STD_LOGIC;
    \d_reg[33]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    d_req : in STD_LOGIC;
    i_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_dff_9 : entity is "dff";
end femto_bd_dff_9;

architecture STRUCTURE of femto_bd_dff_9 is
  signal \d[0]_i_1__1_n_0\ : STD_LOGIC;
  signal i_access_ongoing : STD_LOGIC;
begin
\d[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF00FF000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => resp,
      I3 => rstn,
      I4 => i_req,
      I5 => i_access_ongoing,
      O => \d[0]_i_1__1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__1_n_0\,
      Q => i_access_ongoing,
      R => '0'
    );
sram_d_fault_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => d_req,
      I3 => i_access_ongoing,
      I4 => i_req,
      I5 => resp,
      O => \d_reg[33]_0\
    );
sram_d_fault_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => resp,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => i_req,
      I4 => i_access_ongoing,
      I5 => d_req,
      O => \d_reg[33]\
    );
sram_d_fault_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_req,
      I1 => i_access_ongoing,
      O => \FSM_sequential_state_reg[1]\
    );
sram_i_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FC004444000044"
    )
        port map (
      I0 => d_req,
      I1 => i_req,
      I2 => i_access_ongoing,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => resp,
      O => \FSM_sequential_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized0\ is
  port (
    \PREFETCHER.i_resp_16_32b\ : out STD_LOGIC;
    i_resp_latched : out STD_LOGIC;
    \BUS_RESP_CTRL.i_req_not_cancelled\ : out STD_LOGIC;
    \pingpong[1].w\ : out STD_LOGIC;
    \pingpong[0].w\ : out STD_LOGIC;
    ibus_resp : in STD_LOGIC;
    wsel : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    empty_reg : in STD_LOGIC;
    \PIPELINE.state\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized0\ : entity is "dff";
end \femto_bd_dff__parameterized0\;

architecture STRUCTURE of \femto_bd_dff__parameterized0\ is
  signal \^bus_resp_ctrl.i_req_not_cancelled\ : STD_LOGIC;
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of array_reg_0_1_0_5_i_8 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of array_reg_0_1_0_5_i_9 : label is "soft_lutpair330";
begin
  \BUS_RESP_CTRL.i_req_not_cancelled\ <= \^bus_resp_ctrl.i_req_not_cancelled\;
array_reg_0_1_0_5_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => ibus_resp,
      I1 => \^bus_resp_ctrl.i_req_not_cancelled\,
      I2 => \d_reg_n_0_[1]\,
      I3 => \d_reg_n_0_[2]\,
      I4 => wsel,
      O => \pingpong[1].w\
    );
array_reg_0_1_0_5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => ibus_resp,
      I1 => \^bus_resp_ctrl.i_req_not_cancelled\,
      I2 => wsel,
      I3 => \d_reg_n_0_[1]\,
      I4 => \d_reg_n_0_[2]\,
      O => \pingpong[0].w\
    );
\d[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE0EE"
    )
        port map (
      I0 => \^bus_resp_ctrl.i_req_not_cancelled\,
      I1 => \d_reg[0]_0\,
      I2 => \PIPELINE.state\(2),
      I3 => \PIPELINE.state\(0),
      I4 => \PIPELINE.state\(1),
      O => \d[0]_i_1_n_0\
    );
\d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2E2E002E2E"
    )
        port map (
      I0 => \d_reg_n_0_[1]\,
      I1 => \d_reg[0]_0\,
      I2 => empty_reg,
      I3 => \PIPELINE.state\(2),
      I4 => \PIPELINE.state\(0),
      I5 => \PIPELINE.state\(1),
      O => \d[1]_i_1_n_0\
    );
\d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => \d_reg[0]_0\,
      I2 => empty_reg,
      I3 => \PIPELINE.state\(2),
      I4 => \PIPELINE.state\(0),
      I5 => \PIPELINE.state\(1),
      O => \d[2]_i_1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1_n_0\,
      Q => \^bus_resp_ctrl.i_req_not_cancelled\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[1]_i_1_n_0\,
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[2]_i_1_n_0\,
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
wsel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_resp_ctrl.i_req_not_cancelled\,
      I1 => ibus_resp,
      O => i_resp_latched
    );
wsel_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \d_reg_n_0_[1]\,
      I1 => \d_reg_n_0_[2]\,
      O => \PREFETCHER.i_resp_16_32b\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized1\ is
  port (
    \xr_reg[14][31]\ : out STD_LOGIC;
    \d_reg[1]_0\ : out STD_LOGIC;
    \d_reg[2]_0\ : out STD_LOGIC;
    \xr_reg[14][30]\ : out STD_LOGIC;
    \xr_reg[14][29]\ : out STD_LOGIC;
    \xr_reg[14][28]\ : out STD_LOGIC;
    \d_reg[27]\ : out STD_LOGIC;
    \d_reg[108]\ : out STD_LOGIC;
    \d_reg[107]\ : out STD_LOGIC;
    \d_reg[106]\ : out STD_LOGIC;
    \d_reg[23]\ : out STD_LOGIC;
    \xr_reg[14][22]\ : out STD_LOGIC;
    \xr_reg[14][21]\ : out STD_LOGIC;
    \xr_reg[14][20]\ : out STD_LOGIC;
    \xr_reg[14][19]\ : out STD_LOGIC;
    \xr_reg[14][18]\ : out STD_LOGIC;
    \xr_reg[14][17]\ : out STD_LOGIC;
    \xr_reg[14][16]\ : out STD_LOGIC;
    \xr_reg[14][15]\ : out STD_LOGIC;
    \d_reg[137]\ : out STD_LOGIC;
    \d_reg[138]\ : out STD_LOGIC;
    \d_reg[139]\ : out STD_LOGIC;
    \d_reg[140]\ : out STD_LOGIC;
    \d_reg[141]\ : out STD_LOGIC;
    \xr_reg[14][23]\ : out STD_LOGIC;
    \xr_reg[14][14]\ : out STD_LOGIC;
    dbus_rdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \d_reg[66]\ : in STD_LOGIC;
    s2_op : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_req : in STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    \BUS_REQ_CTRL.dbus_busy_post\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized1\ : entity is "dff";
end \femto_bd_dff__parameterized1\;

architecture STRUCTURE of \femto_bd_dff__parameterized1\ is
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \^d_reg[1]_0\ : STD_LOGIC;
  signal \^d_reg[2]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[137]_i_5\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \xr[1][14]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \xr[1][15]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \xr[1][27]_i_3\ : label is "soft_lutpair328";
begin
  \d_reg[1]_0\ <= \^d_reg[1]_0\;
  \d_reg[2]_0\ <= \^d_reg[2]_0\;
\d[106]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(10),
      I5 => \d_reg[66]\,
      O => \d_reg[106]\
    );
\d[107]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(11),
      I5 => \d_reg[66]\,
      O => \d_reg[107]\
    );
\d[108]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(12),
      I5 => \d_reg[66]\,
      O => \d_reg[108]\
    );
\d[137]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dbus_rdata(9),
      I1 => \^d_reg[2]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => dbus_rdata(0),
      O => \d_reg[137]\
    );
\d[141]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dbus_rdata(13),
      I1 => \^d_reg[2]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => dbus_rdata(0),
      O => \d_reg[141]\
    );
\d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(0),
      I1 => d_req,
      I2 => dbus_resp,
      I3 => \BUS_REQ_CTRL.dbus_busy_post\,
      I4 => \^d_reg[1]_0\,
      O => \d[1]_i_1_n_0\
    );
\d[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(9),
      I5 => \d_reg[66]\,
      O => \d_reg[23]\
    );
\d[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dbus_rdata(10),
      I1 => \^d_reg[2]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => dbus_rdata(0),
      O => \d_reg[138]\
    );
\d[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dbus_rdata(11),
      I1 => \^d_reg[2]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => dbus_rdata(0),
      O => \d_reg[139]\
    );
\d[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dbus_rdata(12),
      I1 => \^d_reg[2]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => dbus_rdata(0),
      O => \d_reg[140]\
    );
\d[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(13),
      I5 => \d_reg[66]\,
      O => \d_reg[27]\
    );
\d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => Q(1),
      I1 => d_req,
      I2 => dbus_resp,
      I3 => \BUS_REQ_CTRL.dbus_busy_post\,
      I4 => \^d_reg[2]_0\,
      O => \d[2]_i_1_n_0\
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[1]_i_1_n_0\,
      Q => \^d_reg[1]_0\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[2]_i_1_n_0\,
      Q => \^d_reg[2]_0\,
      R => '0'
    );
\xr[1][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[2]_0\,
      I1 => \^d_reg[1]_0\,
      O => \xr_reg[14][14]\
    );
\xr[1][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0FDD"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => s2_op(0),
      I2 => dbus_rdata(1),
      I3 => \^d_reg[1]_0\,
      I4 => \^d_reg[2]_0\,
      O => \xr_reg[14][15]\
    );
\xr[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(2),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][16]\
    );
\xr[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(3),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][17]\
    );
\xr[1][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(4),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][18]\
    );
\xr[1][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(5),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][19]\
    );
\xr[1][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(6),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][20]\
    );
\xr[1][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(7),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][21]\
    );
\xr[1][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(8),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][22]\
    );
\xr[1][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dbus_rdata(1),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(0),
      O => \xr_reg[14][23]\
    );
\xr[1][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(14),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][28]\
    );
\xr[1][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(15),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][29]\
    );
\xr[1][30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(16),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][30]\
    );
\xr[1][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \^d_reg[1]_0\,
      I2 => dbus_rdata(1),
      I3 => \^d_reg[2]_0\,
      I4 => dbus_rdata(17),
      I5 => \d_reg[66]\,
      O => \xr_reg[14][31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    nor_i_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_i_req : in STD_LOGIC;
    nor_i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized10\ : entity is "dff";
end \femto_bd_dff__parameterized10\;

architecture STRUCTURE of \femto_bd_dff__parameterized10\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal \d_reg_n_0_[47]\ : STD_LOGIC;
  signal \d_reg_n_0_[48]\ : STD_LOGIC;
  signal \d_reg_n_0_[49]\ : STD_LOGIC;
  signal \d_reg_n_0_[50]\ : STD_LOGIC;
  signal \d_reg_n_0_[51]\ : STD_LOGIC;
  signal \d_reg_n_0_[52]\ : STD_LOGIC;
  signal \d_reg_n_0_[53]\ : STD_LOGIC;
  signal \d_reg_n_0_[54]\ : STD_LOGIC;
  signal \d_reg_n_0_[55]\ : STD_LOGIC;
  signal \d_reg_n_0_[56]\ : STD_LOGIC;
  signal \d_reg_n_0_[57]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[32]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d[33]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \d[34]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \d[35]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \d[36]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d[37]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d[38]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \d[39]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \d[40]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \d[41]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \d[42]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \d[43]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \d[44]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \d[45]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \d[46]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \d[47]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \d[48]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \d[49]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \d[50]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \d[51]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \d[52]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \d[53]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \d[54]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \d[55]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \d[56]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \d[57]_i_1__0\ : label is "soft_lutpair188";
begin
  D(25 downto 0) <= \^d\(25 downto 0);
\d[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_acc(0),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[32]\,
      O => \^d\(0)
    );
\d[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_acc(1),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[33]\,
      O => \^d\(1)
    );
\d[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(0),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[34]\,
      O => \^d\(2)
    );
\d[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(1),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[35]\,
      O => \^d\(3)
    );
\d[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(2),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[36]\,
      O => \^d\(4)
    );
\d[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(3),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[37]\,
      O => \^d\(5)
    );
\d[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(4),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[38]\,
      O => \^d\(6)
    );
\d[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(5),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[39]\,
      O => \^d\(7)
    );
\d[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(6),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[40]\,
      O => \^d\(8)
    );
\d[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(7),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[41]\,
      O => \^d\(9)
    );
\d[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(8),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[42]\,
      O => \^d\(10)
    );
\d[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(9),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[43]\,
      O => \^d\(11)
    );
\d[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(10),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[44]\,
      O => \^d\(12)
    );
\d[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(11),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[45]\,
      O => \^d\(13)
    );
\d[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(12),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[46]\,
      O => \^d\(14)
    );
\d[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(13),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[47]\,
      O => \^d\(15)
    );
\d[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(14),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[48]\,
      O => \^d\(16)
    );
\d[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(15),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[49]\,
      O => \^d\(17)
    );
\d[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(16),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[50]\,
      O => \^d\(18)
    );
\d[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(17),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[51]\,
      O => \^d\(19)
    );
\d[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(18),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[52]\,
      O => \^d\(20)
    );
\d[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(19),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[53]\,
      O => \^d\(21)
    );
\d[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(20),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[54]\,
      O => \^d\(22)
    );
\d[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(21),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[55]\,
      O => \^d\(23)
    );
\d[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(22),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[56]\,
      O => \^d\(24)
    );
\d[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_i_addr(23),
      I1 => nor_i_req,
      I2 => \d_reg_n_0_[57]\,
      O => \^d\(25)
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(4),
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(5),
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(6),
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(7),
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(8),
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(9),
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(10),
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(11),
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(12),
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(13),
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(14),
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(15),
      Q => \d_reg_n_0_[47]\,
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(16),
      Q => \d_reg_n_0_[48]\,
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(17),
      Q => \d_reg_n_0_[49]\,
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(18),
      Q => \d_reg_n_0_[50]\,
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(19),
      Q => \d_reg_n_0_[51]\,
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(20),
      Q => \d_reg_n_0_[52]\,
      R => '0'
    );
\d_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(21),
      Q => \d_reg_n_0_[53]\,
      R => '0'
    );
\d_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(22),
      Q => \d_reg_n_0_[54]\,
      R => '0'
    );
\d_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(23),
      Q => \d_reg_n_0_[55]\,
      R => '0'
    );
\d_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(24),
      Q => \d_reg_n_0_[56]\,
      R => '0'
    );
\d_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(25),
      Q => \d_reg_n_0_[57]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized10_10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 52 downto 0 );
    i_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    i_req : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized10_10\ : entity is "dff";
end \femto_bd_dff__parameterized10_10\;

architecture STRUCTURE of \femto_bd_dff__parameterized10_10\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal \d_reg_n_0_[47]\ : STD_LOGIC;
  signal \d_reg_n_0_[48]\ : STD_LOGIC;
  signal \d_reg_n_0_[49]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[50]\ : STD_LOGIC;
  signal \d_reg_n_0_[51]\ : STD_LOGIC;
  signal \d_reg_n_0_[52]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[10]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \d[11]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \d[12]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \d[13]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \d[14]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \d[15]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \d[16]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \d[17]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \d[18]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \d[19]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \d[1]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \d[20]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \d[21]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \d[22]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \d[23]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \d[24]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \d[25]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \d[26]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \d[27]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \d[28]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \d[29]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \d[2]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \d[30]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \d[31]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \d[32]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \d[33]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \d[36]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \d[37]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \d[38]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \d[39]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \d[3]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \d[40]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \d[41]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \d[42]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \d[43]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \d[44]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \d[45]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \d[46]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \d[47]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \d[48]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \d[49]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \d[4]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \d[50]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \d[51]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \d[52]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \d[5]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \d[6]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \d[7]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \d[8]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \d[9]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sram_addr[0]_INST_0_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sram_addr[1]_INST_0_i_1\ : label is "soft_lutpair135";
begin
  D(52 downto 0) <= \^d\(52 downto 0);
\d[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[0]\,
      O => \^d\(0)
    );
\d[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(10),
      I1 => i_req,
      I2 => \d_reg_n_0_[10]\,
      O => \^d\(10)
    );
\d[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(11),
      I1 => i_req,
      I2 => \d_reg_n_0_[11]\,
      O => \^d\(11)
    );
\d[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(12),
      I1 => i_req,
      I2 => \d_reg_n_0_[12]\,
      O => \^d\(12)
    );
\d[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(13),
      I1 => i_req,
      I2 => \d_reg_n_0_[13]\,
      O => \^d\(13)
    );
\d[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(14),
      I1 => i_req,
      I2 => \d_reg_n_0_[14]\,
      O => \^d\(14)
    );
\d[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(15),
      I1 => i_req,
      I2 => \d_reg_n_0_[15]\,
      O => \^d\(15)
    );
\d[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(16),
      I1 => i_req,
      I2 => \d_reg_n_0_[16]\,
      O => \^d\(16)
    );
\d[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(17),
      I1 => i_req,
      I2 => \d_reg_n_0_[17]\,
      O => \^d\(17)
    );
\d[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(18),
      I1 => i_req,
      I2 => \d_reg_n_0_[18]\,
      O => \^d\(18)
    );
\d[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(19),
      I1 => i_req,
      I2 => \d_reg_n_0_[19]\,
      O => \^d\(19)
    );
\d[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[1]\,
      O => \^d\(1)
    );
\d[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(20),
      I1 => i_req,
      I2 => \d_reg_n_0_[20]\,
      O => \^d\(20)
    );
\d[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(21),
      I1 => i_req,
      I2 => \d_reg_n_0_[21]\,
      O => \^d\(21)
    );
\d[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(22),
      I1 => i_req,
      I2 => \d_reg_n_0_[22]\,
      O => \^d\(22)
    );
\d[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(23),
      I1 => i_req,
      I2 => \d_reg_n_0_[23]\,
      O => \^d\(23)
    );
\d[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(24),
      I1 => i_req,
      I2 => \d_reg_n_0_[24]\,
      O => \^d\(24)
    );
\d[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(25),
      I1 => i_req,
      I2 => \d_reg_n_0_[25]\,
      O => \^d\(25)
    );
\d[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(26),
      I1 => i_req,
      I2 => \d_reg_n_0_[26]\,
      O => \^d\(26)
    );
\d[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(27),
      I1 => i_req,
      I2 => \d_reg_n_0_[27]\,
      O => \^d\(27)
    );
\d[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(28),
      I1 => i_req,
      I2 => \d_reg_n_0_[28]\,
      O => \^d\(28)
    );
\d[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(29),
      I1 => i_req,
      I2 => \d_reg_n_0_[29]\,
      O => \^d\(29)
    );
\d[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(2),
      I1 => i_req,
      I2 => \d_reg_n_0_[2]\,
      O => \^d\(2)
    );
\d[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(30),
      I1 => i_req,
      I2 => \d_reg_n_0_[30]\,
      O => \^d\(30)
    );
\d[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(31),
      I1 => i_req,
      I2 => \d_reg_n_0_[31]\,
      O => \^d\(31)
    );
\d[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[32]\,
      O => \^d\(32)
    );
\d[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[33]\,
      O => \^d\(33)
    );
\d[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(2),
      I1 => i_req,
      I2 => \d_reg_n_0_[36]\,
      O => \^d\(36)
    );
\d[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(3),
      I1 => i_req,
      I2 => \d_reg_n_0_[37]\,
      O => \^d\(37)
    );
\d[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(4),
      I1 => i_req,
      I2 => \d_reg_n_0_[38]\,
      O => \^d\(38)
    );
\d[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(5),
      I1 => i_req,
      I2 => \d_reg_n_0_[39]\,
      O => \^d\(39)
    );
\d[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(3),
      I1 => i_req,
      I2 => \d_reg_n_0_[3]\,
      O => \^d\(3)
    );
\d[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(6),
      I1 => i_req,
      I2 => \d_reg_n_0_[40]\,
      O => \^d\(40)
    );
\d[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(7),
      I1 => i_req,
      I2 => \d_reg_n_0_[41]\,
      O => \^d\(41)
    );
\d[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(8),
      I1 => i_req,
      I2 => \d_reg_n_0_[42]\,
      O => \^d\(42)
    );
\d[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(9),
      I1 => i_req,
      I2 => \d_reg_n_0_[43]\,
      O => \^d\(43)
    );
\d[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(10),
      I1 => i_req,
      I2 => \d_reg_n_0_[44]\,
      O => \^d\(44)
    );
\d[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(11),
      I1 => i_req,
      I2 => \d_reg_n_0_[45]\,
      O => \^d\(45)
    );
\d[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(12),
      I1 => i_req,
      I2 => \d_reg_n_0_[46]\,
      O => \^d\(46)
    );
\d[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(13),
      I1 => i_req,
      I2 => \d_reg_n_0_[47]\,
      O => \^d\(47)
    );
\d[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(14),
      I1 => i_req,
      I2 => \d_reg_n_0_[48]\,
      O => \^d\(48)
    );
\d[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(15),
      I1 => i_req,
      I2 => \d_reg_n_0_[49]\,
      O => \^d\(49)
    );
\d[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(4),
      I1 => i_req,
      I2 => \d_reg_n_0_[4]\,
      O => \^d\(4)
    );
\d[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(16),
      I1 => i_req,
      I2 => \d_reg_n_0_[50]\,
      O => \^d\(50)
    );
\d[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(17),
      I1 => i_req,
      I2 => \d_reg_n_0_[51]\,
      O => \^d\(51)
    );
\d[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(18),
      I1 => i_req,
      I2 => \d_reg_n_0_[52]\,
      O => \^d\(52)
    );
\d[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(5),
      I1 => i_req,
      I2 => \d_reg_n_0_[5]\,
      O => \^d\(5)
    );
\d[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(6),
      I1 => i_req,
      I2 => \d_reg_n_0_[6]\,
      O => \^d\(6)
    );
\d[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(7),
      I1 => i_req,
      I2 => \d_reg_n_0_[7]\,
      O => \^d\(7)
    );
\d[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(8),
      I1 => i_req,
      I2 => \d_reg_n_0_[8]\,
      O => \^d\(8)
    );
\d[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(9),
      I1 => i_req,
      I2 => \d_reg_n_0_[9]\,
      O => \^d\(9)
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \d_reg_n_0_[0]\,
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(10),
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(11),
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(12),
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(13),
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(14),
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(15),
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(16),
      Q => \d_reg_n_0_[16]\,
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(17),
      Q => \d_reg_n_0_[17]\,
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(18),
      Q => \d_reg_n_0_[18]\,
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(19),
      Q => \d_reg_n_0_[19]\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(20),
      Q => \d_reg_n_0_[20]\,
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(21),
      Q => \d_reg_n_0_[21]\,
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(22),
      Q => \d_reg_n_0_[22]\,
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(23),
      Q => \d_reg_n_0_[23]\,
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(24),
      Q => \d_reg_n_0_[24]\,
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(25),
      Q => \d_reg_n_0_[25]\,
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(26),
      Q => \d_reg_n_0_[26]\,
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(27),
      Q => \d_reg_n_0_[27]\,
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(28),
      Q => \d_reg_n_0_[28]\,
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(29),
      Q => \d_reg_n_0_[29]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(30),
      Q => \d_reg_n_0_[30]\,
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(31),
      Q => \d_reg_n_0_[31]\,
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(32),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(33),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(34),
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(35),
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(36),
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(37),
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(38),
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(39),
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \d_reg_n_0_[3]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(40),
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(41),
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(42),
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(43),
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(44),
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(45),
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(46),
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(47),
      Q => \d_reg_n_0_[47]\,
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(48),
      Q => \d_reg_n_0_[48]\,
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(49),
      Q => \d_reg_n_0_[49]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(4),
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(50),
      Q => \d_reg_n_0_[50]\,
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(51),
      Q => \d_reg_n_0_[51]\,
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(52),
      Q => \d_reg_n_0_[52]\,
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(5),
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(6),
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(7),
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(8),
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(9),
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
\sram_addr[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[34]\,
      O => \^d\(34)
    );
\sram_addr[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[35]\,
      O => \^d\(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized10_15\ is
  port (
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[0]_0\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 45 downto 0 );
    \d_reg[36]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_req : in STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized10_15\ : entity is "dff";
end \femto_bd_dff__parameterized10_15\;

architecture STRUCTURE of \femto_bd_dff__parameterized10_15\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rdata_reg[0]\ : STD_LOGIC;
  signal \^rdata_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[0]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d[10]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \d[11]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \d[12]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \d[13]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \d[14]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \d[15]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \d[16]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \d[17]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \d[18]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \d[19]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \d[1]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d[20]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \d[21]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \d[22]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \d[23]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \d[24]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \d[25]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \d[26]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \d[27]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \d[28]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \d[29]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \d[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d[30]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \d[31]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \d[32]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \d[33]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \d[34]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \d[35]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \d[36]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \d[37]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \d[38]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \d[39]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \d[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d[40]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \d[41]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \d[42]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \d[43]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \d[44]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \d[45]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \d[4]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d[5]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \d[6]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d[7]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \d[8]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \d[9]_i_1__0\ : label is "soft_lutpair75";
begin
  D(45 downto 0) <= \^d\(45 downto 0);
  \rdata_reg[0]\ <= \^rdata_reg[0]\;
  \rdata_reg[0]_0\ <= \^rdata_reg[0]_0\;
array_reg_0_255_16_16_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rdata_reg[0]\,
      I1 => \^rdata_reg[0]_0\,
      O => \rdata_reg[16]\
    );
array_reg_0_255_8_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAFCCFFFFAFFF"
    )
        port map (
      I0 => \^d\(32),
      I1 => \d_reg[36]_0\(0),
      I2 => \^d\(34),
      I3 => \FSM_sequential_state_reg[1]\,
      I4 => \d_reg[0]_0\,
      I5 => \d_reg[36]_0\(2),
      O => \^rdata_reg[0]\
    );
array_reg_0_255_8_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => \^d\(33),
      I1 => \d_reg[36]_0\(1),
      I2 => \^d\(35),
      I3 => \FSM_sequential_state_reg[1]\,
      I4 => \d_reg[0]_0\,
      I5 => \d_reg[36]_0\(3),
      O => \rdata_reg[8]\
    );
\d[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[0]\,
      O => \^d\(0)
    );
\d[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(10),
      I1 => i_req,
      I2 => \d_reg_n_0_[10]\,
      O => \^d\(10)
    );
\d[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(11),
      I1 => i_req,
      I2 => \d_reg_n_0_[11]\,
      O => \^d\(11)
    );
\d[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(12),
      I1 => i_req,
      I2 => \d_reg_n_0_[12]\,
      O => \^d\(12)
    );
\d[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(13),
      I1 => i_req,
      I2 => \d_reg_n_0_[13]\,
      O => \^d\(13)
    );
\d[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(14),
      I1 => i_req,
      I2 => \d_reg_n_0_[14]\,
      O => \^d\(14)
    );
\d[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(15),
      I1 => i_req,
      I2 => \d_reg_n_0_[15]\,
      O => \^d\(15)
    );
\d[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(16),
      I1 => i_req,
      I2 => \d_reg_n_0_[16]\,
      O => \^d\(16)
    );
\d[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(17),
      I1 => i_req,
      I2 => \d_reg_n_0_[17]\,
      O => \^d\(17)
    );
\d[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(18),
      I1 => i_req,
      I2 => \d_reg_n_0_[18]\,
      O => \^d\(18)
    );
\d[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(19),
      I1 => i_req,
      I2 => \d_reg_n_0_[19]\,
      O => \^d\(19)
    );
\d[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[1]\,
      O => \^d\(1)
    );
\d[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(20),
      I1 => i_req,
      I2 => \d_reg_n_0_[20]\,
      O => \^d\(20)
    );
\d[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(21),
      I1 => i_req,
      I2 => \d_reg_n_0_[21]\,
      O => \^d\(21)
    );
\d[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(22),
      I1 => i_req,
      I2 => \d_reg_n_0_[22]\,
      O => \^d\(22)
    );
\d[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(23),
      I1 => i_req,
      I2 => \d_reg_n_0_[23]\,
      O => \^d\(23)
    );
\d[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(24),
      I1 => i_req,
      I2 => \d_reg_n_0_[24]\,
      O => \^d\(24)
    );
\d[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(25),
      I1 => i_req,
      I2 => \d_reg_n_0_[25]\,
      O => \^d\(25)
    );
\d[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(26),
      I1 => i_req,
      I2 => \d_reg_n_0_[26]\,
      O => \^d\(26)
    );
\d[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(27),
      I1 => i_req,
      I2 => \d_reg_n_0_[27]\,
      O => \^d\(27)
    );
\d[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(28),
      I1 => i_req,
      I2 => \d_reg_n_0_[28]\,
      O => \^d\(28)
    );
\d[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(29),
      I1 => i_req,
      I2 => \d_reg_n_0_[29]\,
      O => \^d\(29)
    );
\d[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(2),
      I1 => i_req,
      I2 => \d_reg_n_0_[2]\,
      O => \^d\(2)
    );
\d[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(30),
      I1 => i_req,
      I2 => \d_reg_n_0_[30]\,
      O => \^d\(30)
    );
\d[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(31),
      I1 => i_req,
      I2 => \d_reg_n_0_[31]\,
      O => \^d\(31)
    );
\d[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[32]\,
      O => \^d\(32)
    );
\d[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[33]\,
      O => \^d\(33)
    );
\d[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[34]\,
      O => \^d\(34)
    );
\d[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[35]\,
      O => \^d\(35)
    );
\d[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(2),
      I1 => i_req,
      I2 => \d_reg_n_0_[36]\,
      O => \^d\(36)
    );
\d[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(3),
      I1 => i_req,
      I2 => \d_reg_n_0_[37]\,
      O => \^d\(37)
    );
\d[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(4),
      I1 => i_req,
      I2 => \d_reg_n_0_[38]\,
      O => \^d\(38)
    );
\d[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(5),
      I1 => i_req,
      I2 => \d_reg_n_0_[39]\,
      O => \^d\(39)
    );
\d[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(3),
      I1 => i_req,
      I2 => \d_reg_n_0_[3]\,
      O => \^d\(3)
    );
\d[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(6),
      I1 => i_req,
      I2 => \d_reg_n_0_[40]\,
      O => \^d\(40)
    );
\d[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(7),
      I1 => i_req,
      I2 => \d_reg_n_0_[41]\,
      O => \^d\(41)
    );
\d[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(8),
      I1 => i_req,
      I2 => \d_reg_n_0_[42]\,
      O => \^d\(42)
    );
\d[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(9),
      I1 => i_req,
      I2 => \d_reg_n_0_[43]\,
      O => \^d\(43)
    );
\d[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(10),
      I1 => i_req,
      I2 => \d_reg_n_0_[44]\,
      O => \^d\(44)
    );
\d[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(11),
      I1 => i_req,
      I2 => \d_reg_n_0_[45]\,
      O => \^d\(45)
    );
\d[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(4),
      I1 => i_req,
      I2 => \d_reg_n_0_[4]\,
      O => \^d\(4)
    );
\d[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(5),
      I1 => i_req,
      I2 => \d_reg_n_0_[5]\,
      O => \^d\(5)
    );
\d[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(6),
      I1 => i_req,
      I2 => \d_reg_n_0_[6]\,
      O => \^d\(6)
    );
\d[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(7),
      I1 => i_req,
      I2 => \d_reg_n_0_[7]\,
      O => \^d\(7)
    );
\d[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(8),
      I1 => i_req,
      I2 => \d_reg_n_0_[8]\,
      O => \^d\(8)
    );
\d[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_wdata(9),
      I1 => i_req,
      I2 => \d_reg_n_0_[9]\,
      O => \^d\(9)
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \d_reg_n_0_[0]\,
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(10),
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(11),
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(12),
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(13),
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(14),
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(15),
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(16),
      Q => \d_reg_n_0_[16]\,
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(17),
      Q => \d_reg_n_0_[17]\,
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(18),
      Q => \d_reg_n_0_[18]\,
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(19),
      Q => \d_reg_n_0_[19]\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(20),
      Q => \d_reg_n_0_[20]\,
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(21),
      Q => \d_reg_n_0_[21]\,
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(22),
      Q => \d_reg_n_0_[22]\,
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(23),
      Q => \d_reg_n_0_[23]\,
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(24),
      Q => \d_reg_n_0_[24]\,
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(25),
      Q => \d_reg_n_0_[25]\,
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(26),
      Q => \d_reg_n_0_[26]\,
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(27),
      Q => \d_reg_n_0_[27]\,
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(28),
      Q => \d_reg_n_0_[28]\,
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(29),
      Q => \d_reg_n_0_[29]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(30),
      Q => \d_reg_n_0_[30]\,
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(31),
      Q => \d_reg_n_0_[31]\,
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(32),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(33),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(34),
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(35),
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(36),
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(37),
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(38),
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(39),
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \d_reg_n_0_[3]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(40),
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(41),
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(42),
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(43),
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(44),
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(45),
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(4),
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(5),
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(6),
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(7),
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(8),
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(9),
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A00CCCC0ACC"
    )
        port map (
      I0 => \^d\(35),
      I1 => \d_reg[36]_0\(3),
      I2 => \^d\(33),
      I3 => \FSM_sequential_state_reg[1]\,
      I4 => \d_reg[0]_0\,
      I5 => \d_reg[36]_0\(1),
      O => \^rdata_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized10_20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_req : in STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized10_20\ : entity is "dff";
end \femto_bd_dff__parameterized10_20\;

architecture STRUCTURE of \femto_bd_dff__parameterized10_20\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[32]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \d[33]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \d[34]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d[35]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d[36]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \d[37]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \d[38]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \d[39]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \d[40]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \d[41]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \d[42]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \d[43]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \d[44]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \d[45]_i_1__0\ : label is "soft_lutpair18";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
\d[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[32]\,
      O => \^d\(0)
    );
\d[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_acc(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[33]\,
      O => \^d\(1)
    );
\d[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(0),
      I1 => i_req,
      I2 => \d_reg_n_0_[34]\,
      O => \^d\(2)
    );
\d[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(1),
      I1 => i_req,
      I2 => \d_reg_n_0_[35]\,
      O => \^d\(3)
    );
\d[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(2),
      I1 => i_req,
      I2 => \d_reg_n_0_[36]\,
      O => \^d\(4)
    );
\d[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(3),
      I1 => i_req,
      I2 => \d_reg_n_0_[37]\,
      O => \^d\(5)
    );
\d[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(4),
      I1 => i_req,
      I2 => \d_reg_n_0_[38]\,
      O => \^d\(6)
    );
\d[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(5),
      I1 => i_req,
      I2 => \d_reg_n_0_[39]\,
      O => \^d\(7)
    );
\d[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(6),
      I1 => i_req,
      I2 => \d_reg_n_0_[40]\,
      O => \^d\(8)
    );
\d[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(7),
      I1 => i_req,
      I2 => \d_reg_n_0_[41]\,
      O => \^d\(9)
    );
\d[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(8),
      I1 => i_req,
      I2 => \d_reg_n_0_[42]\,
      O => \^d\(10)
    );
\d[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(9),
      I1 => i_req,
      I2 => \d_reg_n_0_[43]\,
      O => \^d\(11)
    );
\d[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(10),
      I1 => i_req,
      I2 => \d_reg_n_0_[44]\,
      O => \^d\(12)
    );
\d[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_addr(11),
      I1 => i_req,
      I2 => \d_reg_n_0_[45]\,
      O => \^d\(13)
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(4),
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(5),
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(6),
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(7),
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(8),
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(9),
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(10),
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(11),
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(12),
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(13),
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \d_reg[0]\ : out STD_LOGIC;
    \d_reg[3]\ : out STD_LOGIC;
    \d_reg[0]_0\ : out STD_LOGIC;
    \d_reg[2]\ : out STD_LOGIC;
    \d_reg[1]\ : out STD_LOGIC;
    nor_d_fault : out STD_LOGIC;
    nor_i_fault : out STD_LOGIC;
    nor_d_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_d_req : in STD_LOGIC;
    \next_state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[35]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    nor_d_w_rb : in STD_LOGIC;
    nor_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized11\ : entity is "dff";
end \femto_bd_dff__parameterized11\;

architecture STRUCTURE of \femto_bd_dff__parameterized11\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \d[35]_i_1_n_0\ : STD_LOGIC;
  signal \d[36]_i_1_n_0\ : STD_LOGIC;
  signal \^d_reg[0]\ : STD_LOGIC;
  signal \^d_reg[0]_0\ : STD_LOGIC;
  signal \^d_reg[1]\ : STD_LOGIC;
  signal \^d_reg[2]\ : STD_LOGIC;
  signal \^d_reg[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal \d_reg_n_0_[47]\ : STD_LOGIC;
  signal \d_reg_n_0_[48]\ : STD_LOGIC;
  signal \d_reg_n_0_[49]\ : STD_LOGIC;
  signal \d_reg_n_0_[50]\ : STD_LOGIC;
  signal \d_reg_n_0_[51]\ : STD_LOGIC;
  signal \d_reg_n_0_[52]\ : STD_LOGIC;
  signal \d_reg_n_0_[53]\ : STD_LOGIC;
  signal \d_reg_n_0_[54]\ : STD_LOGIC;
  signal \d_reg_n_0_[55]\ : STD_LOGIC;
  signal \d_reg_n_0_[56]\ : STD_LOGIC;
  signal \d_reg_n_0_[57]\ : STD_LOGIC;
  signal \d_reg_n_0_[58]\ : STD_LOGIC;
  signal d_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_req_w_rb : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[32]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \d[33]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \d[35]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \d[36]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \d[37]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \d[38]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \d[39]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \d[40]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \d[41]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \d[42]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \d[43]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \d[44]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \d[45]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \d[46]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \d[47]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \d[48]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \d[49]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \d[50]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \d[51]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \d[52]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \d[53]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \d[54]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \d[55]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \d[56]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \d[57]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \d[58]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0_i_4 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0_i_5 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0_i_6 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of nor_d_fault_INST_0_i_7 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of nor_i_fault_INST_0 : label is "soft_lutpair185";
begin
  D(21 downto 0) <= \^d\(21 downto 0);
  \d_reg[0]\ <= \^d_reg[0]\;
  \d_reg[0]_0\ <= \^d_reg[0]_0\;
  \d_reg[1]\ <= \^d_reg[1]\;
  \d_reg[2]\ <= \^d_reg[2]\;
  \d_reg[3]\ <= \^d_reg[3]\;
\d[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_acc(0),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[32]\,
      O => d_req_acc(0)
    );
\d[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_acc(1),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[33]\,
      O => d_req_acc(1)
    );
\d[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_w_rb,
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[34]\,
      O => d_req_w_rb
    );
\d[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(0),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[35]\,
      O => \d[35]_i_1_n_0\
    );
\d[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(1),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[36]\,
      O => \d[36]_i_1_n_0\
    );
\d[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(2),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[37]\,
      O => \^d\(0)
    );
\d[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(3),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[38]\,
      O => \^d\(1)
    );
\d[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(4),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[39]\,
      O => \^d\(2)
    );
\d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(5),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[40]\,
      O => \^d\(3)
    );
\d[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(6),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[41]\,
      O => \^d\(4)
    );
\d[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(7),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[42]\,
      O => \^d\(5)
    );
\d[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(8),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[43]\,
      O => \^d\(6)
    );
\d[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(9),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[44]\,
      O => \^d\(7)
    );
\d[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(10),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[45]\,
      O => \^d\(8)
    );
\d[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(11),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[46]\,
      O => \^d\(9)
    );
\d[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(12),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[47]\,
      O => \^d\(10)
    );
\d[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(13),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[48]\,
      O => \^d\(11)
    );
\d[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(14),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[49]\,
      O => \^d\(12)
    );
\d[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(15),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[50]\,
      O => \^d\(13)
    );
\d[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(16),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[51]\,
      O => \^d\(14)
    );
\d[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(17),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[52]\,
      O => \^d\(15)
    );
\d[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(18),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[53]\,
      O => \^d\(16)
    );
\d[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(19),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[54]\,
      O => \^d\(17)
    );
\d[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(20),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[55]\,
      O => \^d\(18)
    );
\d[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(21),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[56]\,
      O => \^d\(19)
    );
\d[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(22),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[57]\,
      O => \^d\(20)
    );
\d[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nor_d_addr(23),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[58]\,
      O => \^d\(21)
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_w_rb,
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[35]_i_1_n_0\,
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[36]_i_1_n_0\,
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(4),
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(5),
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(6),
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(7),
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(8),
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(9),
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(10),
      Q => \d_reg_n_0_[47]\,
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(11),
      Q => \d_reg_n_0_[48]\,
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(12),
      Q => \d_reg_n_0_[49]\,
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(13),
      Q => \d_reg_n_0_[50]\,
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(14),
      Q => \d_reg_n_0_[51]\,
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(15),
      Q => \d_reg_n_0_[52]\,
      R => '0'
    );
\d_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(16),
      Q => \d_reg_n_0_[53]\,
      R => '0'
    );
\d_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(17),
      Q => \d_reg_n_0_[54]\,
      R => '0'
    );
\d_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(18),
      Q => \d_reg_n_0_[55]\,
      R => '0'
    );
\d_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(19),
      Q => \d_reg_n_0_[56]\,
      R => '0'
    );
\d_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(20),
      Q => \d_reg_n_0_[57]\,
      R => '0'
    );
\d_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(21),
      Q => \d_reg_n_0_[58]\,
      R => '0'
    );
nor_d_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^d_reg[0]\,
      I1 => \d_reg[0]_1\,
      I2 => \next_state__0\(0),
      O => nor_d_fault
    );
nor_d_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770700777777"
    )
        port map (
      I0 => \next_state__0\(0),
      I1 => d_req_w_rb,
      I2 => \^d_reg[3]\,
      I3 => \^d_reg[0]_0\,
      I4 => \^d_reg[2]\,
      I5 => \^d_reg[1]\,
      O => \^d_reg[0]\
    );
nor_d_fault_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => nor_d_addr(1),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[36]\,
      I3 => \next_state__0\(0),
      I4 => \d_reg[35]_0\(3),
      O => \^d_reg[3]\
    );
nor_d_fault_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => nor_d_acc(0),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[32]\,
      I3 => \next_state__0\(0),
      I4 => \d_reg[35]_0\(0),
      O => \^d_reg[0]_0\
    );
nor_d_fault_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => nor_d_addr(0),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[35]\,
      I3 => \next_state__0\(0),
      I4 => \d_reg[35]_0\(2),
      O => \^d_reg[2]\
    );
nor_d_fault_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => nor_d_acc(1),
      I1 => nor_d_req,
      I2 => \d_reg_n_0_[33]\,
      I3 => \next_state__0\(0),
      I4 => \d_reg[35]_0\(1),
      O => \^d_reg[1]\
    );
nor_i_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d_reg[0]\,
      I1 => \d_reg[0]_1\,
      I2 => \next_state__0\(0),
      O => nor_i_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized11_13\ is
  port (
    resp_reg : out STD_LOGIC;
    tcm_d_fault : out STD_LOGIC;
    tcm_i_fault : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[24]_0\ : out STD_LOGIC;
    \rdata_reg[0]_0\ : out STD_LOGIC;
    \rdata_reg[0]_1\ : out STD_LOGIC;
    \rdata_reg[0]_2\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[15]_0\ : out STD_LOGIC;
    \rdata_reg[15]_1\ : out STD_LOGIC;
    \rdata_reg[15]_2\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[23]_0\ : out STD_LOGIC;
    \rdata_reg[23]_1\ : out STD_LOGIC;
    \rdata_reg[23]_2\ : out STD_LOGIC;
    \rdata_reg[24]_1\ : out STD_LOGIC;
    \rdata_reg[24]_2\ : out STD_LOGIC;
    \rdata_reg[24]_3\ : out STD_LOGIC;
    \rdata_reg[24]_4\ : out STD_LOGIC;
    cell_addr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]_3\ : out STD_LOGIC;
    \d_reg[36]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[32]_0\ : in STD_LOGIC;
    \d_reg[33]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \d_reg[35]_0\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \next_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d_req : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \d_reg[32]_1\ : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized11_13\ : entity is "dff";
end \femto_bd_dff__parameterized11_13\;

architecture STRUCTURE of \femto_bd_dff__parameterized11_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal array_reg_0_255_0_0_i_11_n_0 : STD_LOGIC;
  signal array_reg_0_255_0_0_i_12_n_0 : STD_LOGIC;
  signal array_reg_0_255_0_0_i_13_n_0 : STD_LOGIC;
  signal array_reg_0_255_10_10_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_11_11_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_12_12_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_13_13_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_14_14_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_15_15_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_16_16_i_4_n_0 : STD_LOGIC;
  signal array_reg_0_255_1_1_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_24_24_i_3_n_0 : STD_LOGIC;
  signal array_reg_0_255_24_24_i_4_n_0 : STD_LOGIC;
  signal array_reg_0_255_25_25_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_26_26_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_27_27_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_28_28_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_29_29_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_2_2_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_30_30_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_31_31_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_3_3_i_10_n_0 : STD_LOGIC;
  signal array_reg_0_255_4_4_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_5_5_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_6_6_i_10_n_0 : STD_LOGIC;
  signal array_reg_0_255_7_7_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_8_8_i_5_n_0 : STD_LOGIC;
  signal array_reg_0_255_8_8_i_6_n_0 : STD_LOGIC;
  signal array_reg_0_255_9_9_i_2_n_0 : STD_LOGIC;
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[10]_i_1_n_0\ : STD_LOGIC;
  signal \d[11]_i_1_n_0\ : STD_LOGIC;
  signal \d[12]_i_1_n_0\ : STD_LOGIC;
  signal \d[13]_i_1_n_0\ : STD_LOGIC;
  signal \d[14]_i_1_n_0\ : STD_LOGIC;
  signal \d[15]_i_1_n_0\ : STD_LOGIC;
  signal \d[16]_i_1_n_0\ : STD_LOGIC;
  signal \d[17]_i_1_n_0\ : STD_LOGIC;
  signal \d[18]_i_1_n_0\ : STD_LOGIC;
  signal \d[19]_i_1_n_0\ : STD_LOGIC;
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[20]_i_1_n_0\ : STD_LOGIC;
  signal \d[21]_i_1_n_0\ : STD_LOGIC;
  signal \d[22]_i_1_n_0\ : STD_LOGIC;
  signal \d[23]_i_1_n_0\ : STD_LOGIC;
  signal \d[24]_i_1_n_0\ : STD_LOGIC;
  signal \d[25]_i_1_n_0\ : STD_LOGIC;
  signal \d[26]_i_1_n_0\ : STD_LOGIC;
  signal \d[27]_i_1_n_0\ : STD_LOGIC;
  signal \d[28]_i_1_n_0\ : STD_LOGIC;
  signal \d[29]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \d[30]_i_1_n_0\ : STD_LOGIC;
  signal \d[31]_i_1_n_0\ : STD_LOGIC;
  signal \d[37]_i_1_n_0\ : STD_LOGIC;
  signal \d[38]_i_1_n_0\ : STD_LOGIC;
  signal \d[39]_i_1_n_0\ : STD_LOGIC;
  signal \d[3]_i_1_n_0\ : STD_LOGIC;
  signal \d[40]_i_1_n_0\ : STD_LOGIC;
  signal \d[41]_i_1_n_0\ : STD_LOGIC;
  signal \d[42]_i_1_n_0\ : STD_LOGIC;
  signal \d[43]_i_1_n_0\ : STD_LOGIC;
  signal \d[44]_i_1_n_0\ : STD_LOGIC;
  signal \d[45]_i_1_n_0\ : STD_LOGIC;
  signal \d[46]_i_1_n_0\ : STD_LOGIC;
  signal \d[4]_i_1_n_0\ : STD_LOGIC;
  signal \d[5]_i_1_n_0\ : STD_LOGIC;
  signal \d[6]_i_1_n_0\ : STD_LOGIC;
  signal \d[7]_i_1_n_0\ : STD_LOGIC;
  signal \d[8]_i_1_n_0\ : STD_LOGIC;
  signal \d[9]_i_1_n_0\ : STD_LOGIC;
  signal \^d_reg[36]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal d_req_w_rb : STD_LOGIC;
  signal \^rdata_reg[0]_3\ : STD_LOGIC;
  signal \^rdata_reg[24]\ : STD_LOGIC;
  signal \^rdata_reg[24]_0\ : STD_LOGIC;
  signal tcm_d_fault_INST_0_i_1_n_0 : STD_LOGIC;
  signal tcm_d_fault_INST_0_i_2_n_0 : STD_LOGIC;
  signal tcm_d_fault_INST_0_i_3_n_0 : STD_LOGIC;
  signal tcm_d_fault_INST_0_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of array_reg_0_255_0_0_i_11 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of array_reg_0_255_0_0_i_13 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of array_reg_0_255_10_10_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of array_reg_0_255_11_11_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of array_reg_0_255_12_12_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of array_reg_0_255_13_13_i_2 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of array_reg_0_255_14_14_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of array_reg_0_255_15_15_i_2 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of array_reg_0_255_1_1_i_2 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of array_reg_0_255_2_2_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of array_reg_0_255_3_3_i_10 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of array_reg_0_255_4_4_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of array_reg_0_255_5_5_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of array_reg_0_255_6_6_i_10 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of array_reg_0_255_7_7_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of array_reg_0_255_8_8_i_5 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of array_reg_0_255_9_9_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \d[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \d[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \d[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \d[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \d[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \d[14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \d[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \d[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \d[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \d[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \d[19]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \d[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \d[20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \d[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \d[22]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \d[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \d[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d[25]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d[26]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d[27]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \d[28]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d[29]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \d[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \d[30]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \d[31]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \d[32]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \d[33]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \d[34]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \d[35]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \d[36]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \d[37]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \d[38]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \d[39]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \d[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \d[40]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \d[41]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \d[42]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \d[43]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \d[44]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \d[45]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \d[46]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \d[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \d[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \d[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \d[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \d[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \d[9]_i_1\ : label is "soft_lutpair35";
begin
  Q(0) <= \^q\(0);
  \d_reg[36]_0\(3 downto 0) <= \^d_reg[36]_0\(3 downto 0);
  \rdata_reg[0]_3\ <= \^rdata_reg[0]_3\;
  \rdata_reg[24]\ <= \^rdata_reg[24]\;
  \rdata_reg[24]_0\ <= \^rdata_reg[24]_0\;
array_reg_0_255_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_0_0_i_11_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(0)
    );
array_reg_0_255_0_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      I3 => \next_state__0\(1),
      I4 => D(36),
      O => cell_addr(0)
    );
array_reg_0_255_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[0]\,
      I3 => \next_state__0\(1),
      I4 => D(0),
      O => array_reg_0_255_0_0_i_11_n_0
    );
array_reg_0_255_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2220000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_0_0_i_13_n_0,
      I5 => \FSM_sequential_state_reg[1]\,
      O => array_reg_0_255_0_0_i_12_n_0
    );
array_reg_0_255_0_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E200E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => d_req,
      I2 => d_w_rb,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => \d_reg[0]_0\,
      O => array_reg_0_255_0_0_i_13_n_0
    );
array_reg_0_255_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => array_reg_0_255_0_0_i_12_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[0]\
    );
array_reg_0_255_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      I3 => \next_state__0\(1),
      I4 => D(43),
      O => cell_addr(7)
    );
array_reg_0_255_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      I3 => \next_state__0\(1),
      I4 => D(42),
      O => cell_addr(6)
    );
array_reg_0_255_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      I3 => \next_state__0\(1),
      I4 => D(41),
      O => cell_addr(5)
    );
array_reg_0_255_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      I3 => \next_state__0\(1),
      I4 => D(40),
      O => cell_addr(4)
    );
array_reg_0_255_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      I3 => \next_state__0\(1),
      I4 => D(39),
      O => cell_addr(3)
    );
array_reg_0_255_0_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      I3 => \next_state__0\(1),
      I4 => D(38),
      O => cell_addr(2)
    );
array_reg_0_255_0_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      I3 => \next_state__0\(1),
      I4 => D(37),
      O => cell_addr(1)
    );
array_reg_0_255_10_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_2_2_i_2_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_10_10_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(10)
    );
array_reg_0_255_10_10_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[10]\,
      I3 => \next_state__0\(1),
      I4 => D(10),
      O => array_reg_0_255_10_10_i_2_n_0
    );
array_reg_0_255_11_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_3_3_i_10_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_11_11_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(11)
    );
array_reg_0_255_11_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[11]\,
      I3 => \next_state__0\(1),
      I4 => D(11),
      O => array_reg_0_255_11_11_i_2_n_0
    );
array_reg_0_255_12_12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_4_4_i_2_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_12_12_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(12)
    );
array_reg_0_255_12_12_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(12),
      I1 => d_req,
      I2 => \d_reg_n_0_[12]\,
      I3 => \next_state__0\(1),
      I4 => D(12),
      O => array_reg_0_255_12_12_i_2_n_0
    );
array_reg_0_255_13_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_5_5_i_2_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_13_13_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(13)
    );
array_reg_0_255_13_13_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(13),
      I1 => d_req,
      I2 => \d_reg_n_0_[13]\,
      I3 => \next_state__0\(1),
      I4 => D(13),
      O => array_reg_0_255_13_13_i_2_n_0
    );
array_reg_0_255_14_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_6_6_i_10_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_14_14_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(14)
    );
array_reg_0_255_14_14_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(14),
      I1 => d_req,
      I2 => \d_reg_n_0_[14]\,
      I3 => \next_state__0\(1),
      I4 => D(14),
      O => array_reg_0_255_14_14_i_2_n_0
    );
array_reg_0_255_15_15_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_7_7_i_2_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_15_15_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(15)
    );
array_reg_0_255_15_15_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(15),
      I1 => d_req,
      I2 => \d_reg_n_0_[15]\,
      I3 => \next_state__0\(1),
      I4 => D(15),
      O => array_reg_0_255_15_15_i_2_n_0
    );
array_reg_0_255_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_0_0_i_11_n_0,
      I2 => \d[16]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(16),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(16)
    );
array_reg_0_255_16_16_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => array_reg_0_255_16_16_i_4_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[23]\
    );
array_reg_0_255_16_16_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2220000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[35]_0\,
      I3 => \d_reg[32]_0\,
      I4 => array_reg_0_255_0_0_i_13_n_0,
      I5 => \FSM_sequential_state_reg[1]\,
      O => array_reg_0_255_16_16_i_4_n_0
    );
array_reg_0_255_17_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_1_1_i_2_n_0,
      I2 => \d[17]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(17),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(17)
    );
array_reg_0_255_18_18_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_2_2_i_2_n_0,
      I2 => \d[18]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(18),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(18)
    );
array_reg_0_255_19_19_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_3_3_i_10_n_0,
      I2 => \d[19]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(19),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(19)
    );
array_reg_0_255_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_1_1_i_2_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(1)
    );
array_reg_0_255_1_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[1]\,
      I3 => \next_state__0\(1),
      I4 => D(1),
      O => array_reg_0_255_1_1_i_2_n_0
    );
array_reg_0_255_20_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_4_4_i_2_n_0,
      I2 => \d[20]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(20),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(20)
    );
array_reg_0_255_21_21_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_5_5_i_2_n_0,
      I2 => \d[21]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(21),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(21)
    );
array_reg_0_255_22_22_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_6_6_i_10_n_0,
      I2 => \d[22]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(22),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(22)
    );
array_reg_0_255_23_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \d_reg[32]_1\,
      I1 => array_reg_0_255_7_7_i_2_n_0,
      I2 => \d[23]_i_1_n_0\,
      I3 => \next_state__0\(1),
      I4 => D(23),
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(23)
    );
array_reg_0_255_24_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_8_8_i_5_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_0_0_i_11_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_24_24_i_3_n_0,
      O => p_0_in1_in(24)
    );
array_reg_0_255_24_24_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => array_reg_0_255_24_24_i_4_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[24]_1\
    );
array_reg_0_255_24_24_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(24),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[24]\,
      I4 => d_req,
      I5 => d_wdata(24),
      O => array_reg_0_255_24_24_i_3_n_0
    );
array_reg_0_255_24_24_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE220000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => tcm_d_fault_INST_0_i_1_n_0,
      I3 => \d_reg[35]_0\,
      I4 => array_reg_0_255_0_0_i_13_n_0,
      I5 => \FSM_sequential_state_reg[1]\,
      O => array_reg_0_255_24_24_i_4_n_0
    );
array_reg_0_255_25_25_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_9_9_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_1_1_i_2_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_25_25_i_2_n_0,
      O => p_0_in1_in(25)
    );
array_reg_0_255_25_25_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(25),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[25]\,
      I4 => d_req,
      I5 => d_wdata(25),
      O => array_reg_0_255_25_25_i_2_n_0
    );
array_reg_0_255_26_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_10_10_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_2_2_i_2_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_26_26_i_2_n_0,
      O => p_0_in1_in(26)
    );
array_reg_0_255_26_26_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(26),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[26]\,
      I4 => d_req,
      I5 => d_wdata(26),
      O => array_reg_0_255_26_26_i_2_n_0
    );
array_reg_0_255_27_27_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_11_11_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_3_3_i_10_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_27_27_i_2_n_0,
      O => p_0_in1_in(27)
    );
array_reg_0_255_27_27_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(27),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[27]\,
      I4 => d_req,
      I5 => d_wdata(27),
      O => array_reg_0_255_27_27_i_2_n_0
    );
array_reg_0_255_28_28_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_12_12_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_4_4_i_2_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_28_28_i_2_n_0,
      O => p_0_in1_in(28)
    );
array_reg_0_255_28_28_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(28),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[28]\,
      I4 => d_req,
      I5 => d_wdata(28),
      O => array_reg_0_255_28_28_i_2_n_0
    );
array_reg_0_255_29_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_13_13_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_5_5_i_2_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_29_29_i_2_n_0,
      O => p_0_in1_in(29)
    );
array_reg_0_255_29_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(29),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[29]\,
      I4 => d_req,
      I5 => d_wdata(29),
      O => array_reg_0_255_29_29_i_2_n_0
    );
array_reg_0_255_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_2_2_i_2_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(2)
    );
array_reg_0_255_2_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[2]\,
      I3 => \next_state__0\(1),
      I4 => D(2),
      O => array_reg_0_255_2_2_i_2_n_0
    );
array_reg_0_255_30_30_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_14_14_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_6_6_i_10_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_30_30_i_2_n_0,
      O => p_0_in1_in(30)
    );
array_reg_0_255_30_30_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(30),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[30]\,
      I4 => d_req,
      I5 => d_wdata(30),
      O => array_reg_0_255_30_30_i_2_n_0
    );
array_reg_0_255_31_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F880000"
    )
        port map (
      I0 => array_reg_0_255_15_15_i_2_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => \d_reg[32]_0\,
      I3 => array_reg_0_255_7_7_i_2_n_0,
      I4 => \d_reg[35]_0\,
      I5 => array_reg_0_255_31_31_i_2_n_0,
      O => p_0_in1_in(31)
    );
array_reg_0_255_31_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => D(31),
      I2 => \next_state__0\(1),
      I3 => \d_reg_n_0_[31]\,
      I4 => d_req,
      I5 => d_wdata(31),
      O => array_reg_0_255_31_31_i_2_n_0
    );
array_reg_0_255_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_3_3_i_10_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(3)
    );
array_reg_0_255_3_3_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[3]\,
      I3 => \next_state__0\(1),
      I4 => D(3),
      O => array_reg_0_255_3_3_i_10_n_0
    );
array_reg_0_255_3_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      I3 => \next_state__0\(1),
      I4 => D(43),
      O => A(7)
    );
array_reg_0_255_3_3_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      I3 => \next_state__0\(1),
      I4 => D(42),
      O => A(6)
    );
array_reg_0_255_3_3_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      I3 => \next_state__0\(1),
      I4 => D(41),
      O => A(5)
    );
array_reg_0_255_3_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      I3 => \next_state__0\(1),
      I4 => D(40),
      O => A(4)
    );
array_reg_0_255_3_3_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      I3 => \next_state__0\(1),
      I4 => D(39),
      O => A(3)
    );
array_reg_0_255_3_3_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      I3 => \next_state__0\(1),
      I4 => D(38),
      O => A(2)
    );
array_reg_0_255_3_3_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      I3 => \next_state__0\(1),
      I4 => D(37),
      O => A(1)
    );
array_reg_0_255_3_3_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      I3 => \next_state__0\(1),
      I4 => D(36),
      O => A(0)
    );
array_reg_0_255_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_4_4_i_2_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(4)
    );
array_reg_0_255_4_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[4]\,
      I3 => \next_state__0\(1),
      I4 => D(4),
      O => array_reg_0_255_4_4_i_2_n_0
    );
array_reg_0_255_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_5_5_i_2_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(5)
    );
array_reg_0_255_5_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[5]\,
      I3 => \next_state__0\(1),
      I4 => D(5),
      O => array_reg_0_255_5_5_i_2_n_0
    );
array_reg_0_255_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_6_6_i_10_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(6)
    );
array_reg_0_255_6_6_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[6]\,
      I3 => \next_state__0\(1),
      I4 => D(6),
      O => array_reg_0_255_6_6_i_10_n_0
    );
array_reg_0_255_6_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      I3 => \next_state__0\(1),
      I4 => D(43),
      O => \rdata_reg[30]\(7)
    );
array_reg_0_255_6_6_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      I3 => \next_state__0\(1),
      I4 => D(42),
      O => \rdata_reg[30]\(6)
    );
array_reg_0_255_6_6_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      I3 => \next_state__0\(1),
      I4 => D(41),
      O => \rdata_reg[30]\(5)
    );
array_reg_0_255_6_6_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      I3 => \next_state__0\(1),
      I4 => D(40),
      O => \rdata_reg[30]\(4)
    );
array_reg_0_255_6_6_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      I3 => \next_state__0\(1),
      I4 => D(39),
      O => \rdata_reg[30]\(3)
    );
array_reg_0_255_6_6_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      I3 => \next_state__0\(1),
      I4 => D(38),
      O => \rdata_reg[30]\(2)
    );
array_reg_0_255_6_6_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      I3 => \next_state__0\(1),
      I4 => D(37),
      O => \rdata_reg[30]\(1)
    );
array_reg_0_255_6_6_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      I3 => \next_state__0\(1),
      I4 => D(36),
      O => \rdata_reg[30]\(0)
    );
array_reg_0_255_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => array_reg_0_255_7_7_i_2_n_0,
      I1 => \^rdata_reg[0]_3\,
      I2 => \d_reg[35]_0\,
      O => p_0_in1_in(7)
    );
array_reg_0_255_7_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[7]\,
      I3 => \next_state__0\(1),
      I4 => D(7),
      O => array_reg_0_255_7_7_i_2_n_0
    );
array_reg_0_255_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_0_0_i_11_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_8_8_i_5_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(8)
    );
array_reg_0_255_8_8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => array_reg_0_255_8_8_i_6_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[15]\
    );
array_reg_0_255_8_8_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[8]\,
      I3 => \next_state__0\(1),
      I4 => D(8),
      O => array_reg_0_255_8_8_i_5_n_0
    );
array_reg_0_255_8_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE220000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => tcm_d_fault_INST_0_i_4_n_0,
      I2 => tcm_d_fault_INST_0_i_1_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_0_0_i_13_n_0,
      I5 => \FSM_sequential_state_reg[1]\,
      O => array_reg_0_255_8_8_i_6_n_0
    );
array_reg_0_255_9_9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BA003000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_4_n_0,
      I1 => \d_reg[32]_0\,
      I2 => array_reg_0_255_1_1_i_2_n_0,
      I3 => \d_reg[33]_0\,
      I4 => array_reg_0_255_9_9_i_2_n_0,
      I5 => tcm_d_fault_INST_0_i_3_n_0,
      O => p_0_in1_in(9)
    );
array_reg_0_255_9_9_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_wdata(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[9]\,
      I3 => \next_state__0\(1),
      I4 => D(9),
      O => array_reg_0_255_9_9_i_2_n_0
    );
array_reg_256_511_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]_0\,
      I1 => \^rdata_reg[24]\,
      I2 => array_reg_0_255_0_0_i_12_n_0,
      O => \rdata_reg[0]_0\
    );
array_reg_256_511_16_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]_0\,
      I1 => \^rdata_reg[24]\,
      I2 => array_reg_0_255_16_16_i_4_n_0,
      O => \rdata_reg[23]_0\
    );
array_reg_256_511_24_24_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]_0\,
      I1 => \^rdata_reg[24]\,
      I2 => array_reg_0_255_24_24_i_4_n_0,
      O => \rdata_reg[24]_2\
    );
array_reg_256_511_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]_0\,
      I1 => \^rdata_reg[24]\,
      I2 => array_reg_0_255_8_8_i_6_n_0,
      O => \rdata_reg[15]_0\
    );
array_reg_512_767_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]\,
      I1 => \^rdata_reg[24]_0\,
      I2 => array_reg_0_255_0_0_i_12_n_0,
      O => \rdata_reg[0]_1\
    );
array_reg_512_767_16_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]\,
      I1 => \^rdata_reg[24]_0\,
      I2 => array_reg_0_255_16_16_i_4_n_0,
      O => \rdata_reg[23]_1\
    );
array_reg_512_767_24_24_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]\,
      I1 => \^rdata_reg[24]_0\,
      I2 => array_reg_0_255_24_24_i_4_n_0,
      O => \rdata_reg[24]_3\
    );
array_reg_512_767_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[24]\,
      I1 => \^rdata_reg[24]_0\,
      I2 => array_reg_0_255_8_8_i_6_n_0,
      O => \rdata_reg[15]_1\
    );
array_reg_768_1023_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => array_reg_0_255_0_0_i_12_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[0]_2\
    );
array_reg_768_1023_16_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => array_reg_0_255_16_16_i_4_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[23]_2\
    );
array_reg_768_1023_24_24_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => array_reg_0_255_24_24_i_4_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[24]_4\
    );
array_reg_768_1023_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => array_reg_0_255_8_8_i_6_n_0,
      I1 => \^rdata_reg[24]\,
      I2 => \^rdata_reg[24]_0\,
      O => \rdata_reg[15]_2\
    );
\d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[0]\,
      O => \d[0]_i_1_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[10]\,
      O => \d[10]_i_1_n_0\
    );
\d[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[11]\,
      O => \d[11]_i_1_n_0\
    );
\d[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(12),
      I1 => d_req,
      I2 => \d_reg_n_0_[12]\,
      O => \d[12]_i_1_n_0\
    );
\d[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(13),
      I1 => d_req,
      I2 => \d_reg_n_0_[13]\,
      O => \d[13]_i_1_n_0\
    );
\d[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(14),
      I1 => d_req,
      I2 => \d_reg_n_0_[14]\,
      O => \d[14]_i_1_n_0\
    );
\d[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(15),
      I1 => d_req,
      I2 => \d_reg_n_0_[15]\,
      O => \d[15]_i_1_n_0\
    );
\d[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(16),
      I1 => d_req,
      I2 => \d_reg_n_0_[16]\,
      O => \d[16]_i_1_n_0\
    );
\d[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(17),
      I1 => d_req,
      I2 => \d_reg_n_0_[17]\,
      O => \d[17]_i_1_n_0\
    );
\d[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(18),
      I1 => d_req,
      I2 => \d_reg_n_0_[18]\,
      O => \d[18]_i_1_n_0\
    );
\d[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(19),
      I1 => d_req,
      I2 => \d_reg_n_0_[19]\,
      O => \d[19]_i_1_n_0\
    );
\d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[1]\,
      O => \d[1]_i_1_n_0\
    );
\d[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(20),
      I1 => d_req,
      I2 => \d_reg_n_0_[20]\,
      O => \d[20]_i_1_n_0\
    );
\d[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(21),
      I1 => d_req,
      I2 => \d_reg_n_0_[21]\,
      O => \d[21]_i_1_n_0\
    );
\d[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(22),
      I1 => d_req,
      I2 => \d_reg_n_0_[22]\,
      O => \d[22]_i_1_n_0\
    );
\d[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(23),
      I1 => d_req,
      I2 => \d_reg_n_0_[23]\,
      O => \d[23]_i_1_n_0\
    );
\d[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(24),
      I1 => d_req,
      I2 => \d_reg_n_0_[24]\,
      O => \d[24]_i_1_n_0\
    );
\d[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(25),
      I1 => d_req,
      I2 => \d_reg_n_0_[25]\,
      O => \d[25]_i_1_n_0\
    );
\d[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(26),
      I1 => d_req,
      I2 => \d_reg_n_0_[26]\,
      O => \d[26]_i_1_n_0\
    );
\d[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(27),
      I1 => d_req,
      I2 => \d_reg_n_0_[27]\,
      O => \d[27]_i_1_n_0\
    );
\d[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(28),
      I1 => d_req,
      I2 => \d_reg_n_0_[28]\,
      O => \d[28]_i_1_n_0\
    );
\d[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(29),
      I1 => d_req,
      I2 => \d_reg_n_0_[29]\,
      O => \d[29]_i_1_n_0\
    );
\d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[2]\,
      O => \d[2]_i_1_n_0\
    );
\d[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(30),
      I1 => d_req,
      I2 => \d_reg_n_0_[30]\,
      O => \d[30]_i_1_n_0\
    );
\d[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(31),
      I1 => d_req,
      I2 => \d_reg_n_0_[31]\,
      O => \d[31]_i_1_n_0\
    );
\d[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      O => \^d_reg[36]_0\(0)
    );
\d[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      O => \^d_reg[36]_0\(1)
    );
\d[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_w_rb,
      I1 => d_req,
      I2 => \^q\(0),
      O => d_req_w_rb
    );
\d[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      O => \^d_reg[36]_0\(2)
    );
\d[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      O => \^d_reg[36]_0\(3)
    );
\d[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      O => \d[37]_i_1_n_0\
    );
\d[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      O => \d[38]_i_1_n_0\
    );
\d[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      O => \d[39]_i_1_n_0\
    );
\d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[3]\,
      O => \d[3]_i_1_n_0\
    );
\d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      O => \d[40]_i_1_n_0\
    );
\d[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      O => \d[41]_i_1_n_0\
    );
\d[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      O => \d[42]_i_1_n_0\
    );
\d[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      O => \d[43]_i_1_n_0\
    );
\d[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      O => \d[44]_i_1_n_0\
    );
\d[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      O => \d[45]_i_1_n_0\
    );
\d[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      O => \d[46]_i_1_n_0\
    );
\d[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[4]\,
      O => \d[4]_i_1_n_0\
    );
\d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[5]\,
      O => \d[5]_i_1_n_0\
    );
\d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[6]\,
      O => \d[6]_i_1_n_0\
    );
\d[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[7]\,
      O => \d[7]_i_1_n_0\
    );
\d[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[8]\,
      O => \d[8]_i_1_n_0\
    );
\d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[9]\,
      O => \d[9]_i_1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1_n_0\,
      Q => \d_reg_n_0_[0]\,
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[10]_i_1_n_0\,
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[11]_i_1_n_0\,
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[12]_i_1_n_0\,
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[13]_i_1_n_0\,
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[14]_i_1_n_0\,
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[15]_i_1_n_0\,
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[16]_i_1_n_0\,
      Q => \d_reg_n_0_[16]\,
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[17]_i_1_n_0\,
      Q => \d_reg_n_0_[17]\,
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[18]_i_1_n_0\,
      Q => \d_reg_n_0_[18]\,
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[19]_i_1_n_0\,
      Q => \d_reg_n_0_[19]\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[1]_i_1_n_0\,
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[20]_i_1_n_0\,
      Q => \d_reg_n_0_[20]\,
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[21]_i_1_n_0\,
      Q => \d_reg_n_0_[21]\,
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[22]_i_1_n_0\,
      Q => \d_reg_n_0_[22]\,
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[23]_i_1_n_0\,
      Q => \d_reg_n_0_[23]\,
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[24]_i_1_n_0\,
      Q => \d_reg_n_0_[24]\,
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[25]_i_1_n_0\,
      Q => \d_reg_n_0_[25]\,
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[26]_i_1_n_0\,
      Q => \d_reg_n_0_[26]\,
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[27]_i_1_n_0\,
      Q => \d_reg_n_0_[27]\,
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[28]_i_1_n_0\,
      Q => \d_reg_n_0_[28]\,
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[29]_i_1_n_0\,
      Q => \d_reg_n_0_[29]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[2]_i_1_n_0\,
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[30]_i_1_n_0\,
      Q => \d_reg_n_0_[30]\,
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[31]_i_1_n_0\,
      Q => \d_reg_n_0_[31]\,
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[36]_0\(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[36]_0\(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_w_rb,
      Q => \^q\(0),
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[36]_0\(2),
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[36]_0\(3),
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[37]_i_1_n_0\,
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[38]_i_1_n_0\,
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[39]_i_1_n_0\,
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[3]_i_1_n_0\,
      Q => \d_reg_n_0_[3]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[40]_i_1_n_0\,
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[41]_i_1_n_0\,
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[42]_i_1_n_0\,
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[43]_i_1_n_0\,
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[44]_i_1_n_0\,
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[45]_i_1_n_0\,
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[46]_i_1_n_0\,
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[4]_i_1_n_0\,
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[5]_i_1_n_0\,
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[6]_i_1_n_0\,
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[7]_i_1_n_0\,
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[8]_i_1_n_0\,
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[9]_i_1_n_0\,
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_3_n_0,
      I1 => \d_reg[32]_0\,
      O => \^rdata_reg[0]_3\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(45),
      O => \^rdata_reg[24]_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(44),
      O => \^rdata_reg[24]\
    );
resp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551F00000000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_1_n_0,
      I1 => tcm_d_fault_INST_0_i_2_n_0,
      I2 => tcm_d_fault_INST_0_i_3_n_0,
      I3 => tcm_d_fault_INST_0_i_4_n_0,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => rstn,
      O => resp_reg
    );
tcm_d_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAE00000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_1_n_0,
      I1 => tcm_d_fault_INST_0_i_2_n_0,
      I2 => tcm_d_fault_INST_0_i_3_n_0,
      I3 => tcm_d_fault_INST_0_i_4_n_0,
      I4 => \next_state__0\(1),
      I5 => \FSM_sequential_state_reg[1]\,
      O => tcm_d_fault
    );
tcm_d_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(34),
      O => tcm_d_fault_INST_0_i_1_n_0
    );
tcm_d_fault_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(35),
      O => tcm_d_fault_INST_0_i_2_n_0
    );
tcm_d_fault_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(33),
      O => tcm_d_fault_INST_0_i_3_n_0
    );
tcm_d_fault_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      I3 => \d_reg[0]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\,
      I5 => D(32),
      O => tcm_d_fault_INST_0_i_4_n_0
    );
tcm_i_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAE00000"
    )
        port map (
      I0 => tcm_d_fault_INST_0_i_1_n_0,
      I1 => tcm_d_fault_INST_0_i_2_n_0,
      I2 => tcm_d_fault_INST_0_i_3_n_0,
      I3 => tcm_d_fault_INST_0_i_4_n_0,
      I4 => \next_state__0\(0),
      I5 => \FSM_sequential_state_reg[1]\,
      O => tcm_i_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized11_18\ is
  port (
    resp_reg : out STD_LOGIC;
    invld : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[31]_0\ : out STD_LOGIC;
    rom_d_fault : out STD_LOGIC;
    rdata0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rstn : in STD_LOGIC;
    resp_reg_0 : in STD_LOGIC;
    \next_state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_w_rb : in STD_LOGIC;
    d_req : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    resp_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized11_18\ : entity is "dff";
end \femto_bd_dff__parameterized11_18\;

architecture STRUCTURE of \femto_bd_dff__parameterized11_18\ is
  signal acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \d[35]_i_1_n_0\ : STD_LOGIC;
  signal \d[36]_i_1_n_0\ : STD_LOGIC;
  signal \d[37]_i_1_n_0\ : STD_LOGIC;
  signal \d[38]_i_1_n_0\ : STD_LOGIC;
  signal \d[39]_i_1_n_0\ : STD_LOGIC;
  signal \d[40]_i_1_n_0\ : STD_LOGIC;
  signal \d[41]_i_1_n_0\ : STD_LOGIC;
  signal \d[42]_i_1_n_0\ : STD_LOGIC;
  signal \d[43]_i_1_n_0\ : STD_LOGIC;
  signal \d[44]_i_1_n_0\ : STD_LOGIC;
  signal \d[45]_i_1_n_0\ : STD_LOGIC;
  signal \d[46]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal d_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_req_w_rb : STD_LOGIC;
  signal \^invld\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \^rdata_reg[24]\ : STD_LOGIC;
  signal \^rdata_reg[25]\ : STD_LOGIC;
  signal \^rdata_reg[26]\ : STD_LOGIC;
  signal \^rdata_reg[27]\ : STD_LOGIC;
  signal \^rdata_reg[28]\ : STD_LOGIC;
  signal \^rdata_reg[29]\ : STD_LOGIC;
  signal \^rdata_reg[30]\ : STD_LOGIC;
  signal \^rdata_reg[31]\ : STD_LOGIC;
  signal \rom_controller/byte_sel\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[32]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \d[33]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \d[34]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \d[35]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \d[36]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \d[37]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \d[38]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \d[39]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \d[40]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \d[41]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \d[43]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \d[44]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \d[45]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \d[46]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[31]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of resp_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0_i_4 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0_i_5 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rom_d_fault_INST_0_i_6 : label is "soft_lutpair0";
begin
  invld <= \^invld\;
  \rdata_reg[24]\ <= \^rdata_reg[24]\;
  \rdata_reg[25]\ <= \^rdata_reg[25]\;
  \rdata_reg[26]\ <= \^rdata_reg[26]\;
  \rdata_reg[27]\ <= \^rdata_reg[27]\;
  \rdata_reg[28]\ <= \^rdata_reg[28]\;
  \rdata_reg[29]\ <= \^rdata_reg[29]\;
  \rdata_reg[30]\ <= \^rdata_reg[30]\;
  \rdata_reg[31]\ <= \^rdata_reg[31]\;
\d[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      O => d_req_acc(0)
    );
\d[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      O => d_req_acc(1)
    );
\d[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_w_rb,
      I1 => d_req,
      I2 => \d_reg_n_0_[34]\,
      O => d_req_w_rb
    );
\d[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      O => \d[35]_i_1_n_0\
    );
\d[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      O => \d[36]_i_1_n_0\
    );
\d[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      O => \d[37]_i_1_n_0\
    );
\d[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      O => \d[38]_i_1_n_0\
    );
\d[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      O => \d[39]_i_1_n_0\
    );
\d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      O => \d[40]_i_1_n_0\
    );
\d[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      O => \d[41]_i_1_n_0\
    );
\d[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      O => \d[42]_i_1_n_0\
    );
\d[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      O => \d[43]_i_1_n_0\
    );
\d[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      O => \d[44]_i_1_n_0\
    );
\d[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      O => \d[45]_i_1_n_0\
    );
\d[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      O => \d[46]_i_1_n_0\
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_w_rb,
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[35]_i_1_n_0\,
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[36]_i_1_n_0\,
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[37]_i_1_n_0\,
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[38]_i_1_n_0\,
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[39]_i_1_n_0\,
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[40]_i_1_n_0\,
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[41]_i_1_n_0\,
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[42]_i_1_n_0\,
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[43]_i_1_n_0\,
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[44]_i_1_n_0\,
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[45]_i_1_n_0\,
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[46]_i_1_n_0\,
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rdata[0]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[8]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[0]_i_3_n_0\,
      O => rdata0(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[16]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[16]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[0]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[0]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1391F2E38FBF2D39"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1050520D25656535"
    )
        port map (
      I0 => addr(7),
      I1 => addr(5),
      I2 => addr(6),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[10]_i_3_n_0\,
      O => p_0_in(2)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[26]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[26]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[10]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[10]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B9386ECFAC267E0"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[10]_i_4_n_0\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54271C29032F0070"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[10]_i_5_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[11]_i_3_n_0\,
      O => p_0_in(3)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[27]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[27]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[11]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[11]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2026040000220420"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(5),
      O => \rdata[11]_i_4_n_0\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10180404010A0A08"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[11]_i_5_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[12]_i_3_n_0\,
      O => p_0_in(4)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[28]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[28]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[12]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[12]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2160004032581021"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[12]_i_4_n_0\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"521A22104100084E"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[12]_i_5_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[13]_i_3_n_0\,
      O => p_0_in(5)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[29]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[29]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[13]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[13]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3026224202C47300"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[13]_i_4_n_0\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"102218004148400D"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[13]_i_5_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[14]_i_3_n_0\,
      O => p_0_in(6)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[30]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[30]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[14]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[14]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1DD65026D2C4284"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(3),
      I3 => addr(5),
      I4 => addr(4),
      I5 => addr(2),
      O => \rdata[14]_i_4_n_0\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"571E272301426E2A"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[14]_i_5_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[15]_i_4_n_0\,
      O => p_0_in(7)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[31]_i_10_n_0\,
      I2 => addr(8),
      I3 => \rdata[31]_i_8_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => D(3),
      I1 => \next_state__0\(0),
      I2 => \d_reg_n_0_[36]\,
      I3 => d_req,
      I4 => d_addr(1),
      I5 => acc(1),
      O => \rom_controller/byte_sel\(1)
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[15]_i_5_n_0\,
      I2 => addr(8),
      I3 => \rdata[15]_i_6_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[15]_i_4_n_0\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0C07EE0073344C6"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[15]_i_5_n_0\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5014579701000222"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(2),
      I4 => addr(5),
      I5 => addr(3),
      O => \rdata[15]_i_6_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[24]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[16]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(8)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[16]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[16]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1461131C59452045"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F13E59F16E5DE0DA"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(4),
      I5 => addr(2),
      O => \rdata[16]_i_4_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[25]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[17]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(9)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[17]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[17]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"563650321A7B752A"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22321058F860F0"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[17]_i_4_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[26]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[18]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(10)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[18]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[18]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400C040000015002"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"820000721EA4E290"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[18]_i_4_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[27]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[19]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(11)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[19]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[19]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400842202"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(4),
      I5 => addr(5),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010C020000000"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[19]_i_4_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata[1]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[9]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[1]_i_3_n_0\,
      O => rdata0(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[17]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[17]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[1]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[1]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FCD9D62CF2F8F7F"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B260577472F4236"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[28]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[20]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(12)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[20]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[20]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"562305200F62206A"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"027018681800D3BA"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[20]_i_4_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[29]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[21]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(13)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[21]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[21]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"120615260D427740"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E1804F22C0613DC"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[21]_i_4_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[30]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[22]_i_2_n_0\,
      I3 => addr(11),
      O => p_0_in(14)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[22]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[22]_i_4_n_0\,
      I4 => addr(10),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1439040402420608"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"110201020C88432A"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[22]_i_4_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^rdata_reg[31]\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[23]_i_3_n_0\,
      I3 => addr(11),
      O => p_0_in(15)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addr(0),
      I1 => acc(1),
      I2 => acc(0),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[23]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[23]_i_5_n_0\,
      I4 => addr(10),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02101A0044000540"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[23]_i_4_n_0\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"203202A27DE204C8"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[23]_i_5_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[24]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[24]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[24]\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0621010C5D2C0460"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2771EC03E60F1DA"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[25]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[25]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[25]\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"421E0414032A2242"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A3212F27762C488"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[26]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[26]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[26]\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"045C1444053A2062"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22232725762C4D0"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[27]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[27]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[27]\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C140000000202"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020806407040228"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(5),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[28]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[28]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[28]\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500104404F440240"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1817C00C04DF333B"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      I4 => addr(3),
      I5 => addr(2),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[29]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[29]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[29]\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010450C004114500"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(3),
      I3 => addr(5),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008E2106E23C2218"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[10]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata0(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[18]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[18]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[2]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[2]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BE2804833406D29"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(4),
      I5 => addr(2),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008300240710124"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(3),
      I3 => addr(5),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[30]_i_2_n_0\,
      I2 => addr(8),
      I3 => \rdata[30]_i_3_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[30]\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42064E7204225122"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A193A5EECB02E2C8"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(11),
      I1 => resp_reg_0,
      O => \rdata_reg[31]_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0012E26E351208"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      I3 => \next_state__0\(0),
      I4 => D(12),
      O => addr(10)
    );
\rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(9),
      O => addr(7)
    );
\rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(8),
      O => addr(6)
    );
\rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(7),
      O => addr(5)
    );
\rdata[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(4),
      O => addr(2)
    );
\rdata[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(5),
      O => addr(3)
    );
\rdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      I3 => resp_reg_1,
      I4 => \FSM_sequential_state_reg[1]\,
      I5 => D(6),
      O => addr(4)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => addr(9),
      I1 => \rdata[31]_i_8_n_0\,
      I2 => addr(8),
      I3 => \rdata[31]_i_10_n_0\,
      I4 => addr(10),
      O => \^rdata_reg[31]\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      I3 => \next_state__0\(0),
      I4 => D(13),
      O => addr(11)
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      I3 => \next_state__0\(0),
      I4 => D(11),
      O => addr(9)
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"504C441416020202"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[31]_i_8_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      I3 => \next_state__0\(0),
      I4 => D(10),
      O => addr(8)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata[3]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[11]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[3]_i_3_n_0\,
      O => rdata0(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[19]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[19]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[3]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[3]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000402002108D40"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040040A08A23"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(5),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rdata[4]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[12]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[4]_i_3_n_0\,
      O => rdata0(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[20]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[20]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[4]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[4]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE11C86CC79D7391"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C2640804B541A6"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(4),
      I3 => addr(5),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rdata[5]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[13]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[5]_i_3_n_0\,
      O => rdata0(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[21]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[21]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[5]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[5]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C051938D4E0EE4"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(5),
      I5 => addr(4),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01031A2234535231"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rdata[6]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[14]_i_3_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[6]_i_3_n_0\,
      O => rdata0(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[22]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[22]_i_3_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[6]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[6]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8050303010400180"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(2),
      I5 => addr(3),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000423001006024"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rdata[7]_i_2_n_0\,
      I2 => \rom_controller/byte_sel\(1),
      I3 => \rdata[15]_i_4_n_0\,
      I4 => \rdata[23]_i_2_n_0\,
      I5 => \rdata[7]_i_3_n_0\,
      O => rdata0(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[23]_i_5_n_0\,
      I2 => addr(8),
      I3 => \rdata[23]_i_4_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[7]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[7]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A07F8244E02D7963"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1417046021252151"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(2),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[8]_i_3_n_0\,
      O => p_0_in(0)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[24]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[24]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[8]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[8]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC13EA0C87FD3791"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(3),
      I5 => addr(4),
      O => \rdata[8]_i_4_n_0\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1646441031210950"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[8]_i_5_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rom_controller/byte_sel\(1),
      I2 => \rdata[9]_i_3_n_0\,
      O => p_0_in(1)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[25]_i_3_n_0\,
      I2 => addr(8),
      I3 => \rdata[25]_i_2_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => addr(10),
      I1 => \rdata[9]_i_4_n_0\,
      I2 => addr(8),
      I3 => \rdata[9]_i_5_n_0\,
      I4 => addr(9),
      I5 => addr(11),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE5386EEFA0C7784"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(2),
      I3 => addr(5),
      I4 => addr(4),
      I5 => addr(3),
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16021C2025012158"
    )
        port map (
      I0 => addr(7),
      I1 => addr(6),
      I2 => addr(5),
      I3 => addr(3),
      I4 => addr(2),
      I5 => addr(4),
      O => \rdata[9]_i_5_n_0\
    );
resp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rstn,
      I1 => \^invld\,
      I2 => resp_reg_0,
      O => resp_reg
    );
rom_d_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^invld\,
      I1 => resp_reg_0,
      I2 => \next_state__0\(0),
      O => rom_d_fault
    );
rom_d_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FFF8F8F88888"
    )
        port map (
      I0 => d_req_w_rb,
      I1 => \next_state__0\(0),
      I2 => addr(0),
      I3 => addr(1),
      I4 => acc(0),
      I5 => acc(1),
      O => \^invld\
    );
rom_d_fault_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      I3 => \next_state__0\(0),
      I4 => D(2),
      O => addr(0)
    );
rom_d_fault_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      I3 => \next_state__0\(0),
      I4 => D(3),
      O => addr(1)
    );
rom_d_fault_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      I3 => \next_state__0\(0),
      I4 => D(0),
      O => acc(0)
    );
rom_d_fault_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      I3 => \next_state__0\(0),
      I4 => D(1),
      O => acc(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized11_8\ is
  port (
    sram_addr : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \d_reg[53]_0\ : out STD_LOGIC;
    \d_reg[52]_0\ : out STD_LOGIC;
    \d_reg[51]_0\ : out STD_LOGIC;
    \d_reg[50]_0\ : out STD_LOGIC;
    \d_reg[49]_0\ : out STD_LOGIC;
    \d_reg[48]_0\ : out STD_LOGIC;
    \d_reg[47]_0\ : out STD_LOGIC;
    \d_reg[46]_0\ : out STD_LOGIC;
    \d_reg[45]_0\ : out STD_LOGIC;
    \d_reg[44]_0\ : out STD_LOGIC;
    \d_reg[43]_0\ : out STD_LOGIC;
    \d_reg[42]_0\ : out STD_LOGIC;
    \d_reg[41]_0\ : out STD_LOGIC;
    \d_reg[40]_0\ : out STD_LOGIC;
    \d_reg[39]_0\ : out STD_LOGIC;
    \d_reg[38]_0\ : out STD_LOGIC;
    \d_reg[37]_0\ : out STD_LOGIC;
    \d_reg[36]_0\ : out STD_LOGIC;
    \d_reg[53]_1\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    resp_reg : out STD_LOGIC;
    sram_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    offset_r0 : out STD_LOGIC;
    \d_reg[32]_0\ : out STD_LOGIC;
    \d_reg[34]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \d_reg[0]_0\ : in STD_LOGIC;
    \d_reg[34]_1\ : in STD_LOGIC;
    \offset_r_reg[0]\ : in STD_LOGIC;
    \d_reg[52]_1\ : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    d_req : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \d_reg[51]_1\ : in STD_LOGIC;
    \d_reg[50]_1\ : in STD_LOGIC;
    \d_reg[49]_1\ : in STD_LOGIC;
    \d_reg[48]_1\ : in STD_LOGIC;
    \d_reg[47]_1\ : in STD_LOGIC;
    \d_reg[46]_1\ : in STD_LOGIC;
    \d_reg[45]_1\ : in STD_LOGIC;
    \d_reg[44]_1\ : in STD_LOGIC;
    \d_reg[43]_1\ : in STD_LOGIC;
    \d_reg[42]_1\ : in STD_LOGIC;
    \d_reg[41]_1\ : in STD_LOGIC;
    \d_reg[40]_1\ : in STD_LOGIC;
    \d_reg[39]_1\ : in STD_LOGIC;
    \d_reg[38]_1\ : in STD_LOGIC;
    \d_reg[37]_1\ : in STD_LOGIC;
    \d_reg[36]_1\ : in STD_LOGIC;
    offset_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \offset_r_reg[1]\ : in STD_LOGIC;
    resp_reg_0 : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    \d_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized11_8\ : entity is "dff";
end \femto_bd_dff__parameterized11_8\;

architecture STRUCTURE of \femto_bd_dff__parameterized11_8\ is
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[10]_i_1_n_0\ : STD_LOGIC;
  signal \d[11]_i_1_n_0\ : STD_LOGIC;
  signal \d[12]_i_1_n_0\ : STD_LOGIC;
  signal \d[13]_i_1_n_0\ : STD_LOGIC;
  signal \d[14]_i_1_n_0\ : STD_LOGIC;
  signal \d[15]_i_1_n_0\ : STD_LOGIC;
  signal \d[16]_i_1_n_0\ : STD_LOGIC;
  signal \d[17]_i_1_n_0\ : STD_LOGIC;
  signal \d[18]_i_1_n_0\ : STD_LOGIC;
  signal \d[19]_i_1_n_0\ : STD_LOGIC;
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[20]_i_1_n_0\ : STD_LOGIC;
  signal \d[21]_i_1_n_0\ : STD_LOGIC;
  signal \d[22]_i_1_n_0\ : STD_LOGIC;
  signal \d[23]_i_1_n_0\ : STD_LOGIC;
  signal \d[24]_i_1_n_0\ : STD_LOGIC;
  signal \d[25]_i_1_n_0\ : STD_LOGIC;
  signal \d[26]_i_1_n_0\ : STD_LOGIC;
  signal \d[27]_i_1_n_0\ : STD_LOGIC;
  signal \d[28]_i_1_n_0\ : STD_LOGIC;
  signal \d[29]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \d[30]_i_1_n_0\ : STD_LOGIC;
  signal \d[31]_i_1_n_0\ : STD_LOGIC;
  signal \d[37]_i_1_n_0\ : STD_LOGIC;
  signal \d[38]_i_1_n_0\ : STD_LOGIC;
  signal \d[39]_i_1_n_0\ : STD_LOGIC;
  signal \d[3]_i_1_n_0\ : STD_LOGIC;
  signal \d[40]_i_1_n_0\ : STD_LOGIC;
  signal \d[41]_i_1_n_0\ : STD_LOGIC;
  signal \d[42]_i_1_n_0\ : STD_LOGIC;
  signal \d[43]_i_1_n_0\ : STD_LOGIC;
  signal \d[44]_i_1_n_0\ : STD_LOGIC;
  signal \d[45]_i_1_n_0\ : STD_LOGIC;
  signal \d[46]_i_1_n_0\ : STD_LOGIC;
  signal \d[47]_i_1_n_0\ : STD_LOGIC;
  signal \d[48]_i_1_n_0\ : STD_LOGIC;
  signal \d[49]_i_1_n_0\ : STD_LOGIC;
  signal \d[4]_i_1_n_0\ : STD_LOGIC;
  signal \d[50]_i_1_n_0\ : STD_LOGIC;
  signal \d[51]_i_1_n_0\ : STD_LOGIC;
  signal \d[52]_i_1_n_0\ : STD_LOGIC;
  signal \d[53]_i_1_n_0\ : STD_LOGIC;
  signal \d[5]_i_1_n_0\ : STD_LOGIC;
  signal \d[6]_i_1_n_0\ : STD_LOGIC;
  signal \d[7]_i_1_n_0\ : STD_LOGIC;
  signal \d[8]_i_1_n_0\ : STD_LOGIC;
  signal \d[9]_i_1_n_0\ : STD_LOGIC;
  signal \^d_reg[34]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d_reg[36]_0\ : STD_LOGIC;
  signal \^d_reg[37]_0\ : STD_LOGIC;
  signal \^d_reg[38]_0\ : STD_LOGIC;
  signal \^d_reg[39]_0\ : STD_LOGIC;
  signal \^d_reg[40]_0\ : STD_LOGIC;
  signal \^d_reg[41]_0\ : STD_LOGIC;
  signal \^d_reg[42]_0\ : STD_LOGIC;
  signal \^d_reg[43]_0\ : STD_LOGIC;
  signal \^d_reg[44]_0\ : STD_LOGIC;
  signal \^d_reg[45]_0\ : STD_LOGIC;
  signal \^d_reg[46]_0\ : STD_LOGIC;
  signal \^d_reg[47]_0\ : STD_LOGIC;
  signal \^d_reg[48]_0\ : STD_LOGIC;
  signal \^d_reg[49]_0\ : STD_LOGIC;
  signal \^d_reg[50]_0\ : STD_LOGIC;
  signal \^d_reg[51]_0\ : STD_LOGIC;
  signal \^d_reg[52]_0\ : STD_LOGIC;
  signal \^d_reg[53]_0\ : STD_LOGIC;
  signal \^d_reg[53]_1\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_reg_n_0_[35]\ : STD_LOGIC;
  signal \d_reg_n_0_[36]\ : STD_LOGIC;
  signal \d_reg_n_0_[37]\ : STD_LOGIC;
  signal \d_reg_n_0_[38]\ : STD_LOGIC;
  signal \d_reg_n_0_[39]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[40]\ : STD_LOGIC;
  signal \d_reg_n_0_[41]\ : STD_LOGIC;
  signal \d_reg_n_0_[42]\ : STD_LOGIC;
  signal \d_reg_n_0_[43]\ : STD_LOGIC;
  signal \d_reg_n_0_[44]\ : STD_LOGIC;
  signal \d_reg_n_0_[45]\ : STD_LOGIC;
  signal \d_reg_n_0_[46]\ : STD_LOGIC;
  signal \d_reg_n_0_[47]\ : STD_LOGIC;
  signal \d_reg_n_0_[48]\ : STD_LOGIC;
  signal \d_reg_n_0_[49]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[50]\ : STD_LOGIC;
  signal \d_reg_n_0_[51]\ : STD_LOGIC;
  signal \d_reg_n_0_[52]\ : STD_LOGIC;
  signal \d_reg_n_0_[53]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal d_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sram_addr[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \sram_addr[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sram_d_fault_INST_0_i_6_n_0 : STD_LOGIC;
  signal sram_d_fault_INST_0_i_7_n_0 : STD_LOGIC;
  signal sram_d_fault_INST_0_i_8_n_0 : STD_LOGIC;
  signal sram_we_bar_INST_0_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \d[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \d[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \d[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \d[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \d[15]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \d[16]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \d[17]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \d[18]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \d[19]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \d[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \d[20]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \d[21]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \d[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \d[23]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \d[24]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \d[25]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \d[26]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \d[27]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \d[28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \d[29]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \d[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \d[30]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \d[31]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \d[32]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \d[32]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \d[33]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \d[37]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \d[38]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \d[39]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \d[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \d[40]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \d[41]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \d[42]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \d[43]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \d[44]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \d[45]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d[46]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \d[47]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \d[48]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \d[49]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \d[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \d[50]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \d[51]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \d[52]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \d[52]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \d[53]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \d[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \d[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \d[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \d[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \d[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sram_addr[0]_INST_0_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sram_addr[10]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sram_addr[10]_INST_0_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sram_addr[11]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sram_addr[11]_INST_0_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sram_addr[12]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sram_addr[12]_INST_0_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sram_addr[13]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sram_addr[13]_INST_0_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sram_addr[14]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sram_addr[14]_INST_0_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sram_addr[15]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sram_addr[15]_INST_0_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sram_addr[16]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sram_addr[16]_INST_0_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sram_addr[17]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sram_addr[17]_INST_0_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sram_addr[18]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sram_addr[18]_INST_0_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sram_addr[1]_INST_0_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sram_addr[2]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sram_addr[2]_INST_0_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sram_addr[3]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sram_addr[3]_INST_0_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sram_addr[4]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sram_addr[4]_INST_0_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sram_addr[5]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sram_addr[5]_INST_0_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sram_addr[6]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sram_addr[6]_INST_0_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sram_addr[7]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sram_addr[7]_INST_0_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sram_addr[8]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sram_addr[8]_INST_0_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sram_addr[9]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sram_addr[9]_INST_0_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sram_data_out[7]_INST_0_i_6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sram_we_bar_INST_0_i_2 : label is "soft_lutpair118";
begin
  \d_reg[34]_0\(0) <= \^d_reg[34]_0\(0);
  \d_reg[36]_0\ <= \^d_reg[36]_0\;
  \d_reg[37]_0\ <= \^d_reg[37]_0\;
  \d_reg[38]_0\ <= \^d_reg[38]_0\;
  \d_reg[39]_0\ <= \^d_reg[39]_0\;
  \d_reg[40]_0\ <= \^d_reg[40]_0\;
  \d_reg[41]_0\ <= \^d_reg[41]_0\;
  \d_reg[42]_0\ <= \^d_reg[42]_0\;
  \d_reg[43]_0\ <= \^d_reg[43]_0\;
  \d_reg[44]_0\ <= \^d_reg[44]_0\;
  \d_reg[45]_0\ <= \^d_reg[45]_0\;
  \d_reg[46]_0\ <= \^d_reg[46]_0\;
  \d_reg[47]_0\ <= \^d_reg[47]_0\;
  \d_reg[48]_0\ <= \^d_reg[48]_0\;
  \d_reg[49]_0\ <= \^d_reg[49]_0\;
  \d_reg[50]_0\ <= \^d_reg[50]_0\;
  \d_reg[51]_0\ <= \^d_reg[51]_0\;
  \d_reg[52]_0\ <= \^d_reg[52]_0\;
  \d_reg[53]_0\ <= \^d_reg[53]_0\;
  \d_reg[53]_1\(36 downto 0) <= \^d_reg[53]_1\(36 downto 0);
\d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[0]\,
      O => \d[0]_i_1_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[10]\,
      O => \d[10]_i_1_n_0\
    );
\d[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[11]\,
      O => \d[11]_i_1_n_0\
    );
\d[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(12),
      I1 => d_req,
      I2 => \d_reg_n_0_[12]\,
      O => \d[12]_i_1_n_0\
    );
\d[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(13),
      I1 => d_req,
      I2 => \d_reg_n_0_[13]\,
      O => \d[13]_i_1_n_0\
    );
\d[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(14),
      I1 => d_req,
      I2 => \d_reg_n_0_[14]\,
      O => \d[14]_i_1_n_0\
    );
\d[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(15),
      I1 => d_req,
      I2 => \d_reg_n_0_[15]\,
      O => \d[15]_i_1_n_0\
    );
\d[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(16),
      I1 => d_req,
      I2 => \d_reg_n_0_[16]\,
      O => \d[16]_i_1_n_0\
    );
\d[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(17),
      I1 => d_req,
      I2 => \d_reg_n_0_[17]\,
      O => \d[17]_i_1_n_0\
    );
\d[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(18),
      I1 => d_req,
      I2 => \d_reg_n_0_[18]\,
      O => \d[18]_i_1_n_0\
    );
\d[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(19),
      I1 => d_req,
      I2 => \d_reg_n_0_[19]\,
      O => \d[19]_i_1_n_0\
    );
\d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[1]\,
      O => \d[1]_i_1_n_0\
    );
\d[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(20),
      I1 => d_req,
      I2 => \d_reg_n_0_[20]\,
      O => \d[20]_i_1_n_0\
    );
\d[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(21),
      I1 => d_req,
      I2 => \d_reg_n_0_[21]\,
      O => \d[21]_i_1_n_0\
    );
\d[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(22),
      I1 => d_req,
      I2 => \d_reg_n_0_[22]\,
      O => \d[22]_i_1_n_0\
    );
\d[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(23),
      I1 => d_req,
      I2 => \d_reg_n_0_[23]\,
      O => \d[23]_i_1_n_0\
    );
\d[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(24),
      I1 => d_req,
      I2 => \d_reg_n_0_[24]\,
      O => \d[24]_i_1_n_0\
    );
\d[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(25),
      I1 => d_req,
      I2 => \d_reg_n_0_[25]\,
      O => \d[25]_i_1_n_0\
    );
\d[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(26),
      I1 => d_req,
      I2 => \d_reg_n_0_[26]\,
      O => \d[26]_i_1_n_0\
    );
\d[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(27),
      I1 => d_req,
      I2 => \d_reg_n_0_[27]\,
      O => \d[27]_i_1_n_0\
    );
\d[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(28),
      I1 => d_req,
      I2 => \d_reg_n_0_[28]\,
      O => \d[28]_i_1_n_0\
    );
\d[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(29),
      I1 => d_req,
      I2 => \d_reg_n_0_[29]\,
      O => \d[29]_i_1_n_0\
    );
\d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[2]\,
      O => \d[2]_i_1_n_0\
    );
\d[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(30),
      I1 => d_req,
      I2 => \d_reg_n_0_[30]\,
      O => \d[30]_i_1_n_0\
    );
\d[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(31),
      I1 => d_req,
      I2 => \d_reg_n_0_[31]\,
      O => \d[31]_i_1_n_0\
    );
\d[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^d_reg[53]_0\,
      I2 => sram_d_fault_INST_0_i_7_n_0,
      O => \^d_reg[53]_1\(32)
    );
\d[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      O => d_req_acc(0)
    );
\d[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAA888888"
    )
        port map (
      I0 => Q(33),
      I1 => resp_reg_0,
      I2 => sram_d_fault_INST_0_i_8_n_0,
      I3 => sram_d_fault_INST_0_i_7_n_0,
      I4 => sram_d_fault_INST_0_i_6_n_0,
      I5 => sram_we_bar_INST_0_i_3_n_0,
      O => \^d_reg[53]_1\(33)
    );
\d[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      O => d_req_acc(1)
    );
\d[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(34),
      I1 => \^d_reg[53]_0\,
      I2 => \sram_addr[0]_INST_0_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => \d_reg[34]_1\,
      O => \^d_reg[53]_1\(34)
    );
\d[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(35),
      I1 => \^d_reg[53]_0\,
      I2 => \sram_addr[1]_INST_0_i_2_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(34),
      O => \^d_reg[53]_1\(35)
    );
\d[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      O => \d[37]_i_1_n_0\
    );
\d[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      O => \d[38]_i_1_n_0\
    );
\d[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      O => \d[39]_i_1_n_0\
    );
\d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[3]\,
      O => \d[3]_i_1_n_0\
    );
\d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      O => \d[40]_i_1_n_0\
    );
\d[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      O => \d[41]_i_1_n_0\
    );
\d[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      O => \d[42]_i_1_n_0\
    );
\d[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      O => \d[43]_i_1_n_0\
    );
\d[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      O => \d[44]_i_1_n_0\
    );
\d[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      O => \d[45]_i_1_n_0\
    );
\d[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      O => \d[46]_i_1_n_0\
    );
\d[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(12),
      I1 => d_req,
      I2 => \d_reg_n_0_[47]\,
      O => \d[47]_i_1_n_0\
    );
\d[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(13),
      I1 => d_req,
      I2 => \d_reg_n_0_[48]\,
      O => \d[48]_i_1_n_0\
    );
\d[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(14),
      I1 => d_req,
      I2 => \d_reg_n_0_[49]\,
      O => \d[49]_i_1_n_0\
    );
\d[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[4]\,
      O => \d[4]_i_1_n_0\
    );
\d[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(15),
      I1 => d_req,
      I2 => \d_reg_n_0_[50]\,
      O => \d[50]_i_1_n_0\
    );
\d[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(16),
      I1 => d_req,
      I2 => \d_reg_n_0_[51]\,
      O => \d[51]_i_1_n_0\
    );
\d[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(17),
      I1 => d_req,
      I2 => \d_reg_n_0_[52]\,
      O => \d[52]_i_1_n_0\
    );
\d[52]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[53]_0\,
      O => offset_r0
    );
\d[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(18),
      I1 => d_req,
      I2 => \d_reg_n_0_[53]\,
      O => \d[53]_i_1_n_0\
    );
\d[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => Q(36),
      I1 => \^d_reg[53]_0\,
      I2 => \d_reg_n_0_[34]\,
      I3 => d_req,
      I4 => d_w_rb,
      I5 => \d_reg[0]_0\,
      O => \^d_reg[53]_1\(36)
    );
\d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[5]\,
      O => \d[5]_i_1_n_0\
    );
\d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[6]\,
      O => \d[6]_i_1_n_0\
    );
\d[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[7]\,
      O => \d[7]_i_1_n_0\
    );
\d[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[8]\,
      O => \d[8]_i_1_n_0\
    );
\d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_wdata(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[9]\,
      O => \d[9]_i_1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1_n_0\,
      Q => \d_reg_n_0_[0]\,
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[10]_i_1_n_0\,
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[11]_i_1_n_0\,
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[12]_i_1_n_0\,
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[13]_i_1_n_0\,
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[14]_i_1_n_0\,
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[15]_i_1_n_0\,
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[16]_i_1_n_0\,
      Q => \d_reg_n_0_[16]\,
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[17]_i_1_n_0\,
      Q => \d_reg_n_0_[17]\,
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[18]_i_1_n_0\,
      Q => \d_reg_n_0_[18]\,
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[19]_i_1_n_0\,
      Q => \d_reg_n_0_[19]\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[1]_i_1_n_0\,
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[20]_i_1_n_0\,
      Q => \d_reg_n_0_[20]\,
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[21]_i_1_n_0\,
      Q => \d_reg_n_0_[21]\,
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[22]_i_1_n_0\,
      Q => \d_reg_n_0_[22]\,
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[23]_i_1_n_0\,
      Q => \d_reg_n_0_[23]\,
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[24]_i_1_n_0\,
      Q => \d_reg_n_0_[24]\,
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[25]_i_1_n_0\,
      Q => \d_reg_n_0_[25]\,
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[26]_i_1_n_0\,
      Q => \d_reg_n_0_[26]\,
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[27]_i_1_n_0\,
      Q => \d_reg_n_0_[27]\,
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[28]_i_1_n_0\,
      Q => \d_reg_n_0_[28]\,
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[29]_i_1_n_0\,
      Q => \d_reg_n_0_[29]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[2]_i_1_n_0\,
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[30]_i_1_n_0\,
      Q => \d_reg_n_0_[30]\,
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[31]_i_1_n_0\,
      Q => \d_reg_n_0_[31]\,
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(0),
      Q => \d_reg_n_0_[32]\,
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_acc(1),
      Q => \d_reg_n_0_[33]\,
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[34]_0\(0),
      Q => \d_reg_n_0_[34]\,
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sram_addr[0]_INST_0_i_1_n_0\,
      Q => \d_reg_n_0_[35]\,
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sram_addr[1]_INST_0_i_2_n_0\,
      Q => \d_reg_n_0_[36]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[37]_i_1_n_0\,
      Q => \d_reg_n_0_[37]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[38]_i_1_n_0\,
      Q => \d_reg_n_0_[38]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[39]_i_1_n_0\,
      Q => \d_reg_n_0_[39]\,
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[3]_i_1_n_0\,
      Q => \d_reg_n_0_[3]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[40]_i_1_n_0\,
      Q => \d_reg_n_0_[40]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[41]_i_1_n_0\,
      Q => \d_reg_n_0_[41]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[42]_i_1_n_0\,
      Q => \d_reg_n_0_[42]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[43]_i_1_n_0\,
      Q => \d_reg_n_0_[43]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[44]_i_1_n_0\,
      Q => \d_reg_n_0_[44]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[45]_i_1_n_0\,
      Q => \d_reg_n_0_[45]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[46]_i_1_n_0\,
      Q => \d_reg_n_0_[46]\,
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[47]_i_1_n_0\,
      Q => \d_reg_n_0_[47]\,
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[48]_i_1_n_0\,
      Q => \d_reg_n_0_[48]\,
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[49]_i_1_n_0\,
      Q => \d_reg_n_0_[49]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[4]_i_1_n_0\,
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[50]_i_1_n_0\,
      Q => \d_reg_n_0_[50]\,
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[51]_i_1_n_0\,
      Q => \d_reg_n_0_[51]\,
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[52]_i_1_n_0\,
      Q => \d_reg_n_0_[52]\,
      R => '0'
    );
\d_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[53]_i_1_n_0\,
      Q => \d_reg_n_0_[53]\,
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[5]_i_1_n_0\,
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[6]_i_1_n_0\,
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[7]_i_1_n_0\,
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[8]_i_1_n_0\,
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[9]_i_1_n_0\,
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
resp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F100F455F155"
    )
        port map (
      I0 => \^d_reg[53]_1\(33),
      I1 => offset_r(0),
      I2 => offset_r(1),
      I3 => \^d_reg[53]_0\,
      I4 => Q(32),
      I5 => sram_d_fault_INST_0_i_7_n_0,
      O => resp_reg
    );
\sram_addr[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8BBB888"
    )
        port map (
      I0 => Q(34),
      I1 => \^d_reg[53]_0\,
      I2 => \sram_addr[0]_INST_0_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => \d_reg[34]_1\,
      I5 => \offset_r_reg[0]\,
      O => sram_addr(0)
    );
\sram_addr[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      O => \sram_addr[0]_INST_0_i_1_n_0\
    );
\sram_addr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[44]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[44]_0\,
      O => sram_addr(10)
    );
\sram_addr[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(10),
      I1 => d_req,
      I2 => \d_reg_n_0_[45]\,
      I3 => \d_reg[0]_0\,
      I4 => D(43),
      O => \^d_reg[44]_0\
    );
\sram_addr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[45]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[45]_0\,
      O => sram_addr(11)
    );
\sram_addr[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(11),
      I1 => d_req,
      I2 => \d_reg_n_0_[46]\,
      I3 => \d_reg[0]_0\,
      I4 => D(44),
      O => \^d_reg[45]_0\
    );
\sram_addr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[46]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[46]_0\,
      O => sram_addr(12)
    );
\sram_addr[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(12),
      I1 => d_req,
      I2 => \d_reg_n_0_[47]\,
      I3 => \d_reg[0]_0\,
      I4 => D(45),
      O => \^d_reg[46]_0\
    );
\sram_addr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[47]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[47]_0\,
      O => sram_addr(13)
    );
\sram_addr[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(13),
      I1 => d_req,
      I2 => \d_reg_n_0_[48]\,
      I3 => \d_reg[0]_0\,
      I4 => D(46),
      O => \^d_reg[47]_0\
    );
\sram_addr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[48]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[48]_0\,
      O => sram_addr(14)
    );
\sram_addr[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(14),
      I1 => d_req,
      I2 => \d_reg_n_0_[49]\,
      I3 => \d_reg[0]_0\,
      I4 => D(47),
      O => \^d_reg[48]_0\
    );
\sram_addr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[49]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[49]_0\,
      O => sram_addr(15)
    );
\sram_addr[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(15),
      I1 => d_req,
      I2 => \d_reg_n_0_[50]\,
      I3 => \d_reg[0]_0\,
      I4 => D(48),
      O => \^d_reg[49]_0\
    );
\sram_addr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[50]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[50]_0\,
      O => sram_addr(16)
    );
\sram_addr[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(16),
      I1 => d_req,
      I2 => \d_reg_n_0_[51]\,
      I3 => \d_reg[0]_0\,
      I4 => D(49),
      O => \^d_reg[50]_0\
    );
\sram_addr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[51]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[51]_0\,
      O => sram_addr(17)
    );
\sram_addr[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(17),
      I1 => d_req,
      I2 => \d_reg_n_0_[52]\,
      I3 => \d_reg[0]_0\,
      I4 => D(50),
      O => \^d_reg[51]_0\
    );
\sram_addr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[52]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[52]_0\,
      O => sram_addr(18)
    );
\sram_addr[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(18),
      I1 => d_req,
      I2 => \d_reg_n_0_[53]\,
      I3 => \d_reg[0]_0\,
      I4 => D(51),
      O => \^d_reg[52]_0\
    );
\sram_addr[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2E2FF00E2E2"
    )
        port map (
      I0 => D(34),
      I1 => \d_reg[0]_0\,
      I2 => \sram_addr[1]_INST_0_i_2_n_0\,
      I3 => Q(35),
      I4 => \^d_reg[53]_0\,
      I5 => offset_r(1),
      O => sram_addr(1)
    );
\sram_addr[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      O => \sram_addr[1]_INST_0_i_2_n_0\
    );
\sram_addr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[36]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[36]_0\,
      O => sram_addr(2)
    );
\sram_addr[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(2),
      I1 => d_req,
      I2 => \d_reg_n_0_[37]\,
      I3 => \d_reg[0]_0\,
      I4 => D(35),
      O => \^d_reg[36]_0\
    );
\sram_addr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[37]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[37]_0\,
      O => sram_addr(3)
    );
\sram_addr[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(3),
      I1 => d_req,
      I2 => \d_reg_n_0_[38]\,
      I3 => \d_reg[0]_0\,
      I4 => D(36),
      O => \^d_reg[37]_0\
    );
\sram_addr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[38]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[38]_0\,
      O => sram_addr(4)
    );
\sram_addr[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(4),
      I1 => d_req,
      I2 => \d_reg_n_0_[39]\,
      I3 => \d_reg[0]_0\,
      I4 => D(37),
      O => \^d_reg[38]_0\
    );
\sram_addr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[39]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[39]_0\,
      O => sram_addr(5)
    );
\sram_addr[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(5),
      I1 => d_req,
      I2 => \d_reg_n_0_[40]\,
      I3 => \d_reg[0]_0\,
      I4 => D(38),
      O => \^d_reg[39]_0\
    );
\sram_addr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[40]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[40]_0\,
      O => sram_addr(6)
    );
\sram_addr[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(6),
      I1 => d_req,
      I2 => \d_reg_n_0_[41]\,
      I3 => \d_reg[0]_0\,
      I4 => D(39),
      O => \^d_reg[40]_0\
    );
\sram_addr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[41]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[41]_0\,
      O => sram_addr(7)
    );
\sram_addr[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(7),
      I1 => d_req,
      I2 => \d_reg_n_0_[42]\,
      I3 => \d_reg[0]_0\,
      I4 => D(40),
      O => \^d_reg[41]_0\
    );
\sram_addr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[42]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[42]_0\,
      O => sram_addr(8)
    );
\sram_addr[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(8),
      I1 => d_req,
      I2 => \d_reg_n_0_[43]\,
      I3 => \d_reg[0]_0\,
      I4 => D(41),
      O => \^d_reg[42]_0\
    );
\sram_addr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_reg[43]_1\,
      I1 => \^d_reg[53]_0\,
      I2 => \^d_reg[43]_0\,
      O => sram_addr(9)
    );
\sram_addr[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d_addr(9),
      I1 => d_req,
      I2 => \d_reg_n_0_[44]\,
      I3 => \d_reg[0]_0\,
      I4 => D(42),
      O => \^d_reg[43]_0\
    );
sram_d_fault_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8FF00B800"
    )
        port map (
      I0 => d_req_acc(1),
      I1 => \d_reg[0]_0\,
      I2 => D(33),
      I3 => sram_d_fault_INST_0_i_6_n_0,
      I4 => sram_d_fault_INST_0_i_7_n_0,
      I5 => sram_d_fault_INST_0_i_8_n_0,
      O => \d_reg[32]_0\
    );
sram_d_fault_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => d_addr(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[35]\,
      I3 => \d_reg[0]_1\,
      I4 => \FSM_sequential_state_reg[0]\,
      I5 => \d_reg[34]_1\,
      O => sram_d_fault_INST_0_i_6_n_0
    );
sram_d_fault_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => d_acc(0),
      I1 => d_req,
      I2 => \d_reg_n_0_[32]\,
      I3 => \d_reg[0]_1\,
      I4 => \FSM_sequential_state_reg[0]\,
      I5 => D(32),
      O => sram_d_fault_INST_0_i_7_n_0
    );
sram_d_fault_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => d_addr(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[36]\,
      I3 => \d_reg[0]_1\,
      I4 => \FSM_sequential_state_reg[0]\,
      I5 => D(34),
      O => sram_d_fault_INST_0_i_8_n_0
    );
\sram_data_out[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(24),
      I1 => \^d_reg[53]_1\(16),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(8),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(0),
      O => sram_data_out(0)
    );
\sram_data_out[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => \^d_reg[53]_0\,
      I2 => \d[24]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(24),
      O => \^d_reg[53]_1\(24)
    );
\sram_data_out[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => \^d_reg[53]_0\,
      I2 => \d[16]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(16),
      O => \^d_reg[53]_1\(16)
    );
\sram_data_out[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => \^d_reg[53]_0\,
      I2 => \d[8]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(8),
      O => \^d_reg[53]_1\(8)
    );
\sram_data_out[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \^d_reg[53]_0\,
      I2 => \d[0]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(0),
      O => \^d_reg[53]_1\(0)
    );
\sram_data_out[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(25),
      I1 => \^d_reg[53]_1\(17),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(9),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(1),
      O => sram_data_out(1)
    );
\sram_data_out[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => \^d_reg[53]_0\,
      I2 => \d[25]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(25),
      O => \^d_reg[53]_1\(25)
    );
\sram_data_out[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => \^d_reg[53]_0\,
      I2 => \d[17]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(17),
      O => \^d_reg[53]_1\(17)
    );
\sram_data_out[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => \^d_reg[53]_0\,
      I2 => \d[9]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(9),
      O => \^d_reg[53]_1\(9)
    );
\sram_data_out[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \^d_reg[53]_0\,
      I2 => \d[1]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(1),
      O => \^d_reg[53]_1\(1)
    );
\sram_data_out[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(26),
      I1 => \^d_reg[53]_1\(18),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(10),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(2),
      O => sram_data_out(2)
    );
\sram_data_out[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(26),
      I1 => \^d_reg[53]_0\,
      I2 => \d[26]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(26),
      O => \^d_reg[53]_1\(26)
    );
\sram_data_out[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => \^d_reg[53]_0\,
      I2 => \d[18]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(18),
      O => \^d_reg[53]_1\(18)
    );
\sram_data_out[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => \^d_reg[53]_0\,
      I2 => \d[10]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(10),
      O => \^d_reg[53]_1\(10)
    );
\sram_data_out[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \^d_reg[53]_0\,
      I2 => \d[2]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(2),
      O => \^d_reg[53]_1\(2)
    );
\sram_data_out[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(27),
      I1 => \^d_reg[53]_1\(19),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(11),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(3),
      O => sram_data_out(3)
    );
\sram_data_out[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(27),
      I1 => \^d_reg[53]_0\,
      I2 => \d[27]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(27),
      O => \^d_reg[53]_1\(27)
    );
\sram_data_out[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => \^d_reg[53]_0\,
      I2 => \d[19]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(19),
      O => \^d_reg[53]_1\(19)
    );
\sram_data_out[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => \^d_reg[53]_0\,
      I2 => \d[11]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(11),
      O => \^d_reg[53]_1\(11)
    );
\sram_data_out[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \^d_reg[53]_0\,
      I2 => \d[3]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(3),
      O => \^d_reg[53]_1\(3)
    );
\sram_data_out[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(28),
      I1 => \^d_reg[53]_1\(20),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(12),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(4),
      O => sram_data_out(4)
    );
\sram_data_out[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(28),
      I1 => \^d_reg[53]_0\,
      I2 => \d[28]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(28),
      O => \^d_reg[53]_1\(28)
    );
\sram_data_out[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => \^d_reg[53]_0\,
      I2 => \d[20]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(20),
      O => \^d_reg[53]_1\(20)
    );
\sram_data_out[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => \^d_reg[53]_0\,
      I2 => \d[12]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(12),
      O => \^d_reg[53]_1\(12)
    );
\sram_data_out[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \^d_reg[53]_0\,
      I2 => \d[4]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(4),
      O => \^d_reg[53]_1\(4)
    );
\sram_data_out[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(29),
      I1 => \^d_reg[53]_1\(21),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(13),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(5),
      O => sram_data_out(5)
    );
\sram_data_out[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(29),
      I1 => \^d_reg[53]_0\,
      I2 => \d[29]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(29),
      O => \^d_reg[53]_1\(29)
    );
\sram_data_out[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => \^d_reg[53]_0\,
      I2 => \d[21]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(21),
      O => \^d_reg[53]_1\(21)
    );
\sram_data_out[5]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => \^d_reg[53]_0\,
      I2 => \d[13]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(13),
      O => \^d_reg[53]_1\(13)
    );
\sram_data_out[5]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \^d_reg[53]_0\,
      I2 => \d[5]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(5),
      O => \^d_reg[53]_1\(5)
    );
\sram_data_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(30),
      I1 => \^d_reg[53]_1\(22),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(14),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(6),
      O => sram_data_out(6)
    );
\sram_data_out[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(30),
      I1 => \^d_reg[53]_0\,
      I2 => \d[30]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(30),
      O => \^d_reg[53]_1\(30)
    );
\sram_data_out[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => \^d_reg[53]_0\,
      I2 => \d[22]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(22),
      O => \^d_reg[53]_1\(22)
    );
\sram_data_out[6]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => \^d_reg[53]_0\,
      I2 => \d[14]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(14),
      O => \^d_reg[53]_1\(14)
    );
\sram_data_out[6]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \^d_reg[53]_0\,
      I2 => \d[6]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(6),
      O => \^d_reg[53]_1\(6)
    );
\sram_data_out[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d_reg[53]_1\(31),
      I1 => \^d_reg[53]_1\(23),
      I2 => \offset_r_reg[1]\,
      I3 => \^d_reg[53]_1\(15),
      I4 => \offset_r_reg[0]\,
      I5 => \^d_reg[53]_1\(7),
      O => sram_data_out(7)
    );
\sram_data_out[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(31),
      I1 => \^d_reg[53]_0\,
      I2 => \d[31]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(31),
      O => \^d_reg[53]_1\(31)
    );
\sram_data_out[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => \^d_reg[53]_0\,
      I2 => \d[23]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(23),
      O => \^d_reg[53]_1\(23)
    );
\sram_data_out[7]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => \^d_reg[53]_0\,
      I2 => \d[15]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(15),
      O => \^d_reg[53]_1\(15)
    );
\sram_data_out[7]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \^d_reg[53]_0\,
      I2 => \d[7]_i_1_n_0\,
      I3 => \d_reg[0]_0\,
      I4 => D(7),
      O => \^d_reg[53]_1\(7)
    );
sram_we_bar_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEFAAA"
    )
        port map (
      I0 => resp_reg_0,
      I1 => sram_d_fault_INST_0_i_8_n_0,
      I2 => sram_d_fault_INST_0_i_7_n_0,
      I3 => sram_d_fault_INST_0_i_6_n_0,
      I4 => sram_we_bar_INST_0_i_3_n_0,
      O => \^d_reg[53]_0\
    );
sram_we_bar_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_w_rb,
      I1 => d_req,
      I2 => \d_reg_n_0_[34]\,
      O => \^d_reg[34]_0\(0)
    );
sram_we_bar_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => d_acc(1),
      I1 => d_req,
      I2 => \d_reg_n_0_[33]\,
      I3 => \d_reg[0]_1\,
      I4 => \FSM_sequential_state_reg[0]\,
      I5 => D(33),
      O => sram_we_bar_INST_0_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized12\ is
  port (
    \d_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized12\ : entity is "dff";
end \femto_bd_dff__parameterized12\;

architecture STRUCTURE of \femto_bd_dff__parameterized12\ is
begin
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \d_reg[25]_0\(0),
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \d_reg[25]_0\(10),
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \d_reg[25]_0\(11),
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \d_reg[25]_0\(12),
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \d_reg[25]_0\(13),
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \d_reg[25]_0\(14),
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \d_reg[25]_0\(15),
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \d_reg[25]_0\(16),
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \d_reg[25]_0\(17),
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \d_reg[25]_0\(18),
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \d_reg[25]_0\(19),
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \d_reg[25]_0\(1),
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \d_reg[25]_0\(20),
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \d_reg[25]_0\(21),
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \d_reg[25]_0\(22),
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \d_reg[25]_0\(23),
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \d_reg[25]_0\(24),
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \d_reg[25]_0\(25),
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \d_reg[25]_0\(2),
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \d_reg[25]_0\(3),
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \d_reg[25]_0\(4),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \d_reg[25]_0\(5),
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \d_reg[25]_0\(6),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \d_reg[25]_0\(7),
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \d_reg[25]_0\(8),
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \d_reg[25]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized13\ is
  port (
    \d_reg[0]_0\ : out STD_LOGIC;
    \d_reg[11]\ : out STD_LOGIC;
    \d_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \d_reg[6]_0\ : out STD_LOGIC;
    resp_reg : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    \state_reg[1]_3\ : out STD_LOGIC;
    \d_reg[0]_2\ : out STD_LOGIC;
    d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_tx_resp : in STD_LOGIC;
    \queued_ipcsr_wdata_reg[11]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    queued : in STD_LOGIC;
    \state_reg[1]_4\ : in STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_reg[34]\ : in STD_LOGIC;
    qspi_d_w_rb : in STD_LOGIC;
    io_dmy_resp : in STD_LOGIC;
    io_rx_resp : in STD_LOGIC;
    \cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized13\ : entity is "dff";
end \femto_bd_dff__parameterized13\;

architecture STRUCTURE of \femto_bd_dff__parameterized13\ is
  signal \cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \^cnt_reg[0]\ : STD_LOGIC;
  signal \^d_reg[11]\ : STD_LOGIC;
  signal \^d_reg[6]_0\ : STD_LOGIC;
  signal \^resp_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[7]_i_5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \spi_mosi[1]_INST_0_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \state[1]_i_12\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \state[1]_i_13\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \state[1]_i_14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \state[1]_i_15\ : label is "soft_lutpair247";
begin
  \cnt_reg[0]\ <= \^cnt_reg[0]\;
  \d_reg[11]\ <= \^d_reg[11]\;
  \d_reg[6]_0\ <= \^d_reg[6]_0\;
  resp_reg <= \^resp_reg\;
\cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \^d_reg[11]\,
      I1 => \queued_ipcsr_wdata_reg[11]\(0),
      I2 => \^d_reg[6]_0\,
      I3 => qspi_d_wdata(0),
      O => \cnt_reg[1]\
    );
\cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cnt_reg[7]\(5),
      I1 => \cnt_reg[7]\(6),
      I2 => \cnt_reg[7]\(4),
      I3 => \cnt_reg[7]\(7),
      I4 => \cnt[7]_i_9_n_0\,
      O => \^cnt_reg[0]\
    );
\cnt[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \cnt_reg[7]\(0),
      I1 => \cnt_reg[7]\(1),
      I2 => \cnt_reg[7]\(3),
      I3 => \cnt_reg[7]\(2),
      O => \cnt[7]_i_9_n_0\
    );
\d[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0010FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => io_tx_resp,
      I5 => \^d_reg[11]\,
      O => \d_reg[0]_1\
    );
\d[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0010FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => io_tx_resp,
      I5 => \^d_reg[11]\,
      O => \d_reg[0]_0\
    );
\d[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \d_reg[0]_2\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(0),
      Q => d(0),
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(1),
      Q => d(1),
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(2),
      Q => d(2),
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(3),
      Q => d(3),
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(4),
      Q => d(4),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(5),
      Q => d(5),
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(6),
      Q => d(6),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \state_reg[2]\,
      D => dout(7),
      Q => d(7),
      R => '0'
    );
resp_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => qspi_d_addr(0),
      I1 => qspi_d_w_rb,
      O => \^resp_reg\
    );
\spi_mosi[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDCDDDDDDDD"
    )
        port map (
      I0 => queued,
      I1 => \state_reg[1]_4\,
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => \^resp_reg\,
      I5 => \d_reg[34]\,
      O => \^d_reg[11]\
    );
\spi_mosi[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => queued,
      O => \^d_reg[6]_0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBEBEBEAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => io_tx_resp,
      I4 => \^cnt_reg[0]\,
      I5 => Q(2),
      O => \state_reg[0]\
    );
\state[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_d_wdata(2),
      I1 => \^d_reg[6]_0\,
      I2 => \queued_ipcsr_wdata_reg[11]\(2),
      O => \state_reg[1]\
    );
\state[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_d_wdata(1),
      I1 => \^d_reg[6]_0\,
      I2 => \queued_ipcsr_wdata_reg[11]\(1),
      O => \state_reg[1]_0\
    );
\state[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => qspi_d_wdata(3),
      I1 => \^d_reg[6]_0\,
      I2 => \queued_ipcsr_wdata_reg[11]\(3),
      O => \state_reg[1]_3\
    );
\state[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_d_wdata(4),
      I1 => \^d_reg[6]_0\,
      I2 => \queued_ipcsr_wdata_reg[11]\(4),
      O => \state_reg[1]_1\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FFFFFFFFFF"
    )
        port map (
      I0 => \^cnt_reg[0]\,
      I1 => io_rx_resp,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \state_reg[3]\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000700000"
    )
        port map (
      I0 => \^cnt_reg[0]\,
      I1 => io_dmy_resp,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \state_reg[1]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized14\ is
  port (
    spi_mosi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rxq_d_reg[2]\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \d_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    \rxq_d_reg[6]\ : out STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[3]\ : in STD_LOGIC;
    \cnt_reg[1]\ : in STD_LOGIC;
    nor_spi_csb : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    spi_csb_reg : in STD_LOGIC;
    \txq_d_reg[6]\ : in STD_LOGIC;
    \txq_d_reg[2]\ : in STD_LOGIC;
    \d_reg[3]\ : in STD_LOGIC;
    \cnt_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[7]_0\ : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_resp_reg : in STD_LOGIC;
    queued_reg : in STD_LOGIC;
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \state_reg[3]_1\ : in STD_LOGIC;
    \queued_ipcsr_wdata_reg[15]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \norcsr_reg[2]\ : in STD_LOGIC;
    \cnt_reg[1]_1\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_2\ : in STD_LOGIC;
    \cnt_reg[5]\ : in STD_LOGIC;
    tx_resp_reg : in STD_LOGIC;
    \queued_ipcsr_wdata_reg[0]\ : in STD_LOGIC;
    io_dmy_resp : in STD_LOGIC;
    \cnt_reg[0]_0\ : in STD_LOGIC;
    \cnt_reg[0]_1\ : in STD_LOGIC;
    \cnt_reg[1]_2\ : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    rx_resp_reg_0 : in STD_LOGIC;
    spi_csb_reg_0 : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    empty_reg : in STD_LOGIC;
    spi_csb_reg_1 : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    \d_reg[9]_0\ : in STD_LOGIC;
    \d_reg[8]_0\ : in STD_LOGIC;
    \d_reg[10]_0\ : in STD_LOGIC;
    \d_reg[11]_0\ : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    spi_csb_reg_2 : in STD_LOGIC;
    spi_miso : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized14\ : entity is "dff";
end \femto_bd_dff__parameterized14\;

architecture STRUCTURE of \femto_bd_dff__parameterized14\ is
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \d[5]_i_2_n_0\ : STD_LOGIC;
  signal \^d_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal ipcsr_wdata : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal qspi_dmy_dir : STD_LOGIC;
  signal qspi_dmy_out_pattern : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qspi_width : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rxq_d_reg[2]\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \spi_mosi[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \spi_mosi[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC;
  signal \^state_reg[0]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[2]_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cnt[4]_i_3__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \d[10]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \d[4]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \d[5]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \spi_dir[2]_INST_0_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \spi_mosi[0]_INST_0_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \spi_mosi[2]_INST_0_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \spi_mosi[3]_INST_0_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \state[0]_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \state[1]_i_5__0\ : label is "soft_lutpair227";
begin
  \d_reg[6]_0\(0) <= \^d_reg[6]_0\(0);
  \rxq_d_reg[2]\ <= \^rxq_d_reg[2]\;
  \state_reg[0]\ <= \^state_reg[0]\;
  \state_reg[0]_1\ <= \^state_reg[0]_1\;
\cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444FFFFF444F"
    )
        port map (
      I0 => \cnt[0]_i_2_n_0\,
      I1 => \state_reg[2]_1\,
      I2 => \cnt_reg[0]\(0),
      I3 => \state_reg[1]_2\,
      I4 => \cnt_reg[5]\,
      I5 => tx_resp_reg,
      O => D(0)
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000707077777777"
    )
        port map (
      I0 => \queued_ipcsr_wdata_reg[0]\,
      I1 => ipcsr_wdata(8),
      I2 => \cnt_reg[0]\(0),
      I3 => io_dmy_resp,
      I4 => \cnt_reg[5]\,
      I5 => \state_reg[3]_0\(1),
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800F8008800FFFF"
    )
        port map (
      I0 => \queued_ipcsr_wdata_reg[0]\,
      I1 => ipcsr_wdata(9),
      I2 => \state_reg[3]_0\(1),
      I3 => \state_reg[2]_1\,
      I4 => \cnt_reg[0]_0\,
      I5 => \state_reg[1]_2\,
      O => D(1)
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200F2002200FFFF"
    )
        port map (
      I0 => \queued_ipcsr_wdata_reg[0]\,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \state_reg[3]_0\(1),
      I3 => \state_reg[2]_1\,
      I4 => \cnt_reg[0]_1\,
      I5 => \state_reg[1]_2\,
      O => D(2)
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(6),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(6),
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800F8008800FFFF"
    )
        port map (
      I0 => \queued_ipcsr_wdata_reg[0]\,
      I1 => ipcsr_wdata(11),
      I2 => \state_reg[3]_0\(1),
      I3 => \state_reg[2]_1\,
      I4 => \cnt_reg[1]_2\,
      I5 => \state_reg[1]_2\,
      O => D(3)
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FFEF"
    )
        port map (
      I0 => \^state_reg[0]\,
      I1 => \state_reg[3]_0\(1),
      I2 => \state_reg[3]_0\(2),
      I3 => \state_reg[3]_0\(3),
      I4 => \state_reg[3]_0\(0),
      I5 => rx_resp_reg,
      O => \cnt_reg[2]\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111102020000FF30"
    )
        port map (
      I0 => \state_reg[3]_0\(3),
      I1 => \cnt_reg[1]_1\,
      I2 => \state_reg[3]_0\(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \state_reg[3]_0\(2),
      I5 => \state_reg[3]_0\(0),
      O => D(4)
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cnt[4]_i_4_n_0\,
      I1 => \queued_ipcsr_wdata_reg[0]\,
      I2 => \d[5]_i_2_n_0\,
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ipcsr_wdata(8),
      I1 => ipcsr_wdata(9),
      I2 => ipcsr_wdata(11),
      I3 => \cnt[2]_i_2__0_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\d[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \queued_ipcsr_wdata_reg[15]\(6),
      I1 => \state_reg[3]_1\,
      I2 => qspi_d_wdata(6),
      I3 => queued_reg,
      I4 => \d_reg_n_0_[10]\,
      O => ipcsr_wdata(10)
    );
\d[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[11]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(7),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(7),
      O => ipcsr_wdata(11)
    );
\d[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[12]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(8),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(8),
      O => qspi_dmy_out_pattern(0)
    );
\d[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[14]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(10),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(10),
      O => qspi_dmy_out_pattern(2)
    );
\d[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[15]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(11),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(11),
      O => qspi_dmy_out_pattern(3)
    );
\d[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAE5404"
    )
        port map (
      I0 => queued_reg,
      I1 => \queued_ipcsr_wdata_reg[15]\(0),
      I2 => \state_reg[3]_1\,
      I3 => qspi_d_wdata(0),
      I4 => \d_reg_n_0_[4]\,
      O => qspi_dmy_dir
    );
\d[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      O => ipcsr_wdata(5)
    );
\d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \d_reg_n_0_[5]\,
      I1 => qspi_d_wdata(1),
      I2 => \state_reg[3]_1\,
      I3 => \queued_ipcsr_wdata_reg[15]\(1),
      I4 => queued_reg,
      O => \d[5]_i_2_n_0\
    );
\d[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[6]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(2),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(2),
      O => \^d_reg[6]_0\(0)
    );
\d[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[7]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(3),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(3),
      O => qspi_width(1)
    );
\d[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200FF00FFFF20FF"
    )
        port map (
      I0 => \state[1]_i_10_n_0\,
      I1 => \state[1]_i_9_n_0\,
      I2 => empty_reg,
      I3 => \d[5]_i_2_n_0\,
      I4 => \^state_reg[0]_1\,
      I5 => spi_csb_reg_0,
      O => \d_reg[0]\
    );
\d[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[8]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(4),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(4),
      O => ipcsr_wdata(8)
    );
\d[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[9]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(5),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(5),
      O => ipcsr_wdata(9)
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata(10),
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata(11),
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_dmy_out_pattern(0),
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_dmy_out_pattern(1),
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_dmy_out_pattern(2),
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_dmy_out_pattern(3),
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_dmy_dir,
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata(5),
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d_reg[6]_0\(0),
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_width(1),
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata(8),
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata(9),
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
\rxq_d[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxq_d_reg[2]\,
      I1 => spi_csb_reg_2,
      I2 => spi_miso(0),
      O => \rxq_d_reg[6]\
    );
\spi_dir[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => nor_spi_csb,
      I1 => qspi_width(1),
      I2 => \norcsr_reg[2]\,
      O => \^rxq_d_reg[2]\
    );
\spi_mosi[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \spi_mosi[0]_INST_0_i_1_n_0\,
      I1 => \state_reg[2]_0\(0),
      I2 => \cnt_reg[3]\,
      I3 => \^rxq_d_reg[2]\,
      I4 => \cnt_reg[1]\,
      O => spi_mosi(0)
    );
\spi_mosi[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_dmy_out_pattern(0),
      I1 => nor_spi_csb,
      I2 => Q(1),
      O => \spi_mosi[0]_INST_0_i_1_n_0\
    );
\spi_mosi[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => qspi_dmy_out_pattern(1),
      I1 => nor_spi_csb,
      I2 => Q(2),
      I3 => \state_reg[2]_0\(0),
      I4 => spi_csb_reg,
      O => spi_mosi(1)
    );
\spi_mosi[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[13]\,
      I1 => queued_reg,
      I2 => qspi_d_wdata(9),
      I3 => \state_reg[3]_1\,
      I4 => \queued_ipcsr_wdata_reg[15]\(9),
      O => qspi_dmy_out_pattern(1)
    );
\spi_mosi[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \spi_mosi[2]_INST_0_i_1_n_0\,
      I1 => \state_reg[2]_0\(0),
      I2 => \txq_d_reg[6]\,
      I3 => \txq_d_reg[2]\,
      I4 => \^rxq_d_reg[2]\,
      O => spi_mosi(2)
    );
\spi_mosi[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_dmy_out_pattern(2),
      I1 => nor_spi_csb,
      I2 => Q(3),
      O => \spi_mosi[2]_INST_0_i_1_n_0\
    );
\spi_mosi[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \spi_mosi[3]_INST_0_i_1_n_0\,
      I1 => \state_reg[2]_0\(0),
      I2 => \d_reg[3]\,
      I3 => \cnt_reg[1]_0\(0),
      I4 => \d_reg[7]_0\,
      I5 => \^rxq_d_reg[2]\,
      O => spi_mosi(3)
    );
\spi_mosi[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => qspi_dmy_out_pattern(3),
      I1 => nor_spi_csb,
      I2 => Q(4),
      O => \spi_mosi[3]_INST_0_i_1_n_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[0]\,
      O => \state_reg[0]_0\(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEFE00000000"
    )
        port map (
      I0 => \state_reg[3]_2\,
      I1 => \state[0]_i_4_n_0\,
      I2 => \state[0]_i_5_n_0\,
      I3 => \state[0]_i_6_n_0\,
      I4 => \state_reg[2]_2\,
      I5 => rx_resp_reg_0,
      O => \^state_reg[0]\
    );
\state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => qspi_d_wdata(0),
      I2 => \state_reg[3]_1\,
      I3 => \queued_ipcsr_wdata_reg[15]\(0),
      I4 => queued_reg,
      O => \^state_reg[0]_1\
    );
\state[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      I1 => spi_csb_reg_0,
      I2 => \queued_ipcsr_wdata_reg[0]\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFF8F"
    )
        port map (
      I0 => full_reg,
      I1 => \^state_reg[0]_1\,
      I2 => \state[1]_i_10_n_0\,
      I3 => ipcsr_wdata(9),
      I4 => ipcsr_wdata(8),
      I5 => spi_csb_reg_1,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545555FFFFFFFF"
    )
        port map (
      I0 => spi_csb_reg_0,
      I1 => ipcsr_wdata(8),
      I2 => ipcsr_wdata(9),
      I3 => ipcsr_wdata(11),
      I4 => \cnt[2]_i_2__0_n_0\,
      I5 => \d[5]_i_2_n_0\,
      O => \state[0]_i_6_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A330A"
    )
        port map (
      I0 => \d_reg[10]_0\,
      I1 => \d_reg_n_0_[10]\,
      I2 => \d_reg[11]_0\,
      I3 => queued_reg,
      I4 => \d_reg_n_0_[11]\,
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32333E33FFFFFFFF"
    )
        port map (
      I0 => spi_csb_reg_1,
      I1 => \^state_reg[0]_1\,
      I2 => \state[1]_i_9_n_0\,
      I3 => \state[1]_i_10_n_0\,
      I4 => full_reg,
      I5 => \d[5]_i_2_n_0\,
      O => \state_reg[1]\
    );
\state[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^state_reg[0]_1\,
      I1 => nor_spi_csb,
      I2 => Q(0),
      O => \state_reg[1]_0\
    );
\state[1]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      I1 => spi_csb_reg_0,
      I2 => \queued_ipcsr_wdata_reg[0]\,
      O => \state_reg[1]_1\
    );
\state[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \d_reg[9]_0\,
      I1 => \d_reg_n_0_[9]\,
      I2 => \d_reg[8]_0\,
      I3 => queued_reg,
      I4 => \d_reg_n_0_[8]\,
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1050551555555555"
    )
        port map (
      I0 => \state_reg[0]_2\,
      I1 => \state[2]_i_5_n_0\,
      I2 => \d[5]_i_2_n_0\,
      I3 => \^state_reg[0]_1\,
      I4 => spi_csb_reg_0,
      I5 => \queued_ipcsr_wdata_reg[0]\,
      O => \state_reg[2]\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFDFFFF"
    )
        port map (
      I0 => \cnt[2]_i_2__0_n_0\,
      I1 => ipcsr_wdata(11),
      I2 => ipcsr_wdata(9),
      I3 => ipcsr_wdata(8),
      I4 => empty_reg,
      I5 => spi_csb_reg_0,
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFFCCCCFFFFFFFF"
    )
        port map (
      I0 => \cnt[4]_i_4_n_0\,
      I1 => spi_csb_reg_0,
      I2 => full_reg_0,
      I3 => \^state_reg[0]_1\,
      I4 => \d[5]_i_2_n_0\,
      I5 => \queued_ipcsr_wdata_reg[0]\,
      O => \state_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized15\ is
  port (
    sram_we_bar : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \pad_sram_addr_0[18]\ : out STD_LOGIC;
    \pad_sram_addr_0[17]\ : out STD_LOGIC;
    \pad_sram_addr_0[16]\ : out STD_LOGIC;
    \pad_sram_addr_0[15]\ : out STD_LOGIC;
    \pad_sram_addr_0[14]\ : out STD_LOGIC;
    \pad_sram_addr_0[13]\ : out STD_LOGIC;
    \pad_sram_addr_0[12]\ : out STD_LOGIC;
    \pad_sram_addr_0[11]\ : out STD_LOGIC;
    \pad_sram_addr_0[10]\ : out STD_LOGIC;
    \pad_sram_addr_0[9]\ : out STD_LOGIC;
    \pad_sram_addr_0[8]\ : out STD_LOGIC;
    \pad_sram_addr_0[7]\ : out STD_LOGIC;
    \pad_sram_addr_0[6]\ : out STD_LOGIC;
    \pad_sram_addr_0[5]\ : out STD_LOGIC;
    \pad_sram_addr_0[4]\ : out STD_LOGIC;
    \pad_sram_addr_0[3]\ : out STD_LOGIC;
    \pad_sram_addr_0[2]\ : out STD_LOGIC;
    resp_reg : in STD_LOGIC;
    \d_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    resp : in STD_LOGIC;
    \^d\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 36 downto 0 );
    clk : in STD_LOGIC;
    offset_r0 : in STD_LOGIC;
    \d_reg[53]_0\ : in STD_LOGIC;
    \d_reg[52]_0\ : in STD_LOGIC;
    \d_reg[51]_0\ : in STD_LOGIC;
    \d_reg[50]_0\ : in STD_LOGIC;
    \d_reg[49]_0\ : in STD_LOGIC;
    \d_reg[48]_0\ : in STD_LOGIC;
    \d_reg[47]_0\ : in STD_LOGIC;
    \d_reg[46]_0\ : in STD_LOGIC;
    \d_reg[45]_0\ : in STD_LOGIC;
    \d_reg[44]_0\ : in STD_LOGIC;
    \d_reg[43]_0\ : in STD_LOGIC;
    \d_reg[42]_0\ : in STD_LOGIC;
    \d_reg[41]_0\ : in STD_LOGIC;
    \d_reg[40]_0\ : in STD_LOGIC;
    \d_reg[39]_0\ : in STD_LOGIC;
    \d_reg[38]_0\ : in STD_LOGIC;
    \d_reg[37]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized15\ : entity is "dff";
end \femto_bd_dff__parameterized15\;

architecture STRUCTURE of \femto_bd_dff__parameterized15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 36 downto 0 );
begin
  Q(36 downto 0) <= \^q\(36 downto 0);
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \^q\(30),
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \^q\(31),
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(32),
      Q => \^q\(32),
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(33),
      Q => \^q\(33),
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(34),
      Q => \^q\(34),
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(35),
      Q => \^q\(35),
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[37]_0\,
      Q => \pad_sram_addr_0[2]\,
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[38]_0\,
      Q => \pad_sram_addr_0[3]\,
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[39]_0\,
      Q => \pad_sram_addr_0[4]\,
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[40]_0\,
      Q => \pad_sram_addr_0[5]\,
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[41]_0\,
      Q => \pad_sram_addr_0[6]\,
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[42]_0\,
      Q => \pad_sram_addr_0[7]\,
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[43]_0\,
      Q => \pad_sram_addr_0[8]\,
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[44]_0\,
      Q => \pad_sram_addr_0[9]\,
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[45]_0\,
      Q => \pad_sram_addr_0[10]\,
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[46]_0\,
      Q => \pad_sram_addr_0[11]\,
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[47]_0\,
      Q => \pad_sram_addr_0[12]\,
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[48]_0\,
      Q => \pad_sram_addr_0[13]\,
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[49]_0\,
      Q => \pad_sram_addr_0[14]\,
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[50]_0\,
      Q => \pad_sram_addr_0[15]\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[51]_0\,
      Q => \pad_sram_addr_0[16]\,
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[52]_0\,
      Q => \pad_sram_addr_0[17]\,
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => offset_r0,
      D => \d_reg[53]_0\,
      Q => \pad_sram_addr_0[18]\,
      R => '0'
    );
\d_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(36),
      Q => \^q\(36),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
sram_we_bar_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFF4777CFFFCFFF"
    )
        port map (
      I0 => \^q\(36),
      I1 => resp_reg,
      I2 => \d_reg[32]_0\(0),
      I3 => \d_reg[0]_0\(0),
      I4 => resp,
      I5 => \^d\,
      O => sram_we_bar
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized16\ is
  port (
    d : out STD_LOGIC;
    resp_reg : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    sram_data_dir : out STD_LOGIC;
    clk : in STD_LOGIC;
    resp_reg_0 : in STD_LOGIC;
    resp_reg_1 : in STD_LOGIC;
    \offset_r_reg[0]\ : in STD_LOGIC;
    \offset_r_reg[0]_0\ : in STD_LOGIC;
    \offset_r_reg[1]\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \offset_r_reg[1]_0\ : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized16\ : entity is "dff";
end \femto_bd_dff__parameterized16\;

architecture STRUCTURE of \femto_bd_dff__parameterized16\ is
  signal \^d\ : STD_LOGIC;
  signal \d[0]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata[31]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair161";
begin
  d <= \^d\;
\d[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => resp_reg_0,
      I1 => \^d\,
      I2 => resp_reg_1,
      O => \d[0]_i_1__3_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1__3_n_0\,
      Q => \^d\,
      R => '0'
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^d\,
      I1 => resp_reg_0,
      I2 => resp_reg_1,
      I3 => \offset_r_reg[0]_0\,
      I4 => \offset_r_reg[1]_0\,
      O => \rdata_reg[8]\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^d\,
      I1 => resp_reg_0,
      I2 => \offset_r_reg[1]_0\,
      I3 => resp_reg_1,
      I4 => \offset_r_reg[0]_0\,
      O => \rdata_reg[16]\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^d\,
      I1 => resp_reg_0,
      I2 => \offset_r_reg[0]_0\,
      I3 => resp_reg_1,
      I4 => \offset_r_reg[1]_0\,
      O => \rdata_reg[24]\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F2F"
    )
        port map (
      I0 => \^d\,
      I1 => resp_reg_0,
      I2 => resp_reg_1,
      I3 => \offset_r_reg[1]_0\,
      I4 => \offset_r_reg[0]_0\,
      O => \rdata_reg[0]\
    );
resp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808800000000"
    )
        port map (
      I0 => \d[0]_i_1__3_n_0\,
      I1 => \offset_r_reg[0]\,
      I2 => \offset_r_reg[0]_0\,
      I3 => \offset_r_reg[1]\,
      I4 => resp_reg_0,
      I5 => rstn,
      O => resp_reg
    );
sram_data_dir_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F0000000F000"
    )
        port map (
      I0 => \^d\,
      I1 => resp_reg_0,
      I2 => \d_reg[0]_0\(0),
      I3 => \d_reg[32]\(0),
      I4 => resp_reg_1,
      I5 => Q(0),
      O => sram_data_dir
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized2\ is
  port (
    \d_reg[31]_0\ : out STD_LOGIC;
    \PREFETCHER.if_next_pc0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    if_pc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rstn : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[1]_0\ : in STD_LOGIC;
    \PREFETCHER.if_next_pc\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized2\ : entity is "dff";
end \femto_bd_dff__parameterized2\;

architecture STRUCTURE of \femto_bd_dff__parameterized2\ is
  signal \d_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \^d_reg[31]_0\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \d_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \^if_pc\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_d_reg[31]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \d_reg[31]_0\ <= \^d_reg[31]_0\;
  if_pc(31 downto 0) <= \^if_pc\(31 downto 0);
\d[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \^d_reg[31]_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(0),
      Q => \^if_pc\(0),
      R => \^d_reg[31]_0\
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(10),
      Q => \^if_pc\(10),
      R => \^d_reg[31]_0\
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(11),
      Q => \^if_pc\(11),
      R => \^d_reg[31]_0\
    );
\d_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_2__0_n_0\,
      CO(3) => \d_reg[11]_i_2__0_n_0\,
      CO(2) => \d_reg[11]_i_2__0_n_1\,
      CO(1) => \d_reg[11]_i_2__0_n_2\,
      CO(0) => \d_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(11 downto 8),
      S(3 downto 0) => \^if_pc\(11 downto 8)
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(12),
      Q => \^if_pc\(12),
      R => \^d_reg[31]_0\
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(13),
      Q => \^if_pc\(13),
      R => \^d_reg[31]_0\
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(14),
      Q => \^if_pc\(14),
      R => \^d_reg[31]_0\
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(15),
      Q => \^if_pc\(15),
      R => \^d_reg[31]_0\
    );
\d_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[11]_i_2__0_n_0\,
      CO(3) => \d_reg[15]_i_2__0_n_0\,
      CO(2) => \d_reg[15]_i_2__0_n_1\,
      CO(1) => \d_reg[15]_i_2__0_n_2\,
      CO(0) => \d_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(15 downto 12),
      S(3 downto 0) => \^if_pc\(15 downto 12)
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(16),
      Q => \^if_pc\(16),
      R => \^d_reg[31]_0\
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(17),
      Q => \^if_pc\(17),
      R => \^d_reg[31]_0\
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(18),
      Q => \^if_pc\(18),
      R => \^d_reg[31]_0\
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(19),
      Q => \^if_pc\(19),
      R => \^d_reg[31]_0\
    );
\d_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[15]_i_2__0_n_0\,
      CO(3) => \d_reg[19]_i_2__0_n_0\,
      CO(2) => \d_reg[19]_i_2__0_n_1\,
      CO(1) => \d_reg[19]_i_2__0_n_2\,
      CO(0) => \d_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(19 downto 16),
      S(3 downto 0) => \^if_pc\(19 downto 16)
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(1),
      Q => \^if_pc\(1),
      R => \^d_reg[31]_0\
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(20),
      Q => \^if_pc\(20),
      R => \^d_reg[31]_0\
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(21),
      Q => \^if_pc\(21),
      R => \^d_reg[31]_0\
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(22),
      Q => \^if_pc\(22),
      R => \^d_reg[31]_0\
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(23),
      Q => \^if_pc\(23),
      R => \^d_reg[31]_0\
    );
\d_reg[23]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[19]_i_2__0_n_0\,
      CO(3) => \d_reg[23]_i_2__0_n_0\,
      CO(2) => \d_reg[23]_i_2__0_n_1\,
      CO(1) => \d_reg[23]_i_2__0_n_2\,
      CO(0) => \d_reg[23]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(23 downto 20),
      S(3 downto 0) => \^if_pc\(23 downto 20)
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(24),
      Q => \^if_pc\(24),
      R => \^d_reg[31]_0\
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(25),
      Q => \^if_pc\(25),
      R => \^d_reg[31]_0\
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(26),
      Q => \^if_pc\(26),
      R => \^d_reg[31]_0\
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(27),
      Q => \^if_pc\(27),
      R => \^d_reg[31]_0\
    );
\d_reg[27]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[23]_i_2__0_n_0\,
      CO(3) => \d_reg[27]_i_2__0_n_0\,
      CO(2) => \d_reg[27]_i_2__0_n_1\,
      CO(1) => \d_reg[27]_i_2__0_n_2\,
      CO(0) => \d_reg[27]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(27 downto 24),
      S(3 downto 0) => \^if_pc\(27 downto 24)
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(28),
      Q => \^if_pc\(28),
      R => \^d_reg[31]_0\
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(29),
      Q => \^if_pc\(29),
      R => \^d_reg[31]_0\
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(2),
      Q => \^if_pc\(2),
      R => \^d_reg[31]_0\
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(30),
      Q => \^if_pc\(30),
      R => \^d_reg[31]_0\
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(31),
      Q => \^if_pc\(31),
      R => \^d_reg[31]_0\
    );
\d_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[27]_i_2__0_n_0\,
      CO(3) => \NLW_d_reg[31]_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[31]_i_3__0_n_1\,
      CO(1) => \d_reg[31]_i_3__0_n_2\,
      CO(0) => \d_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(31 downto 28),
      S(3 downto 0) => \^if_pc\(31 downto 28)
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(3),
      Q => \^if_pc\(3),
      R => \^d_reg[31]_0\
    );
\d_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_2__0_n_0\,
      CO(2) => \d_reg[3]_i_2__0_n_1\,
      CO(1) => \d_reg[3]_i_2__0_n_2\,
      CO(0) => \d_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^if_pc\(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(3 downto 0),
      S(3) => \^if_pc\(3),
      S(2 downto 1) => S(1 downto 0),
      S(0) => \^if_pc\(0)
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(4),
      Q => \^if_pc\(4),
      R => \^d_reg[31]_0\
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(5),
      Q => \^if_pc\(5),
      R => \^d_reg[31]_0\
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(6),
      Q => \^if_pc\(6),
      R => \^d_reg[31]_0\
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(7),
      Q => \^if_pc\(7),
      R => \^d_reg[31]_0\
    );
\d_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_2__0_n_0\,
      CO(3) => \d_reg[7]_i_2__0_n_0\,
      CO(2) => \d_reg[7]_i_2__0_n_1\,
      CO(1) => \d_reg[7]_i_2__0_n_2\,
      CO(0) => \d_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.if_next_pc0\(7 downto 4),
      S(3 downto 0) => \^if_pc\(7 downto 4)
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(8),
      Q => \^if_pc\(8),
      R => \^d_reg[31]_0\
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.if_next_pc\(9),
      Q => \^if_pc\(9),
      R => \^d_reg[31]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized2_1\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \PREFETCHER.pf_next_req_addr0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    empty_reg : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    \d_reg[1]_0\ : in STD_LOGIC;
    \PREFETCHER.pf_next_req_addr\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized2_1\ : entity is "dff";
end \femto_bd_dff__parameterized2_1\;

architecture STRUCTURE of \femto_bd_dff__parameterized2_1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \d[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \d_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \d_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^ibus_addr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_d_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  ibus_addr(29 downto 0) <= \^ibus_addr\(29 downto 0);
\d[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => empty_reg,
      O => \d[3]_i_3__0_n_0\
    );
\d[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => empty_reg,
      O => \d[3]_i_4__1_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(0),
      Q => \^ibus_addr\(0),
      R => \rst_r_reg[9]\
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(10),
      Q => \^ibus_addr\(8),
      R => \rst_r_reg[9]\
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(11),
      Q => \^ibus_addr\(9),
      R => \rst_r_reg[9]\
    );
\d_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[7]_i_2_n_0\,
      CO(3) => \d_reg[11]_i_2_n_0\,
      CO(2) => \d_reg[11]_i_2_n_1\,
      CO(1) => \d_reg[11]_i_2_n_2\,
      CO(0) => \d_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(11 downto 8),
      S(3 downto 0) => \^ibus_addr\(9 downto 6)
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(12),
      Q => \^ibus_addr\(10),
      R => \rst_r_reg[9]\
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(13),
      Q => \^ibus_addr\(11),
      R => \rst_r_reg[9]\
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(14),
      Q => \^ibus_addr\(12),
      R => \rst_r_reg[9]\
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(15),
      Q => \^ibus_addr\(13),
      R => \rst_r_reg[9]\
    );
\d_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[11]_i_2_n_0\,
      CO(3) => \d_reg[15]_i_2_n_0\,
      CO(2) => \d_reg[15]_i_2_n_1\,
      CO(1) => \d_reg[15]_i_2_n_2\,
      CO(0) => \d_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(15 downto 12),
      S(3 downto 0) => \^ibus_addr\(13 downto 10)
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(16),
      Q => \^ibus_addr\(14),
      R => \rst_r_reg[9]\
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(17),
      Q => \^ibus_addr\(15),
      R => \rst_r_reg[9]\
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(18),
      Q => \^ibus_addr\(16),
      R => \rst_r_reg[9]\
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(19),
      Q => \^ibus_addr\(17),
      R => \rst_r_reg[9]\
    );
\d_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[15]_i_2_n_0\,
      CO(3) => \d_reg[19]_i_2_n_0\,
      CO(2) => \d_reg[19]_i_2_n_1\,
      CO(1) => \d_reg[19]_i_2_n_2\,
      CO(0) => \d_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(19 downto 16),
      S(3 downto 0) => \^ibus_addr\(17 downto 14)
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(1),
      Q => \^di\(0),
      R => \rst_r_reg[9]\
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(20),
      Q => \^ibus_addr\(18),
      R => \rst_r_reg[9]\
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(21),
      Q => \^ibus_addr\(19),
      R => \rst_r_reg[9]\
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(22),
      Q => \^ibus_addr\(20),
      R => \rst_r_reg[9]\
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(23),
      Q => \^ibus_addr\(21),
      R => \rst_r_reg[9]\
    );
\d_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[19]_i_2_n_0\,
      CO(3) => \d_reg[23]_i_2_n_0\,
      CO(2) => \d_reg[23]_i_2_n_1\,
      CO(1) => \d_reg[23]_i_2_n_2\,
      CO(0) => \d_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(23 downto 20),
      S(3 downto 0) => \^ibus_addr\(21 downto 18)
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(24),
      Q => \^ibus_addr\(22),
      R => \rst_r_reg[9]\
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(25),
      Q => \^ibus_addr\(23),
      R => \rst_r_reg[9]\
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(26),
      Q => \^ibus_addr\(24),
      R => \rst_r_reg[9]\
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(27),
      Q => \^ibus_addr\(25),
      R => \rst_r_reg[9]\
    );
\d_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[23]_i_2_n_0\,
      CO(3) => \d_reg[27]_i_2_n_0\,
      CO(2) => \d_reg[27]_i_2_n_1\,
      CO(1) => \d_reg[27]_i_2_n_2\,
      CO(0) => \d_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(27 downto 24),
      S(3 downto 0) => \^ibus_addr\(25 downto 22)
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(28),
      Q => \^ibus_addr\(26),
      R => \rst_r_reg[9]\
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(29),
      Q => \^ibus_addr\(27),
      R => \rst_r_reg[9]\
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(2),
      Q => \^di\(1),
      R => \rst_r_reg[9]\
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(30),
      Q => \^ibus_addr\(28),
      R => \rst_r_reg[9]\
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(31),
      Q => \^ibus_addr\(29),
      R => \rst_r_reg[9]\
    );
\d_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[27]_i_2_n_0\,
      CO(3) => \NLW_d_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[31]_i_3_n_1\,
      CO(1) => \d_reg[31]_i_3_n_2\,
      CO(0) => \d_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(31 downto 28),
      S(3 downto 0) => \^ibus_addr\(29 downto 26)
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(3),
      Q => \^ibus_addr\(1),
      R => \rst_r_reg[9]\
    );
\d_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[3]_i_2_n_0\,
      CO(2) => \d_reg[3]_i_2_n_1\,
      CO(1) => \d_reg[3]_i_2_n_2\,
      CO(0) => \d_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^di\(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(3 downto 0),
      S(3) => \^ibus_addr\(1),
      S(2) => \d[3]_i_3__0_n_0\,
      S(1) => \d[3]_i_4__1_n_0\,
      S(0) => \^ibus_addr\(0)
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(4),
      Q => \^ibus_addr\(2),
      R => \rst_r_reg[9]\
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(5),
      Q => \^ibus_addr\(3),
      R => \rst_r_reg[9]\
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(6),
      Q => \^ibus_addr\(4),
      R => \rst_r_reg[9]\
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(7),
      Q => \^ibus_addr\(5),
      R => \rst_r_reg[9]\
    );
\d_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[3]_i_2_n_0\,
      CO(3) => \d_reg[7]_i_2_n_0\,
      CO(2) => \d_reg[7]_i_2_n_1\,
      CO(1) => \d_reg[7]_i_2_n_2\,
      CO(0) => \d_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \PREFETCHER.pf_next_req_addr0\(7 downto 4),
      S(3 downto 0) => \^ibus_addr\(5 downto 2)
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(8),
      Q => \^ibus_addr\(6),
      R => \rst_r_reg[9]\
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \d_reg[1]_0\,
      D => \PREFETCHER.pf_next_req_addr\(9),
      Q => \^ibus_addr\(7),
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized3\ is
  port (
    \d_reg[0]_0\ : out STD_LOGIC;
    \PIPELINE.state\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_reg[0]_1\ : out STD_LOGIC;
    \s1_reg[1]\ : out STD_LOGIC;
    \s1_reg[0]\ : out STD_LOGIC;
    empty_reg : out STD_LOGIC;
    \PREFETCHER.if_next_pc\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \PREFETCHER.pf_next_req_addr\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \STAGE2.TRAP.csr_reg[0][7]\ : out STD_LOGIC;
    \s1_reg[0]_0\ : out STD_LOGIC;
    \s1_reg[0]_1\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_vld : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \d_reg[0]_2\ : in STD_LOGIC;
    \s1_reg[46]\ : in STD_LOGIC;
    \BUS_RESP_CTRL.i_req_not_cancelled\ : in STD_LOGIC;
    ibus_resp : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \PREFETCHER.if_next_pc0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PREFETCHER.pf_next_req_addr0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[66]\ : in STD_LOGIC;
    dbus_req : in STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]\ : in STD_LOGIC;
    i_resp_latched : in STD_LOGIC;
    \s2_reg[0]\ : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \s1_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized3\ : entity is "dff";
end \femto_bd_dff__parameterized3\;

architecture STRUCTURE of \femto_bd_dff__parameterized3\ is
  signal \^pipeline.state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \d[0]_i_3_n_0\ : STD_LOGIC;
  signal \d[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \d[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^s1_reg[0]\ : STD_LOGIC;
  signal \^s1_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \array_reg_0_1_0_5_i_8__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \d[15]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \d[31]_i_1__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \d[31]_i_1__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \empty_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \s1[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \s1[65]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \s1[65]_i_2\ : label is "soft_lutpair379";
begin
  \PIPELINE.state\(2 downto 0) <= \^pipeline.state\(2 downto 0);
  \s1_reg[0]\ <= \^s1_reg[0]\;
  \s1_reg[0]_0\ <= \^s1_reg[0]_0\;
\STAGE2.TRAP.csr[2][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstn,
      I1 => \^s1_reg[0]\,
      I2 => \s2_reg[0]\,
      O => \STAGE2.TRAP.csr_reg[0][7]\
    );
\array_reg_0_1_0_5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^pipeline.state\(1),
      I1 => \^pipeline.state\(0),
      I2 => \^pipeline.state\(2),
      O => \^s1_reg[0]_0\
    );
\d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[0]_i_2__1_n_0\,
      I1 => \d[0]_i_3_n_0\,
      I2 => \^pipeline.state\(2),
      O => \d[0]_i_1_n_0\
    );
\d[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \d_reg[66]\,
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(0),
      O => \PREFETCHER.if_next_pc\(0)
    );
\d[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \d_reg[66]\,
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(0),
      O => \PREFETCHER.pf_next_req_addr\(0)
    );
\d[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE2E0000"
    )
        port map (
      I0 => dbus_req,
      I1 => \^pipeline.state\(0),
      I2 => dbus_resp,
      I3 => \s1_reg[46]\,
      I4 => \^pipeline.state\(2),
      I5 => \^pipeline.state\(1),
      O => \d[0]_i_2__1_n_0\
    );
\d[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52F7525752575257"
    )
        port map (
      I0 => \^pipeline.state\(1),
      I1 => \d_reg[0]_2\,
      I2 => \^pipeline.state\(0),
      I3 => \s1_reg[46]\,
      I4 => \BUS_RESP_CTRL.i_req_not_cancelled\,
      I5 => ibus_resp,
      O => \d[0]_i_3_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(9),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(10),
      O => \PREFETCHER.if_next_pc\(10)
    );
\d[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(9),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(10),
      O => \PREFETCHER.pf_next_req_addr\(10)
    );
\d[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(10),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(11),
      O => \PREFETCHER.if_next_pc\(11)
    );
\d[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(10),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(11),
      O => \PREFETCHER.pf_next_req_addr\(11)
    );
\d[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(11),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(12),
      O => \PREFETCHER.if_next_pc\(12)
    );
\d[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(11),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(12),
      O => \PREFETCHER.pf_next_req_addr\(12)
    );
\d[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(12),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(13),
      O => \PREFETCHER.if_next_pc\(13)
    );
\d[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(12),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(13),
      O => \PREFETCHER.pf_next_req_addr\(13)
    );
\d[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(13),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(14),
      O => \PREFETCHER.if_next_pc\(14)
    );
\d[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(13),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(14),
      O => \PREFETCHER.pf_next_req_addr\(14)
    );
\d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(14),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(15),
      O => \PREFETCHER.if_next_pc\(15)
    );
\d[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(14),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(15),
      O => \PREFETCHER.pf_next_req_addr\(15)
    );
\d[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(15),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(16),
      O => \PREFETCHER.if_next_pc\(16)
    );
\d[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(15),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(16),
      O => \PREFETCHER.pf_next_req_addr\(16)
    );
\d[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(16),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(17),
      O => \PREFETCHER.if_next_pc\(17)
    );
\d[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(16),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(17),
      O => \PREFETCHER.pf_next_req_addr\(17)
    );
\d[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(17),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(18),
      O => \PREFETCHER.if_next_pc\(18)
    );
\d[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(17),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(18),
      O => \PREFETCHER.pf_next_req_addr\(18)
    );
\d[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(18),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(19),
      O => \PREFETCHER.if_next_pc\(19)
    );
\d[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(18),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(19),
      O => \PREFETCHER.pf_next_req_addr\(19)
    );
\d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(0),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(1),
      O => \PREFETCHER.if_next_pc\(1)
    );
\d[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(0),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(1),
      O => \PREFETCHER.pf_next_req_addr\(1)
    );
\d[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FAA"
    )
        port map (
      I0 => \^pipeline.state\(0),
      I1 => ibus_resp,
      I2 => \BUS_RESP_CTRL.i_req_not_cancelled\,
      I3 => \^pipeline.state\(1),
      I4 => \^pipeline.state\(2),
      O => \d[1]_i_1__3_n_0\
    );
\d[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(19),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(20),
      O => \PREFETCHER.if_next_pc\(20)
    );
\d[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(19),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(20),
      O => \PREFETCHER.pf_next_req_addr\(20)
    );
\d[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(20),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(21),
      O => \PREFETCHER.if_next_pc\(21)
    );
\d[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(20),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(21),
      O => \PREFETCHER.pf_next_req_addr\(21)
    );
\d[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(21),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(22),
      O => \PREFETCHER.if_next_pc\(22)
    );
\d[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(21),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(22),
      O => \PREFETCHER.pf_next_req_addr\(22)
    );
\d[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(22),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(23),
      O => \PREFETCHER.if_next_pc\(23)
    );
\d[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(22),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(23),
      O => \PREFETCHER.pf_next_req_addr\(23)
    );
\d[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(23),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(24),
      O => \PREFETCHER.if_next_pc\(24)
    );
\d[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(23),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(24),
      O => \PREFETCHER.pf_next_req_addr\(24)
    );
\d[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(24),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(25),
      O => \PREFETCHER.if_next_pc\(25)
    );
\d[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(24),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(25),
      O => \PREFETCHER.pf_next_req_addr\(25)
    );
\d[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(25),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(26),
      O => \PREFETCHER.if_next_pc\(26)
    );
\d[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(25),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(26),
      O => \PREFETCHER.pf_next_req_addr\(26)
    );
\d[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(26),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(27),
      O => \PREFETCHER.if_next_pc\(27)
    );
\d[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(26),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(27),
      O => \PREFETCHER.pf_next_req_addr\(27)
    );
\d[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(27),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(28),
      O => \PREFETCHER.if_next_pc\(28)
    );
\d[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(27),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(28),
      O => \PREFETCHER.pf_next_req_addr\(28)
    );
\d[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(28),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(29),
      O => \PREFETCHER.if_next_pc\(29)
    );
\d[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(28),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(29),
      O => \PREFETCHER.pf_next_req_addr\(29)
    );
\d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(1),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(2),
      O => \PREFETCHER.if_next_pc\(2)
    );
\d[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(1),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(2),
      O => \PREFETCHER.pf_next_req_addr\(2)
    );
\d[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AB000FA00B000FA"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][3]\,
      I1 => dbus_resp,
      I2 => \^pipeline.state\(2),
      I3 => \^pipeline.state\(1),
      I4 => \^pipeline.state\(0),
      I5 => i_resp_latched,
      O => \d[2]_i_1__2_n_0\
    );
\d[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(29),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(30),
      O => \PREFETCHER.if_next_pc\(30)
    );
\d[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(29),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(30),
      O => \PREFETCHER.pf_next_req_addr\(30)
    );
\d[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFFFF"
    )
        port map (
      I0 => if_vld,
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => rstn,
      O => \d_reg[0]_0\
    );
\d[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04FFFF"
    )
        port map (
      I0 => \^pipeline.state\(1),
      I1 => \^pipeline.state\(0),
      I2 => \^pipeline.state\(2),
      I3 => \d_reg[0]_2\,
      I4 => rstn,
      O => \d_reg[0]_1\
    );
\d[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(30),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(31),
      O => \PREFETCHER.if_next_pc\(31)
    );
\d[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(30),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(31),
      O => \PREFETCHER.pf_next_req_addr\(31)
    );
\d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(2),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(3),
      O => \PREFETCHER.if_next_pc\(3)
    );
\d[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(2),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(3),
      O => \PREFETCHER.pf_next_req_addr\(3)
    );
\d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(3),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(4),
      O => \PREFETCHER.if_next_pc\(4)
    );
\d[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(3),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(4),
      O => \PREFETCHER.pf_next_req_addr\(4)
    );
\d[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(4),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(5),
      O => \PREFETCHER.if_next_pc\(5)
    );
\d[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(4),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(5),
      O => \PREFETCHER.pf_next_req_addr\(5)
    );
\d[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(5),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(6),
      O => \PREFETCHER.if_next_pc\(6)
    );
\d[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(5),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(6),
      O => \PREFETCHER.pf_next_req_addr\(6)
    );
\d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(6),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(7),
      O => \PREFETCHER.if_next_pc\(7)
    );
\d[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(6),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(7),
      O => \PREFETCHER.pf_next_req_addr\(7)
    );
\d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(7),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(8),
      O => \PREFETCHER.if_next_pc\(8)
    );
\d[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(7),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(8),
      O => \PREFETCHER.pf_next_req_addr\(8)
    );
\d[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(8),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.if_next_pc0\(9),
      O => \PREFETCHER.if_next_pc\(9)
    );
\d[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => D(8),
      I1 => \^pipeline.state\(1),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(2),
      I4 => \PREFETCHER.pf_next_req_addr0\(9),
      O => \PREFETCHER.pf_next_req_addr\(9)
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[0]_i_1_n_0\,
      Q => \^pipeline.state\(0),
      R => \rst_r_reg[9]\
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[1]_i_1__3_n_0\,
      Q => \^pipeline.state\(1),
      R => \rst_r_reg[9]\
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[2]_i_1__2_n_0\,
      Q => \^pipeline.state\(2),
      R => \rst_r_reg[9]\
    );
\empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^pipeline.state\(2),
      I1 => \^pipeline.state\(0),
      I2 => \^pipeline.state\(1),
      I3 => rstn,
      O => empty_reg
    );
ext_int_handled_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C8C8C3C3C3C3"
    )
        port map (
      I0 => dbus_resp,
      I1 => \^pipeline.state\(2),
      I2 => \^pipeline.state\(1),
      I3 => \BUS_RESP_CTRL.i_req_not_cancelled\,
      I4 => ibus_resp,
      I5 => \^pipeline.state\(0),
      O => \^s1_reg[0]\
    );
\s1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \s1_reg[0]_2\,
      I1 => \^s1_reg[0]\,
      I2 => if_vld,
      I3 => rstn,
      I4 => \^s1_reg[0]_0\,
      O => \s1_reg[0]_1\
    );
\s1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rstn,
      I1 => \^pipeline.state\(2),
      I2 => \^pipeline.state\(0),
      I3 => \^pipeline.state\(1),
      O => p_0_in(0)
    );
\s1[65]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rstn,
      I1 => \^s1_reg[0]\,
      O => \s1_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized4\ is
  port (
    d_req : out STD_LOGIC;
    dbus_req : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    \BUS_REQ_CTRL.dbus_busy_post\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized4\ : entity is "dff";
end \femto_bd_dff__parameterized4\;

architecture STRUCTURE of \femto_bd_dff__parameterized4\ is
  signal \^d_req\ : STD_LOGIC;
begin
  d_req <= \^d_req\;
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rst_r_reg[9]\,
      Q => \^d_req\,
      R => '0'
    );
dbus_req_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^d_req\,
      I1 => dbus_resp,
      I2 => \BUS_REQ_CTRL.dbus_busy_post\,
      O => dbus_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \s1_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 34 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized5\ : entity is "dff";
end \femto_bd_dff__parameterized5\;

architecture STRUCTURE of \femto_bd_dff__parameterized5\ is
begin
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(32),
      Q => Q(32),
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(33),
      Q => Q(33),
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(34),
      Q => Q(34),
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \STAGE2.TRAP.csr_reg[1][15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[14][31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \STAGE2.TRAP.csr_reg[2][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[15][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[14][31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[13][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[12][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[11][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[10][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[9][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[8][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[7][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[6][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[5][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[4][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[3][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[2][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[1][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xr_reg[14][31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xr_reg[14][23]\ : out STD_LOGIC;
    \xr_reg[14][24]\ : out STD_LOGIC;
    \xr_reg[14][25]\ : out STD_LOGIC;
    \xr_reg[14][26]\ : out STD_LOGIC;
    \xr_reg[14][27]\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][7]\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[15]_0\ : out STD_LOGIC;
    \d_reg[129]_0\ : out STD_LOGIC;
    \d_reg[128]_0\ : out STD_LOGIC;
    \d_reg[130]_0\ : out STD_LOGIC;
    \d_reg[131]_0\ : out STD_LOGIC;
    \d_reg[129]_1\ : out STD_LOGIC;
    \d_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[15]_1\ : out STD_LOGIC;
    \d_reg[97]_0\ : out STD_LOGIC;
    \d_reg[12]_0\ : out STD_LOGIC;
    \d_reg[126]_0\ : out STD_LOGIC;
    \d_reg[13]_0\ : out STD_LOGIC;
    \d_reg[127]_0\ : out STD_LOGIC;
    \d_reg[96]_0\ : out STD_LOGIC;
    \d_reg[96]_1\ : out STD_LOGIC;
    \d_reg[95]_0\ : out STD_LOGIC;
    \d_reg[94]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[93]_0\ : out STD_LOGIC;
    \d_reg[11]_0\ : out STD_LOGIC;
    \d_reg[125]_0\ : out STD_LOGIC;
    \d_reg[124]_0\ : out STD_LOGIC;
    \d_reg[123]_0\ : out STD_LOGIC;
    \d_reg[92]_0\ : out STD_LOGIC;
    \d_reg[92]_1\ : out STD_LOGIC;
    \d_reg[91]_0\ : out STD_LOGIC;
    \d_reg[122]_0\ : out STD_LOGIC;
    \d_reg[91]_1\ : out STD_LOGIC;
    \d_reg[120]_0\ : out STD_LOGIC;
    \d_reg[121]_0\ : out STD_LOGIC;
    \d_reg[90]_0\ : out STD_LOGIC;
    \d_reg[90]_1\ : out STD_LOGIC;
    \xr_reg[14][7]\ : out STD_LOGIC;
    \xr_reg[14][6]\ : out STD_LOGIC;
    \xr_reg[14][5]\ : out STD_LOGIC;
    \d_reg[119]_0\ : out STD_LOGIC;
    \d_reg[118]_0\ : out STD_LOGIC;
    \d_reg[4]_0\ : out STD_LOGIC;
    \d_reg[117]_0\ : out STD_LOGIC;
    \d_reg[86]_0\ : out STD_LOGIC;
    \xr_reg[14][3]\ : out STD_LOGIC;
    \d_reg[116]_0\ : out STD_LOGIC;
    \d_reg[2]_0\ : out STD_LOGIC;
    \d_reg[0]_0\ : out STD_LOGIC;
    \d_reg[82]_0\ : out STD_LOGIC;
    \d_reg[84]_0\ : out STD_LOGIC;
    \d_reg[1]_0\ : out STD_LOGIC;
    \d_reg[83]_0\ : out STD_LOGIC;
    \d_reg[0]_1\ : out STD_LOGIC;
    \d_reg[98]_0\ : out STD_LOGIC;
    \d_reg[98]_1\ : out STD_LOGIC;
    \d_reg[99]_0\ : out STD_LOGIC;
    \d_reg[99]_1\ : out STD_LOGIC;
    \d_reg[100]_0\ : out STD_LOGIC;
    \d_reg[133]_0\ : out STD_LOGIC;
    \d_reg[132]_0\ : out STD_LOGIC;
    \d_reg[134]_0\ : out STD_LOGIC;
    \d_reg[100]_1\ : out STD_LOGIC;
    \d_reg[101]_0\ : out STD_LOGIC;
    \d_reg[101]_1\ : out STD_LOGIC;
    \d_reg[102]_0\ : out STD_LOGIC;
    \d_reg[135]_0\ : out STD_LOGIC;
    \d_reg[102]_1\ : out STD_LOGIC;
    \d_reg[103]_0\ : out STD_LOGIC;
    \d_reg[136]_0\ : out STD_LOGIC;
    \d_reg[137]_0\ : out STD_LOGIC;
    \d_reg[103]_1\ : out STD_LOGIC;
    \d_reg[104]_0\ : out STD_LOGIC;
    \d_reg[104]_1\ : out STD_LOGIC;
    \d_reg[105]_0\ : out STD_LOGIC;
    \d_reg[106]_0\ : out STD_LOGIC;
    \d_reg[139]_0\ : out STD_LOGIC;
    \d_reg[138]_0\ : out STD_LOGIC;
    \d_reg[140]_0\ : out STD_LOGIC;
    \d_reg[107]_0\ : out STD_LOGIC;
    \d_reg[108]_0\ : out STD_LOGIC;
    \d_reg[141]_0\ : out STD_LOGIC;
    \d_reg[142]_0\ : out STD_LOGIC;
    \d_reg[143]_0\ : out STD_LOGIC;
    \d_reg[109]_0\ : out STD_LOGIC;
    \d_reg[110]_0\ : out STD_LOGIC;
    \d_reg[110]_1\ : out STD_LOGIC;
    \d_reg[111]_0\ : out STD_LOGIC;
    \d_reg[111]_1\ : out STD_LOGIC;
    \d_reg[112]_0\ : out STD_LOGIC;
    \d_reg[145]_0\ : out STD_LOGIC;
    \d_reg[144]_0\ : out STD_LOGIC;
    \d_reg[112]_1\ : out STD_LOGIC;
    \d_reg[113]_0\ : out STD_LOGIC;
    \d_reg[113]_1\ : out STD_LOGIC;
    \d_reg[125]_1\ : out STD_LOGIC;
    \d_reg[126]_1\ : out STD_LOGIC;
    \d_reg[127]_1\ : out STD_LOGIC;
    \d_reg[133]_1\ : out STD_LOGIC;
    \d_reg[140]_1\ : out STD_LOGIC;
    \d_reg[142]_1\ : out STD_LOGIC;
    \d_reg[145]_1\ : out STD_LOGIC;
    \d_reg[129]_2\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][31]\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_int_handled : out STD_LOGIC;
    \d_reg[66]_0\ : out STD_LOGIC;
    \d_reg[0]_2\ : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    \s2_reg[0]\ : in STD_LOGIC;
    \d_reg[2]_1\ : in STD_LOGIC;
    dbus_rdata : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \d_reg[2]_2\ : in STD_LOGIC;
    \d_reg[1]_1\ : in STD_LOGIC;
    \d_reg[1]_2\ : in STD_LOGIC;
    \d_reg[1]_3\ : in STD_LOGIC;
    \d_reg[1]_4\ : in STD_LOGIC;
    \d_reg[1]_5\ : in STD_LOGIC;
    \d_reg[1]_6\ : in STD_LOGIC;
    \d_reg[1]_7\ : in STD_LOGIC;
    \d_reg[2]_3\ : in STD_LOGIC;
    \d_reg[1]_8\ : in STD_LOGIC;
    \d_reg[1]_9\ : in STD_LOGIC;
    \d_reg[1]_10\ : in STD_LOGIC;
    \d_reg[1]_11\ : in STD_LOGIC;
    \d_reg[1]_12\ : in STD_LOGIC;
    p_1_in9_in : in STD_LOGIC;
    p_1_in8_in : in STD_LOGIC;
    \s2_reg[0]_0\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \d_reg[66]_1\ : in STD_LOGIC;
    \s1_reg[52]\ : in STD_LOGIC;
    \s1_reg[57]\ : in STD_LOGIC;
    \s1_reg[56]\ : in STD_LOGIC;
    \s1_reg[57]_0\ : in STD_LOGIC;
    \s1_reg[56]_0\ : in STD_LOGIC;
    \s1_reg[47]\ : in STD_LOGIC;
    p_0_in0_in : in STD_LOGIC;
    \s1_reg[52]_0\ : in STD_LOGIC;
    \s1_reg[51]\ : in STD_LOGIC;
    \s1_reg[52]_1\ : in STD_LOGIC;
    \s1_reg[51]_0\ : in STD_LOGIC;
    \s1_reg[56]_1\ : in STD_LOGIC;
    \s1_reg[56]_2\ : in STD_LOGIC;
    \s1_reg[38]\ : in STD_LOGIC;
    \s1_reg[52]_2\ : in STD_LOGIC;
    \s1_reg[48]\ : in STD_LOGIC;
    \s1_reg[52]_3\ : in STD_LOGIC;
    \s1_reg[57]_1\ : in STD_LOGIC;
    \s1_reg[38]_0\ : in STD_LOGIC;
    \s1_reg[52]_4\ : in STD_LOGIC;
    \s1_reg[57]_2\ : in STD_LOGIC;
    \s1_reg[57]_3\ : in STD_LOGIC;
    \s1_reg[38]_1\ : in STD_LOGIC;
    \s1_reg[64]\ : in STD_LOGIC;
    \s1_reg[56]_3\ : in STD_LOGIC;
    \s1_reg[56]_4\ : in STD_LOGIC;
    \s1_reg[52]_5\ : in STD_LOGIC;
    \s1_reg[57]_4\ : in STD_LOGIC;
    \s1_reg[63]\ : in STD_LOGIC;
    \s1_reg[56]_5\ : in STD_LOGIC;
    \s1_reg[56]_6\ : in STD_LOGIC;
    \s1_reg[52]_6\ : in STD_LOGIC;
    \s1_reg[52]_7\ : in STD_LOGIC;
    \s1_reg[57]_5\ : in STD_LOGIC;
    \s1_reg[62]\ : in STD_LOGIC;
    \s1_reg[52]_8\ : in STD_LOGIC;
    \s1_reg[57]_6\ : in STD_LOGIC;
    \s1_reg[52]_9\ : in STD_LOGIC;
    \s1_reg[57]_7\ : in STD_LOGIC;
    \s1_reg[52]_10\ : in STD_LOGIC;
    \s1_reg[57]_8\ : in STD_LOGIC;
    \s1_reg[52]_11\ : in STD_LOGIC;
    \s1_reg[57]_9\ : in STD_LOGIC;
    \s1_reg[52]_12\ : in STD_LOGIC;
    \s1_reg[57]_10\ : in STD_LOGIC;
    \s1_reg[52]_13\ : in STD_LOGIC;
    \s1_reg[57]_11\ : in STD_LOGIC;
    \s1_reg[57]_12\ : in STD_LOGIC;
    \s1_reg[52]_14\ : in STD_LOGIC;
    \s1_reg[52]_15\ : in STD_LOGIC;
    \s1_reg[57]_13\ : in STD_LOGIC;
    \s1_reg[52]_16\ : in STD_LOGIC;
    \s1_reg[57]_14\ : in STD_LOGIC;
    \s1_reg[52]_17\ : in STD_LOGIC;
    \s1_reg[57]_15\ : in STD_LOGIC;
    \s1_reg[52]_18\ : in STD_LOGIC;
    \s1_reg[57]_16\ : in STD_LOGIC;
    \s1_reg[57]_17\ : in STD_LOGIC;
    \s1_reg[52]_19\ : in STD_LOGIC;
    \s1_reg[52]_20\ : in STD_LOGIC;
    \s1_reg[57]_18\ : in STD_LOGIC;
    \s1_reg[57]_19\ : in STD_LOGIC;
    \s1_reg[52]_21\ : in STD_LOGIC;
    \s1_reg[52]_22\ : in STD_LOGIC;
    \s1_reg[57]_20\ : in STD_LOGIC;
    \d_reg[1]_13\ : in STD_LOGIC;
    \s1_reg[56]_7\ : in STD_LOGIC;
    \s1_reg[56]_8\ : in STD_LOGIC;
    \s1_reg[52]_23\ : in STD_LOGIC;
    \d_reg[2]_4\ : in STD_LOGIC;
    \s1_reg[52]_24\ : in STD_LOGIC;
    \d_reg[1]_14\ : in STD_LOGIC;
    \d_reg[2]_5\ : in STD_LOGIC;
    \s1_reg[57]_21\ : in STD_LOGIC;
    \s1_reg[52]_25\ : in STD_LOGIC;
    \d_reg[1]_15\ : in STD_LOGIC;
    \d_reg[2]_6\ : in STD_LOGIC;
    \s1_reg[57]_22\ : in STD_LOGIC;
    \s1_reg[52]_26\ : in STD_LOGIC;
    \d_reg[1]_16\ : in STD_LOGIC;
    \d_reg[2]_7\ : in STD_LOGIC;
    \s1_reg[57]_23\ : in STD_LOGIC;
    \d_reg[1]_17\ : in STD_LOGIC;
    \s1_reg[56]_9\ : in STD_LOGIC;
    \s1_reg[56]_10\ : in STD_LOGIC;
    \s1_reg[52]_27\ : in STD_LOGIC;
    \d_reg[2]_8\ : in STD_LOGIC;
    \s1_reg[57]_24\ : in STD_LOGIC;
    \s1_reg[52]_28\ : in STD_LOGIC;
    \s1_reg[57]_25\ : in STD_LOGIC;
    \s1_reg[52]_29\ : in STD_LOGIC;
    \s1_reg[57]_26\ : in STD_LOGIC;
    \s1_reg[52]_30\ : in STD_LOGIC;
    \s1_reg[57]_27\ : in STD_LOGIC;
    \s1_reg[52]_31\ : in STD_LOGIC;
    ext_int_trigger : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s1_reg[54]_rep\ : in STD_LOGIC;
    \s1_reg[33]\ : in STD_LOGIC_VECTOR ( 111 downto 0 );
    \s1_reg[55]\ : in STD_LOGIC;
    \s1_reg[50]\ : in STD_LOGIC;
    \d_reg[1]_18\ : in STD_LOGIC;
    \s1_reg[49]\ : in STD_LOGIC;
    \s1_reg[51]_1\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \s1_reg[46]\ : in STD_LOGIC;
    \s1_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \s1_reg[40]\ : in STD_LOGIC;
    \s1_reg[44]\ : in STD_LOGIC;
    \s1_reg[43]\ : in STD_LOGIC;
    \s1_reg[42]\ : in STD_LOGIC;
    \s1_reg[41]\ : in STD_LOGIC;
    \s1_reg[40]_0\ : in STD_LOGIC;
    \s1_reg[40]_1\ : in STD_LOGIC;
    \s1_reg[40]_2\ : in STD_LOGIC;
    \s1_reg[40]_3\ : in STD_LOGIC;
    \s1_reg[40]_4\ : in STD_LOGIC;
    \s1_reg[40]_5\ : in STD_LOGIC;
    \s1_reg[40]_6\ : in STD_LOGIC;
    \s1_reg[40]_7\ : in STD_LOGIC;
    \s1_reg[40]_8\ : in STD_LOGIC;
    \s1_reg[40]_9\ : in STD_LOGIC;
    \s1_reg[40]_10\ : in STD_LOGIC;
    \s1_reg[40]_11\ : in STD_LOGIC;
    \s1_reg[40]_12\ : in STD_LOGIC;
    \s1_reg[40]_13\ : in STD_LOGIC;
    \s1_reg[40]_14\ : in STD_LOGIC;
    \s1_reg[40]_15\ : in STD_LOGIC;
    \s1_reg[38]_2\ : in STD_LOGIC;
    \s1_reg[38]_3\ : in STD_LOGIC;
    \s1_reg[38]_4\ : in STD_LOGIC;
    \s1_reg[38]_5\ : in STD_LOGIC;
    \s1_reg[38]_6\ : in STD_LOGIC;
    \s1_reg[38]_7\ : in STD_LOGIC;
    \s1_reg[38]_8\ : in STD_LOGIC;
    \s1_reg[49]_0\ : in STD_LOGIC;
    \s1_reg[47]_0\ : in STD_LOGIC;
    \s1_reg[48]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized6\ : entity is "dff";
end \femto_bd_dff__parameterized6\;

architecture STRUCTURE of \femto_bd_dff__parameterized6\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \STAGE2.TRAP.csr[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stage2.trap.csr_reg[1][15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \STAGE2.alu/data0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.alu/data10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.alu/data5\ : STD_LOGIC;
  signal \STAGE2.alu/data6\ : STD_LOGIC;
  signal \STAGE2.alu/data7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \STAGE2.alu/r1\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \STAGE2.alu_a\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.alu_b\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.alu_op\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal csr_windex : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d[0]_i_12_n_0\ : STD_LOGIC;
  signal \d[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_14_n_0\ : STD_LOGIC;
  signal \d[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_21_n_0\ : STD_LOGIC;
  signal \d[0]_i_22_n_0\ : STD_LOGIC;
  signal \d[0]_i_23_n_0\ : STD_LOGIC;
  signal \d[0]_i_24_n_0\ : STD_LOGIC;
  signal \d[0]_i_25__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_26_n_0\ : STD_LOGIC;
  signal \d[0]_i_27_n_0\ : STD_LOGIC;
  signal \d[0]_i_28_n_0\ : STD_LOGIC;
  signal \d[0]_i_30_n_0\ : STD_LOGIC;
  signal \d[0]_i_31_n_0\ : STD_LOGIC;
  signal \d[0]_i_32_n_0\ : STD_LOGIC;
  signal \d[0]_i_34_n_0\ : STD_LOGIC;
  signal \d[0]_i_35_n_0\ : STD_LOGIC;
  signal \d[0]_i_36_n_0\ : STD_LOGIC;
  signal \d[0]_i_37_n_0\ : STD_LOGIC;
  signal \d[0]_i_38_n_0\ : STD_LOGIC;
  signal \d[0]_i_39_n_0\ : STD_LOGIC;
  signal \d[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_40_n_0\ : STD_LOGIC;
  signal \d[0]_i_41_n_0\ : STD_LOGIC;
  signal \d[0]_i_43_n_0\ : STD_LOGIC;
  signal \d[0]_i_44_n_0\ : STD_LOGIC;
  signal \d[0]_i_45_n_0\ : STD_LOGIC;
  signal \d[0]_i_46_n_0\ : STD_LOGIC;
  signal \d[0]_i_47_n_0\ : STD_LOGIC;
  signal \d[0]_i_48_n_0\ : STD_LOGIC;
  signal \d[0]_i_49_n_0\ : STD_LOGIC;
  signal \d[0]_i_50_n_0\ : STD_LOGIC;
  signal \d[0]_i_52_n_0\ : STD_LOGIC;
  signal \d[0]_i_53_n_0\ : STD_LOGIC;
  signal \d[0]_i_54_n_0\ : STD_LOGIC;
  signal \d[0]_i_55_n_0\ : STD_LOGIC;
  signal \d[0]_i_57_n_0\ : STD_LOGIC;
  signal \d[0]_i_58_n_0\ : STD_LOGIC;
  signal \d[0]_i_59_n_0\ : STD_LOGIC;
  signal \d[0]_i_60_n_0\ : STD_LOGIC;
  signal \d[0]_i_61_n_0\ : STD_LOGIC;
  signal \d[0]_i_62_n_0\ : STD_LOGIC;
  signal \d[0]_i_63_n_0\ : STD_LOGIC;
  signal \d[0]_i_64_n_0\ : STD_LOGIC;
  signal \d[0]_i_66_n_0\ : STD_LOGIC;
  signal \d[0]_i_67_n_0\ : STD_LOGIC;
  signal \d[0]_i_68_n_0\ : STD_LOGIC;
  signal \d[0]_i_69_n_0\ : STD_LOGIC;
  signal \d[0]_i_70_n_0\ : STD_LOGIC;
  signal \d[0]_i_71_n_0\ : STD_LOGIC;
  signal \d[0]_i_72_n_0\ : STD_LOGIC;
  signal \d[0]_i_73_n_0\ : STD_LOGIC;
  signal \d[0]_i_74_n_0\ : STD_LOGIC;
  signal \d[0]_i_75_n_0\ : STD_LOGIC;
  signal \d[0]_i_76_n_0\ : STD_LOGIC;
  signal \d[0]_i_77_n_0\ : STD_LOGIC;
  signal \d[0]_i_78_n_0\ : STD_LOGIC;
  signal \d[0]_i_79_n_0\ : STD_LOGIC;
  signal \d[0]_i_80_n_0\ : STD_LOGIC;
  signal \d[0]_i_81_n_0\ : STD_LOGIC;
  signal \d[0]_i_82_n_0\ : STD_LOGIC;
  signal \d[0]_i_83_n_0\ : STD_LOGIC;
  signal \d[0]_i_84_n_0\ : STD_LOGIC;
  signal \d[0]_i_85_n_0\ : STD_LOGIC;
  signal \d[0]_i_86_n_0\ : STD_LOGIC;
  signal \d[0]_i_87_n_0\ : STD_LOGIC;
  signal \d[0]_i_88_n_0\ : STD_LOGIC;
  signal \d[0]_i_89_n_0\ : STD_LOGIC;
  signal \d[0]_i_90_n_0\ : STD_LOGIC;
  signal \d[0]_i_91_n_0\ : STD_LOGIC;
  signal \d[0]_i_92_n_0\ : STD_LOGIC;
  signal \d[0]_i_93_n_0\ : STD_LOGIC;
  signal \d[0]_i_94_n_0\ : STD_LOGIC;
  signal \d[10]_i_2_n_0\ : STD_LOGIC;
  signal \d[10]_i_3_n_0\ : STD_LOGIC;
  signal \d[10]_i_4_n_0\ : STD_LOGIC;
  signal \d[113]_i_1_n_0\ : STD_LOGIC;
  signal \d[115]_i_10_n_0\ : STD_LOGIC;
  signal \d[115]_i_15_n_0\ : STD_LOGIC;
  signal \d[115]_i_8_n_0\ : STD_LOGIC;
  signal \d[11]_i_3_n_0\ : STD_LOGIC;
  signal \d[12]_i_4_n_0\ : STD_LOGIC;
  signal \d[12]_i_5_n_0\ : STD_LOGIC;
  signal \d[13]_i_3_n_0\ : STD_LOGIC;
  signal \d[13]_i_4_n_0\ : STD_LOGIC;
  signal \d[145]_i_11_n_0\ : STD_LOGIC;
  signal \d[14]_i_2_n_0\ : STD_LOGIC;
  signal \d[14]_i_3_n_0\ : STD_LOGIC;
  signal \d[14]_i_4_n_0\ : STD_LOGIC;
  signal \d[15]_i_4_n_0\ : STD_LOGIC;
  signal \d[16]_i_10_n_0\ : STD_LOGIC;
  signal \d[16]_i_2_n_0\ : STD_LOGIC;
  signal \d[16]_i_4_n_0\ : STD_LOGIC;
  signal \d[16]_i_9_n_0\ : STD_LOGIC;
  signal \d[17]_i_10_n_0\ : STD_LOGIC;
  signal \d[17]_i_2_n_0\ : STD_LOGIC;
  signal \d[17]_i_4_n_0\ : STD_LOGIC;
  signal \d[17]_i_9_n_0\ : STD_LOGIC;
  signal \d[18]_i_10_n_0\ : STD_LOGIC;
  signal \d[18]_i_2_n_0\ : STD_LOGIC;
  signal \d[18]_i_4_n_0\ : STD_LOGIC;
  signal \d[18]_i_9_n_0\ : STD_LOGIC;
  signal \d[19]_i_10_n_0\ : STD_LOGIC;
  signal \d[19]_i_2_n_0\ : STD_LOGIC;
  signal \d[19]_i_3_n_0\ : STD_LOGIC;
  signal \d[19]_i_5_n_0\ : STD_LOGIC;
  signal \d[20]_i_10_n_0\ : STD_LOGIC;
  signal \d[20]_i_2_n_0\ : STD_LOGIC;
  signal \d[20]_i_4_n_0\ : STD_LOGIC;
  signal \d[20]_i_9_n_0\ : STD_LOGIC;
  signal \d[21]_i_10_n_0\ : STD_LOGIC;
  signal \d[21]_i_2_n_0\ : STD_LOGIC;
  signal \d[21]_i_3_n_0\ : STD_LOGIC;
  signal \d[21]_i_5_n_0\ : STD_LOGIC;
  signal \d[22]_i_10_n_0\ : STD_LOGIC;
  signal \d[22]_i_2_n_0\ : STD_LOGIC;
  signal \d[22]_i_4_n_0\ : STD_LOGIC;
  signal \d[22]_i_9_n_0\ : STD_LOGIC;
  signal \d[23]_i_2_n_0\ : STD_LOGIC;
  signal \d[24]_i_2_n_0\ : STD_LOGIC;
  signal \d[25]_i_2_n_0\ : STD_LOGIC;
  signal \d[26]_i_2_n_0\ : STD_LOGIC;
  signal \d[27]_i_2_n_0\ : STD_LOGIC;
  signal \d[28]_i_10_n_0\ : STD_LOGIC;
  signal \d[28]_i_2_n_0\ : STD_LOGIC;
  signal \d[28]_i_3_n_0\ : STD_LOGIC;
  signal \d[28]_i_5_n_0\ : STD_LOGIC;
  signal \d[29]_i_10_n_0\ : STD_LOGIC;
  signal \d[29]_i_2_n_0\ : STD_LOGIC;
  signal \d[29]_i_3_n_0\ : STD_LOGIC;
  signal \d[29]_i_5_n_0\ : STD_LOGIC;
  signal \d[2]_i_3_n_0\ : STD_LOGIC;
  signal \d[30]_i_10_n_0\ : STD_LOGIC;
  signal \d[30]_i_2_n_0\ : STD_LOGIC;
  signal \d[30]_i_3_n_0\ : STD_LOGIC;
  signal \d[30]_i_5_n_0\ : STD_LOGIC;
  signal \d[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \d[31]_i_3_n_0\ : STD_LOGIC;
  signal \d[31]_i_7_n_0\ : STD_LOGIC;
  signal \d[3]_i_2_n_0\ : STD_LOGIC;
  signal \d[4]_i_3_n_0\ : STD_LOGIC;
  signal \d[5]_i_2_n_0\ : STD_LOGIC;
  signal \d[66]_i_1_n_0\ : STD_LOGIC;
  signal \d[6]_i_2_n_0\ : STD_LOGIC;
  signal \d[7]_i_2_n_0\ : STD_LOGIC;
  signal \d[84]_i_8_n_0\ : STD_LOGIC;
  signal \d[84]_i_9_n_0\ : STD_LOGIC;
  signal \d[86]_i_10_n_0\ : STD_LOGIC;
  signal \d[86]_i_9_n_0\ : STD_LOGIC;
  signal \d[8]_i_2_n_0\ : STD_LOGIC;
  signal \d[8]_i_4_n_0\ : STD_LOGIC;
  signal \d[90]_i_10_n_0\ : STD_LOGIC;
  signal \d[90]_i_11_n_0\ : STD_LOGIC;
  signal \d[90]_i_5_n_0\ : STD_LOGIC;
  signal \d[90]_i_9_n_0\ : STD_LOGIC;
  signal \d[91]_i_10_n_0\ : STD_LOGIC;
  signal \d[91]_i_11_n_0\ : STD_LOGIC;
  signal \d[91]_i_9_n_0\ : STD_LOGIC;
  signal \d[92]_i_10_n_0\ : STD_LOGIC;
  signal \d[92]_i_11_n_0\ : STD_LOGIC;
  signal \d[92]_i_12_n_0\ : STD_LOGIC;
  signal \d[93]_i_5_n_0\ : STD_LOGIC;
  signal \d[94]_i_4_n_0\ : STD_LOGIC;
  signal \d[96]_i_14_n_0\ : STD_LOGIC;
  signal \d[96]_i_16_n_0\ : STD_LOGIC;
  signal \d[96]_i_18_n_0\ : STD_LOGIC;
  signal \d[97]_i_5_n_0\ : STD_LOGIC;
  signal \d[97]_i_6_n_0\ : STD_LOGIC;
  signal \d[9]_i_2_n_0\ : STD_LOGIC;
  signal \d[9]_i_3_n_0\ : STD_LOGIC;
  signal \d[9]_i_4_n_0\ : STD_LOGIC;
  signal \^d_reg[0]_0\ : STD_LOGIC;
  signal \d_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_42_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_42_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_42_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_51_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_51_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_51_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_65_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_65_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_65_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \d_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \d_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \d_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \^d_reg[116]_0\ : STD_LOGIC;
  signal \^d_reg[117]_0\ : STD_LOGIC;
  signal \^d_reg[118]_0\ : STD_LOGIC;
  signal \^d_reg[119]_0\ : STD_LOGIC;
  signal \^d_reg[11]_0\ : STD_LOGIC;
  signal \^d_reg[120]_0\ : STD_LOGIC;
  signal \^d_reg[121]_0\ : STD_LOGIC;
  signal \^d_reg[122]_0\ : STD_LOGIC;
  signal \^d_reg[123]_0\ : STD_LOGIC;
  signal \^d_reg[124]_0\ : STD_LOGIC;
  signal \^d_reg[125]_0\ : STD_LOGIC;
  signal \^d_reg[126]_0\ : STD_LOGIC;
  signal \^d_reg[127]_0\ : STD_LOGIC;
  signal \^d_reg[128]_0\ : STD_LOGIC;
  signal \^d_reg[129]_0\ : STD_LOGIC;
  signal \^d_reg[129]_1\ : STD_LOGIC;
  signal \^d_reg[12]_0\ : STD_LOGIC;
  signal \^d_reg[130]_0\ : STD_LOGIC;
  signal \^d_reg[131]_0\ : STD_LOGIC;
  signal \^d_reg[132]_0\ : STD_LOGIC;
  signal \^d_reg[133]_0\ : STD_LOGIC;
  signal \^d_reg[134]_0\ : STD_LOGIC;
  signal \^d_reg[135]_0\ : STD_LOGIC;
  signal \^d_reg[136]_0\ : STD_LOGIC;
  signal \^d_reg[137]_0\ : STD_LOGIC;
  signal \^d_reg[138]_0\ : STD_LOGIC;
  signal \^d_reg[139]_0\ : STD_LOGIC;
  signal \^d_reg[13]_0\ : STD_LOGIC;
  signal \^d_reg[140]_0\ : STD_LOGIC;
  signal \^d_reg[141]_0\ : STD_LOGIC;
  signal \^d_reg[142]_0\ : STD_LOGIC;
  signal \^d_reg[143]_0\ : STD_LOGIC;
  signal \^d_reg[144]_0\ : STD_LOGIC;
  signal \^d_reg[145]_0\ : STD_LOGIC;
  signal \^d_reg[15]_0\ : STD_LOGIC;
  signal \^d_reg[15]_1\ : STD_LOGIC;
  signal \^d_reg[1]_0\ : STD_LOGIC;
  signal \^d_reg[2]_0\ : STD_LOGIC;
  signal \^d_reg[4]_0\ : STD_LOGIC;
  signal \^d_reg[82]_0\ : STD_LOGIC;
  signal \^d_reg[83]_0\ : STD_LOGIC;
  signal \d_reg[84]_i_10_n_0\ : STD_LOGIC;
  signal \d_reg[86]_i_11_n_0\ : STD_LOGIC;
  signal \d_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_n_0_[9]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dbus_addr[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_19_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_30_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_30_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_48_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_48_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_48_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_65_n_1\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_65_n_2\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_65_n_3\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[13]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[17]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[18]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[21]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[24]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[25]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[26]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[27]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[28]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[29]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[30]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \dbus_addr[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal regfile_wreq : STD_LOGIC;
  signal s1_j_req63_in : STD_LOGIC;
  signal s1_j_req7 : STD_LOGIC;
  signal s1_j_req71_in : STD_LOGIC;
  signal s2_op : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal s2_rd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \xr[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][13]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][14]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][16]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][17]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][18]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][20]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][21]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][22]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][27]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][28]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][29]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][30]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][31]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][31]_i_5_n_0\ : STD_LOGIC;
  signal \xr[1][31]_i_6_n_0\ : STD_LOGIC;
  signal \xr[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \xr[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \xr[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \xr[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \^xr_reg[14][23]\ : STD_LOGIC;
  signal \^xr_reg[14][24]\ : STD_LOGIC;
  signal \^xr_reg[14][25]\ : STD_LOGIC;
  signal \^xr_reg[14][26]\ : STD_LOGIC;
  signal \^xr_reg[14][27]\ : STD_LOGIC;
  signal \^xr_reg[14][3]\ : STD_LOGIC;
  signal \^xr_reg[14][5]\ : STD_LOGIC;
  signal \^xr_reg[14][6]\ : STD_LOGIC;
  signal \^xr_reg[14][7]\ : STD_LOGIC;
  signal \NLW_d_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_d_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[0]_INST_0_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dbus_addr[30]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dbus_addr[31]_INST_0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STAGE2.TRAP.csr[0][3]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \STAGE2.TRAP.csr[1][31]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \STAGE2.TRAP.csr[2][31]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \STAGE2.TRAP.csr[2][31]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \d[0]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \d[0]_i_3__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \d[0]_i_94\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \d[115]_i_6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \d[117]_i_4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \d[119]_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \d[120]_i_4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \d[121]_i_3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \d[125]_i_4\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \d[126]_i_4\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \d[127]_i_4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \d[133]_i_4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \d[140]_i_4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \d[142]_i_4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \d[145]_i_6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \d[16]_i_10\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \d[17]_i_10\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \d[18]_i_10\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \d[19]_i_10\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \d[1]_i_2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \d[20]_i_10\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \d[21]_i_10\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \d[28]_i_10\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \d[29]_i_10\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \d[3]_i_2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \d[5]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \d[66]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \d[6]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \d[7]_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \d[84]_i_8\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \d[90]_i_11\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \d[91]_i_11\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \d[97]_i_5\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \dbus_addr[0]_INST_0_i_8\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \dbus_addr[0]_INST_0_i_9\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \dbus_addr[10]_INST_0_i_6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \dbus_addr[10]_INST_0_i_8\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \dbus_addr[11]_INST_0_i_14\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \dbus_addr[12]_INST_0_i_6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dbus_addr[12]_INST_0_i_8\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \dbus_addr[13]_INST_0_i_8\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \dbus_addr[14]_INST_0_i_8\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_14\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_15\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_16\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_17\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_22\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_23\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_24\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_25\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \dbus_addr[15]_INST_0_i_27\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_10\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_11\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_12\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_13\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_14\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_15\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_8\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \dbus_addr[16]_INST_0_i_9\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \dbus_addr[17]_INST_0_i_4\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dbus_addr[17]_INST_0_i_6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dbus_addr[18]_INST_0_i_4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dbus_addr[18]_INST_0_i_6\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dbus_addr[19]_INST_0_i_12\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dbus_addr[19]_INST_0_i_13\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \dbus_addr[19]_INST_0_i_9\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dbus_addr[20]_INST_0_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \dbus_addr[20]_INST_0_i_6\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \dbus_addr[20]_INST_0_i_7\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dbus_addr[21]_INST_0_i_4\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \dbus_addr[21]_INST_0_i_7\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \dbus_addr[22]_INST_0_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \dbus_addr[22]_INST_0_i_7\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \dbus_addr[23]_INST_0_i_13\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \dbus_addr[23]_INST_0_i_19\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \dbus_addr[23]_INST_0_i_9\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dbus_addr[24]_INST_0_i_4\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dbus_addr[24]_INST_0_i_7\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \dbus_addr[24]_INST_0_i_9\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \dbus_addr[25]_INST_0_i_4\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dbus_addr[25]_INST_0_i_7\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \dbus_addr[25]_INST_0_i_9\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \dbus_addr[26]_INST_0_i_7\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \dbus_addr[26]_INST_0_i_9\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \dbus_addr[27]_INST_0_i_13\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \dbus_addr[27]_INST_0_i_14\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \dbus_addr[27]_INST_0_i_19\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \dbus_addr[27]_INST_0_i_21\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \dbus_addr[28]_INST_0_i_7\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \dbus_addr[28]_INST_0_i_8\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \dbus_addr[29]_INST_0_i_8\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \dbus_addr[2]_INST_0_i_4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \dbus_addr[30]_INST_0_i_14\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \dbus_addr[4]_INST_0_i_4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \dbus_addr[7]_INST_0_i_12\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dbus_addr[7]_INST_0_i_19\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \dbus_addr[8]_INST_0_i_6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \dbus_addr[8]_INST_0_i_8\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \dbus_addr[9]_INST_0_i_6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dbus_addr[9]_INST_0_i_8\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \dbus_addr[9]_INST_0_i_9\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \xr[1][16]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \xr[1][17]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \xr[1][18]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \xr[1][19]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \xr[1][1]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \xr[1][1]_i_4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \xr[1][20]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \xr[1][21]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \xr[1][22]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \xr[1][28]_i_3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \xr[1][29]_i_3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \xr[1][30]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \xr[1][31]_i_6\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \xr[1][31]_i_7\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \xr[1][3]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \xr[1][3]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \xr[1][3]_i_4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \xr[1][5]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \xr[1][5]_i_3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \xr[1][5]_i_4\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \xr[1][6]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \xr[1][6]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \xr[1][6]_i_4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \xr[1][7]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \xr[1][7]_i_4\ : label is "soft_lutpair425";
begin
  D(30 downto 0) <= \^d\(30 downto 0);
  \STAGE2.TRAP.csr_reg[0][11]\(0) <= \^stage2.trap.csr_reg[0][11]\(0);
  \STAGE2.TRAP.csr_reg[1][15]\(0) <= \^stage2.trap.csr_reg[1][15]\(0);
  \d_reg[0]_0\ <= \^d_reg[0]_0\;
  \d_reg[116]_0\ <= \^d_reg[116]_0\;
  \d_reg[117]_0\ <= \^d_reg[117]_0\;
  \d_reg[118]_0\ <= \^d_reg[118]_0\;
  \d_reg[119]_0\ <= \^d_reg[119]_0\;
  \d_reg[11]_0\ <= \^d_reg[11]_0\;
  \d_reg[120]_0\ <= \^d_reg[120]_0\;
  \d_reg[121]_0\ <= \^d_reg[121]_0\;
  \d_reg[122]_0\ <= \^d_reg[122]_0\;
  \d_reg[123]_0\ <= \^d_reg[123]_0\;
  \d_reg[124]_0\ <= \^d_reg[124]_0\;
  \d_reg[125]_0\ <= \^d_reg[125]_0\;
  \d_reg[126]_0\ <= \^d_reg[126]_0\;
  \d_reg[127]_0\ <= \^d_reg[127]_0\;
  \d_reg[128]_0\ <= \^d_reg[128]_0\;
  \d_reg[129]_0\ <= \^d_reg[129]_0\;
  \d_reg[129]_1\ <= \^d_reg[129]_1\;
  \d_reg[12]_0\ <= \^d_reg[12]_0\;
  \d_reg[130]_0\ <= \^d_reg[130]_0\;
  \d_reg[131]_0\ <= \^d_reg[131]_0\;
  \d_reg[132]_0\ <= \^d_reg[132]_0\;
  \d_reg[133]_0\ <= \^d_reg[133]_0\;
  \d_reg[134]_0\ <= \^d_reg[134]_0\;
  \d_reg[135]_0\ <= \^d_reg[135]_0\;
  \d_reg[136]_0\ <= \^d_reg[136]_0\;
  \d_reg[137]_0\ <= \^d_reg[137]_0\;
  \d_reg[138]_0\ <= \^d_reg[138]_0\;
  \d_reg[139]_0\ <= \^d_reg[139]_0\;
  \d_reg[13]_0\ <= \^d_reg[13]_0\;
  \d_reg[140]_0\ <= \^d_reg[140]_0\;
  \d_reg[141]_0\ <= \^d_reg[141]_0\;
  \d_reg[142]_0\ <= \^d_reg[142]_0\;
  \d_reg[143]_0\ <= \^d_reg[143]_0\;
  \d_reg[144]_0\ <= \^d_reg[144]_0\;
  \d_reg[145]_0\ <= \^d_reg[145]_0\;
  \d_reg[15]_0\ <= \^d_reg[15]_0\;
  \d_reg[15]_1\ <= \^d_reg[15]_1\;
  \d_reg[1]_0\ <= \^d_reg[1]_0\;
  \d_reg[2]_0\ <= \^d_reg[2]_0\;
  \d_reg[4]_0\ <= \^d_reg[4]_0\;
  \d_reg[82]_0\ <= \^d_reg[82]_0\;
  \d_reg[83]_0\ <= \^d_reg[83]_0\;
  \xr_reg[14][23]\ <= \^xr_reg[14][23]\;
  \xr_reg[14][24]\ <= \^xr_reg[14][24]\;
  \xr_reg[14][25]\ <= \^xr_reg[14][25]\;
  \xr_reg[14][26]\ <= \^xr_reg[14][26]\;
  \xr_reg[14][27]\ <= \^xr_reg[14][27]\;
  \xr_reg[14][3]\ <= \^xr_reg[14][3]\;
  \xr_reg[14][5]\ <= \^xr_reg[14][5]\;
  \xr_reg[14][6]\ <= \^xr_reg[14][6]\;
  \xr_reg[14][7]\ <= \^xr_reg[14][7]\;
\STAGE2.TRAP.csr[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \xr[1][31]_i_4_n_0\,
      I1 => csr_windex(1),
      I2 => csr_windex(0),
      I3 => rstn,
      I4 => \d_reg[2]_1\,
      I5 => \s2_reg[0]\,
      O => \STAGE2.TRAP.csr_reg[0][31]\
    );
\STAGE2.TRAP.csr[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FF222202002222"
    )
        port map (
      I0 => \STAGE2.TRAP.csr[0][3]_i_2_n_0\,
      I1 => \STAGE2.TRAP.csr[0][3]_i_3_n_0\,
      I2 => \STAGE2.TRAP.csr[0][3]_i_4_n_0\,
      I3 => \s2_reg[0]_0\,
      I4 => rstn,
      I5 => p_1_in9_in,
      O => \STAGE2.TRAP.csr_reg[0][3]\
    );
\STAGE2.TRAP.csr[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBFF"
    )
        port map (
      I0 => s2_op(2),
      I1 => s2_op(3),
      I2 => s2_op(1),
      I3 => \^stage2.trap.csr_reg[1][15]\(0),
      O => \STAGE2.TRAP.csr[0][3]_i_2_n_0\
    );
\STAGE2.TRAP.csr[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557555FFFF7FFF"
    )
        port map (
      I0 => rstn,
      I1 => \^d\(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => s2_op(3),
      I5 => p_1_in8_in,
      O => \STAGE2.TRAP.csr[0][3]_i_3_n_0\
    );
\STAGE2.TRAP.csr[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFFFF00FF"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => csr_windex(0),
      I2 => csr_windex(1),
      I3 => s2_op(3),
      I4 => s2_op(1),
      I5 => s2_op(2),
      O => \STAGE2.TRAP.csr[0][3]_i_4_n_0\
    );
\STAGE2.TRAP.csr[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => \^d\(7),
      I3 => \rst_r_reg[9]\,
      I4 => \STAGE2.TRAP.csr[0][7]_i_2_n_0\,
      I5 => p_1_in8_in,
      O => \STAGE2.TRAP.csr_reg[0][7]\
    );
\STAGE2.TRAP.csr[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800000008"
    )
        port map (
      I0 => s2_op(2),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => csr_windex(1),
      I4 => csr_windex(0),
      I5 => \^stage2.trap.csr_reg[1][15]\(0),
      O => \STAGE2.TRAP.csr[0][7]_i_2_n_0\
    );
\STAGE2.TRAP.csr[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(0),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(0),
      O => \STAGE2.TRAP.csr_reg[1][31]\(0)
    );
\STAGE2.TRAP.csr[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(10),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(10),
      O => \STAGE2.TRAP.csr_reg[1][31]\(10)
    );
\STAGE2.TRAP.csr[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[0][11]\(0),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(11),
      O => \STAGE2.TRAP.csr_reg[1][31]\(11)
    );
\STAGE2.TRAP.csr[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(11),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(12),
      O => \STAGE2.TRAP.csr_reg[1][31]\(12)
    );
\STAGE2.TRAP.csr[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(12),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(13),
      O => \STAGE2.TRAP.csr_reg[1][31]\(13)
    );
\STAGE2.TRAP.csr[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(13),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(14),
      O => \STAGE2.TRAP.csr_reg[1][31]\(14)
    );
\STAGE2.TRAP.csr[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(14),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(15),
      O => \STAGE2.TRAP.csr_reg[1][31]\(15)
    );
\STAGE2.TRAP.csr[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(15),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(16),
      O => \STAGE2.TRAP.csr_reg[1][31]\(16)
    );
\STAGE2.TRAP.csr[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(16),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(17),
      O => \STAGE2.TRAP.csr_reg[1][31]\(17)
    );
\STAGE2.TRAP.csr[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(17),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(18),
      O => \STAGE2.TRAP.csr_reg[1][31]\(18)
    );
\STAGE2.TRAP.csr[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(18),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(19),
      O => \STAGE2.TRAP.csr_reg[1][31]\(19)
    );
\STAGE2.TRAP.csr[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(1),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(1),
      O => \STAGE2.TRAP.csr_reg[1][31]\(1)
    );
\STAGE2.TRAP.csr[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(19),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(20),
      O => \STAGE2.TRAP.csr_reg[1][31]\(20)
    );
\STAGE2.TRAP.csr[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(20),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(21),
      O => \STAGE2.TRAP.csr_reg[1][31]\(21)
    );
\STAGE2.TRAP.csr[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(21),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(22),
      O => \STAGE2.TRAP.csr_reg[1][31]\(22)
    );
\STAGE2.TRAP.csr[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(22),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(23),
      O => \STAGE2.TRAP.csr_reg[1][31]\(23)
    );
\STAGE2.TRAP.csr[1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(23),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(24),
      O => \STAGE2.TRAP.csr_reg[1][31]\(24)
    );
\STAGE2.TRAP.csr[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(24),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(25),
      O => \STAGE2.TRAP.csr_reg[1][31]\(25)
    );
\STAGE2.TRAP.csr[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(25),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(26),
      O => \STAGE2.TRAP.csr_reg[1][31]\(26)
    );
\STAGE2.TRAP.csr[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(26),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(27),
      O => \STAGE2.TRAP.csr_reg[1][31]\(27)
    );
\STAGE2.TRAP.csr[1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(27),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(28),
      O => \STAGE2.TRAP.csr_reg[1][31]\(28)
    );
\STAGE2.TRAP.csr[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(28),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(29),
      O => \STAGE2.TRAP.csr_reg[1][31]\(29)
    );
\STAGE2.TRAP.csr[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(2),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(2),
      O => \STAGE2.TRAP.csr_reg[1][31]\(2)
    );
\STAGE2.TRAP.csr[1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(29),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(30),
      O => \STAGE2.TRAP.csr_reg[1][31]\(30)
    );
\STAGE2.TRAP.csr[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44005400"
    )
        port map (
      I0 => \STAGE2.TRAP.csr[2][31]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => csr_windex(0),
      I3 => \rst_r_reg[9]\,
      I4 => csr_windex(1),
      O => E(0)
    );
\STAGE2.TRAP.csr[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(30),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(31),
      O => \STAGE2.TRAP.csr_reg[1][31]\(31)
    );
\STAGE2.TRAP.csr[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(3),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(3),
      O => \STAGE2.TRAP.csr_reg[1][31]\(3)
    );
\STAGE2.TRAP.csr[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(4),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(4),
      O => \STAGE2.TRAP.csr_reg[1][31]\(4)
    );
\STAGE2.TRAP.csr[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(5),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(5),
      O => \STAGE2.TRAP.csr_reg[1][31]\(5)
    );
\STAGE2.TRAP.csr[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(6),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(6),
      O => \STAGE2.TRAP.csr_reg[1][31]\(6)
    );
\STAGE2.TRAP.csr[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(7),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(7),
      O => \STAGE2.TRAP.csr_reg[1][31]\(7)
    );
\STAGE2.TRAP.csr[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(8),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(8),
      O => \STAGE2.TRAP.csr_reg[1][31]\(8)
    );
\STAGE2.TRAP.csr[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^d\(9),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => data1(9),
      O => \STAGE2.TRAP.csr_reg[1][31]\(9)
    );
\STAGE2.TRAP.csr[2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \STAGE2.TRAP.csr[2][31]_i_2_n_0\,
      I1 => csr_windex(0),
      I2 => \^stage2.trap.csr_reg[1][15]\(0),
      I3 => csr_windex(1),
      I4 => \rst_r_reg[9]\,
      O => \STAGE2.TRAP.csr_reg[2][31]\(0)
    );
\STAGE2.TRAP.csr[2][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s2_op(3),
      I1 => s2_op(1),
      I2 => s2_op(2),
      O => \STAGE2.TRAP.csr[2][31]_i_2_n_0\
    );
\STAGE2.TRAP.csr[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \xr[1][31]_i_4_n_0\,
      I1 => csr_windex(0),
      I2 => csr_windex(1),
      I3 => \s2_reg[0]\,
      I4 => \d_reg[2]_1\,
      I5 => rstn,
      O => \STAGE2.TRAP.csr_reg[3][0]\(0)
    );
\d[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[31]_i_2__1_n_0\,
      I1 => \^d_reg[145]_0\,
      I2 => \^d_reg[144]_0\,
      I3 => \d[30]_i_2_n_0\,
      O => \d[0]_i_12_n_0\
    );
\d[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[29]_i_2_n_0\,
      I1 => \^d_reg[143]_0\,
      I2 => \^d_reg[142]_0\,
      I3 => \d[28]_i_2_n_0\,
      O => \d[0]_i_13__0_n_0\
    );
\d[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[27]_i_2_n_0\,
      I1 => \^d_reg[141]_0\,
      I2 => \^d_reg[140]_0\,
      I3 => \d[26]_i_2_n_0\,
      O => \d[0]_i_14_n_0\
    );
\d[0]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[25]_i_2_n_0\,
      I1 => \^d_reg[139]_0\,
      I2 => \^d_reg[138]_0\,
      I3 => \d[24]_i_2_n_0\,
      O => \d[0]_i_15__0_n_0\
    );
\d[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[145]_0\,
      I1 => \d[31]_i_2__1_n_0\,
      I2 => \^d_reg[144]_0\,
      I3 => \d[30]_i_2_n_0\,
      O => \d[0]_i_16__0_n_0\
    );
\d[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[143]_0\,
      I1 => \d[29]_i_2_n_0\,
      I2 => \^d_reg[142]_0\,
      I3 => \d[28]_i_2_n_0\,
      O => \d[0]_i_17__0_n_0\
    );
\d[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[140]_0\,
      I1 => \d[26]_i_2_n_0\,
      I2 => \^d_reg[141]_0\,
      I3 => \d[27]_i_2_n_0\,
      O => \d[0]_i_18__0_n_0\
    );
\d[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[139]_0\,
      I1 => \d[25]_i_2_n_0\,
      I2 => \^d_reg[138]_0\,
      I3 => \d[24]_i_2_n_0\,
      O => \d[0]_i_19__0_n_0\
    );
\d[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[0]_0\,
      O => \d_reg[31]_0\(0)
    );
\d[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => s2_op(3),
      O => \d_reg[0]_1\
    );
\d[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \d[31]_i_2__1_n_0\,
      I1 => \^d_reg[145]_0\,
      I2 => \^d_reg[144]_0\,
      I3 => \d[30]_i_2_n_0\,
      O => \d[0]_i_21_n_0\
    );
\d[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[29]_i_2_n_0\,
      I1 => \^d_reg[143]_0\,
      I2 => \^d_reg[142]_0\,
      I3 => \d[28]_i_2_n_0\,
      O => \d[0]_i_22_n_0\
    );
\d[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[27]_i_2_n_0\,
      I1 => \^d_reg[141]_0\,
      I2 => \^d_reg[140]_0\,
      I3 => \d[26]_i_2_n_0\,
      O => \d[0]_i_23_n_0\
    );
\d[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[25]_i_2_n_0\,
      I1 => \^d_reg[139]_0\,
      I2 => \^d_reg[138]_0\,
      I3 => \d[24]_i_2_n_0\,
      O => \d[0]_i_24_n_0\
    );
\d[0]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[145]_0\,
      I1 => \d[31]_i_2__1_n_0\,
      I2 => \^d_reg[144]_0\,
      I3 => \d[30]_i_2_n_0\,
      O => \d[0]_i_25__0_n_0\
    );
\d[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[143]_0\,
      I1 => \d[29]_i_2_n_0\,
      I2 => \^d_reg[142]_0\,
      I3 => \d[28]_i_2_n_0\,
      O => \d[0]_i_26_n_0\
    );
\d[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[140]_0\,
      I1 => \d[26]_i_2_n_0\,
      I2 => \^d_reg[141]_0\,
      I3 => \d[27]_i_2_n_0\,
      O => \d[0]_i_27_n_0\
    );
\d[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[139]_0\,
      I1 => \d[25]_i_2_n_0\,
      I2 => \^d_reg[138]_0\,
      I3 => \d[24]_i_2_n_0\,
      O => \d[0]_i_28_n_0\
    );
\d[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4747FF00"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[0]_i_3__0_n_0\,
      I3 => \s1_reg[57]_13\,
      I4 => \^d_reg[15]_1\,
      O => \^d_reg[0]_0\
    );
\d[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[145]_0\,
      I1 => \d[31]_i_2__1_n_0\,
      I2 => \^d_reg[144]_0\,
      I3 => \d[30]_i_2_n_0\,
      O => \d[0]_i_30_n_0\
    );
\d[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[28]_i_2_n_0\,
      I1 => \^d_reg[142]_0\,
      I2 => \d[29]_i_2_n_0\,
      I3 => \^d_reg[143]_0\,
      I4 => \^d_reg[141]_0\,
      I5 => \d[27]_i_2_n_0\,
      O => \d[0]_i_31_n_0\
    );
\d[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[24]_i_2_n_0\,
      I1 => \^d_reg[138]_0\,
      I2 => \d[25]_i_2_n_0\,
      I3 => \^d_reg[139]_0\,
      I4 => \^d_reg[140]_0\,
      I5 => \d[26]_i_2_n_0\,
      O => \d[0]_i_32_n_0\
    );
\d[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[23]_i_2_n_0\,
      I1 => \^d_reg[137]_0\,
      I2 => \^d_reg[136]_0\,
      I3 => \d[22]_i_2_n_0\,
      O => \d[0]_i_34_n_0\
    );
\d[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[21]_i_2_n_0\,
      I1 => \^d_reg[135]_0\,
      I2 => \^d_reg[134]_0\,
      I3 => \d[20]_i_2_n_0\,
      O => \d[0]_i_35_n_0\
    );
\d[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[19]_i_2_n_0\,
      I1 => \^d_reg[133]_0\,
      I2 => \^d_reg[132]_0\,
      I3 => \d[18]_i_2_n_0\,
      O => \d[0]_i_36_n_0\
    );
\d[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[17]_i_2_n_0\,
      I1 => \^d_reg[131]_0\,
      I2 => \^d_reg[130]_0\,
      I3 => \d[16]_i_2_n_0\,
      O => \d[0]_i_37_n_0\
    );
\d[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[137]_0\,
      I1 => \d[23]_i_2_n_0\,
      I2 => \^d_reg[136]_0\,
      I3 => \d[22]_i_2_n_0\,
      O => \d[0]_i_38_n_0\
    );
\d[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[134]_0\,
      I1 => \d[20]_i_2_n_0\,
      I2 => \^d_reg[135]_0\,
      I3 => \d[21]_i_2_n_0\,
      O => \d[0]_i_39_n_0\
    );
\d[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(0),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[0]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(0),
      O => \d[0]_i_3__0_n_0\
    );
\d[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ext_int_trigger,
      I1 => p_1_in9_in,
      O => \d_reg[129]_2\
    );
\d[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[133]_0\,
      I1 => \d[19]_i_2_n_0\,
      I2 => \^d_reg[132]_0\,
      I3 => \d[18]_i_2_n_0\,
      O => \d[0]_i_40_n_0\
    );
\d[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[131]_0\,
      I1 => \d[17]_i_2_n_0\,
      I2 => \^d_reg[130]_0\,
      I3 => \d[16]_i_2_n_0\,
      O => \d[0]_i_41_n_0\
    );
\d[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[23]_i_2_n_0\,
      I1 => \^d_reg[137]_0\,
      I2 => \^d_reg[136]_0\,
      I3 => \d[22]_i_2_n_0\,
      O => \d[0]_i_43_n_0\
    );
\d[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[21]_i_2_n_0\,
      I1 => \^d_reg[135]_0\,
      I2 => \^d_reg[134]_0\,
      I3 => \d[20]_i_2_n_0\,
      O => \d[0]_i_44_n_0\
    );
\d[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[19]_i_2_n_0\,
      I1 => \^d_reg[133]_0\,
      I2 => \^d_reg[132]_0\,
      I3 => \d[18]_i_2_n_0\,
      O => \d[0]_i_45_n_0\
    );
\d[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[17]_i_2_n_0\,
      I1 => \^d_reg[131]_0\,
      I2 => \^d_reg[130]_0\,
      I3 => \d[16]_i_2_n_0\,
      O => \d[0]_i_46_n_0\
    );
\d[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[137]_0\,
      I1 => \d[23]_i_2_n_0\,
      I2 => \^d_reg[136]_0\,
      I3 => \d[22]_i_2_n_0\,
      O => \d[0]_i_47_n_0\
    );
\d[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[134]_0\,
      I1 => \d[20]_i_2_n_0\,
      I2 => \^d_reg[135]_0\,
      I3 => \d[21]_i_2_n_0\,
      O => \d[0]_i_48_n_0\
    );
\d[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[133]_0\,
      I1 => \d[19]_i_2_n_0\,
      I2 => \^d_reg[132]_0\,
      I3 => \d[18]_i_2_n_0\,
      O => \d[0]_i_49_n_0\
    );
\d[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[131]_0\,
      I1 => \d[17]_i_2_n_0\,
      I2 => \^d_reg[130]_0\,
      I3 => \d[16]_i_2_n_0\,
      O => \d[0]_i_50_n_0\
    );
\d[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[22]_i_2_n_0\,
      I1 => \^d_reg[136]_0\,
      I2 => \d[23]_i_2_n_0\,
      I3 => \^d_reg[137]_0\,
      I4 => \^d_reg[135]_0\,
      I5 => \d[21]_i_2_n_0\,
      O => \d[0]_i_52_n_0\
    );
\d[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[18]_i_2_n_0\,
      I1 => \^d_reg[132]_0\,
      I2 => \d[19]_i_2_n_0\,
      I3 => \^d_reg[133]_0\,
      I4 => \^d_reg[134]_0\,
      I5 => \d[20]_i_2_n_0\,
      O => \d[0]_i_53_n_0\
    );
\d[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[16]_i_2_n_0\,
      I1 => \^d_reg[130]_0\,
      I2 => \d[17]_i_2_n_0\,
      I3 => \^d_reg[131]_0\,
      I4 => \^d_reg[129]_0\,
      I5 => \^d_reg[15]_0\,
      O => \d[0]_i_54_n_0\
    );
\d[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_reg[12]_0\,
      I1 => \^d_reg[126]_0\,
      I2 => \^d_reg[13]_0\,
      I3 => \^d_reg[127]_0\,
      I4 => \^d_reg[128]_0\,
      I5 => \d[14]_i_2_n_0\,
      O => \d[0]_i_55_n_0\
    );
\d[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[15]_0\,
      I1 => \^d_reg[129]_0\,
      I2 => \^d_reg[128]_0\,
      I3 => \d[14]_i_2_n_0\,
      O => \d[0]_i_57_n_0\
    );
\d[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[13]_0\,
      I1 => \^d_reg[127]_0\,
      I2 => \^d_reg[126]_0\,
      I3 => \^d_reg[12]_0\,
      O => \d[0]_i_58_n_0\
    );
\d[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[11]_0\,
      I1 => \^d_reg[125]_0\,
      I2 => \^d_reg[124]_0\,
      I3 => \d[10]_i_2_n_0\,
      O => \d[0]_i_59_n_0\
    );
\d[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[9]_i_2_n_0\,
      I1 => \^d_reg[123]_0\,
      I2 => \^d_reg[122]_0\,
      I3 => \d[8]_i_2_n_0\,
      O => \d[0]_i_60_n_0\
    );
\d[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[128]_0\,
      I1 => \d[14]_i_2_n_0\,
      I2 => \^d_reg[129]_0\,
      I3 => \^d_reg[15]_0\,
      O => \d[0]_i_61_n_0\
    );
\d[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[127]_0\,
      I1 => \^d_reg[13]_0\,
      I2 => \^d_reg[126]_0\,
      I3 => \^d_reg[12]_0\,
      O => \d[0]_i_62_n_0\
    );
\d[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[125]_0\,
      I1 => \^d_reg[11]_0\,
      I2 => \^d_reg[124]_0\,
      I3 => \d[10]_i_2_n_0\,
      O => \d[0]_i_63_n_0\
    );
\d[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[122]_0\,
      I1 => \d[8]_i_2_n_0\,
      I2 => \^d_reg[123]_0\,
      I3 => \d[9]_i_2_n_0\,
      O => \d[0]_i_64_n_0\
    );
\d[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[15]_0\,
      I1 => \^d_reg[129]_0\,
      I2 => \^d_reg[128]_0\,
      I3 => \d[14]_i_2_n_0\,
      O => \d[0]_i_66_n_0\
    );
\d[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[13]_0\,
      I1 => \^d_reg[127]_0\,
      I2 => \^d_reg[126]_0\,
      I3 => \^d_reg[12]_0\,
      O => \d[0]_i_67_n_0\
    );
\d[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[11]_0\,
      I1 => \^d_reg[125]_0\,
      I2 => \^d_reg[124]_0\,
      I3 => \d[10]_i_2_n_0\,
      O => \d[0]_i_68_n_0\
    );
\d[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[9]_i_2_n_0\,
      I1 => \^d_reg[123]_0\,
      I2 => \^d_reg[122]_0\,
      I3 => \d[8]_i_2_n_0\,
      O => \d[0]_i_69_n_0\
    );
\d[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[128]_0\,
      I1 => \d[14]_i_2_n_0\,
      I2 => \^d_reg[129]_0\,
      I3 => \^d_reg[15]_0\,
      O => \d[0]_i_70_n_0\
    );
\d[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[127]_0\,
      I1 => \^d_reg[13]_0\,
      I2 => \^d_reg[126]_0\,
      I3 => \^d_reg[12]_0\,
      O => \d[0]_i_71_n_0\
    );
\d[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[125]_0\,
      I1 => \^d_reg[11]_0\,
      I2 => \^d_reg[124]_0\,
      I3 => \d[10]_i_2_n_0\,
      O => \d[0]_i_72_n_0\
    );
\d[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[122]_0\,
      I1 => \d[8]_i_2_n_0\,
      I2 => \^d_reg[123]_0\,
      I3 => \d[9]_i_2_n_0\,
      O => \d[0]_i_73_n_0\
    );
\d[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[10]_i_2_n_0\,
      I1 => \^d_reg[124]_0\,
      I2 => \^d_reg[11]_0\,
      I3 => \^d_reg[125]_0\,
      I4 => \^d_reg[123]_0\,
      I5 => \d[9]_i_2_n_0\,
      O => \d[0]_i_74_n_0\
    );
\d[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \d[6]_i_2_n_0\,
      I1 => \^d_reg[120]_0\,
      I2 => \d[7]_i_2_n_0\,
      I3 => \^d_reg[121]_0\,
      I4 => \^d_reg[122]_0\,
      I5 => \d[8]_i_2_n_0\,
      O => \d[0]_i_75_n_0\
    );
\d[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_reg[4]_0\,
      I1 => \^d_reg[118]_0\,
      I2 => \d[5]_i_2_n_0\,
      I3 => \^d_reg[119]_0\,
      I4 => \^d_reg[117]_0\,
      I5 => \d[3]_i_2_n_0\,
      O => \d[0]_i_76_n_0\
    );
\d[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \^d_reg[0]_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \d[0]_i_94_n_0\,
      I3 => \^d_reg[116]_0\,
      I4 => \^d_reg[2]_0\,
      O => \d[0]_i_77_n_0\
    );
\d[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[7]_i_2_n_0\,
      I1 => \^d_reg[121]_0\,
      I2 => \^d_reg[120]_0\,
      I3 => \d[6]_i_2_n_0\,
      O => \d[0]_i_78_n_0\
    );
\d[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      I1 => \^d_reg[119]_0\,
      I2 => \^d_reg[118]_0\,
      I3 => \^d_reg[4]_0\,
      O => \d[0]_i_79_n_0\
    );
\d[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FF47FFB800"
    )
        port map (
      I0 => s1_j_req71_in,
      I1 => p_2_in,
      I2 => s1_j_req63_in,
      I3 => p_0_in0_in,
      I4 => \s1_reg[46]\,
      I5 => s1_j_req7,
      O => \d_reg[0]_2\
    );
\d[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[3]_i_2_n_0\,
      I1 => \^d_reg[117]_0\,
      I2 => \^d_reg[116]_0\,
      I3 => \^d_reg[2]_0\,
      O => \d[0]_i_80_n_0\
    );
\d[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[1]_0\,
      I1 => \^d_reg[83]_0\,
      I2 => \^d_reg[82]_0\,
      I3 => \^d_reg[0]_0\,
      O => \d[0]_i_81_n_0\
    );
\d[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[121]_0\,
      I1 => \d[7]_i_2_n_0\,
      I2 => \^d_reg[120]_0\,
      I3 => \d[6]_i_2_n_0\,
      O => \d[0]_i_82_n_0\
    );
\d[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[119]_0\,
      I1 => \d[5]_i_2_n_0\,
      I2 => \^d_reg[118]_0\,
      I3 => \^d_reg[4]_0\,
      O => \d[0]_i_83_n_0\
    );
\d[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[116]_0\,
      I1 => \^d_reg[2]_0\,
      I2 => \^d_reg[117]_0\,
      I3 => \d[3]_i_2_n_0\,
      O => \d[0]_i_84_n_0\
    );
\d[0]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \d[0]_i_94_n_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \^d_reg[0]_0\,
      O => \d[0]_i_85_n_0\
    );
\d[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[7]_i_2_n_0\,
      I1 => \^d_reg[121]_0\,
      I2 => \^d_reg[120]_0\,
      I3 => \d[6]_i_2_n_0\,
      O => \d[0]_i_86_n_0\
    );
\d[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      I1 => \^d_reg[119]_0\,
      I2 => \^d_reg[118]_0\,
      I3 => \^d_reg[4]_0\,
      O => \d[0]_i_87_n_0\
    );
\d[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \d[3]_i_2_n_0\,
      I1 => \^d_reg[117]_0\,
      I2 => \^d_reg[116]_0\,
      I3 => \^d_reg[2]_0\,
      O => \d[0]_i_88_n_0\
    );
\d[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^d_reg[1]_0\,
      I1 => \^d_reg[83]_0\,
      I2 => \^d_reg[82]_0\,
      I3 => \^d_reg[0]_0\,
      O => \d[0]_i_89_n_0\
    );
\d[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[121]_0\,
      I1 => \d[7]_i_2_n_0\,
      I2 => \^d_reg[120]_0\,
      I3 => \d[6]_i_2_n_0\,
      O => \d[0]_i_90_n_0\
    );
\d[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[119]_0\,
      I1 => \d[5]_i_2_n_0\,
      I2 => \^d_reg[118]_0\,
      I3 => \^d_reg[4]_0\,
      O => \d[0]_i_91_n_0\
    );
\d[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_reg[116]_0\,
      I1 => \^d_reg[2]_0\,
      I2 => \^d_reg[117]_0\,
      I3 => \d[3]_i_2_n_0\,
      O => \d[0]_i_92_n_0\
    );
\d[0]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \d[0]_i_94_n_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \^d_reg[0]_0\,
      O => \d[0]_i_93_n_0\
    );
\d[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \^d_reg[15]_1\,
      I1 => \s1_reg[57]_12\,
      I2 => \xr[1][1]_i_2_n_0\,
      I3 => \^d_reg[83]_0\,
      O => \d[0]_i_94_n_0\
    );
\d[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_18\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][18]_i_3_n_0\,
      I4 => \d[18]_i_4_n_0\,
      I5 => \d_reg[1]_3\,
      O => \d_reg[100]_0\
    );
\d[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880080AAAA22A2"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \^d_reg[15]_1\,
      I2 => \xr[1][18]_i_3_n_0\,
      I3 => \d[18]_i_4_n_0\,
      I4 => \d_reg[1]_3\,
      I5 => \s1_reg[57]_16\,
      O => \d_reg[100]_1\
    );
\d[101]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_19\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][19]_i_3_n_0\,
      I4 => \d[19]_i_3_n_0\,
      I5 => \d_reg[1]_4\,
      O => \d_reg[101]_1\
    );
\d[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_17\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][19]_i_3_n_0\,
      I4 => \d[19]_i_3_n_0\,
      I5 => \d_reg[1]_4\,
      O => \d_reg[101]_0\
    );
\d[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_20\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][20]_i_3_n_0\,
      I4 => \d[20]_i_4_n_0\,
      I5 => \d_reg[1]_5\,
      O => \d_reg[102]_0\
    );
\d[102]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880080AAAA22A2"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \^d_reg[15]_1\,
      I2 => \xr[1][20]_i_3_n_0\,
      I3 => \d[20]_i_4_n_0\,
      I4 => \d_reg[1]_5\,
      I5 => \s1_reg[57]_18\,
      O => \d_reg[102]_1\
    );
\d[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_21\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][21]_i_3_n_0\,
      I4 => \d[21]_i_3_n_0\,
      I5 => \d_reg[1]_6\,
      O => \d_reg[103]_1\
    );
\d[103]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_19\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][21]_i_3_n_0\,
      I4 => \d[21]_i_3_n_0\,
      I5 => \d_reg[1]_6\,
      O => \d_reg[103]_0\
    );
\d[104]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_22\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][22]_i_3_n_0\,
      I4 => \d[22]_i_4_n_0\,
      I5 => \d_reg[1]_7\,
      O => \d_reg[104]_0\
    );
\d[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880080AAAA22A2"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \^d_reg[15]_1\,
      I2 => \xr[1][22]_i_3_n_0\,
      I3 => \d[22]_i_4_n_0\,
      I4 => \d_reg[1]_7\,
      I5 => \s1_reg[57]_20\,
      O => \d_reg[104]_1\
    );
\d[105]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_23\,
      I2 => \^d_reg[129]_1\,
      I3 => \^xr_reg[14][23]\,
      I4 => \d_reg[1]_13\,
      O => \d_reg[105]_0\
    );
\d[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_24\,
      I2 => \^d_reg[129]_1\,
      I3 => \^xr_reg[14][24]\,
      I4 => \d_reg[1]_14\,
      O => \d_reg[106]_0\
    );
\d[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_25\,
      I2 => \^d_reg[129]_1\,
      I3 => \^xr_reg[14][25]\,
      I4 => \d_reg[1]_15\,
      O => \d_reg[107]_0\
    );
\d[108]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_26\,
      I2 => \^d_reg[129]_1\,
      I3 => \^xr_reg[14][26]\,
      I4 => \d_reg[1]_16\,
      O => \d_reg[108]_0\
    );
\d[109]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_27\,
      I2 => \^d_reg[129]_1\,
      I3 => \^xr_reg[14][27]\,
      I4 => \d_reg[1]_17\,
      O => \d_reg[109]_0\
    );
\d[10]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[10]_i_2_n_0\,
      O => \d_reg[31]_0\(10)
    );
\d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F2020202F2F2F"
    )
        port map (
      I0 => \d[10]_i_3_n_0\,
      I1 => \d[10]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]_3\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_4\,
      O => \d[10]_i_2_n_0\
    );
\d[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(10),
      O => \d[10]_i_3_n_0\
    );
\d[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(10),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[10]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(10),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[10]_i_4_n_0\
    );
\d[110]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_28\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][28]_i_3_n_0\,
      I4 => \d[28]_i_3_n_0\,
      I5 => \d_reg[1]_9\,
      O => \d_reg[110]_1\
    );
\d[110]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_24\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][28]_i_3_n_0\,
      I4 => \d[28]_i_3_n_0\,
      I5 => \d_reg[1]_9\,
      O => \d_reg[110]_0\
    );
\d[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_29\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][29]_i_3_n_0\,
      I4 => \d[29]_i_3_n_0\,
      I5 => \d_reg[1]_10\,
      O => \d_reg[111]_1\
    );
\d[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_25\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][29]_i_3_n_0\,
      I4 => \d[29]_i_3_n_0\,
      I5 => \d_reg[1]_10\,
      O => \d_reg[111]_0\
    );
\d[112]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_30\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][30]_i_3_n_0\,
      I4 => \d[30]_i_3_n_0\,
      I5 => \d_reg[1]_11\,
      O => \d_reg[112]_1\
    );
\d[112]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_26\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][30]_i_3_n_0\,
      I4 => \d[30]_i_3_n_0\,
      I5 => \d_reg[1]_11\,
      O => \d_reg[112]_0\
    );
\d[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \s1_reg[0]\,
      O => \d[113]_i_1_n_0\
    );
\d[113]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_31\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][31]_i_6_n_0\,
      I4 => \d[31]_i_3_n_0\,
      I5 => \d_reg[1]_12\,
      O => \d_reg[113]_1\
    );
\d[113]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_27\,
      I2 => \^d_reg[15]_1\,
      I3 => \xr[1][31]_i_6_n_0\,
      I4 => \d[31]_i_3_n_0\,
      I5 => \d_reg[1]_12\,
      O => \d_reg[113]_0\
    );
\d[114]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[0]_i_3__0_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_15\,
      O => \^d_reg[82]_0\
    );
\d[115]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(1),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[1]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[115]_i_15_n_0\,
      O => \d[115]_i_10_n_0\
    );
\d[115]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[1]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[1]_INST_0_i_5_n_0\,
      O => \d[115]_i_15_n_0\
    );
\d[115]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ext_int_trigger,
      I1 => p_1_in8_in,
      O => \d_reg[66]_0\
    );
\d[115]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444FFFFF444F0000"
    )
        port map (
      I0 => dbus_rdata(1),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \xr[1][1]_i_4_n_0\,
      I3 => \d[115]_i_8_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_14\,
      O => \^d_reg[83]_0\
    );
\d[115]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555540400005404"
    )
        port map (
      I0 => \xr[1][31]_i_5_n_0\,
      I1 => \dbus_addr[1]_INST_0_i_2_n_0\,
      I2 => \STAGE2.alu_op\(3),
      I3 => \d[115]_i_10_n_0\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \d_reg_n_0_[1]\,
      O => \d[115]_i_8_n_0\
    );
\d[116]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => dbus_rdata(2),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[2]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_13\,
      O => \^d_reg[116]_0\
    );
\d[117]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xr_reg[14][3]\,
      I1 => \^d_reg[129]_1\,
      I2 => \s1_reg[52]_12\,
      O => \^d_reg[117]_0\
    );
\d[118]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => dbus_rdata(4),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[4]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_11\,
      O => \^d_reg[118]_0\
    );
\d[119]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xr_reg[14][5]\,
      I1 => \^d_reg[129]_1\,
      I2 => \s1_reg[52]_10\,
      O => \^d_reg[119]_0\
    );
\d[11]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[11]_0\,
      O => \d_reg[31]_0\(11)
    );
\d[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F100F1FFFF0000"
    )
        port map (
      I0 => dbus_rdata(11),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[11]_i_3_n_0\,
      I4 => \s1_reg[57]_2\,
      I5 => \^d_reg[15]_1\,
      O => \^d_reg[11]_0\
    );
\d[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[0][11]\(0),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[11]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(11),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[11]_i_3_n_0\
    );
\d[120]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xr_reg[14][6]\,
      I1 => \^d_reg[129]_1\,
      I2 => \s1_reg[52]_9\,
      O => \^d_reg[120]_0\
    );
\d[121]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^xr_reg[14][7]\,
      I1 => \^d_reg[129]_1\,
      I2 => \s1_reg[52]_8\,
      O => \^d_reg[121]_0\
    );
\d[122]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(8),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[8]_i_4_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_7\,
      O => \^d_reg[122]_0\
    );
\d[123]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(9),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[9]_i_4_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_6\,
      O => \^d_reg[123]_0\
    );
\d[124]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(10),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[10]_i_4_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_5\,
      O => \^d_reg[124]_0\
    );
\d[125]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(11),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[11]_i_3_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_4\,
      O => \^d_reg[125]_0\
    );
\d[125]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(0),
      O => \d_reg[125]_1\
    );
\d[126]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(12),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[12]_i_5_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_3\,
      O => \^d_reg[126]_0\
    );
\d[126]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(1),
      O => \d_reg[126]_1\
    );
\d[127]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => dbus_rdata(13),
      I1 => \d_reg[2]_2\,
      I2 => \d[12]_i_4_n_0\,
      I3 => \d[13]_i_4_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_2\,
      O => \^d_reg[127]_0\
    );
\d[127]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(2),
      O => \d_reg[127]_1\
    );
\d[128]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F2020202F2F2F"
    )
        port map (
      I0 => \d[14]_i_3_n_0\,
      I1 => \d[14]_i_4_n_0\,
      I2 => \^d_reg[129]_1\,
      I3 => \s1_reg[51]\,
      I4 => \s1_reg[52]_1\,
      I5 => \s1_reg[51]_0\,
      O => \^d_reg[128]_0\
    );
\d[129]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \d_reg[66]_1\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[15]_i_4_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]\,
      O => \^d_reg[129]_0\
    );
\d[12]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[12]_0\,
      O => \d_reg[31]_0\(12)
    );
\d[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF03AAAAAAAA"
    )
        port map (
      I0 => \s1_reg[57]_1\,
      I1 => dbus_rdata(12),
      I2 => \d_reg[2]_2\,
      I3 => \d[12]_i_4_n_0\,
      I4 => \d[12]_i_5_n_0\,
      I5 => \^d_reg[15]_1\,
      O => \^d_reg[12]_0\
    );
\d[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000DFFFF"
    )
        port map (
      I0 => dbus_rdata(7),
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => \d_reg[2]_3\,
      I3 => \d_reg[1]_18\,
      I4 => \xr[1][27]_i_2_n_0\,
      O => \d[12]_i_4_n_0\
    );
\d[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(11),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[12]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(12),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[12]_i_5_n_0\
    );
\d[130]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_1\,
      I1 => \d[16]_i_4_n_0\,
      I2 => \xr[1][16]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_16\,
      O => \^d_reg[130]_0\
    );
\d[131]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_2\,
      I1 => \d[17]_i_4_n_0\,
      I2 => \xr[1][17]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_17\,
      O => \^d_reg[131]_0\
    );
\d[132]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_3\,
      I1 => \d[18]_i_4_n_0\,
      I2 => \xr[1][18]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_18\,
      O => \^d_reg[132]_0\
    );
\d[133]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_4\,
      I1 => \d[19]_i_3_n_0\,
      I2 => \xr[1][19]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_19\,
      O => \^d_reg[133]_0\
    );
\d[133]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(3),
      O => \d_reg[133]_1\
    );
\d[134]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_5\,
      I1 => \d[20]_i_4_n_0\,
      I2 => \xr[1][20]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_20\,
      O => \^d_reg[134]_0\
    );
\d[135]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_6\,
      I1 => \d[21]_i_3_n_0\,
      I2 => \xr[1][21]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_21\,
      O => \^d_reg[135]_0\
    );
\d[136]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_7\,
      I1 => \d[22]_i_4_n_0\,
      I2 => \xr[1][22]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_22\,
      O => \^d_reg[136]_0\
    );
\d[137]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00BF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_4\,
      I3 => \^xr_reg[14][23]\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_23\,
      O => \^d_reg[137]_0\
    );
\d[138]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00BF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_5\,
      I3 => \^xr_reg[14][24]\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_24\,
      O => \^d_reg[138]_0\
    );
\d[139]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00BF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_6\,
      I3 => \^xr_reg[14][25]\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_25\,
      O => \^d_reg[139]_0\
    );
\d[13]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[13]_0\,
      O => \d_reg[31]_0\(13)
    );
\d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F2020202F2F2F"
    )
        port map (
      I0 => \d[13]_i_3_n_0\,
      I1 => \d[13]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]_1\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_2\,
      O => \^d_reg[13]_0\
    );
\d[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(13),
      O => \d[13]_i_3_n_0\
    );
\d[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(12),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[13]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(13),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[13]_i_4_n_0\
    );
\d[140]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00BF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_7\,
      I3 => \^xr_reg[14][26]\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_26\,
      O => \^d_reg[140]_0\
    );
\d[140]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(4),
      O => \d_reg[140]_1\
    );
\d[141]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00BF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_8\,
      I3 => \^xr_reg[14][27]\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_27\,
      O => \^d_reg[141]_0\
    );
\d[142]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_9\,
      I1 => \d[28]_i_3_n_0\,
      I2 => \xr[1][28]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_28\,
      O => \^d_reg[142]_0\
    );
\d[142]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(5),
      O => \d_reg[142]_1\
    );
\d[143]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_10\,
      I1 => \d[29]_i_3_n_0\,
      I2 => \xr[1][29]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_29\,
      O => \^d_reg[143]_0\
    );
\d[144]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_11\,
      I1 => \d[30]_i_3_n_0\,
      I2 => \xr[1][30]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_30\,
      O => \^d_reg[144]_0\
    );
\d[145]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s2_rd(0),
      I1 => \s1_reg[49]\,
      I2 => s2_rd(2),
      I3 => \s1_reg[51]_1\,
      O => \d[145]_i_11_n_0\
    );
\d[145]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_12\,
      I1 => \d[31]_i_3_n_0\,
      I2 => \xr[1][31]_i_6_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_31\,
      O => \^d_reg[145]_0\
    );
\d[145]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => Q(6),
      O => \d_reg[145]_1\
    );
\d[145]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => regfile_wreq,
      I1 => \d[145]_i_11_n_0\,
      I2 => s2_rd(3),
      I3 => \s1_reg[52]_1\,
      I4 => s2_rd(1),
      I5 => \s1_reg[50]\,
      O => \^d_reg[129]_1\
    );
\d[14]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[14]_i_2_n_0\,
      O => \d_reg[31]_0\(14)
    );
\d[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F2020202F2F2F"
    )
        port map (
      I0 => \d[14]_i_3_n_0\,
      I1 => \d[14]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_0\,
      O => \d[14]_i_2_n_0\
    );
\d[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7773777F777F"
    )
        port map (
      I0 => dbus_rdata(14),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[1]_18\,
      I3 => \d_reg[2]_3\,
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => dbus_rdata(7),
      O => \d[14]_i_3_n_0\
    );
\d[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(13),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[14]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(14),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[14]_i_4_n_0\
    );
\d[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[15]_0\,
      O => \d_reg[31]_0\(15)
    );
\d[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => \s1_reg[57]\,
      I1 => \d_reg[66]_1\,
      I2 => \xr[1][27]_i_2_n_0\,
      I3 => \d[15]_i_4_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \^d_reg[15]_0\
    );
\d[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => \d_reg_n_0_[15]\,
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \^d\(14),
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(15),
      O => \d[15]_i_4_n_0\
    );
\d[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[16]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[17]_INST_0_i_4_n_0\,
      O => \d[16]_i_10_n_0\
    );
\d[16]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[16]_i_2_n_0\,
      O => \d_reg[31]_0\(16)
    );
\d[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033AAAA"
    )
        port map (
      I0 => \s1_reg[57]_14\,
      I1 => \d_reg[1]_1\,
      I2 => \d[16]_i_4_n_0\,
      I3 => \xr[1][16]_i_3_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \d[16]_i_2_n_0\
    );
\d[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[16]_i_9_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[16]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[16]_i_4_n_0\
    );
\d[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(16),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[16]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[16]_i_10_n_0\,
      O => \d[16]_i_9_n_0\
    );
\d[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[17]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[18]_INST_0_i_4_n_0\,
      O => \d[17]_i_10_n_0\
    );
\d[17]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[17]_i_2_n_0\,
      O => \d_reg[31]_0\(17)
    );
\d[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033AAAA"
    )
        port map (
      I0 => \s1_reg[57]_15\,
      I1 => \d_reg[1]_2\,
      I2 => \d[17]_i_4_n_0\,
      I3 => \xr[1][17]_i_3_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \d[17]_i_2_n_0\
    );
\d[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[17]_i_9_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[17]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[17]_i_4_n_0\
    );
\d[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(17),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[17]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[17]_i_10_n_0\,
      O => \d[17]_i_9_n_0\
    );
\d[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[18]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[19]_INST_0_i_9_n_0\,
      O => \d[18]_i_10_n_0\
    );
\d[18]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[18]_i_2_n_0\,
      O => \d_reg[31]_0\(18)
    );
\d[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033AAAA"
    )
        port map (
      I0 => \s1_reg[57]_16\,
      I1 => \d_reg[1]_3\,
      I2 => \d[18]_i_4_n_0\,
      I3 => \xr[1][18]_i_3_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \d[18]_i_2_n_0\
    );
\d[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[18]_i_9_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[18]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[18]_i_4_n_0\
    );
\d[18]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(18),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[18]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[18]_i_10_n_0\,
      O => \d[18]_i_9_n_0\
    );
\d[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[19]_INST_0_i_9_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[20]_INST_0_i_4_n_0\,
      O => \d[19]_i_10_n_0\
    );
\d[19]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[19]_i_2_n_0\,
      O => \d_reg[31]_0\(19)
    );
\d[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_4\,
      I1 => \d[19]_i_3_n_0\,
      I2 => \xr[1][19]_i_3_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_17\,
      O => \d[19]_i_2_n_0\
    );
\d[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[19]_i_5_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[19]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[19]_i_3_n_0\
    );
\d[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(19),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[19]_INST_0_i_8_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[19]_i_10_n_0\,
      O => \d[19]_i_5_n_0\
    );
\d[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[1]_0\,
      O => \d_reg[31]_0\(1)
    );
\d[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xr[1][1]_i_2_n_0\,
      I1 => \s1_reg[57]_12\,
      I2 => \^d_reg[15]_1\,
      O => \^d_reg[1]_0\
    );
\d[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[20]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[21]_INST_0_i_4_n_0\,
      O => \d[20]_i_10_n_0\
    );
\d[20]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[20]_i_2_n_0\,
      O => \d_reg[31]_0\(20)
    );
\d[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033AAAA"
    )
        port map (
      I0 => \s1_reg[57]_18\,
      I1 => \d_reg[1]_5\,
      I2 => \d[20]_i_4_n_0\,
      I3 => \xr[1][20]_i_3_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \d[20]_i_2_n_0\
    );
\d[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[20]_i_9_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[20]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[20]_i_4_n_0\
    );
\d[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(20),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[20]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[20]_i_10_n_0\,
      O => \d[20]_i_9_n_0\
    );
\d[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[21]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[22]_INST_0_i_4_n_0\,
      O => \d[21]_i_10_n_0\
    );
\d[21]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[21]_i_2_n_0\,
      O => \d_reg[31]_0\(21)
    );
\d[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_6\,
      I1 => \d[21]_i_3_n_0\,
      I2 => \xr[1][21]_i_3_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_19\,
      O => \d[21]_i_2_n_0\
    );
\d[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[21]_i_5_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[21]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[21]_i_3_n_0\
    );
\d[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(21),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[21]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[21]_i_10_n_0\,
      O => \d[21]_i_5_n_0\
    );
\d[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[22]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[23]_INST_0_i_9_n_0\,
      O => \d[22]_i_10_n_0\
    );
\d[22]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[22]_i_2_n_0\,
      O => \d_reg[31]_0\(22)
    );
\d[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033AAAA"
    )
        port map (
      I0 => \s1_reg[57]_20\,
      I1 => \d_reg[1]_7\,
      I2 => \d[22]_i_4_n_0\,
      I3 => \xr[1][22]_i_3_n_0\,
      I4 => \^d_reg[15]_1\,
      O => \d[22]_i_2_n_0\
    );
\d[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[22]_i_9_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[22]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[22]_i_4_n_0\
    );
\d[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(22),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[22]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[22]_i_10_n_0\,
      O => \d[22]_i_9_n_0\
    );
\d[23]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[23]_i_2_n_0\,
      O => \d_reg[31]_0\(23)
    );
\d[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F1010101F1F1F"
    )
        port map (
      I0 => \d_reg[1]_13\,
      I1 => \^xr_reg[14][23]\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]_7\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_8\,
      O => \d[23]_i_2_n_0\
    );
\d[24]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[24]_i_2_n_0\,
      O => \d_reg[31]_0\(24)
    );
\d[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFFFAAAAAAAA"
    )
        port map (
      I0 => \s1_reg[57]_21\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => \xr[1][27]_i_2_n_0\,
      I3 => \d_reg[2]_5\,
      I4 => \^xr_reg[14][24]\,
      I5 => \^d_reg[15]_1\,
      O => \d[24]_i_2_n_0\
    );
\d[25]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[25]_i_2_n_0\,
      O => \d_reg[31]_0\(25)
    );
\d[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BFFFFF0000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d_reg[2]_6\,
      I3 => \^xr_reg[14][25]\,
      I4 => \s1_reg[57]_22\,
      I5 => \^d_reg[15]_1\,
      O => \d[25]_i_2_n_0\
    );
\d[26]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[26]_i_2_n_0\,
      O => \d_reg[31]_0\(26)
    );
\d[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFFFAAAAAAAA"
    )
        port map (
      I0 => \s1_reg[57]_23\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => \xr[1][27]_i_2_n_0\,
      I3 => \d_reg[2]_7\,
      I4 => \^xr_reg[14][26]\,
      I5 => \^d_reg[15]_1\,
      O => \d[26]_i_2_n_0\
    );
\d[27]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[27]_i_2_n_0\,
      O => \d_reg[31]_0\(27)
    );
\d[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F1010101F1F1F"
    )
        port map (
      I0 => \d_reg[1]_17\,
      I1 => \^xr_reg[14][27]\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]_9\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_10\,
      O => \d[27]_i_2_n_0\
    );
\d[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[28]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[29]_INST_0_i_4_n_0\,
      O => \d[28]_i_10_n_0\
    );
\d[28]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[28]_i_2_n_0\,
      O => \d_reg[31]_0\(28)
    );
\d[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_9\,
      I1 => \d[28]_i_3_n_0\,
      I2 => \xr[1][28]_i_3_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_24\,
      O => \d[28]_i_2_n_0\
    );
\d[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[28]_i_5_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[28]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[28]_i_3_n_0\
    );
\d[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(28),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[28]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[28]_i_10_n_0\,
      O => \d[28]_i_5_n_0\
    );
\d[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[29]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[30]_INST_0_i_9_n_0\,
      O => \d[29]_i_10_n_0\
    );
\d[29]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[29]_i_2_n_0\,
      O => \d_reg[31]_0\(29)
    );
\d[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_10\,
      I1 => \d[29]_i_3_n_0\,
      I2 => \xr[1][29]_i_3_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_25\,
      O => \d[29]_i_2_n_0\
    );
\d[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[29]_INST_0_i_2_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[29]_i_5_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[29]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[29]_i_3_n_0\
    );
\d[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(29),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[29]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[29]_i_10_n_0\,
      O => \d[29]_i_5_n_0\
    );
\d[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[2]_0\,
      O => \d_reg[31]_0\(2)
    );
\d[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7474FF00"
    )
        port map (
      I0 => dbus_rdata(2),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[2]_i_3_n_0\,
      I3 => \s1_reg[57]_11\,
      I4 => \^d_reg[15]_1\,
      O => \^d_reg[2]_0\
    );
\d[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => data1(2),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[2]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(2),
      O => \d[2]_i_3_n_0\
    );
\d[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[30]_INST_0_i_9_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[30]_INST_0_i_10_n_0\,
      O => \d[30]_i_10_n_0\
    );
\d[30]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[30]_i_2_n_0\,
      O => \d_reg[31]_0\(30)
    );
\d[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_11\,
      I1 => \d[30]_i_3_n_0\,
      I2 => \xr[1][30]_i_3_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_26\,
      O => \d[30]_i_2_n_0\
    );
\d[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[30]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d[30]_i_5_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[30]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[30]_i_3_n_0\
    );
\d[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(30),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[30]_INST_0_i_8_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[30]_i_10_n_0\,
      O => \d[30]_i_5_n_0\
    );
\d[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[31]_i_2__1_n_0\,
      O => \d_reg[31]_0\(31)
    );
\d[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \d_reg[1]_12\,
      I1 => \d[31]_i_3_n_0\,
      I2 => \xr[1][31]_i_6_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[57]_27\,
      O => \d[31]_i_2__1_n_0\
    );
\d[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => \dbus_addr[31]_INST_0_i_1_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \dbus_addr[31]_INST_0_i_2_n_0\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \d_reg_n_0_[31]\,
      I5 => \xr[1][31]_i_5_n_0\,
      O => \d[31]_i_3_n_0\
    );
\d[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => regfile_wreq,
      I1 => \d[31]_i_7_n_0\,
      I2 => s2_rd(3),
      I3 => \s1_reg[57]_0\,
      I4 => s2_rd(0),
      I5 => \s1_reg[54]_rep\,
      O => \^d_reg[15]_1\
    );
\d[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \d_reg[2]_1\,
      I1 => \s2_reg[0]\,
      I2 => s2_rd(3),
      I3 => s2_rd(0),
      I4 => s2_rd(2),
      I5 => s2_rd(1),
      O => regfile_wreq
    );
\d[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s2_rd(2),
      I1 => \s1_reg[33]\(33),
      I2 => s2_rd(1),
      I3 => \s1_reg[55]\,
      O => \d[31]_i_7_n_0\
    );
\d[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[3]_i_2_n_0\,
      O => \d_reg[31]_0\(3)
    );
\d[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^xr_reg[14][3]\,
      I1 => \s1_reg[57]_10\,
      I2 => \^d_reg[15]_1\,
      O => \d[3]_i_2_n_0\
    );
\d[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[4]_0\,
      O => \d_reg[31]_0\(4)
    );
\d[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7474FF00"
    )
        port map (
      I0 => dbus_rdata(4),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[4]_i_3_n_0\,
      I3 => \s1_reg[57]_9\,
      I4 => \^d_reg[15]_1\,
      O => \^d_reg[4]_0\
    );
\d[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => data1(4),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[4]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(4),
      O => \d[4]_i_3_n_0\
    );
\d[5]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      O => \d_reg[31]_0\(5)
    );
\d[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^xr_reg[14][5]\,
      I1 => \s1_reg[57]_8\,
      I2 => \^d_reg[15]_1\,
      O => \d[5]_i_2_n_0\
    );
\d[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \s1_reg[48]_0\,
      I2 => \s1_reg[0]\,
      I3 => ext_int_trigger,
      I4 => p_1_in9_in,
      O => \d[66]_i_1_n_0\
    );
\d[6]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[6]_i_2_n_0\,
      O => \d_reg[31]_0\(6)
    );
\d[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^xr_reg[14][6]\,
      I1 => \s1_reg[57]_7\,
      I2 => \^d_reg[15]_1\,
      O => \d[6]_i_2_n_0\
    );
\d[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[7]_i_2_n_0\,
      O => \d_reg[31]_0\(7)
    );
\d[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \s1_reg[57]_6\,
      I1 => \^xr_reg[14][7]\,
      I2 => \^d_reg[15]_1\,
      O => \d[7]_i_2_n_0\
    );
\d[84]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744474447774744"
    )
        port map (
      I0 => dbus_rdata(2),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => data1(2),
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => \d[84]_i_8_n_0\,
      I5 => \d[84]_i_9_n_0\,
      O => \d_reg[84]_0\
    );
\d[84]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => s2_op(2),
      I3 => s2_op(3),
      I4 => s2_op(1),
      O => \d[84]_i_8_n_0\
    );
\d[84]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \dbus_addr[2]_INST_0_i_1_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d_reg[84]_i_10_n_0\,
      I3 => \STAGE2.alu_op\(2),
      I4 => \STAGE2.alu/data10\(2),
      I5 => \xr[1][31]_i_4_n_0\,
      O => \d[84]_i_9_n_0\
    );
\d[86]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \dbus_addr[4]_INST_0_i_1_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \d_reg[86]_i_11_n_0\,
      I3 => \STAGE2.alu_op\(2),
      I4 => \STAGE2.alu/data10\(4),
      I5 => \xr[1][31]_i_4_n_0\,
      O => \d[86]_i_10_n_0\
    );
\d[86]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744474447774744"
    )
        port map (
      I0 => dbus_rdata(4),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => data1(4),
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => \d[86]_i_9_n_0\,
      I5 => \d[86]_i_10_n_0\,
      O => \d_reg[86]_0\
    );
\d[86]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => s2_op(2),
      I3 => s2_op(3),
      I4 => s2_op(1),
      O => \d[86]_i_9_n_0\
    );
\d[8]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[8]_i_2_n_0\,
      O => \d_reg[31]_0\(8)
    );
\d[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF03AAAAAAAA"
    )
        port map (
      I0 => \s1_reg[57]_5\,
      I1 => dbus_rdata(8),
      I2 => \d_reg[2]_2\,
      I3 => \d[12]_i_4_n_0\,
      I4 => \d[8]_i_4_n_0\,
      I5 => \^d_reg[15]_1\,
      O => \d[8]_i_2_n_0\
    );
\d[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(8),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[8]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(8),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[8]_i_4_n_0\
    );
\d[90]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(8),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[8]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[90]_i_11_n_0\,
      O => \d[90]_i_10_n_0\
    );
\d[90]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[8]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[9]_INST_0_i_4_n_0\,
      O => \d[90]_i_11_n_0\
    );
\d[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3550000"
    )
        port map (
      I0 => \s1_reg[57]_5\,
      I1 => \d[90]_i_5_n_0\,
      I2 => \d[8]_i_4_n_0\,
      I3 => \^d_reg[15]_1\,
      I4 => \s1_reg[38]_1\,
      I5 => \s1_reg[62]\,
      O => \d_reg[90]_0\
    );
\d[90]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(8),
      O => \d[90]_i_5_n_0\
    );
\d[90]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200220A8AAAAAA"
    )
        port map (
      I0 => \d[90]_i_5_n_0\,
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => data1(8),
      I5 => \d[90]_i_9_n_0\,
      O => \d_reg[90]_1\
    );
\d[90]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[8]\,
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d[90]_i_10_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[8]_INST_0_i_2_n_0\,
      O => \d[90]_i_9_n_0\
    );
\d[91]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(9),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[9]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[91]_i_11_n_0\,
      O => \d[91]_i_10_n_0\
    );
\d[91]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[9]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[10]_INST_0_i_4_n_0\,
      O => \d[91]_i_11_n_0\
    );
\d[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DF0000"
    )
        port map (
      I0 => \d[9]_i_3_n_0\,
      I1 => \d[9]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[57]_4\,
      I4 => \s1_reg[38]_1\,
      I5 => \s1_reg[63]\,
      O => \d_reg[91]_0\
    );
\d[91]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200220A8AAAAAA"
    )
        port map (
      I0 => \d[9]_i_3_n_0\,
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => data1(9),
      I5 => \d[91]_i_9_n_0\,
      O => \d_reg[91]_1\
    );
\d[91]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[9]\,
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d[91]_i_10_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[9]_INST_0_i_2_n_0\,
      O => \d[91]_i_9_n_0\
    );
\d[92]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[10]\,
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d[92]_i_11_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[10]_INST_0_i_2_n_0\,
      O => \d[92]_i_10_n_0\
    );
\d[92]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(10),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[10]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[92]_i_12_n_0\,
      O => \d[92]_i_11_n_0\
    );
\d[92]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[10]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[11]_INST_0_i_9_n_0\,
      O => \d[92]_i_12_n_0\
    );
\d[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DF0000"
    )
        port map (
      I0 => \d[10]_i_3_n_0\,
      I1 => \d[10]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[57]_3\,
      I4 => \s1_reg[38]_1\,
      I5 => \s1_reg[64]\,
      O => \d_reg[92]_0\
    );
\d[92]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200220A8AAAAAA"
    )
        port map (
      I0 => \d[10]_i_3_n_0\,
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => data1(10),
      I5 => \d[92]_i_10_n_0\,
      O => \d_reg[92]_1\
    );
\d[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0800AAAAAAAA"
    )
        port map (
      I0 => \s1_reg[38]_0\,
      I1 => \d[93]_i_5_n_0\,
      I2 => \d[11]_i_3_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_4\,
      I5 => \s1_reg[48]\,
      O => \d_reg[93]_0\
    );
\d[93]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(11),
      O => \d[93]_i_5_n_0\
    );
\d[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0800AAAAAAAA"
    )
        port map (
      I0 => \s1_reg[38]\,
      I1 => \d[94]_i_4_n_0\,
      I2 => \d[12]_i_5_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_3\,
      I5 => \s1_reg[48]\,
      O => \d_reg[94]_0\
    );
\d[94]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(12),
      O => \d[94]_i_4_n_0\
    );
\d[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0800AAAAAAAA"
    )
        port map (
      I0 => \s1_reg[38]\,
      I1 => \d[13]_i_3_n_0\,
      I2 => \d[13]_i_4_n_0\,
      I3 => \^d_reg[129]_1\,
      I4 => \s1_reg[52]_2\,
      I5 => \s1_reg[48]\,
      O => \d_reg[95]_0\
    );
\d[96]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \d_reg_n_0_[14]\,
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d[96]_i_16_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[14]_INST_0_i_2_n_0\,
      O => \d[96]_i_14_n_0\
    );
\d[96]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(14),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[14]_INST_0_i_3_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \d[96]_i_18_n_0\,
      O => \d[96]_i_16_n_0\
    );
\d[96]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[14]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[15]_INST_0_i_9_n_0\,
      O => \d[96]_i_18_n_0\
    );
\d[96]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABBBBAABAAAAA"
    )
        port map (
      I0 => \s1_reg[47]\,
      I1 => p_0_in0_in,
      I2 => \d[14]_i_3_n_0\,
      I3 => \d[14]_i_4_n_0\,
      I4 => \^d_reg[129]_1\,
      I5 => \s1_reg[52]_0\,
      O => \d_reg[96]_0\
    );
\d[96]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200220A8AAAAAA"
    )
        port map (
      I0 => \d[14]_i_3_n_0\,
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => data1(14),
      I5 => \d[96]_i_14_n_0\,
      O => \d_reg[96]_1\
    );
\d[97]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8BBBB88B8"
    )
        port map (
      I0 => \d_reg[66]_1\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \d[97]_i_5_n_0\,
      I3 => \d[97]_i_6_n_0\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => data1(15),
      O => \d_reg[97]_0\
    );
\d[97]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \d_reg_n_0_[15]\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => s2_op(2),
      I3 => s2_op(3),
      I4 => s2_op(1),
      O => \d[97]_i_5_n_0\
    );
\d[97]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(3),
      I2 => \dbus_addr[15]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(2),
      I4 => \STAGE2.alu/data10\(15),
      I5 => \xr[1][31]_i_4_n_0\,
      O => \d[97]_i_6_n_0\
    );
\d[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_16\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][16]_i_3_n_0\,
      I4 => \d[16]_i_4_n_0\,
      I5 => \d_reg[1]_1\,
      O => \d_reg[98]_0\
    );
\d[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880080AAAA22A2"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \^d_reg[15]_1\,
      I2 => \xr[1][16]_i_3_n_0\,
      I3 => \d[16]_i_4_n_0\,
      I4 => \d_reg[1]_1\,
      I5 => \s1_reg[57]_14\,
      O => \d_reg[98]_1\
    );
\d[99]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \s1_reg[48]\,
      I1 => \s1_reg[52]_17\,
      I2 => \^d_reg[129]_1\,
      I3 => \xr[1][17]_i_3_n_0\,
      I4 => \d[17]_i_4_n_0\,
      I5 => \d_reg[1]_2\,
      O => \d_reg[99]_0\
    );
\d[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880080AAAA22A2"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \^d_reg[15]_1\,
      I2 => \xr[1][17]_i_3_n_0\,
      I3 => \d[17]_i_4_n_0\,
      I4 => \d_reg[1]_2\,
      I5 => \s1_reg[57]_15\,
      O => \d_reg[99]_1\
    );
\d[9]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d[9]_i_2_n_0\,
      O => \d_reg[31]_0\(9)
    );
\d[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202F2020202F2F2F"
    )
        port map (
      I0 => \d[9]_i_3_n_0\,
      I1 => \d[9]_i_4_n_0\,
      I2 => \^d_reg[15]_1\,
      I3 => \s1_reg[56]_5\,
      I4 => \s1_reg[57]_0\,
      I5 => \s1_reg[56]_6\,
      O => \d[9]_i_2_n_0\
    );
\d[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555DFFFFFFFDF"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => dbus_rdata(7),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_18\,
      I5 => dbus_rdata(9),
      O => \d[9]_i_3_n_0\
    );
\d[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^d\(9),
      I1 => \xr[1][31]_i_4_n_0\,
      I2 => \d_reg_n_0_[9]\,
      I3 => \xr[1][31]_i_5_n_0\,
      I4 => data1(9),
      I5 => \xr[1][27]_i_2_n_0\,
      O => \d[9]_i_4_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(0),
      Q => \d_reg_n_0_[0]\,
      R => '0'
    );
\d_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_29_n_0\,
      CO(3) => \NLW_d_reg[0]_i_10_CO_UNCONNECTED\(3),
      CO(2) => s1_j_req7,
      CO(1) => \d_reg[0]_i_10_n_2\,
      CO(0) => \d_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_d_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \d[0]_i_30_n_0\,
      S(1) => \d[0]_i_31_n_0\,
      S(0) => \d[0]_i_32_n_0\
    );
\d_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_33_n_0\,
      CO(3) => \d_reg[0]_i_11_n_0\,
      CO(2) => \d_reg[0]_i_11_n_1\,
      CO(1) => \d_reg[0]_i_11_n_2\,
      CO(0) => \d_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_34_n_0\,
      DI(2) => \d[0]_i_35_n_0\,
      DI(1) => \d[0]_i_36_n_0\,
      DI(0) => \d[0]_i_37_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_38_n_0\,
      S(2) => \d[0]_i_39_n_0\,
      S(1) => \d[0]_i_40_n_0\,
      S(0) => \d[0]_i_41_n_0\
    );
\d_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_42_n_0\,
      CO(3) => \d_reg[0]_i_20_n_0\,
      CO(2) => \d_reg[0]_i_20_n_1\,
      CO(1) => \d_reg[0]_i_20_n_2\,
      CO(0) => \d_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_43_n_0\,
      DI(2) => \d[0]_i_44_n_0\,
      DI(1) => \d[0]_i_45_n_0\,
      DI(0) => \d[0]_i_46_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_47_n_0\,
      S(2) => \d[0]_i_48_n_0\,
      S(1) => \d[0]_i_49_n_0\,
      S(0) => \d[0]_i_50_n_0\
    );
\d_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_51_n_0\,
      CO(3) => \d_reg[0]_i_29_n_0\,
      CO(2) => \d_reg[0]_i_29_n_1\,
      CO(1) => \d_reg[0]_i_29_n_2\,
      CO(0) => \d_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_d_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_52_n_0\,
      S(2) => \d[0]_i_53_n_0\,
      S(1) => \d[0]_i_54_n_0\,
      S(0) => \d[0]_i_55_n_0\
    );
\d_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_56_n_0\,
      CO(3) => \d_reg[0]_i_33_n_0\,
      CO(2) => \d_reg[0]_i_33_n_1\,
      CO(1) => \d_reg[0]_i_33_n_2\,
      CO(0) => \d_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_57_n_0\,
      DI(2) => \d[0]_i_58_n_0\,
      DI(1) => \d[0]_i_59_n_0\,
      DI(0) => \d[0]_i_60_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_61_n_0\,
      S(2) => \d[0]_i_62_n_0\,
      S(1) => \d[0]_i_63_n_0\,
      S(0) => \d[0]_i_64_n_0\
    );
\d_reg[0]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_65_n_0\,
      CO(3) => \d_reg[0]_i_42_n_0\,
      CO(2) => \d_reg[0]_i_42_n_1\,
      CO(1) => \d_reg[0]_i_42_n_2\,
      CO(0) => \d_reg[0]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_66_n_0\,
      DI(2) => \d[0]_i_67_n_0\,
      DI(1) => \d[0]_i_68_n_0\,
      DI(0) => \d[0]_i_69_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_70_n_0\,
      S(2) => \d[0]_i_71_n_0\,
      S(1) => \d[0]_i_72_n_0\,
      S(0) => \d[0]_i_73_n_0\
    );
\d_reg[0]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[0]_i_51_n_0\,
      CO(2) => \d_reg[0]_i_51_n_1\,
      CO(1) => \d_reg[0]_i_51_n_2\,
      CO(0) => \d_reg[0]_i_51_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_d_reg[0]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_74_n_0\,
      S(2) => \d[0]_i_75_n_0\,
      S(1) => \d[0]_i_76_n_0\,
      S(0) => \d[0]_i_77_n_0\
    );
\d_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[0]_i_56_n_0\,
      CO(2) => \d_reg[0]_i_56_n_1\,
      CO(1) => \d_reg[0]_i_56_n_2\,
      CO(0) => \d_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_78_n_0\,
      DI(2) => \d[0]_i_79_n_0\,
      DI(1) => \d[0]_i_80_n_0\,
      DI(0) => \d[0]_i_81_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_82_n_0\,
      S(2) => \d[0]_i_83_n_0\,
      S(1) => \d[0]_i_84_n_0\,
      S(0) => \d[0]_i_85_n_0\
    );
\d_reg[0]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[0]_i_65_n_0\,
      CO(2) => \d_reg[0]_i_65_n_1\,
      CO(1) => \d_reg[0]_i_65_n_2\,
      CO(0) => \d_reg[0]_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_86_n_0\,
      DI(2) => \d[0]_i_87_n_0\,
      DI(1) => \d[0]_i_88_n_0\,
      DI(0) => \d[0]_i_89_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_90_n_0\,
      S(2) => \d[0]_i_91_n_0\,
      S(1) => \d[0]_i_92_n_0\,
      S(0) => \d[0]_i_93_n_0\
    );
\d_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_11_n_0\,
      CO(3) => s1_j_req71_in,
      CO(2) => \d_reg[0]_i_8_n_1\,
      CO(1) => \d_reg[0]_i_8_n_2\,
      CO(0) => \d_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_12_n_0\,
      DI(2) => \d[0]_i_13__0_n_0\,
      DI(1) => \d[0]_i_14_n_0\,
      DI(0) => \d[0]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_16__0_n_0\,
      S(2) => \d[0]_i_17__0_n_0\,
      S(1) => \d[0]_i_18__0_n_0\,
      S(0) => \d[0]_i_19__0_n_0\
    );
\d_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[0]_i_20_n_0\,
      CO(3) => s1_j_req63_in,
      CO(2) => \d_reg[0]_i_9_n_1\,
      CO(1) => \d_reg[0]_i_9_n_2\,
      CO(0) => \d_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \d[0]_i_21_n_0\,
      DI(2) => \d[0]_i_22_n_0\,
      DI(1) => \d[0]_i_23_n_0\,
      DI(0) => \d[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_d_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \d[0]_i_25__0_n_0\,
      S(2) => \d[0]_i_26_n_0\,
      S(1) => \d[0]_i_27_n_0\,
      S(0) => \d[0]_i_28_n_0\
    );
\d_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_13\,
      Q => \STAGE2.alu_b\(18),
      R => \d[113]_i_1_n_0\
    );
\d_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_12\,
      Q => \STAGE2.alu_b\(19),
      R => \d[113]_i_1_n_0\
    );
\d_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_11\,
      Q => \STAGE2.alu_b\(20),
      R => \d[113]_i_1_n_0\
    );
\d_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_10\,
      Q => \STAGE2.alu_b\(21),
      R => \d[113]_i_1_n_0\
    );
\d_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_9\,
      Q => \STAGE2.alu_b\(22),
      R => \d[113]_i_1_n_0\
    );
\d_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_8\,
      Q => \STAGE2.alu_b\(23),
      R => \d[113]_i_1_n_0\
    );
\d_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_7\,
      Q => \STAGE2.alu_b\(24),
      R => \d[113]_i_1_n_0\
    );
\d_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_6\,
      Q => \STAGE2.alu_b\(25),
      R => \d[113]_i_1_n_0\
    );
\d_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_5\,
      Q => \STAGE2.alu_b\(26),
      R => \d[113]_i_1_n_0\
    );
\d_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_4\,
      Q => \STAGE2.alu_b\(27),
      R => \d[113]_i_1_n_0\
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(10),
      Q => \d_reg_n_0_[10]\,
      R => '0'
    );
\d_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_3\,
      Q => \STAGE2.alu_b\(28),
      R => \d[113]_i_1_n_0\
    );
\d_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_2\,
      Q => \STAGE2.alu_b\(29),
      R => \d[113]_i_1_n_0\
    );
\d_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_1\,
      Q => \STAGE2.alu_b\(30),
      R => \d[113]_i_1_n_0\
    );
\d_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_0\,
      Q => \STAGE2.alu_b\(31),
      R => \d[113]_i_1_n_0\
    );
\d_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(80),
      Q => \STAGE2.alu_a\(0),
      R => '0'
    );
\d_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(81),
      Q => \STAGE2.alu_a\(1),
      R => '0'
    );
\d_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(82),
      Q => \STAGE2.alu_a\(2),
      R => '0'
    );
\d_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(83),
      Q => \STAGE2.alu_a\(3),
      R => '0'
    );
\d_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(84),
      Q => \STAGE2.alu_a\(4),
      R => '0'
    );
\d_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(85),
      Q => \STAGE2.alu_a\(5),
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(11),
      Q => \d_reg_n_0_[11]\,
      R => '0'
    );
\d_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(86),
      Q => \STAGE2.alu_a\(6),
      R => '0'
    );
\d_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(87),
      Q => \STAGE2.alu_a\(7),
      R => '0'
    );
\d_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(88),
      Q => \STAGE2.alu_a\(8),
      R => '0'
    );
\d_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(89),
      Q => \STAGE2.alu_a\(9),
      R => '0'
    );
\d_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(90),
      Q => \STAGE2.alu_a\(10),
      R => '0'
    );
\d_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(91),
      Q => \STAGE2.alu_a\(11),
      R => '0'
    );
\d_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(92),
      Q => \STAGE2.alu_a\(12),
      R => '0'
    );
\d_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(93),
      Q => \STAGE2.alu_a\(13),
      R => '0'
    );
\d_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(94),
      Q => \STAGE2.alu_a\(14),
      R => '0'
    );
\d_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(95),
      Q => \STAGE2.alu_a\(15),
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(12),
      Q => \d_reg_n_0_[12]\,
      R => '0'
    );
\d_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(96),
      Q => \STAGE2.alu_a\(16),
      R => '0'
    );
\d_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(97),
      Q => \STAGE2.alu_a\(17),
      R => '0'
    );
\d_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(98),
      Q => \STAGE2.alu_a\(18),
      R => '0'
    );
\d_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(99),
      Q => \STAGE2.alu_a\(19),
      R => '0'
    );
\d_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(100),
      Q => \STAGE2.alu_a\(20),
      R => '0'
    );
\d_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(101),
      Q => \STAGE2.alu_a\(21),
      R => '0'
    );
\d_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(102),
      Q => \STAGE2.alu_a\(22),
      R => '0'
    );
\d_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(103),
      Q => \STAGE2.alu_a\(23),
      R => '0'
    );
\d_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(104),
      Q => \STAGE2.alu_a\(24),
      R => '0'
    );
\d_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(105),
      Q => \STAGE2.alu_a\(25),
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(13),
      Q => \d_reg_n_0_[13]\,
      R => '0'
    );
\d_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(106),
      Q => \STAGE2.alu_a\(26),
      R => '0'
    );
\d_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(107),
      Q => \STAGE2.alu_a\(27),
      R => '0'
    );
\d_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(108),
      Q => \STAGE2.alu_a\(28),
      R => '0'
    );
\d_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(109),
      Q => \STAGE2.alu_a\(29),
      R => '0'
    );
\d_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(110),
      Q => \STAGE2.alu_a\(30),
      R => '0'
    );
\d_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(111),
      Q => \STAGE2.alu_a\(31),
      R => '0'
    );
\d_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[41]\,
      Q => s2_rd(0),
      R => \s1_reg[40]\
    );
\d_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[42]\,
      Q => s2_rd(1),
      R => \s1_reg[40]\
    );
\d_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[43]\,
      Q => s2_rd(2),
      R => \s1_reg[40]\
    );
\d_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[44]\,
      Q => s2_rd(3),
      R => \s1_reg[40]\
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(14),
      Q => \d_reg_n_0_[14]\,
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(15),
      Q => \d_reg_n_0_[15]\,
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(16),
      Q => \d_reg_n_0_[16]\,
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(17),
      Q => \d_reg_n_0_[17]\,
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(18),
      Q => \d_reg_n_0_[18]\,
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(19),
      Q => \d_reg_n_0_[19]\,
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(1),
      Q => \d_reg_n_0_[1]\,
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(20),
      Q => \d_reg_n_0_[20]\,
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(21),
      Q => \d_reg_n_0_[21]\,
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(22),
      Q => \d_reg_n_0_[22]\,
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(23),
      Q => \d_reg_n_0_[23]\,
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(24),
      Q => \d_reg_n_0_[24]\,
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(25),
      Q => \d_reg_n_0_[25]\,
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(26),
      Q => \d_reg_n_0_[26]\,
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(27),
      Q => \d_reg_n_0_[27]\,
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(28),
      Q => \d_reg_n_0_[28]\,
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(29),
      Q => \d_reg_n_0_[29]\,
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(2),
      Q => \d_reg_n_0_[2]\,
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(30),
      Q => \d_reg_n_0_[30]\,
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(31),
      Q => \d_reg_n_0_[31]\,
      R => '0'
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(32),
      Q => csr_windex(0),
      R => '0'
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(33),
      Q => csr_windex(1),
      R => '0'
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(34),
      Q => data1(0),
      R => '0'
    );
\d_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(35),
      Q => data1(1),
      R => '0'
    );
\d_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(36),
      Q => data1(2),
      R => '0'
    );
\d_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(37),
      Q => data1(3),
      R => '0'
    );
\d_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(38),
      Q => data1(4),
      R => '0'
    );
\d_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(39),
      Q => data1(5),
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(3),
      Q => \d_reg_n_0_[3]\,
      R => '0'
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(40),
      Q => data1(6),
      R => '0'
    );
\d_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(41),
      Q => data1(7),
      R => '0'
    );
\d_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(42),
      Q => data1(8),
      R => '0'
    );
\d_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(43),
      Q => data1(9),
      R => '0'
    );
\d_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(44),
      Q => data1(10),
      R => '0'
    );
\d_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(45),
      Q => data1(11),
      R => '0'
    );
\d_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(46),
      Q => data1(12),
      R => '0'
    );
\d_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(47),
      Q => data1(13),
      R => '0'
    );
\d_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(48),
      Q => data1(14),
      R => '0'
    );
\d_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(49),
      Q => data1(15),
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(4),
      Q => \d_reg_n_0_[4]\,
      R => '0'
    );
\d_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(50),
      Q => data1(16),
      R => '0'
    );
\d_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(51),
      Q => data1(17),
      R => '0'
    );
\d_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(52),
      Q => data1(18),
      R => '0'
    );
\d_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(53),
      Q => data1(19),
      R => '0'
    );
\d_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(54),
      Q => data1(20),
      R => '0'
    );
\d_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(55),
      Q => data1(21),
      R => '0'
    );
\d_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(56),
      Q => data1(22),
      R => '0'
    );
\d_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(57),
      Q => data1(23),
      R => '0'
    );
\d_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(58),
      Q => data1(24),
      R => '0'
    );
\d_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(59),
      Q => data1(25),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(5),
      Q => \d_reg_n_0_[5]\,
      R => '0'
    );
\d_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(60),
      Q => data1(26),
      R => '0'
    );
\d_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(61),
      Q => data1(27),
      R => '0'
    );
\d_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(62),
      Q => data1(28),
      R => '0'
    );
\d_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(63),
      Q => data1(29),
      R => '0'
    );
\d_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(64),
      Q => data1(30),
      R => '0'
    );
\d_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(65),
      Q => data1(31),
      R => '0'
    );
\d_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[66]_i_1_n_0\,
      Q => \^stage2.trap.csr_reg[1][15]\(0),
      R => '0'
    );
\d_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(66),
      Q => s2_op(1),
      R => '0'
    );
\d_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(67),
      Q => s2_op(2),
      R => '0'
    );
\d_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[47]_0\,
      Q => s2_op(3),
      R => \d[113]_i_1_n_0\
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(6),
      Q => \d_reg_n_0_[6]\,
      R => '0'
    );
\d_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(68),
      Q => \STAGE2.alu_op\(0),
      R => '0'
    );
\d_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(69),
      Q => \STAGE2.alu_op\(1),
      R => '0'
    );
\d_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(70),
      Q => \STAGE2.alu_op\(2),
      R => '0'
    );
\d_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(71),
      Q => \STAGE2.alu_op\(3),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(7),
      Q => \d_reg_n_0_[7]\,
      R => '0'
    );
\d_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[49]_0\,
      Q => \STAGE2.alu_b\(0),
      R => \d[113]_i_1_n_0\
    );
\d_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_8\,
      Q => \STAGE2.alu_b\(1),
      R => \d[113]_i_1_n_0\
    );
\d_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_7\,
      Q => \STAGE2.alu_b\(2),
      R => \d[113]_i_1_n_0\
    );
\d_reg[84]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dbus_addr[2]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[2]_INST_0_i_5_n_0\,
      O => \d_reg[84]_i_10_n_0\,
      S => \STAGE2.alu_op\(1)
    );
\d_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(72),
      Q => \STAGE2.alu_b\(3),
      R => '0'
    );
\d_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_6\,
      Q => \STAGE2.alu_b\(4),
      R => \d[113]_i_1_n_0\
    );
\d_reg[86]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dbus_addr[4]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[4]_INST_0_i_5_n_0\,
      O => \d_reg[86]_i_11_n_0\,
      S => \STAGE2.alu_op\(1)
    );
\d_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(73),
      Q => \STAGE2.alu_b\(5),
      R => '0'
    );
\d_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(74),
      Q => \STAGE2.alu_b\(6),
      R => '0'
    );
\d_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(75),
      Q => \STAGE2.alu_b\(7),
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(8),
      Q => \d_reg_n_0_[8]\,
      R => '0'
    );
\d_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(76),
      Q => \STAGE2.alu_b\(8),
      R => '0'
    );
\d_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(77),
      Q => \STAGE2.alu_b\(9),
      R => '0'
    );
\d_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(78),
      Q => \STAGE2.alu_b\(10),
      R => '0'
    );
\d_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_5\,
      Q => \STAGE2.alu_b\(11),
      R => \d[113]_i_1_n_0\
    );
\d_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_4\,
      Q => \STAGE2.alu_b\(12),
      R => \d[113]_i_1_n_0\
    );
\d_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_3\,
      Q => \STAGE2.alu_b\(13),
      R => \d[113]_i_1_n_0\
    );
\d_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(79),
      Q => \STAGE2.alu_b\(14),
      R => '0'
    );
\d_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[38]_2\,
      Q => \STAGE2.alu_b\(15),
      R => \d[113]_i_1_n_0\
    );
\d_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_15\,
      Q => \STAGE2.alu_b\(16),
      R => \d[113]_i_1_n_0\
    );
\d_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[40]_14\,
      Q => \STAGE2.alu_b\(17),
      R => \d[113]_i_1_n_0\
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s1_reg[0]\,
      D => \s1_reg[33]\(9),
      Q => \d_reg_n_0_[9]\,
      R => '0'
    );
\dbus_addr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(0),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[0]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[0]_INST_0_i_2_n_0\,
      O => \^d\(0)
    );
\dbus_addr[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FF0F2F20F000"
    )
        port map (
      I0 => \dbus_addr[0]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_b\(0),
      I2 => \STAGE2.alu_op\(1),
      I3 => \STAGE2.alu/data7\(0),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data5\,
      O => \dbus_addr[0]_INST_0_i_1_n_0\
    );
\dbus_addr[0]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_21_n_0\,
      CO(3) => \dbus_addr[0]_INST_0_i_10_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_10_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_10_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_22_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_23_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_24_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_25_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_26_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_27_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_28_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_29_n_0\
    );
\dbus_addr[0]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(30),
      I1 => \STAGE2.alu_a\(30),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(31),
      O => \dbus_addr[0]_INST_0_i_11_n_0\
    );
\dbus_addr[0]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(28),
      I1 => \STAGE2.alu_a\(28),
      I2 => \STAGE2.alu_a\(29),
      I3 => \STAGE2.alu_b\(29),
      O => \dbus_addr[0]_INST_0_i_12_n_0\
    );
\dbus_addr[0]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(26),
      I1 => \STAGE2.alu_a\(26),
      I2 => \STAGE2.alu_a\(27),
      I3 => \STAGE2.alu_b\(27),
      O => \dbus_addr[0]_INST_0_i_13_n_0\
    );
\dbus_addr[0]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(24),
      I1 => \STAGE2.alu_a\(24),
      I2 => \STAGE2.alu_a\(25),
      I3 => \STAGE2.alu_b\(25),
      O => \dbus_addr[0]_INST_0_i_14_n_0\
    );
\dbus_addr[0]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(30),
      I1 => \STAGE2.alu_a\(30),
      I2 => \STAGE2.alu_b\(31),
      I3 => \STAGE2.alu_a\(31),
      O => \dbus_addr[0]_INST_0_i_15_n_0\
    );
\dbus_addr[0]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(28),
      I1 => \STAGE2.alu_a\(28),
      I2 => \STAGE2.alu_b\(29),
      I3 => \STAGE2.alu_a\(29),
      O => \dbus_addr[0]_INST_0_i_16_n_0\
    );
\dbus_addr[0]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(26),
      I1 => \STAGE2.alu_a\(26),
      I2 => \STAGE2.alu_b\(27),
      I3 => \STAGE2.alu_a\(27),
      O => \dbus_addr[0]_INST_0_i_17_n_0\
    );
\dbus_addr[0]_INST_0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(24),
      I1 => \STAGE2.alu_a\(24),
      I2 => \STAGE2.alu_b\(25),
      I3 => \STAGE2.alu_a\(25),
      O => \dbus_addr[0]_INST_0_i_18_n_0\
    );
\dbus_addr[0]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_30_n_0\,
      CO(3) => \STAGE2.alu/data6\,
      CO(2) => \dbus_addr[0]_INST_0_i_19_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_19_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_31_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_32_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_33_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_34_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_35_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_36_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_37_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_38_n_0\
    );
\dbus_addr[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => \dbus_addr[0]_INST_0_i_6_n_0\,
      I1 => \STAGE2.alu/data10\(0),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \dbus_addr[0]_INST_0_i_7_n_0\,
      O => \dbus_addr[0]_INST_0_i_2_n_0\
    );
\dbus_addr[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_a\(8),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(16),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(0),
      O => \dbus_addr[0]_INST_0_i_20_n_0\
    );
\dbus_addr[0]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_39_n_0\,
      CO(3) => \dbus_addr[0]_INST_0_i_21_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_21_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_21_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_40_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_41_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_42_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_43_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_44_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_45_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_46_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_47_n_0\
    );
\dbus_addr[0]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(22),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_a\(23),
      I3 => \STAGE2.alu_b\(23),
      O => \dbus_addr[0]_INST_0_i_22_n_0\
    );
\dbus_addr[0]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(20),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_a\(21),
      I3 => \STAGE2.alu_b\(21),
      O => \dbus_addr[0]_INST_0_i_23_n_0\
    );
\dbus_addr[0]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(18),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_a\(19),
      I3 => \STAGE2.alu_b\(19),
      O => \dbus_addr[0]_INST_0_i_24_n_0\
    );
\dbus_addr[0]_INST_0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(16),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_a\(17),
      I3 => \STAGE2.alu_b\(17),
      O => \dbus_addr[0]_INST_0_i_25_n_0\
    );
\dbus_addr[0]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(22),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_b\(23),
      I3 => \STAGE2.alu_a\(23),
      O => \dbus_addr[0]_INST_0_i_26_n_0\
    );
\dbus_addr[0]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(20),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_b\(21),
      I3 => \STAGE2.alu_a\(21),
      O => \dbus_addr[0]_INST_0_i_27_n_0\
    );
\dbus_addr[0]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(18),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_b\(19),
      I3 => \STAGE2.alu_a\(19),
      O => \dbus_addr[0]_INST_0_i_28_n_0\
    );
\dbus_addr[0]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(16),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_b\(17),
      I3 => \STAGE2.alu_a\(17),
      O => \dbus_addr[0]_INST_0_i_29_n_0\
    );
\dbus_addr[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(4),
      I2 => \STAGE2.alu_a\(0),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[0]_INST_0_i_3_n_0\
    );
\dbus_addr[0]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_48_n_0\,
      CO(3) => \dbus_addr[0]_INST_0_i_30_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_30_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_30_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_49_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_50_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_51_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_52_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_53_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_54_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_55_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_56_n_0\
    );
\dbus_addr[0]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(30),
      I1 => \STAGE2.alu_a\(30),
      I2 => \STAGE2.alu_b\(31),
      I3 => \STAGE2.alu_a\(31),
      O => \dbus_addr[0]_INST_0_i_31_n_0\
    );
\dbus_addr[0]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(28),
      I1 => \STAGE2.alu_a\(28),
      I2 => \STAGE2.alu_a\(29),
      I3 => \STAGE2.alu_b\(29),
      O => \dbus_addr[0]_INST_0_i_32_n_0\
    );
\dbus_addr[0]_INST_0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(26),
      I1 => \STAGE2.alu_a\(26),
      I2 => \STAGE2.alu_a\(27),
      I3 => \STAGE2.alu_b\(27),
      O => \dbus_addr[0]_INST_0_i_33_n_0\
    );
\dbus_addr[0]_INST_0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(24),
      I1 => \STAGE2.alu_a\(24),
      I2 => \STAGE2.alu_a\(25),
      I3 => \STAGE2.alu_b\(25),
      O => \dbus_addr[0]_INST_0_i_34_n_0\
    );
\dbus_addr[0]_INST_0_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(30),
      I1 => \STAGE2.alu_a\(30),
      I2 => \STAGE2.alu_b\(31),
      I3 => \STAGE2.alu_a\(31),
      O => \dbus_addr[0]_INST_0_i_35_n_0\
    );
\dbus_addr[0]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(28),
      I1 => \STAGE2.alu_a\(28),
      I2 => \STAGE2.alu_b\(29),
      I3 => \STAGE2.alu_a\(29),
      O => \dbus_addr[0]_INST_0_i_36_n_0\
    );
\dbus_addr[0]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(26),
      I1 => \STAGE2.alu_a\(26),
      I2 => \STAGE2.alu_b\(27),
      I3 => \STAGE2.alu_a\(27),
      O => \dbus_addr[0]_INST_0_i_37_n_0\
    );
\dbus_addr[0]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(24),
      I1 => \STAGE2.alu_a\(24),
      I2 => \STAGE2.alu_b\(25),
      I3 => \STAGE2.alu_a\(25),
      O => \dbus_addr[0]_INST_0_i_38_n_0\
    );
\dbus_addr[0]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbus_addr[0]_INST_0_i_39_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_39_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_39_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_57_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_58_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_59_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_60_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_61_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_62_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_63_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_64_n_0\
    );
\dbus_addr[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dbus_addr[1]_INST_0_i_4_n_0\,
      I1 => \STAGE2.alu_b\(0),
      I2 => \dbus_addr[0]_INST_0_i_8_n_0\,
      I3 => \STAGE2.alu_b\(1),
      I4 => \dbus_addr[0]_INST_0_i_9_n_0\,
      O => \STAGE2.alu/data7\(0)
    );
\dbus_addr[0]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(14),
      I1 => \STAGE2.alu_a\(14),
      I2 => \STAGE2.alu_a\(15),
      I3 => \STAGE2.alu_b\(15),
      O => \dbus_addr[0]_INST_0_i_40_n_0\
    );
\dbus_addr[0]_INST_0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(12),
      I1 => \STAGE2.alu_a\(12),
      I2 => \STAGE2.alu_a\(13),
      I3 => \STAGE2.alu_b\(13),
      O => \dbus_addr[0]_INST_0_i_41_n_0\
    );
\dbus_addr[0]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(10),
      I1 => \STAGE2.alu_a\(10),
      I2 => \STAGE2.alu_a\(11),
      I3 => \STAGE2.alu_b\(11),
      O => \dbus_addr[0]_INST_0_i_42_n_0\
    );
\dbus_addr[0]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(8),
      I1 => \STAGE2.alu_a\(8),
      I2 => \STAGE2.alu_a\(9),
      I3 => \STAGE2.alu_b\(9),
      O => \dbus_addr[0]_INST_0_i_43_n_0\
    );
\dbus_addr[0]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(14),
      I1 => \STAGE2.alu_a\(14),
      I2 => \STAGE2.alu_b\(15),
      I3 => \STAGE2.alu_a\(15),
      O => \dbus_addr[0]_INST_0_i_44_n_0\
    );
\dbus_addr[0]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(12),
      I1 => \STAGE2.alu_a\(12),
      I2 => \STAGE2.alu_b\(13),
      I3 => \STAGE2.alu_a\(13),
      O => \dbus_addr[0]_INST_0_i_45_n_0\
    );
\dbus_addr[0]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(10),
      I1 => \STAGE2.alu_a\(10),
      I2 => \STAGE2.alu_b\(11),
      I3 => \STAGE2.alu_a\(11),
      O => \dbus_addr[0]_INST_0_i_46_n_0\
    );
\dbus_addr[0]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(8),
      I1 => \STAGE2.alu_a\(8),
      I2 => \STAGE2.alu_b\(9),
      I3 => \STAGE2.alu_a\(9),
      O => \dbus_addr[0]_INST_0_i_47_n_0\
    );
\dbus_addr[0]_INST_0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_65_n_0\,
      CO(3) => \dbus_addr[0]_INST_0_i_48_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_48_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_48_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_66_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_67_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_68_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_69_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_70_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_71_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_72_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_73_n_0\
    );
\dbus_addr[0]_INST_0_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(22),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_a\(23),
      I3 => \STAGE2.alu_b\(23),
      O => \dbus_addr[0]_INST_0_i_49_n_0\
    );
\dbus_addr[0]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[0]_INST_0_i_10_n_0\,
      CO(3) => \STAGE2.alu/data5\,
      CO(2) => \dbus_addr[0]_INST_0_i_5_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_5_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_11_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_12_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_13_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_14_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_18_n_0\
    );
\dbus_addr[0]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(20),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_a\(21),
      I3 => \STAGE2.alu_b\(21),
      O => \dbus_addr[0]_INST_0_i_50_n_0\
    );
\dbus_addr[0]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(18),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_a\(19),
      I3 => \STAGE2.alu_b\(19),
      O => \dbus_addr[0]_INST_0_i_51_n_0\
    );
\dbus_addr[0]_INST_0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(16),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_a\(17),
      I3 => \STAGE2.alu_b\(17),
      O => \dbus_addr[0]_INST_0_i_52_n_0\
    );
\dbus_addr[0]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(22),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_b\(23),
      I3 => \STAGE2.alu_a\(23),
      O => \dbus_addr[0]_INST_0_i_53_n_0\
    );
\dbus_addr[0]_INST_0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(20),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_b\(21),
      I3 => \STAGE2.alu_a\(21),
      O => \dbus_addr[0]_INST_0_i_54_n_0\
    );
\dbus_addr[0]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(18),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_b\(19),
      I3 => \STAGE2.alu_a\(19),
      O => \dbus_addr[0]_INST_0_i_55_n_0\
    );
\dbus_addr[0]_INST_0_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(16),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_b\(17),
      I3 => \STAGE2.alu_a\(17),
      O => \dbus_addr[0]_INST_0_i_56_n_0\
    );
\dbus_addr[0]_INST_0_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(6),
      I1 => \STAGE2.alu_a\(6),
      I2 => \STAGE2.alu_a\(7),
      I3 => \STAGE2.alu_b\(7),
      O => \dbus_addr[0]_INST_0_i_57_n_0\
    );
\dbus_addr[0]_INST_0_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(4),
      I1 => \STAGE2.alu_a\(4),
      I2 => \STAGE2.alu_a\(5),
      I3 => \STAGE2.alu_b\(5),
      O => \dbus_addr[0]_INST_0_i_58_n_0\
    );
\dbus_addr[0]_INST_0_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_a\(2),
      I2 => \STAGE2.alu_a\(3),
      I3 => \STAGE2.alu_b\(3),
      O => \dbus_addr[0]_INST_0_i_59_n_0\
    );
\dbus_addr[0]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"838FBF80"
    )
        port map (
      I0 => \STAGE2.alu/data6\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \STAGE2.alu_a\(0),
      I4 => \STAGE2.alu_b\(0),
      O => \dbus_addr[0]_INST_0_i_6_n_0\
    );
\dbus_addr[0]_INST_0_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(0),
      I1 => \STAGE2.alu_a\(0),
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(1),
      O => \dbus_addr[0]_INST_0_i_60_n_0\
    );
\dbus_addr[0]_INST_0_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(6),
      I1 => \STAGE2.alu_a\(6),
      I2 => \STAGE2.alu_b\(7),
      I3 => \STAGE2.alu_a\(7),
      O => \dbus_addr[0]_INST_0_i_61_n_0\
    );
\dbus_addr[0]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(4),
      I1 => \STAGE2.alu_a\(4),
      I2 => \STAGE2.alu_b\(5),
      I3 => \STAGE2.alu_a\(5),
      O => \dbus_addr[0]_INST_0_i_62_n_0\
    );
\dbus_addr[0]_INST_0_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_a\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(3),
      O => \dbus_addr[0]_INST_0_i_63_n_0\
    );
\dbus_addr[0]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(0),
      I1 => \STAGE2.alu_a\(0),
      I2 => \STAGE2.alu_b\(1),
      I3 => \STAGE2.alu_a\(1),
      O => \dbus_addr[0]_INST_0_i_64_n_0\
    );
\dbus_addr[0]_INST_0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbus_addr[0]_INST_0_i_65_n_0\,
      CO(2) => \dbus_addr[0]_INST_0_i_65_n_1\,
      CO(1) => \dbus_addr[0]_INST_0_i_65_n_2\,
      CO(0) => \dbus_addr[0]_INST_0_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \dbus_addr[0]_INST_0_i_74_n_0\,
      DI(2) => \dbus_addr[0]_INST_0_i_75_n_0\,
      DI(1) => \dbus_addr[0]_INST_0_i_76_n_0\,
      DI(0) => \dbus_addr[0]_INST_0_i_77_n_0\,
      O(3 downto 0) => \NLW_dbus_addr[0]_INST_0_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \dbus_addr[0]_INST_0_i_78_n_0\,
      S(2) => \dbus_addr[0]_INST_0_i_79_n_0\,
      S(1) => \dbus_addr[0]_INST_0_i_80_n_0\,
      S(0) => \dbus_addr[0]_INST_0_i_81_n_0\
    );
\dbus_addr[0]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(14),
      I1 => \STAGE2.alu_a\(14),
      I2 => \STAGE2.alu_a\(15),
      I3 => \STAGE2.alu_b\(15),
      O => \dbus_addr[0]_INST_0_i_66_n_0\
    );
\dbus_addr[0]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(12),
      I1 => \STAGE2.alu_a\(12),
      I2 => \STAGE2.alu_a\(13),
      I3 => \STAGE2.alu_b\(13),
      O => \dbus_addr[0]_INST_0_i_67_n_0\
    );
\dbus_addr[0]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(10),
      I1 => \STAGE2.alu_a\(10),
      I2 => \STAGE2.alu_a\(11),
      I3 => \STAGE2.alu_b\(11),
      O => \dbus_addr[0]_INST_0_i_68_n_0\
    );
\dbus_addr[0]_INST_0_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(8),
      I1 => \STAGE2.alu_a\(8),
      I2 => \STAGE2.alu_a\(9),
      I3 => \STAGE2.alu_b\(9),
      O => \dbus_addr[0]_INST_0_i_69_n_0\
    );
\dbus_addr[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F8F8F88808080"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(0),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data0\(0),
      O => \dbus_addr[0]_INST_0_i_7_n_0\
    );
\dbus_addr[0]_INST_0_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(14),
      I1 => \STAGE2.alu_a\(14),
      I2 => \STAGE2.alu_b\(15),
      I3 => \STAGE2.alu_a\(15),
      O => \dbus_addr[0]_INST_0_i_70_n_0\
    );
\dbus_addr[0]_INST_0_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(12),
      I1 => \STAGE2.alu_a\(12),
      I2 => \STAGE2.alu_b\(13),
      I3 => \STAGE2.alu_a\(13),
      O => \dbus_addr[0]_INST_0_i_71_n_0\
    );
\dbus_addr[0]_INST_0_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(10),
      I1 => \STAGE2.alu_a\(10),
      I2 => \STAGE2.alu_b\(11),
      I3 => \STAGE2.alu_a\(11),
      O => \dbus_addr[0]_INST_0_i_72_n_0\
    );
\dbus_addr[0]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(8),
      I1 => \STAGE2.alu_a\(8),
      I2 => \STAGE2.alu_b\(9),
      I3 => \STAGE2.alu_a\(9),
      O => \dbus_addr[0]_INST_0_i_73_n_0\
    );
\dbus_addr[0]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(6),
      I1 => \STAGE2.alu_a\(6),
      I2 => \STAGE2.alu_a\(7),
      I3 => \STAGE2.alu_b\(7),
      O => \dbus_addr[0]_INST_0_i_74_n_0\
    );
\dbus_addr[0]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(4),
      I1 => \STAGE2.alu_a\(4),
      I2 => \STAGE2.alu_a\(5),
      I3 => \STAGE2.alu_b\(5),
      O => \dbus_addr[0]_INST_0_i_75_n_0\
    );
\dbus_addr[0]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_a\(2),
      I2 => \STAGE2.alu_a\(3),
      I3 => \STAGE2.alu_b\(3),
      O => \dbus_addr[0]_INST_0_i_76_n_0\
    );
\dbus_addr[0]_INST_0_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \STAGE2.alu_b\(0),
      I1 => \STAGE2.alu_a\(0),
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(1),
      O => \dbus_addr[0]_INST_0_i_77_n_0\
    );
\dbus_addr[0]_INST_0_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(6),
      I1 => \STAGE2.alu_a\(6),
      I2 => \STAGE2.alu_b\(7),
      I3 => \STAGE2.alu_a\(7),
      O => \dbus_addr[0]_INST_0_i_78_n_0\
    );
\dbus_addr[0]_INST_0_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(4),
      I1 => \STAGE2.alu_a\(4),
      I2 => \STAGE2.alu_b\(5),
      I3 => \STAGE2.alu_a\(5),
      O => \dbus_addr[0]_INST_0_i_79_n_0\
    );
\dbus_addr[0]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[6]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[1]_INST_0_i_8_n_0\,
      O => \dbus_addr[0]_INST_0_i_8_n_0\
    );
\dbus_addr[0]_INST_0_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_a\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(3),
      O => \dbus_addr[0]_INST_0_i_80_n_0\
    );
\dbus_addr[0]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \STAGE2.alu_b\(0),
      I1 => \STAGE2.alu_a\(0),
      I2 => \STAGE2.alu_b\(1),
      I3 => \STAGE2.alu_a\(1),
      O => \dbus_addr[0]_INST_0_i_81_n_0\
    );
\dbus_addr[0]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[3]_INST_0_i_16_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[0]_INST_0_i_20_n_0\,
      O => \dbus_addr[0]_INST_0_i_9_n_0\
    );
\dbus_addr[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(10),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[10]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[10]_INST_0_i_2_n_0\,
      O => \^d\(10)
    );
\dbus_addr[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[10]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[11]_INST_0_i_9_n_0\,
      O => \dbus_addr[10]_INST_0_i_1_n_0\
    );
\dbus_addr[10]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(26),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(10),
      O => \dbus_addr[10]_INST_0_i_10_n_0\
    );
\dbus_addr[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(10),
      I3 => \STAGE2.alu_b\(10),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(10),
      O => \dbus_addr[10]_INST_0_i_2_n_0\
    );
\dbus_addr[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[11]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[11]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[10]_INST_0_i_7_n_0\,
      O => \dbus_addr[10]_INST_0_i_3_n_0\
    );
\dbus_addr[10]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_11_n_0\,
      I1 => \dbus_addr[12]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[14]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[10]_INST_0_i_8_n_0\,
      O => \dbus_addr[10]_INST_0_i_4_n_0\
    );
\dbus_addr[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(10),
      I1 => \STAGE2.alu_b\(10),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(10),
      O => \dbus_addr[10]_INST_0_i_5_n_0\
    );
\dbus_addr[10]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[12]_INST_0_i_9_n_0\,
      O => \dbus_addr[10]_INST_0_i_6_n_0\
    );
\dbus_addr[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_17_n_0\,
      I1 => \dbus_addr[12]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[14]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[10]_INST_0_i_10_n_0\,
      O => \dbus_addr[10]_INST_0_i_7_n_0\
    );
\dbus_addr[10]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(18),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(26),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(10),
      O => \dbus_addr[10]_INST_0_i_8_n_0\
    );
\dbus_addr[10]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(7),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[10]_INST_0_i_9_n_0\
    );
\dbus_addr[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(11),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[11]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[11]_INST_0_i_3_n_0\,
      O => \^stage2.trap.csr_reg[0][11]\(0)
    );
\dbus_addr[11]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[7]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[11]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[11]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[11]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[11]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(11 downto 8),
      O(3 downto 0) => \STAGE2.alu/data10\(11 downto 8),
      S(3) => \dbus_addr[11]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[11]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[11]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[11]_INST_0_i_7_n_0\
    );
\dbus_addr[11]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(11),
      I1 => \STAGE2.alu_b\(11),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(11),
      O => \dbus_addr[11]_INST_0_i_10_n_0\
    );
\dbus_addr[11]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[7]_INST_0_i_11_n_0\,
      CO(3) => \dbus_addr[11]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[11]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[11]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[11]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(11 downto 8),
      O(3 downto 0) => \STAGE2.alu/data0\(11 downto 8),
      S(3) => \dbus_addr[11]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[11]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[11]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[11]_INST_0_i_18_n_0\
    );
\dbus_addr[11]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_19_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[13]_INST_0_i_9_n_0\,
      O => \dbus_addr[11]_INST_0_i_12_n_0\
    );
\dbus_addr[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_11_n_0\,
      I1 => \dbus_addr[13]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_27_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[11]_INST_0_i_20_n_0\,
      O => \dbus_addr[11]_INST_0_i_13_n_0\
    );
\dbus_addr[11]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(19),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(27),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(11),
      O => \dbus_addr[11]_INST_0_i_14_n_0\
    );
\dbus_addr[11]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(11),
      I1 => \STAGE2.alu_b\(11),
      O => \dbus_addr[11]_INST_0_i_15_n_0\
    );
\dbus_addr[11]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(10),
      I1 => \STAGE2.alu_b\(10),
      O => \dbus_addr[11]_INST_0_i_16_n_0\
    );
\dbus_addr[11]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(9),
      I1 => \STAGE2.alu_b\(9),
      O => \dbus_addr[11]_INST_0_i_17_n_0\
    );
\dbus_addr[11]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(8),
      I1 => \STAGE2.alu_b\(8),
      O => \dbus_addr[11]_INST_0_i_18_n_0\
    );
\dbus_addr[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(0),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(8),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[11]_INST_0_i_19_n_0\
    );
\dbus_addr[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[11]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[12]_INST_0_i_4_n_0\,
      O => \dbus_addr[11]_INST_0_i_2_n_0\
    );
\dbus_addr[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(19),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(27),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(11),
      O => \dbus_addr[11]_INST_0_i_20_n_0\
    );
\dbus_addr[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(11),
      I3 => \STAGE2.alu_b\(11),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(11),
      O => \dbus_addr[11]_INST_0_i_3_n_0\
    );
\dbus_addr[11]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(11),
      I1 => \STAGE2.alu_b\(11),
      O => \dbus_addr[11]_INST_0_i_4_n_0\
    );
\dbus_addr[11]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(10),
      I1 => \STAGE2.alu_b\(10),
      O => \dbus_addr[11]_INST_0_i_5_n_0\
    );
\dbus_addr[11]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(9),
      I1 => \STAGE2.alu_b\(9),
      O => \dbus_addr[11]_INST_0_i_6_n_0\
    );
\dbus_addr[11]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(8),
      I1 => \STAGE2.alu_b\(8),
      O => \dbus_addr[11]_INST_0_i_7_n_0\
    );
\dbus_addr[11]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[12]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[12]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[11]_INST_0_i_13_n_0\,
      O => \dbus_addr[11]_INST_0_i_8_n_0\
    );
\dbus_addr[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_15_n_0\,
      I1 => \dbus_addr[13]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_17_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[11]_INST_0_i_14_n_0\,
      O => \dbus_addr[11]_INST_0_i_9_n_0\
    );
\dbus_addr[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(12),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[12]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[12]_INST_0_i_2_n_0\,
      O => \^d\(11)
    );
\dbus_addr[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[12]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[13]_INST_0_i_4_n_0\,
      O => \dbus_addr[12]_INST_0_i_1_n_0\
    );
\dbus_addr[12]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(28),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(12),
      O => \dbus_addr[12]_INST_0_i_10_n_0\
    );
\dbus_addr[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(12),
      I3 => \STAGE2.alu_b\(12),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(12),
      O => \dbus_addr[12]_INST_0_i_2_n_0\
    );
\dbus_addr[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[13]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[13]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[12]_INST_0_i_7_n_0\,
      O => \dbus_addr[12]_INST_0_i_3_n_0\
    );
\dbus_addr[12]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_9_n_0\,
      I1 => \dbus_addr[14]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_11_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[12]_INST_0_i_8_n_0\,
      O => \dbus_addr[12]_INST_0_i_4_n_0\
    );
\dbus_addr[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(12),
      I1 => \STAGE2.alu_b\(12),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(12),
      O => \dbus_addr[12]_INST_0_i_5_n_0\
    );
\dbus_addr[12]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[14]_INST_0_i_9_n_0\,
      O => \dbus_addr[12]_INST_0_i_6_n_0\
    );
\dbus_addr[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_11_n_0\,
      I1 => \dbus_addr[14]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_17_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[12]_INST_0_i_10_n_0\,
      O => \dbus_addr[12]_INST_0_i_7_n_0\
    );
\dbus_addr[12]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(20),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(28),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(12),
      O => \dbus_addr[12]_INST_0_i_8_n_0\
    );
\dbus_addr[12]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(9),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[12]_INST_0_i_9_n_0\
    );
\dbus_addr[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(13),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[13]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[13]_INST_0_i_2_n_0\,
      O => \^d\(12)
    );
\dbus_addr[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[13]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[14]_INST_0_i_4_n_0\,
      O => \dbus_addr[13]_INST_0_i_1_n_0\
    );
\dbus_addr[13]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(21),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(29),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(13),
      O => \dbus_addr[13]_INST_0_i_10_n_0\
    );
\dbus_addr[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(13),
      I3 => \STAGE2.alu_b\(13),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(13),
      O => \dbus_addr[13]_INST_0_i_2_n_0\
    );
\dbus_addr[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[14]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[14]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[13]_INST_0_i_7_n_0\,
      O => \dbus_addr[13]_INST_0_i_3_n_0\
    );
\dbus_addr[13]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_16_n_0\,
      I1 => \dbus_addr[15]_INST_0_i_17_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_15_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[13]_INST_0_i_8_n_0\,
      O => \dbus_addr[13]_INST_0_i_4_n_0\
    );
\dbus_addr[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(13),
      I1 => \STAGE2.alu_b\(13),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(13),
      O => \dbus_addr[13]_INST_0_i_5_n_0\
    );
\dbus_addr[13]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[15]_INST_0_i_22_n_0\,
      I3 => \STAGE2.alu_b\(2),
      I4 => \dbus_addr[15]_INST_0_i_23_n_0\,
      O => \dbus_addr[13]_INST_0_i_6_n_0\
    );
\dbus_addr[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_26_n_0\,
      I1 => \dbus_addr[15]_INST_0_i_27_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[17]_INST_0_i_11_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[13]_INST_0_i_10_n_0\,
      O => \dbus_addr[13]_INST_0_i_7_n_0\
    );
\dbus_addr[13]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(21),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(29),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(13),
      O => \dbus_addr[13]_INST_0_i_8_n_0\
    );
\dbus_addr[13]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(2),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(10),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[13]_INST_0_i_9_n_0\
    );
\dbus_addr[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(14),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[14]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[14]_INST_0_i_2_n_0\,
      O => \^d\(13)
    );
\dbus_addr[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[14]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[15]_INST_0_i_9_n_0\,
      O => \dbus_addr[14]_INST_0_i_1_n_0\
    );
\dbus_addr[14]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(30),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(14),
      O => \dbus_addr[14]_INST_0_i_10_n_0\
    );
\dbus_addr[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(14),
      I3 => \STAGE2.alu_b\(14),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(14),
      O => \dbus_addr[14]_INST_0_i_2_n_0\
    );
\dbus_addr[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[15]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[15]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[14]_INST_0_i_7_n_0\,
      O => \dbus_addr[14]_INST_0_i_3_n_0\
    );
\dbus_addr[14]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[16]_INST_0_i_11_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[14]_INST_0_i_8_n_0\,
      O => \dbus_addr[14]_INST_0_i_4_n_0\
    );
\dbus_addr[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(14),
      I1 => \STAGE2.alu_b\(14),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(14),
      O => \dbus_addr[14]_INST_0_i_5_n_0\
    );
\dbus_addr[14]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[16]_INST_0_i_12_n_0\,
      I3 => \STAGE2.alu_b\(2),
      I4 => \dbus_addr[16]_INST_0_i_13_n_0\,
      O => \dbus_addr[14]_INST_0_i_6_n_0\
    );
\dbus_addr[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_16_n_0\,
      I1 => \dbus_addr[16]_INST_0_i_17_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[18]_INST_0_i_11_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[14]_INST_0_i_10_n_0\,
      O => \dbus_addr[14]_INST_0_i_7_n_0\
    );
\dbus_addr[14]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(22),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(30),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(14),
      O => \dbus_addr[14]_INST_0_i_8_n_0\
    );
\dbus_addr[14]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(3),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(11),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[14]_INST_0_i_9_n_0\
    );
\dbus_addr[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(15),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[15]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[15]_INST_0_i_3_n_0\,
      O => \^d\(14)
    );
\dbus_addr[15]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[11]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[15]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[15]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[15]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[15]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(15 downto 12),
      O(3 downto 0) => \STAGE2.alu/data10\(15 downto 12),
      S(3) => \dbus_addr[15]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[15]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[15]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[15]_INST_0_i_7_n_0\
    );
\dbus_addr[15]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(15),
      I1 => \STAGE2.alu_b\(15),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(15),
      O => \dbus_addr[15]_INST_0_i_10_n_0\
    );
\dbus_addr[15]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[11]_INST_0_i_11_n_0\,
      CO(3) => \dbus_addr[15]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[15]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[15]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[15]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(15 downto 12),
      O(3 downto 0) => \STAGE2.alu/data0\(15 downto 12),
      S(3) => \dbus_addr[15]_INST_0_i_18_n_0\,
      S(2) => \dbus_addr[15]_INST_0_i_19_n_0\,
      S(1) => \dbus_addr[15]_INST_0_i_20_n_0\,
      S(0) => \dbus_addr[15]_INST_0_i_21_n_0\
    );
\dbus_addr[15]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_22_n_0\,
      I1 => \dbus_addr[15]_INST_0_i_23_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_24_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_25_n_0\,
      O => \dbus_addr[15]_INST_0_i_12_n_0\
    );
\dbus_addr[15]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[17]_INST_0_i_11_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_26_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_27_n_0\,
      O => \dbus_addr[15]_INST_0_i_13_n_0\
    );
\dbus_addr[15]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(21),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_14_n_0\
    );
\dbus_addr[15]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(17),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_15_n_0\
    );
\dbus_addr[15]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(19),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_16_n_0\
    );
\dbus_addr[15]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(23),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(15),
      O => \dbus_addr[15]_INST_0_i_17_n_0\
    );
\dbus_addr[15]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(15),
      I1 => \STAGE2.alu_b\(15),
      O => \dbus_addr[15]_INST_0_i_18_n_0\
    );
\dbus_addr[15]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(14),
      I1 => \STAGE2.alu_b\(14),
      O => \dbus_addr[15]_INST_0_i_19_n_0\
    );
\dbus_addr[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[15]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[16]_INST_0_i_4_n_0\,
      O => \dbus_addr[15]_INST_0_i_2_n_0\
    );
\dbus_addr[15]_INST_0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(13),
      I1 => \STAGE2.alu_b\(13),
      O => \dbus_addr[15]_INST_0_i_20_n_0\
    );
\dbus_addr[15]_INST_0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(12),
      I1 => \STAGE2.alu_b\(12),
      O => \dbus_addr[15]_INST_0_i_21_n_0\
    );
\dbus_addr[15]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(8),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_22_n_0\
    );
\dbus_addr[15]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(12),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_23_n_0\
    );
\dbus_addr[15]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(10),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_24_n_0\
    );
\dbus_addr[15]_INST_0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(14),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[15]_INST_0_i_25_n_0\
    );
\dbus_addr[15]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(19),
      O => \dbus_addr[15]_INST_0_i_26_n_0\
    );
\dbus_addr[15]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(23),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(15),
      O => \dbus_addr[15]_INST_0_i_27_n_0\
    );
\dbus_addr[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(15),
      I3 => \STAGE2.alu_b\(15),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(15),
      O => \dbus_addr[15]_INST_0_i_3_n_0\
    );
\dbus_addr[15]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(15),
      I1 => \STAGE2.alu_b\(15),
      O => \dbus_addr[15]_INST_0_i_4_n_0\
    );
\dbus_addr[15]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(14),
      I1 => \STAGE2.alu_b\(14),
      O => \dbus_addr[15]_INST_0_i_5_n_0\
    );
\dbus_addr[15]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(13),
      I1 => \STAGE2.alu_b\(13),
      O => \dbus_addr[15]_INST_0_i_6_n_0\
    );
\dbus_addr[15]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(12),
      I1 => \STAGE2.alu_b\(12),
      O => \dbus_addr[15]_INST_0_i_7_n_0\
    );
\dbus_addr[15]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[16]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[16]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[15]_INST_0_i_13_n_0\,
      O => \dbus_addr[15]_INST_0_i_8_n_0\
    );
\dbus_addr[15]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_14_n_0\,
      I1 => \dbus_addr[15]_INST_0_i_15_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[15]_INST_0_i_16_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_17_n_0\,
      O => \dbus_addr[15]_INST_0_i_9_n_0\
    );
\dbus_addr[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(16),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[16]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[16]_INST_0_i_2_n_0\,
      O => \^d\(15)
    );
\dbus_addr[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[16]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[17]_INST_0_i_4_n_0\,
      O => \dbus_addr[16]_INST_0_i_1_n_0\
    );
\dbus_addr[16]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(20),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_10_n_0\
    );
\dbus_addr[16]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(16),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_11_n_0\
    );
\dbus_addr[16]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(9),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_12_n_0\
    );
\dbus_addr[16]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(13),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_13_n_0\
    );
\dbus_addr[16]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(11),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_14_n_0\
    );
\dbus_addr[16]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(15),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_15_n_0\
    );
\dbus_addr[16]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(20),
      O => \dbus_addr[16]_INST_0_i_16_n_0\
    );
\dbus_addr[16]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(16),
      O => \dbus_addr[16]_INST_0_i_17_n_0\
    );
\dbus_addr[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(16),
      I3 => \STAGE2.alu_b\(16),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(16),
      O => \dbus_addr[16]_INST_0_i_2_n_0\
    );
\dbus_addr[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[17]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[17]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[16]_INST_0_i_7_n_0\,
      O => \dbus_addr[16]_INST_0_i_3_n_0\
    );
\dbus_addr[16]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[16]_INST_0_i_9_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_11_n_0\,
      O => \dbus_addr[16]_INST_0_i_4_n_0\
    );
\dbus_addr[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(16),
      I1 => \STAGE2.alu_b\(16),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(16),
      O => \dbus_addr[16]_INST_0_i_5_n_0\
    );
\dbus_addr[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[16]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[16]_INST_0_i_13_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_15_n_0\,
      O => \dbus_addr[16]_INST_0_i_6_n_0\
    );
\dbus_addr[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[18]_INST_0_i_11_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[16]_INST_0_i_16_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_17_n_0\,
      O => \dbus_addr[16]_INST_0_i_7_n_0\
    );
\dbus_addr[16]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(22),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_8_n_0\
    );
\dbus_addr[16]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(18),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[16]_INST_0_i_9_n_0\
    );
\dbus_addr[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(17),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[17]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[17]_INST_0_i_2_n_0\,
      O => \^d\(16)
    );
\dbus_addr[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[17]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[18]_INST_0_i_4_n_0\,
      O => \dbus_addr[17]_INST_0_i_1_n_0\
    );
\dbus_addr[17]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(21),
      O => \dbus_addr[17]_INST_0_i_10_n_0\
    );
\dbus_addr[17]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(17),
      O => \dbus_addr[17]_INST_0_i_11_n_0\
    );
\dbus_addr[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(17),
      I3 => \STAGE2.alu_b\(17),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(17),
      O => \dbus_addr[17]_INST_0_i_2_n_0\
    );
\dbus_addr[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[18]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[18]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[17]_INST_0_i_7_n_0\,
      O => \dbus_addr[17]_INST_0_i_3_n_0\
    );
\dbus_addr[17]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_14_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[17]_INST_0_i_8_n_0\,
      O => \dbus_addr[17]_INST_0_i_4_n_0\
    );
\dbus_addr[17]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(17),
      I1 => \STAGE2.alu_b\(17),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(17),
      O => \dbus_addr[17]_INST_0_i_5_n_0\
    );
\dbus_addr[17]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[19]_INST_0_i_19_n_0\,
      O => \dbus_addr[17]_INST_0_i_6_n_0\
    );
\dbus_addr[17]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dbus_addr[17]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[17]_INST_0_i_11_n_0\,
      I3 => \dbus_addr[19]_INST_0_i_20_n_0\,
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[17]_INST_0_i_7_n_0\
    );
\dbus_addr[17]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(21),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_15_n_0\,
      O => \dbus_addr[17]_INST_0_i_8_n_0\
    );
\dbus_addr[17]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(10),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_25_n_0\,
      O => \dbus_addr[17]_INST_0_i_9_n_0\
    );
\dbus_addr[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(18),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[18]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[18]_INST_0_i_2_n_0\,
      O => \^d\(17)
    );
\dbus_addr[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[18]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[19]_INST_0_i_9_n_0\,
      O => \dbus_addr[18]_INST_0_i_1_n_0\
    );
\dbus_addr[18]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(22),
      O => \dbus_addr[18]_INST_0_i_10_n_0\
    );
\dbus_addr[18]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(18),
      O => \dbus_addr[18]_INST_0_i_11_n_0\
    );
\dbus_addr[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(18),
      I3 => \STAGE2.alu_b\(18),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(18),
      O => \dbus_addr[18]_INST_0_i_2_n_0\
    );
\dbus_addr[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[19]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[19]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[18]_INST_0_i_7_n_0\,
      O => \dbus_addr[18]_INST_0_i_3_n_0\
    );
\dbus_addr[18]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[18]_INST_0_i_8_n_0\,
      O => \dbus_addr[18]_INST_0_i_4_n_0\
    );
\dbus_addr[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(18),
      I1 => \STAGE2.alu_b\(18),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(18),
      O => \dbus_addr[18]_INST_0_i_5_n_0\
    );
\dbus_addr[18]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[20]_INST_0_i_9_n_0\,
      O => \dbus_addr[18]_INST_0_i_6_n_0\
    );
\dbus_addr[18]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dbus_addr[18]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[18]_INST_0_i_11_n_0\,
      I3 => \dbus_addr[20]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[18]_INST_0_i_7_n_0\
    );
\dbus_addr[18]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(22),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_9_n_0\,
      O => \dbus_addr[18]_INST_0_i_8_n_0\
    );
\dbus_addr[18]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(11),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_15_n_0\,
      O => \dbus_addr[18]_INST_0_i_9_n_0\
    );
\dbus_addr[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(19),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[19]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[19]_INST_0_i_3_n_0\,
      O => \^d\(18)
    );
\dbus_addr[19]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[15]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[19]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[19]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[19]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[19]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(19 downto 16),
      O(3 downto 0) => \STAGE2.alu/data10\(19 downto 16),
      S(3) => \dbus_addr[19]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[19]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[19]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[19]_INST_0_i_7_n_0\
    );
\dbus_addr[19]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(19),
      I1 => \STAGE2.alu_b\(19),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(19),
      O => \dbus_addr[19]_INST_0_i_10_n_0\
    );
\dbus_addr[19]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[15]_INST_0_i_11_n_0\,
      CO(3) => \dbus_addr[19]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[19]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[19]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[19]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(19 downto 16),
      O(3 downto 0) => \STAGE2.alu/data0\(19 downto 16),
      S(3) => \dbus_addr[19]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[19]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[19]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[19]_INST_0_i_18_n_0\
    );
\dbus_addr[19]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_19_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[21]_INST_0_i_9_n_0\,
      O => \dbus_addr[19]_INST_0_i_12_n_0\
    );
\dbus_addr[19]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[19]_INST_0_i_20_n_0\,
      O => \dbus_addr[19]_INST_0_i_13_n_0\
    );
\dbus_addr[19]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(23),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_16_n_0\,
      O => \dbus_addr[19]_INST_0_i_14_n_0\
    );
\dbus_addr[19]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(19),
      I1 => \STAGE2.alu_b\(19),
      O => \dbus_addr[19]_INST_0_i_15_n_0\
    );
\dbus_addr[19]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(18),
      I1 => \STAGE2.alu_b\(18),
      O => \dbus_addr[19]_INST_0_i_16_n_0\
    );
\dbus_addr[19]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(17),
      I1 => \STAGE2.alu_b\(17),
      O => \dbus_addr[19]_INST_0_i_17_n_0\
    );
\dbus_addr[19]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(16),
      I1 => \STAGE2.alu_b\(16),
      O => \dbus_addr[19]_INST_0_i_18_n_0\
    );
\dbus_addr[19]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(12),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[23]_INST_0_i_19_n_0\,
      O => \dbus_addr[19]_INST_0_i_19_n_0\
    );
\dbus_addr[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[19]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[20]_INST_0_i_4_n_0\,
      O => \dbus_addr[19]_INST_0_i_2_n_0\
    );
\dbus_addr[19]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(31),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(23),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[15]_INST_0_i_26_n_0\,
      O => \dbus_addr[19]_INST_0_i_20_n_0\
    );
\dbus_addr[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(19),
      I3 => \STAGE2.alu_b\(19),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(19),
      O => \dbus_addr[19]_INST_0_i_3_n_0\
    );
\dbus_addr[19]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(19),
      I1 => \STAGE2.alu_b\(19),
      O => \dbus_addr[19]_INST_0_i_4_n_0\
    );
\dbus_addr[19]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(18),
      I1 => \STAGE2.alu_b\(18),
      O => \dbus_addr[19]_INST_0_i_5_n_0\
    );
\dbus_addr[19]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(17),
      I1 => \STAGE2.alu_b\(17),
      O => \dbus_addr[19]_INST_0_i_6_n_0\
    );
\dbus_addr[19]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(16),
      I1 => \STAGE2.alu_b\(16),
      O => \dbus_addr[19]_INST_0_i_7_n_0\
    );
\dbus_addr[19]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[19]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[20]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[20]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[19]_INST_0_i_13_n_0\,
      O => \dbus_addr[19]_INST_0_i_8_n_0\
    );
\dbus_addr[19]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[19]_INST_0_i_14_n_0\,
      O => \dbus_addr[19]_INST_0_i_9_n_0\
    );
\dbus_addr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(1),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[1]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[1]_INST_0_i_2_n_0\,
      O => \^d\(1)
    );
\dbus_addr[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[1]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[1]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[1]_INST_0_i_5_n_0\,
      O => \dbus_addr[1]_INST_0_i_1_n_0\
    );
\dbus_addr[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[1]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(1),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(1),
      O => \dbus_addr[1]_INST_0_i_2_n_0\
    );
\dbus_addr[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[0]_INST_0_i_3_n_0\,
      I1 => \dbus_addr[2]_INST_0_i_7_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[2]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[1]_INST_0_i_4_n_0\,
      O => \dbus_addr[1]_INST_0_i_3_n_0\
    );
\dbus_addr[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[7]_INST_0_i_14_n_0\,
      I1 => \dbus_addr[3]_INST_0_i_15_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[5]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[1]_INST_0_i_7_n_0\,
      O => \dbus_addr[1]_INST_0_i_4_n_0\
    );
\dbus_addr[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[3]_INST_0_i_16_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[6]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[1]_INST_0_i_8_n_0\,
      O => \dbus_addr[1]_INST_0_i_5_n_0\
    );
\dbus_addr[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(1),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(1),
      O => \dbus_addr[1]_INST_0_i_6_n_0\
    );
\dbus_addr[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_a\(9),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(17),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(1),
      O => \dbus_addr[1]_INST_0_i_7_n_0\
    );
\dbus_addr[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_a\(10),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(18),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(2),
      O => \dbus_addr[1]_INST_0_i_8_n_0\
    );
\dbus_addr[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(20),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[20]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[20]_INST_0_i_2_n_0\,
      O => \^d\(19)
    );
\dbus_addr[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[20]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[21]_INST_0_i_4_n_0\,
      O => \dbus_addr[20]_INST_0_i_1_n_0\
    );
\dbus_addr[20]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(31),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(24),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[16]_INST_0_i_16_n_0\,
      O => \dbus_addr[20]_INST_0_i_10_n_0\
    );
\dbus_addr[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(20),
      I3 => \STAGE2.alu_b\(20),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(20),
      O => \dbus_addr[20]_INST_0_i_2_n_0\
    );
\dbus_addr[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[21]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[21]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[20]_INST_0_i_7_n_0\,
      O => \dbus_addr[20]_INST_0_i_3_n_0\
    );
\dbus_addr[20]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[20]_INST_0_i_8_n_0\,
      O => \dbus_addr[20]_INST_0_i_4_n_0\
    );
\dbus_addr[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(20),
      I1 => \STAGE2.alu_b\(20),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(20),
      O => \dbus_addr[20]_INST_0_i_5_n_0\
    );
\dbus_addr[20]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[20]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[22]_INST_0_i_9_n_0\,
      O => \dbus_addr[20]_INST_0_i_6_n_0\
    );
\dbus_addr[20]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[20]_INST_0_i_10_n_0\,
      O => \dbus_addr[20]_INST_0_i_7_n_0\
    );
\dbus_addr[20]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(28),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(20),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[20]_INST_0_i_8_n_0\
    );
\dbus_addr[20]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(13),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[24]_INST_0_i_9_n_0\,
      O => \dbus_addr[20]_INST_0_i_9_n_0\
    );
\dbus_addr[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(21),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[21]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[21]_INST_0_i_2_n_0\,
      O => \^d\(20)
    );
\dbus_addr[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[21]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[22]_INST_0_i_4_n_0\,
      O => \dbus_addr[21]_INST_0_i_1_n_0\
    );
\dbus_addr[21]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(31),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(25),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[17]_INST_0_i_10_n_0\,
      O => \dbus_addr[21]_INST_0_i_10_n_0\
    );
\dbus_addr[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(21),
      I3 => \STAGE2.alu_b\(21),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(21),
      O => \dbus_addr[21]_INST_0_i_2_n_0\
    );
\dbus_addr[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[21]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[22]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[22]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[21]_INST_0_i_7_n_0\,
      O => \dbus_addr[21]_INST_0_i_3_n_0\
    );
\dbus_addr[21]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_14_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[21]_INST_0_i_8_n_0\,
      O => \dbus_addr[21]_INST_0_i_4_n_0\
    );
\dbus_addr[21]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(21),
      I1 => \STAGE2.alu_b\(21),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(21),
      O => \dbus_addr[21]_INST_0_i_5_n_0\
    );
\dbus_addr[21]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_19_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[27]_INST_0_i_19_n_0\,
      I3 => \dbus_addr[21]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[21]_INST_0_i_6_n_0\
    );
\dbus_addr[21]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_20_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[21]_INST_0_i_10_n_0\,
      O => \dbus_addr[21]_INST_0_i_7_n_0\
    );
\dbus_addr[21]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(29),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(21),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[21]_INST_0_i_8_n_0\
    );
\dbus_addr[21]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(14),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[25]_INST_0_i_9_n_0\,
      O => \dbus_addr[21]_INST_0_i_9_n_0\
    );
\dbus_addr[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(22),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[22]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[22]_INST_0_i_2_n_0\,
      O => \^d\(21)
    );
\dbus_addr[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[22]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[23]_INST_0_i_9_n_0\,
      O => \dbus_addr[22]_INST_0_i_1_n_0\
    );
\dbus_addr[22]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(31),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(26),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[18]_INST_0_i_10_n_0\,
      O => \dbus_addr[22]_INST_0_i_10_n_0\
    );
\dbus_addr[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(22),
      I3 => \STAGE2.alu_b\(22),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(22),
      O => \dbus_addr[22]_INST_0_i_2_n_0\
    );
\dbus_addr[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[22]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[23]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[23]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[22]_INST_0_i_7_n_0\,
      O => \dbus_addr[22]_INST_0_i_3_n_0\
    );
\dbus_addr[22]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[22]_INST_0_i_8_n_0\,
      O => \dbus_addr[22]_INST_0_i_4_n_0\
    );
\dbus_addr[22]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(22),
      I1 => \STAGE2.alu_b\(22),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(22),
      O => \dbus_addr[22]_INST_0_i_5_n_0\
    );
\dbus_addr[22]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[28]_INST_0_i_8_n_0\,
      I3 => \dbus_addr[22]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[22]_INST_0_i_6_n_0\
    );
\dbus_addr[22]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[22]_INST_0_i_10_n_0\,
      O => \dbus_addr[22]_INST_0_i_7_n_0\
    );
\dbus_addr[22]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(30),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(22),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[22]_INST_0_i_8_n_0\
    );
\dbus_addr[22]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(15),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[26]_INST_0_i_9_n_0\,
      O => \dbus_addr[22]_INST_0_i_9_n_0\
    );
\dbus_addr[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(23),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[23]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[23]_INST_0_i_3_n_0\,
      O => \^d\(22)
    );
\dbus_addr[23]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[19]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[23]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[23]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[23]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[23]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(23 downto 20),
      O(3 downto 0) => \STAGE2.alu/data10\(23 downto 20),
      S(3) => \dbus_addr[23]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[23]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[23]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[23]_INST_0_i_7_n_0\
    );
\dbus_addr[23]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(23),
      I1 => \STAGE2.alu_b\(23),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(23),
      O => \dbus_addr[23]_INST_0_i_10_n_0\
    );
\dbus_addr[23]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[19]_INST_0_i_11_n_0\,
      CO(3) => \dbus_addr[23]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[23]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[23]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[23]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(23 downto 20),
      O(3 downto 0) => \STAGE2.alu/data0\(23 downto 20),
      S(3) => \dbus_addr[23]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[23]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[23]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[23]_INST_0_i_18_n_0\
    );
\dbus_addr[23]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_19_n_0\,
      I1 => \dbus_addr[27]_INST_0_i_19_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[25]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[29]_INST_0_i_8_n_0\,
      O => \dbus_addr[23]_INST_0_i_12_n_0\
    );
\dbus_addr[23]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[23]_INST_0_i_20_n_0\,
      O => \dbus_addr[23]_INST_0_i_13_n_0\
    );
\dbus_addr[23]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_a\(23),
      I5 => \STAGE2.alu_b\(4),
      O => \dbus_addr[23]_INST_0_i_14_n_0\
    );
\dbus_addr[23]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(23),
      I1 => \STAGE2.alu_b\(23),
      O => \dbus_addr[23]_INST_0_i_15_n_0\
    );
\dbus_addr[23]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(22),
      I1 => \STAGE2.alu_b\(22),
      O => \dbus_addr[23]_INST_0_i_16_n_0\
    );
\dbus_addr[23]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(21),
      I1 => \STAGE2.alu_b\(21),
      O => \dbus_addr[23]_INST_0_i_17_n_0\
    );
\dbus_addr[23]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(20),
      I1 => \STAGE2.alu_b\(20),
      O => \dbus_addr[23]_INST_0_i_18_n_0\
    );
\dbus_addr[23]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(8),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(0),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(16),
      O => \dbus_addr[23]_INST_0_i_19_n_0\
    );
\dbus_addr[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[23]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[24]_INST_0_i_4_n_0\,
      O => \dbus_addr[23]_INST_0_i_2_n_0\
    );
\dbus_addr[23]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(23),
      O => \dbus_addr[23]_INST_0_i_20_n_0\
    );
\dbus_addr[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(23),
      I3 => \STAGE2.alu_b\(23),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(23),
      O => \dbus_addr[23]_INST_0_i_3_n_0\
    );
\dbus_addr[23]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(23),
      I1 => \STAGE2.alu_b\(23),
      O => \dbus_addr[23]_INST_0_i_4_n_0\
    );
\dbus_addr[23]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(22),
      I1 => \STAGE2.alu_b\(22),
      O => \dbus_addr[23]_INST_0_i_5_n_0\
    );
\dbus_addr[23]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(21),
      I1 => \STAGE2.alu_b\(21),
      O => \dbus_addr[23]_INST_0_i_6_n_0\
    );
\dbus_addr[23]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(20),
      I1 => \STAGE2.alu_b\(20),
      O => \dbus_addr[23]_INST_0_i_7_n_0\
    );
\dbus_addr[23]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[23]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[24]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[24]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[23]_INST_0_i_13_n_0\,
      O => \dbus_addr[23]_INST_0_i_8_n_0\
    );
\dbus_addr[23]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[23]_INST_0_i_14_n_0\,
      O => \dbus_addr[23]_INST_0_i_9_n_0\
    );
\dbus_addr[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(24),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[24]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[24]_INST_0_i_2_n_0\,
      O => \^d\(23)
    );
\dbus_addr[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[24]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[25]_INST_0_i_4_n_0\,
      O => \dbus_addr[24]_INST_0_i_1_n_0\
    );
\dbus_addr[24]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(24),
      O => \dbus_addr[24]_INST_0_i_10_n_0\
    );
\dbus_addr[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(24),
      I3 => \STAGE2.alu_b\(24),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(24),
      O => \dbus_addr[24]_INST_0_i_2_n_0\
    );
\dbus_addr[24]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[25]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[25]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[24]_INST_0_i_7_n_0\,
      O => \dbus_addr[24]_INST_0_i_3_n_0\
    );
\dbus_addr[24]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[24]_INST_0_i_8_n_0\,
      O => \dbus_addr[24]_INST_0_i_4_n_0\
    );
\dbus_addr[24]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(24),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(24),
      O => \dbus_addr[24]_INST_0_i_5_n_0\
    );
\dbus_addr[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[24]_INST_0_i_9_n_0\,
      I1 => \dbus_addr[28]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[26]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[30]_INST_0_i_14_n_0\,
      O => \dbus_addr[24]_INST_0_i_6_n_0\
    );
\dbus_addr[24]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[24]_INST_0_i_10_n_0\,
      O => \dbus_addr[24]_INST_0_i_7_n_0\
    );
\dbus_addr[24]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(24),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[24]_INST_0_i_8_n_0\
    );
\dbus_addr[24]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(9),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(17),
      O => \dbus_addr[24]_INST_0_i_9_n_0\
    );
\dbus_addr[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(25),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[25]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[25]_INST_0_i_2_n_0\,
      O => \^d\(24)
    );
\dbus_addr[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[25]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[26]_INST_0_i_4_n_0\,
      O => \dbus_addr[25]_INST_0_i_1_n_0\
    );
\dbus_addr[25]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(25),
      O => \dbus_addr[25]_INST_0_i_10_n_0\
    );
\dbus_addr[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(25),
      I3 => \STAGE2.alu_b\(25),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(25),
      O => \dbus_addr[25]_INST_0_i_2_n_0\
    );
\dbus_addr[25]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[26]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[26]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[25]_INST_0_i_7_n_0\,
      O => \dbus_addr[25]_INST_0_i_3_n_0\
    );
\dbus_addr[25]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_14_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[25]_INST_0_i_8_n_0\,
      O => \dbus_addr[25]_INST_0_i_4_n_0\
    );
\dbus_addr[25]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(25),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(25),
      O => \dbus_addr[25]_INST_0_i_5_n_0\
    );
\dbus_addr[25]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[25]_INST_0_i_9_n_0\,
      I1 => \dbus_addr[29]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[27]_INST_0_i_19_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[31]_INST_0_i_15_n_0\,
      O => \dbus_addr[25]_INST_0_i_6_n_0\
    );
\dbus_addr[25]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_21_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[25]_INST_0_i_10_n_0\,
      O => \dbus_addr[25]_INST_0_i_7_n_0\
    );
\dbus_addr[25]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(25),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[25]_INST_0_i_8_n_0\
    );
\dbus_addr[25]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(10),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(2),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(18),
      O => \dbus_addr[25]_INST_0_i_9_n_0\
    );
\dbus_addr[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(26),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[26]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[26]_INST_0_i_2_n_0\,
      O => \^d\(25)
    );
\dbus_addr[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[26]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[27]_INST_0_i_9_n_0\,
      O => \dbus_addr[26]_INST_0_i_1_n_0\
    );
\dbus_addr[26]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(26),
      O => \dbus_addr[26]_INST_0_i_10_n_0\
    );
\dbus_addr[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(26),
      I3 => \STAGE2.alu_b\(26),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(26),
      O => \dbus_addr[26]_INST_0_i_2_n_0\
    );
\dbus_addr[26]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[27]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[27]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[26]_INST_0_i_7_n_0\,
      O => \dbus_addr[26]_INST_0_i_3_n_0\
    );
\dbus_addr[26]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(28),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_b\(2),
      I4 => \STAGE2.alu_b\(1),
      I5 => \dbus_addr[26]_INST_0_i_8_n_0\,
      O => \dbus_addr[26]_INST_0_i_4_n_0\
    );
\dbus_addr[26]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(26),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(26),
      O => \dbus_addr[26]_INST_0_i_5_n_0\
    );
\dbus_addr[26]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[26]_INST_0_i_9_n_0\,
      I1 => \dbus_addr[30]_INST_0_i_14_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[28]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[31]_INST_0_i_19_n_0\,
      O => \dbus_addr[26]_INST_0_i_6_n_0\
    );
\dbus_addr[26]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_10_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[26]_INST_0_i_10_n_0\,
      O => \dbus_addr[26]_INST_0_i_7_n_0\
    );
\dbus_addr[26]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(26),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[26]_INST_0_i_8_n_0\
    );
\dbus_addr[26]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(11),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(3),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(19),
      O => \dbus_addr[26]_INST_0_i_9_n_0\
    );
\dbus_addr[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(27),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[27]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[27]_INST_0_i_3_n_0\,
      O => \^d\(26)
    );
\dbus_addr[27]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[23]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[27]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[27]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[27]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[27]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(27 downto 24),
      O(3 downto 0) => \STAGE2.alu/data10\(27 downto 24),
      S(3) => \dbus_addr[27]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[27]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[27]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[27]_INST_0_i_7_n_0\
    );
\dbus_addr[27]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(27),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(27),
      O => \dbus_addr[27]_INST_0_i_10_n_0\
    );
\dbus_addr[27]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[23]_INST_0_i_11_n_0\,
      CO(3) => \dbus_addr[27]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[27]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[27]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[27]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(27 downto 24),
      O(3 downto 0) => \STAGE2.alu/data0\(27 downto 24),
      S(3) => \dbus_addr[27]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[27]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[27]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[27]_INST_0_i_18_n_0\
    );
\dbus_addr[27]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_19_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_15_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[29]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[31]_INST_0_i_17_n_0\,
      O => \dbus_addr[27]_INST_0_i_12_n_0\
    );
\dbus_addr[27]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_20_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[27]_INST_0_i_21_n_0\,
      O => \dbus_addr[27]_INST_0_i_13_n_0\
    );
\dbus_addr[27]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(27),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[27]_INST_0_i_14_n_0\
    );
\dbus_addr[27]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(27),
      O => \dbus_addr[27]_INST_0_i_15_n_0\
    );
\dbus_addr[27]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(26),
      O => \dbus_addr[27]_INST_0_i_16_n_0\
    );
\dbus_addr[27]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(25),
      O => \dbus_addr[27]_INST_0_i_17_n_0\
    );
\dbus_addr[27]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(24),
      O => \dbus_addr[27]_INST_0_i_18_n_0\
    );
\dbus_addr[27]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(12),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(4),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(20),
      O => \dbus_addr[27]_INST_0_i_19_n_0\
    );
\dbus_addr[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[27]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[28]_INST_0_i_4_n_0\,
      O => \dbus_addr[27]_INST_0_i_2_n_0\
    );
\dbus_addr[27]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(29),
      O => \dbus_addr[27]_INST_0_i_20_n_0\
    );
\dbus_addr[27]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(27),
      O => \dbus_addr[27]_INST_0_i_21_n_0\
    );
\dbus_addr[27]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(27),
      I3 => \STAGE2.alu_b\(27),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(27),
      O => \dbus_addr[27]_INST_0_i_3_n_0\
    );
\dbus_addr[27]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_b\(27),
      O => \dbus_addr[27]_INST_0_i_4_n_0\
    );
\dbus_addr[27]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(26),
      I1 => \STAGE2.alu_b\(26),
      O => \dbus_addr[27]_INST_0_i_5_n_0\
    );
\dbus_addr[27]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(25),
      I1 => \STAGE2.alu_b\(25),
      O => \dbus_addr[27]_INST_0_i_6_n_0\
    );
\dbus_addr[27]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(24),
      I1 => \STAGE2.alu_b\(24),
      O => \dbus_addr[27]_INST_0_i_7_n_0\
    );
\dbus_addr[27]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[27]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[28]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[28]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[27]_INST_0_i_13_n_0\,
      O => \dbus_addr[27]_INST_0_i_8_n_0\
    );
\dbus_addr[27]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(29),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_b\(2),
      I4 => \STAGE2.alu_b\(1),
      I5 => \dbus_addr[27]_INST_0_i_14_n_0\,
      O => \dbus_addr[27]_INST_0_i_9_n_0\
    );
\dbus_addr[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(28),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[28]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[28]_INST_0_i_2_n_0\,
      O => \^d\(27)
    );
\dbus_addr[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[28]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[29]_INST_0_i_4_n_0\,
      O => \dbus_addr[28]_INST_0_i_1_n_0\
    );
\dbus_addr[28]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(28),
      O => \dbus_addr[28]_INST_0_i_10_n_0\
    );
\dbus_addr[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(28),
      I3 => \STAGE2.alu_b\(28),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(28),
      O => \dbus_addr[28]_INST_0_i_2_n_0\
    );
\dbus_addr[28]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[29]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[29]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[28]_INST_0_i_7_n_0\,
      O => \dbus_addr[28]_INST_0_i_3_n_0\
    );
\dbus_addr[28]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(1),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(28),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_b\(2),
      O => \dbus_addr[28]_INST_0_i_4_n_0\
    );
\dbus_addr[28]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(28),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(28),
      O => \dbus_addr[28]_INST_0_i_5_n_0\
    );
\dbus_addr[28]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_19_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[30]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[31]_INST_0_i_21_n_0\,
      O => \dbus_addr[28]_INST_0_i_6_n_0\
    );
\dbus_addr[28]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[28]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[28]_INST_0_i_10_n_0\,
      O => \dbus_addr[28]_INST_0_i_7_n_0\
    );
\dbus_addr[28]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(13),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(5),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(21),
      O => \dbus_addr[28]_INST_0_i_8_n_0\
    );
\dbus_addr[28]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(30),
      O => \dbus_addr[28]_INST_0_i_9_n_0\
    );
\dbus_addr[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(29),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[29]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[29]_INST_0_i_2_n_0\,
      O => \^d\(28)
    );
\dbus_addr[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[29]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[29]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[30]_INST_0_i_9_n_0\,
      O => \dbus_addr[29]_INST_0_i_1_n_0\
    );
\dbus_addr[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[29]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(29),
      I3 => \STAGE2.alu_b\(29),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(29),
      O => \dbus_addr[29]_INST_0_i_2_n_0\
    );
\dbus_addr[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[29]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[30]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[30]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[29]_INST_0_i_7_n_0\,
      O => \dbus_addr[29]_INST_0_i_3_n_0\
    );
\dbus_addr[29]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(1),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(29),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_b\(2),
      O => \dbus_addr[29]_INST_0_i_4_n_0\
    );
\dbus_addr[29]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(29),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(29),
      O => \dbus_addr[29]_INST_0_i_5_n_0\
    );
\dbus_addr[29]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \dbus_addr[29]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[31]_INST_0_i_17_n_0\,
      I3 => \dbus_addr[31]_INST_0_i_15_n_0\,
      I4 => \dbus_addr[31]_INST_0_i_16_n_0\,
      I5 => \STAGE2.alu_b\(1),
      O => \dbus_addr[29]_INST_0_i_6_n_0\
    );
\dbus_addr[29]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \STAGE2.alu_b\(1),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(29),
      O => \dbus_addr[29]_INST_0_i_7_n_0\
    );
\dbus_addr[29]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(14),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(6),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(22),
      O => \dbus_addr[29]_INST_0_i_8_n_0\
    );
\dbus_addr[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dbus_addr[2]_INST_0_i_1_n_0\,
      I1 => \dbus_addr[2]_INST_0_i_2_n_0\,
      O => \^d\(2),
      S => \STAGE2.alu_op\(3)
    );
\dbus_addr[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[2]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu/data10\(2),
      I2 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I3 => \STAGE2.alu/r1\(2),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(2),
      O => \dbus_addr[2]_INST_0_i_1_n_0\
    );
\dbus_addr[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(2),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[2]_INST_0_i_5_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \dbus_addr[2]_INST_0_i_6_n_0\,
      O => \dbus_addr[2]_INST_0_i_2_n_0\
    );
\dbus_addr[2]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \STAGE2.alu_op\(1),
      I1 => \STAGE2.alu_op\(0),
      I2 => \STAGE2.alu_a\(2),
      I3 => \STAGE2.alu_b\(2),
      O => \dbus_addr[2]_INST_0_i_3_n_0\
    );
\dbus_addr[2]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(2),
      O => \STAGE2.alu/r1\(2)
    );
\dbus_addr[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[2]_INST_0_i_7_n_0\,
      I1 => \dbus_addr[3]_INST_0_i_13_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[3]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[2]_INST_0_i_8_n_0\,
      O => \dbus_addr[2]_INST_0_i_5_n_0\
    );
\dbus_addr[2]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[1]_INST_0_i_5_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[3]_INST_0_i_9_n_0\,
      O => \dbus_addr[2]_INST_0_i_6_n_0\
    );
\dbus_addr[2]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(4),
      I2 => \STAGE2.alu_a\(1),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[2]_INST_0_i_7_n_0\
    );
\dbus_addr[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[3]_INST_0_i_16_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[6]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[1]_INST_0_i_8_n_0\,
      O => \dbus_addr[2]_INST_0_i_8_n_0\
    );
\dbus_addr[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(30),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[30]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[30]_INST_0_i_3_n_0\,
      O => \^d\(29)
    );
\dbus_addr[30]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[27]_INST_0_i_1_n_0\,
      CO(3) => \NLW_dbus_addr[30]_INST_0_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dbus_addr[30]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[30]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[30]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \STAGE2.alu_a\(30 downto 28),
      O(3 downto 0) => \STAGE2.alu/data10\(31 downto 28),
      S(3) => \dbus_addr[30]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[30]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[30]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[30]_INST_0_i_7_n_0\
    );
\dbus_addr[30]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(4),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[30]_INST_0_i_10_n_0\
    );
\dbus_addr[30]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(30),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(30),
      O => \dbus_addr[30]_INST_0_i_11_n_0\
    );
\dbus_addr[30]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \dbus_addr[30]_INST_0_i_14_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[31]_INST_0_i_21_n_0\,
      I3 => \dbus_addr[31]_INST_0_i_19_n_0\,
      I4 => \dbus_addr[31]_INST_0_i_20_n_0\,
      I5 => \STAGE2.alu_b\(1),
      O => \dbus_addr[30]_INST_0_i_12_n_0\
    );
\dbus_addr[30]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => \STAGE2.alu_b\(1),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(30),
      O => \dbus_addr[30]_INST_0_i_13_n_0\
    );
\dbus_addr[30]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(15),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(7),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(23),
      O => \dbus_addr[30]_INST_0_i_14_n_0\
    );
\dbus_addr[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[30]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[30]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[30]_INST_0_i_10_n_0\,
      O => \dbus_addr[30]_INST_0_i_2_n_0\
    );
\dbus_addr[30]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[30]_INST_0_i_11_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(30),
      I3 => \STAGE2.alu_b\(30),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(30),
      O => \dbus_addr[30]_INST_0_i_3_n_0\
    );
\dbus_addr[30]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(31),
      O => \dbus_addr[30]_INST_0_i_4_n_0\
    );
\dbus_addr[30]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(30),
      O => \dbus_addr[30]_INST_0_i_5_n_0\
    );
\dbus_addr[30]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(29),
      O => \dbus_addr[30]_INST_0_i_6_n_0\
    );
\dbus_addr[30]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(28),
      O => \dbus_addr[30]_INST_0_i_7_n_0\
    );
\dbus_addr[30]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[30]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_13_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \STAGE2.alu_a\(31),
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[30]_INST_0_i_13_n_0\,
      O => \dbus_addr[30]_INST_0_i_8_n_0\
    );
\dbus_addr[30]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \STAGE2.alu_b\(2),
      I1 => \STAGE2.alu_b\(4),
      I2 => \STAGE2.alu_a\(30),
      I3 => \STAGE2.alu_b\(3),
      I4 => \STAGE2.alu_b\(1),
      O => \dbus_addr[30]_INST_0_i_9_n_0\
    );
\dbus_addr[31]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dbus_addr[31]_INST_0_i_1_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_2_n_0\,
      O => \^d\(30),
      S => \STAGE2.alu_op\(3)
    );
\dbus_addr[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[31]_INST_0_i_3_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(31),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(31),
      O => \dbus_addr[31]_INST_0_i_1_n_0\
    );
\dbus_addr[31]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_b\(30),
      O => \dbus_addr[31]_INST_0_i_10_n_0\
    );
\dbus_addr[31]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_b\(29),
      O => \dbus_addr[31]_INST_0_i_11_n_0\
    );
\dbus_addr[31]_INST_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_b\(28),
      O => \dbus_addr[31]_INST_0_i_12_n_0\
    );
\dbus_addr[31]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \dbus_addr[31]_INST_0_i_15_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[31]_INST_0_i_16_n_0\,
      I3 => \STAGE2.alu_b\(1),
      I4 => \dbus_addr[31]_INST_0_i_17_n_0\,
      I5 => \dbus_addr[31]_INST_0_i_18_n_0\,
      O => \dbus_addr[31]_INST_0_i_13_n_0\
    );
\dbus_addr[31]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \dbus_addr[31]_INST_0_i_19_n_0\,
      I1 => \STAGE2.alu_b\(2),
      I2 => \dbus_addr[31]_INST_0_i_20_n_0\,
      I3 => \STAGE2.alu_b\(1),
      I4 => \dbus_addr[31]_INST_0_i_21_n_0\,
      I5 => \dbus_addr[31]_INST_0_i_22_n_0\,
      O => \dbus_addr[31]_INST_0_i_14_n_0\
    );
\dbus_addr[31]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(8),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(24),
      O => \dbus_addr[31]_INST_0_i_15_n_0\
    );
\dbus_addr[31]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_a\(20),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(12),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(28),
      O => \dbus_addr[31]_INST_0_i_16_n_0\
    );
\dbus_addr[31]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_a\(18),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(10),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(26),
      O => \dbus_addr[31]_INST_0_i_17_n_0\
    );
\dbus_addr[31]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_a\(22),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(14),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(30),
      O => \dbus_addr[31]_INST_0_i_18_n_0\
    );
\dbus_addr[31]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_a\(17),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(9),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(25),
      O => \dbus_addr[31]_INST_0_i_19_n_0\
    );
\dbus_addr[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(31),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[31]_INST_0_i_7_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \dbus_addr[31]_INST_0_i_8_n_0\,
      O => \dbus_addr[31]_INST_0_i_2_n_0\
    );
\dbus_addr[31]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_a\(21),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(13),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(29),
      O => \dbus_addr[31]_INST_0_i_20_n_0\
    );
\dbus_addr[31]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_a\(19),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(11),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(27),
      O => \dbus_addr[31]_INST_0_i_21_n_0\
    );
\dbus_addr[31]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_a\(23),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(15),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(31),
      O => \dbus_addr[31]_INST_0_i_22_n_0\
    );
\dbus_addr[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(31),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(31),
      O => \dbus_addr[31]_INST_0_i_3_n_0\
    );
\dbus_addr[31]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \STAGE2.alu_op\(2),
      I1 => \STAGE2.alu_op\(1),
      O => \dbus_addr[31]_INST_0_i_4_n_0\
    );
\dbus_addr[31]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \STAGE2.alu_op\(2),
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      O => \dbus_addr[31]_INST_0_i_5_n_0\
    );
\dbus_addr[31]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[27]_INST_0_i_11_n_0\,
      CO(3) => \NLW_dbus_addr[31]_INST_0_i_6_CO_UNCONNECTED\(3),
      CO(2) => \dbus_addr[31]_INST_0_i_6_n_1\,
      CO(1) => \dbus_addr[31]_INST_0_i_6_n_2\,
      CO(0) => \dbus_addr[31]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \STAGE2.alu_a\(30 downto 28),
      O(3 downto 0) => \STAGE2.alu/data0\(31 downto 28),
      S(3) => \dbus_addr[31]_INST_0_i_9_n_0\,
      S(2) => \dbus_addr[31]_INST_0_i_10_n_0\,
      S(1) => \dbus_addr[31]_INST_0_i_11_n_0\,
      S(0) => \dbus_addr[31]_INST_0_i_12_n_0\
    );
\dbus_addr[31]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dbus_addr[31]_INST_0_i_13_n_0\,
      I1 => \STAGE2.alu_b\(0),
      I2 => \dbus_addr[31]_INST_0_i_14_n_0\,
      I3 => \STAGE2.alu_op\(0),
      I4 => \STAGE2.alu_a\(31),
      O => \dbus_addr[31]_INST_0_i_7_n_0\
    );
\dbus_addr[31]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \STAGE2.alu_b\(1),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(31),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_b\(2),
      I5 => \STAGE2.alu_b\(0),
      O => \dbus_addr[31]_INST_0_i_8_n_0\
    );
\dbus_addr[31]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_b\(31),
      O => \dbus_addr[31]_INST_0_i_9_n_0\
    );
\dbus_addr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(3),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[3]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[3]_INST_0_i_3_n_0\,
      O => \^d\(3)
    );
\dbus_addr[3]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbus_addr[3]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[3]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[3]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[3]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(3 downto 0),
      O(3 downto 0) => \STAGE2.alu/data10\(3 downto 0),
      S(3) => \dbus_addr[3]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[3]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[3]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[3]_INST_0_i_7_n_0\
    );
\dbus_addr[3]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[6]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[8]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[3]_INST_0_i_16_n_0\,
      O => \dbus_addr[3]_INST_0_i_10_n_0\
    );
\dbus_addr[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(3),
      O => \dbus_addr[3]_INST_0_i_11_n_0\
    );
\dbus_addr[3]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbus_addr[3]_INST_0_i_12_n_0\,
      CO(2) => \dbus_addr[3]_INST_0_i_12_n_1\,
      CO(1) => \dbus_addr[3]_INST_0_i_12_n_2\,
      CO(0) => \dbus_addr[3]_INST_0_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \STAGE2.alu_a\(3 downto 0),
      O(3 downto 0) => \STAGE2.alu/data0\(3 downto 0),
      S(3) => \dbus_addr[3]_INST_0_i_17_n_0\,
      S(2) => \dbus_addr[3]_INST_0_i_18_n_0\,
      S(1) => \dbus_addr[3]_INST_0_i_19_n_0\,
      S(0) => \dbus_addr[3]_INST_0_i_20_n_0\
    );
\dbus_addr[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(1),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(2),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_b\(2),
      O => \dbus_addr[3]_INST_0_i_13_n_0\
    );
\dbus_addr[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[5]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[7]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[3]_INST_0_i_15_n_0\,
      O => \dbus_addr[3]_INST_0_i_14_n_0\
    );
\dbus_addr[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(27),
      I1 => \STAGE2.alu_a\(11),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(19),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(3),
      O => \dbus_addr[3]_INST_0_i_15_n_0\
    );
\dbus_addr[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(28),
      I1 => \STAGE2.alu_a\(12),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(20),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(4),
      O => \dbus_addr[3]_INST_0_i_16_n_0\
    );
\dbus_addr[3]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(3),
      O => \dbus_addr[3]_INST_0_i_17_n_0\
    );
\dbus_addr[3]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(2),
      O => \dbus_addr[3]_INST_0_i_18_n_0\
    );
\dbus_addr[3]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(1),
      O => \dbus_addr[3]_INST_0_i_19_n_0\
    );
\dbus_addr[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[3]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[3]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[3]_INST_0_i_10_n_0\,
      O => \dbus_addr[3]_INST_0_i_2_n_0\
    );
\dbus_addr[3]_INST_0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(0),
      O => \dbus_addr[3]_INST_0_i_20_n_0\
    );
\dbus_addr[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[3]_INST_0_i_11_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(3),
      I3 => \STAGE2.alu_b\(3),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(3),
      O => \dbus_addr[3]_INST_0_i_3_n_0\
    );
\dbus_addr[3]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(3),
      I1 => \STAGE2.alu_b\(3),
      O => \dbus_addr[3]_INST_0_i_4_n_0\
    );
\dbus_addr[3]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(2),
      O => \dbus_addr[3]_INST_0_i_5_n_0\
    );
\dbus_addr[3]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(1),
      O => \dbus_addr[3]_INST_0_i_6_n_0\
    );
\dbus_addr[3]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(0),
      O => \dbus_addr[3]_INST_0_i_7_n_0\
    );
\dbus_addr[3]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[3]_INST_0_i_13_n_0\,
      I1 => \dbus_addr[4]_INST_0_i_7_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[4]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[3]_INST_0_i_14_n_0\,
      O => \dbus_addr[3]_INST_0_i_8_n_0\
    );
\dbus_addr[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[5]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[7]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[3]_INST_0_i_15_n_0\,
      O => \dbus_addr[3]_INST_0_i_9_n_0\
    );
\dbus_addr[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dbus_addr[4]_INST_0_i_1_n_0\,
      I1 => \dbus_addr[4]_INST_0_i_2_n_0\,
      O => \^d\(4),
      S => \STAGE2.alu_op\(3)
    );
\dbus_addr[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[4]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu/data10\(4),
      I2 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I3 => \STAGE2.alu/r1\(4),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(4),
      O => \dbus_addr[4]_INST_0_i_1_n_0\
    );
\dbus_addr[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \STAGE2.alu/data10\(4),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[4]_INST_0_i_5_n_0\,
      I3 => \STAGE2.alu_op\(1),
      I4 => \dbus_addr[4]_INST_0_i_6_n_0\,
      O => \dbus_addr[4]_INST_0_i_2_n_0\
    );
\dbus_addr[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \STAGE2.alu_op\(1),
      I1 => \STAGE2.alu_op\(0),
      I2 => \STAGE2.alu_a\(4),
      I3 => \STAGE2.alu_b\(4),
      O => \dbus_addr[4]_INST_0_i_3_n_0\
    );
\dbus_addr[4]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(4),
      O => \STAGE2.alu/r1\(4)
    );
\dbus_addr[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[4]_INST_0_i_7_n_0\,
      I1 => \dbus_addr[5]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[5]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[4]_INST_0_i_8_n_0\,
      O => \dbus_addr[4]_INST_0_i_5_n_0\
    );
\dbus_addr[4]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \STAGE2.alu_op\(0),
      I1 => \dbus_addr[3]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(0),
      I3 => \dbus_addr[5]_INST_0_i_4_n_0\,
      O => \dbus_addr[4]_INST_0_i_6_n_0\
    );
\dbus_addr[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(1),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(3),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_b\(2),
      O => \dbus_addr[4]_INST_0_i_7_n_0\
    );
\dbus_addr[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[10]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[6]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[8]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[3]_INST_0_i_16_n_0\,
      O => \dbus_addr[4]_INST_0_i_8_n_0\
    );
\dbus_addr[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(5),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[5]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[5]_INST_0_i_2_n_0\,
      O => \^d\(5)
    );
\dbus_addr[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[5]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[5]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[6]_INST_0_i_4_n_0\,
      O => \dbus_addr[5]_INST_0_i_1_n_0\
    );
\dbus_addr[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[5]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(5),
      I3 => \STAGE2.alu_b\(5),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(5),
      O => \dbus_addr[5]_INST_0_i_2_n_0\
    );
\dbus_addr[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[5]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[6]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[6]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[5]_INST_0_i_7_n_0\,
      O => \dbus_addr[5]_INST_0_i_3_n_0\
    );
\dbus_addr[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_14_n_0\,
      I1 => \dbus_addr[7]_INST_0_i_14_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[9]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[5]_INST_0_i_8_n_0\,
      O => \dbus_addr[5]_INST_0_i_4_n_0\
    );
\dbus_addr[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(5),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(5),
      O => \dbus_addr[5]_INST_0_i_5_n_0\
    );
\dbus_addr[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_b\(2),
      I4 => \STAGE2.alu_b\(1),
      I5 => \dbus_addr[7]_INST_0_i_19_n_0\,
      O => \dbus_addr[5]_INST_0_i_6_n_0\
    );
\dbus_addr[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[11]_INST_0_i_20_n_0\,
      I1 => \dbus_addr[7]_INST_0_i_14_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[9]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[5]_INST_0_i_8_n_0\,
      O => \dbus_addr[5]_INST_0_i_7_n_0\
    );
\dbus_addr[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(29),
      I1 => \STAGE2.alu_a\(13),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(21),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(5),
      O => \dbus_addr[5]_INST_0_i_8_n_0\
    );
\dbus_addr[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(6),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[6]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[6]_INST_0_i_2_n_0\,
      O => \^d\(6)
    );
\dbus_addr[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[6]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[6]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[7]_INST_0_i_9_n_0\,
      O => \dbus_addr[6]_INST_0_i_1_n_0\
    );
\dbus_addr[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[6]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(6),
      I3 => \STAGE2.alu_b\(6),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(6),
      O => \dbus_addr[6]_INST_0_i_2_n_0\
    );
\dbus_addr[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[6]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[7]_INST_0_i_12_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[7]_INST_0_i_13_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[6]_INST_0_i_7_n_0\,
      O => \dbus_addr[6]_INST_0_i_3_n_0\
    );
\dbus_addr[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[8]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[10]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[6]_INST_0_i_8_n_0\,
      O => \dbus_addr[6]_INST_0_i_4_n_0\
    );
\dbus_addr[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(6),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(6),
      O => \dbus_addr[6]_INST_0_i_5_n_0\
    );
\dbus_addr[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \STAGE2.alu_b\(3),
      I1 => \STAGE2.alu_a\(3),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_b\(2),
      I4 => \STAGE2.alu_b\(1),
      I5 => \dbus_addr[8]_INST_0_i_9_n_0\,
      O => \dbus_addr[6]_INST_0_i_6_n_0\
    );
\dbus_addr[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[12]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[8]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[10]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[6]_INST_0_i_8_n_0\,
      O => \dbus_addr[6]_INST_0_i_7_n_0\
    );
\dbus_addr[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(30),
      I1 => \STAGE2.alu_a\(14),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(22),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(6),
      O => \dbus_addr[6]_INST_0_i_8_n_0\
    );
\dbus_addr[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(7),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[7]_INST_0_i_2_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[7]_INST_0_i_3_n_0\,
      O => \^d\(7)
    );
\dbus_addr[7]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[3]_INST_0_i_1_n_0\,
      CO(3) => \dbus_addr[7]_INST_0_i_1_n_0\,
      CO(2) => \dbus_addr[7]_INST_0_i_1_n_1\,
      CO(1) => \dbus_addr[7]_INST_0_i_1_n_2\,
      CO(0) => \dbus_addr[7]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(7 downto 4),
      O(3 downto 0) => \STAGE2.alu/data10\(7 downto 4),
      S(3) => \dbus_addr[7]_INST_0_i_4_n_0\,
      S(2) => \dbus_addr[7]_INST_0_i_5_n_0\,
      S(1) => \dbus_addr[7]_INST_0_i_6_n_0\,
      S(0) => \dbus_addr[7]_INST_0_i_7_n_0\
    );
\dbus_addr[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(7),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(7),
      O => \dbus_addr[7]_INST_0_i_10_n_0\
    );
\dbus_addr[7]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbus_addr[3]_INST_0_i_12_n_0\,
      CO(3) => \dbus_addr[7]_INST_0_i_11_n_0\,
      CO(2) => \dbus_addr[7]_INST_0_i_11_n_1\,
      CO(1) => \dbus_addr[7]_INST_0_i_11_n_2\,
      CO(0) => \dbus_addr[7]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \STAGE2.alu_a\(7 downto 4),
      O(3 downto 0) => \STAGE2.alu/data0\(7 downto 4),
      S(3) => \dbus_addr[7]_INST_0_i_15_n_0\,
      S(2) => \dbus_addr[7]_INST_0_i_16_n_0\,
      S(1) => \dbus_addr[7]_INST_0_i_17_n_0\,
      S(0) => \dbus_addr[7]_INST_0_i_18_n_0\
    );
\dbus_addr[7]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[7]_INST_0_i_19_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[9]_INST_0_i_9_n_0\,
      O => \dbus_addr[7]_INST_0_i_12_n_0\
    );
\dbus_addr[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[9]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[11]_INST_0_i_20_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[7]_INST_0_i_14_n_0\,
      O => \dbus_addr[7]_INST_0_i_13_n_0\
    );
\dbus_addr[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(15),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(23),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(7),
      O => \dbus_addr[7]_INST_0_i_14_n_0\
    );
\dbus_addr[7]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(7),
      O => \dbus_addr[7]_INST_0_i_15_n_0\
    );
\dbus_addr[7]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(6),
      O => \dbus_addr[7]_INST_0_i_16_n_0\
    );
\dbus_addr[7]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(5),
      O => \dbus_addr[7]_INST_0_i_17_n_0\
    );
\dbus_addr[7]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(4),
      O => \dbus_addr[7]_INST_0_i_18_n_0\
    );
\dbus_addr[7]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(0),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(4),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[7]_INST_0_i_19_n_0\
    );
\dbus_addr[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[7]_INST_0_i_8_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[7]_INST_0_i_9_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[8]_INST_0_i_4_n_0\,
      O => \dbus_addr[7]_INST_0_i_2_n_0\
    );
\dbus_addr[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[7]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(7),
      I3 => \STAGE2.alu_b\(7),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(7),
      O => \dbus_addr[7]_INST_0_i_3_n_0\
    );
\dbus_addr[7]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(7),
      I1 => \STAGE2.alu_b\(7),
      O => \dbus_addr[7]_INST_0_i_4_n_0\
    );
\dbus_addr[7]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(6),
      I1 => \STAGE2.alu_b\(6),
      O => \dbus_addr[7]_INST_0_i_5_n_0\
    );
\dbus_addr[7]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(5),
      I1 => \STAGE2.alu_b\(5),
      O => \dbus_addr[7]_INST_0_i_6_n_0\
    );
\dbus_addr[7]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \STAGE2.alu_a\(4),
      I1 => \STAGE2.alu_b\(4),
      O => \dbus_addr[7]_INST_0_i_7_n_0\
    );
\dbus_addr[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[7]_INST_0_i_12_n_0\,
      I1 => \dbus_addr[8]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[8]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[7]_INST_0_i_13_n_0\,
      O => \dbus_addr[7]_INST_0_i_8_n_0\
    );
\dbus_addr[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[13]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[9]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[11]_INST_0_i_14_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[7]_INST_0_i_14_n_0\,
      O => \dbus_addr[7]_INST_0_i_9_n_0\
    );
\dbus_addr[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(8),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[8]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[8]_INST_0_i_2_n_0\,
      O => \^d\(8)
    );
\dbus_addr[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[8]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[9]_INST_0_i_4_n_0\,
      O => \dbus_addr[8]_INST_0_i_1_n_0\
    );
\dbus_addr[8]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(16),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(24),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(8),
      O => \dbus_addr[8]_INST_0_i_10_n_0\
    );
\dbus_addr[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(8),
      I3 => \STAGE2.alu_b\(8),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(8),
      O => \dbus_addr[8]_INST_0_i_2_n_0\
    );
\dbus_addr[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[9]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[9]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[8]_INST_0_i_7_n_0\,
      O => \dbus_addr[8]_INST_0_i_3_n_0\
    );
\dbus_addr[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_8_n_0\,
      I1 => \dbus_addr[10]_INST_0_i_8_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[12]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[8]_INST_0_i_8_n_0\,
      O => \dbus_addr[8]_INST_0_i_4_n_0\
    );
\dbus_addr[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(8),
      I1 => \STAGE2.alu_b\(8),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(8),
      O => \dbus_addr[8]_INST_0_i_5_n_0\
    );
\dbus_addr[8]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[8]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[10]_INST_0_i_9_n_0\,
      O => \dbus_addr[8]_INST_0_i_6_n_0\
    );
\dbus_addr[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[14]_INST_0_i_10_n_0\,
      I1 => \dbus_addr[10]_INST_0_i_10_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[12]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[8]_INST_0_i_10_n_0\,
      O => \dbus_addr[8]_INST_0_i_7_n_0\
    );
\dbus_addr[8]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(16),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(24),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(8),
      O => \dbus_addr[8]_INST_0_i_8_n_0\
    );
\dbus_addr[8]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(1),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(5),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[8]_INST_0_i_9_n_0\
    );
\dbus_addr[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \STAGE2.alu/data10\(9),
      I1 => \STAGE2.alu_op\(2),
      I2 => \dbus_addr[9]_INST_0_i_1_n_0\,
      I3 => \STAGE2.alu_op\(3),
      I4 => \dbus_addr[9]_INST_0_i_2_n_0\,
      O => \^d\(9)
    );
\dbus_addr[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_3_n_0\,
      I1 => \STAGE2.alu_op\(1),
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[9]_INST_0_i_4_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[10]_INST_0_i_4_n_0\,
      O => \dbus_addr[9]_INST_0_i_1_n_0\
    );
\dbus_addr[9]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE2.alu_a\(31),
      I1 => \STAGE2.alu_a\(17),
      I2 => \STAGE2.alu_b\(3),
      I3 => \STAGE2.alu_a\(25),
      I4 => \STAGE2.alu_b\(4),
      I5 => \STAGE2.alu_a\(9),
      O => \dbus_addr[9]_INST_0_i_10_n_0\
    );
\dbus_addr[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_5_n_0\,
      I1 => \dbus_addr[31]_INST_0_i_4_n_0\,
      I2 => \STAGE2.alu_a\(9),
      I3 => \STAGE2.alu_b\(9),
      I4 => \dbus_addr[31]_INST_0_i_5_n_0\,
      I5 => \STAGE2.alu/data0\(9),
      O => \dbus_addr[9]_INST_0_i_2_n_0\
    );
\dbus_addr[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_6_n_0\,
      I1 => \dbus_addr[10]_INST_0_i_6_n_0\,
      I2 => \STAGE2.alu_op\(0),
      I3 => \dbus_addr[10]_INST_0_i_7_n_0\,
      I4 => \STAGE2.alu_b\(0),
      I5 => \dbus_addr[9]_INST_0_i_7_n_0\,
      O => \dbus_addr[9]_INST_0_i_3_n_0\
    );
\dbus_addr[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_17_n_0\,
      I1 => \dbus_addr[11]_INST_0_i_14_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[13]_INST_0_i_8_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[9]_INST_0_i_8_n_0\,
      O => \dbus_addr[9]_INST_0_i_4_n_0\
    );
\dbus_addr[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F6FEF002060E0"
    )
        port map (
      I0 => \STAGE2.alu_a\(9),
      I1 => \STAGE2.alu_b\(9),
      I2 => \STAGE2.alu_op\(2),
      I3 => \STAGE2.alu_op\(1),
      I4 => \STAGE2.alu_op\(0),
      I5 => \STAGE2.alu/data10\(9),
      O => \dbus_addr[9]_INST_0_i_5_n_0\
    );
\dbus_addr[9]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbus_addr[9]_INST_0_i_9_n_0\,
      I1 => \STAGE2.alu_b\(1),
      I2 => \dbus_addr[11]_INST_0_i_19_n_0\,
      O => \dbus_addr[9]_INST_0_i_6_n_0\
    );
\dbus_addr[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dbus_addr[15]_INST_0_i_27_n_0\,
      I1 => \dbus_addr[11]_INST_0_i_20_n_0\,
      I2 => \STAGE2.alu_b\(1),
      I3 => \dbus_addr[13]_INST_0_i_10_n_0\,
      I4 => \STAGE2.alu_b\(2),
      I5 => \dbus_addr[9]_INST_0_i_10_n_0\,
      O => \dbus_addr[9]_INST_0_i_7_n_0\
    );
\dbus_addr[9]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \STAGE2.alu_a\(17),
      I1 => \STAGE2.alu_b\(3),
      I2 => \STAGE2.alu_a\(25),
      I3 => \STAGE2.alu_b\(4),
      I4 => \STAGE2.alu_a\(9),
      O => \dbus_addr[9]_INST_0_i_8_n_0\
    );
\dbus_addr[9]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \STAGE2.alu_a\(2),
      I1 => \STAGE2.alu_b\(2),
      I2 => \STAGE2.alu_b\(4),
      I3 => \STAGE2.alu_a\(6),
      I4 => \STAGE2.alu_b\(3),
      O => \dbus_addr[9]_INST_0_i_9_n_0\
    );
ext_int_handled_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000800000"
    )
        port map (
      I0 => \d_reg[2]_1\,
      I1 => \s2_reg[0]\,
      I2 => \^stage2.trap.csr_reg[1][15]\(0),
      I3 => s2_op(1),
      I4 => s2_op(3),
      I5 => s2_op(2),
      O => ext_int_handled
    );
\xr[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[10][31]\(0)
    );
\xr[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[11][31]\(0)
    );
\xr[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[12][31]\(0)
    );
\xr[13][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[13][31]\(0)
    );
\xr[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[14][31]_0\(0)
    );
\xr[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[15][31]\(0)
    );
\xr[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFCEF03200020"
    )
        port map (
      I0 => dbus_rdata(0),
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => s2_op(1),
      I4 => data1(0),
      I5 => \xr[1][0]_i_2_n_0\,
      O => \xr_reg[14][31]_1\(0)
    );
\xr[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \d_reg_n_0_[0]\,
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => \^d\(0),
      O => \xr[1][0]_i_2_n_0\
    );
\xr[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22EEEE2E222222"
    )
        port map (
      I0 => \xr[1][10]_i_2_n_0\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \^stage2.trap.csr_reg[1][15]\(0),
      I3 => dbus_rdata(7),
      I4 => \d_reg[2]_2\,
      I5 => dbus_rdata(10),
      O => \xr_reg[14][31]_1\(10)
    );
\xr[1][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(10),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[10]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(10),
      O => \xr[1][10]_i_2_n_0\
    );
\xr[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2FFFF22E20000"
    )
        port map (
      I0 => dbus_rdata(11),
      I1 => \d_reg[2]_2\,
      I2 => dbus_rdata(7),
      I3 => \^stage2.trap.csr_reg[1][15]\(0),
      I4 => \xr[1][27]_i_2_n_0\,
      I5 => \xr[1][11]_i_2_n_0\,
      O => \xr_reg[14][31]_1\(11)
    );
\xr[1][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(11),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[11]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^stage2.trap.csr_reg[0][11]\(0),
      O => \xr[1][11]_i_2_n_0\
    );
\xr[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2FFFF22E20000"
    )
        port map (
      I0 => dbus_rdata(12),
      I1 => \d_reg[2]_2\,
      I2 => dbus_rdata(7),
      I3 => \^stage2.trap.csr_reg[1][15]\(0),
      I4 => \xr[1][27]_i_2_n_0\,
      I5 => \xr[1][12]_i_2_n_0\,
      O => \xr_reg[14][31]_1\(12)
    );
\xr[1][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(12),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[12]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(11),
      O => \xr[1][12]_i_2_n_0\
    );
\xr[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2FFFF22E20000"
    )
        port map (
      I0 => dbus_rdata(13),
      I1 => \d_reg[2]_2\,
      I2 => dbus_rdata(7),
      I3 => \^stage2.trap.csr_reg[1][15]\(0),
      I4 => \xr[1][27]_i_2_n_0\,
      I5 => \xr[1][13]_i_2_n_0\,
      O => \xr_reg[14][31]_1\(13)
    );
\xr[1][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(13),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[13]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(12),
      O => \xr[1][13]_i_2_n_0\
    );
\xr[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2EEE222E222E2"
    )
        port map (
      I0 => \xr[1][14]_i_2_n_0\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(14),
      I3 => \d_reg[2]_2\,
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => dbus_rdata(7),
      O => \xr_reg[14][31]_1\(14)
    );
\xr[1][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(14),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[14]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(13),
      O => \xr[1][14]_i_2_n_0\
    );
\xr[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC0ECCCCCCFEC"
    )
        port map (
      I0 => data1(15),
      I1 => \xr[1][15]_i_2_n_0\,
      I2 => s2_op(1),
      I3 => s2_op(2),
      I4 => s2_op(3),
      I5 => \d_reg[66]_1\,
      O => \xr_reg[14][31]_1\(15)
    );
\xr[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB0AAAAAA80AAAA"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^stage2.trap.csr_reg[1][15]\(0),
      I2 => s2_op(2),
      I3 => s2_op(3),
      I4 => s2_op(1),
      I5 => \d_reg_n_0_[15]\,
      O => \xr[1][15]_i_2_n_0\
    );
\xr[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_1\,
      I1 => \^d\(15),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[16]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][16]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(16)
    );
\xr[1][16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(16),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][16]_i_3_n_0\
    );
\xr[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_2\,
      I1 => \^d\(16),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[17]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][17]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(17)
    );
\xr[1][17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(17),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][17]_i_3_n_0\
    );
\xr[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_3\,
      I1 => \^d\(17),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[18]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][18]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(18)
    );
\xr[1][18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(18),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][18]_i_3_n_0\
    );
\xr[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_4\,
      I1 => \^d\(18),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[19]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][19]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(19)
    );
\xr[1][19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(19),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][19]_i_3_n_0\
    );
\xr[1][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xr[1][1]_i_2_n_0\,
      O => \xr_reg[14][31]_1\(1)
    );
\xr[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBBBBBABB"
    )
        port map (
      I0 => \xr[1][1]_i_3_n_0\,
      I1 => \xr[1][1]_i_4_n_0\,
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \d_reg_n_0_[1]\,
      O => \xr[1][1]_i_2_n_0\
    );
\xr[1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s2_op(1),
      I1 => s2_op(2),
      I2 => s2_op(3),
      I3 => dbus_rdata(1),
      O => \xr[1][1]_i_3_n_0\
    );
\xr[1][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => s2_op(2),
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => data1(1),
      O => \xr[1][1]_i_4_n_0\
    );
\xr[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_5\,
      I1 => \^d\(19),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[20]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][20]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(20)
    );
\xr[1][20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(20),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][20]_i_3_n_0\
    );
\xr[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_6\,
      I1 => \^d\(20),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[21]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][21]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(21)
    );
\xr[1][21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(21),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][21]_i_3_n_0\
    );
\xr[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_7\,
      I1 => \^d\(21),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[22]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][22]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(22)
    );
\xr[1][22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(22),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][22]_i_3_n_0\
    );
\xr[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(15),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_8\,
      I5 => \^xr_reg[14][23]\,
      O => \xr_reg[14][31]_1\(23)
    );
\xr[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454545404040"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => data1(23),
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \d_reg_n_0_[23]\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \^d\(22),
      O => \^xr_reg[14][23]\
    );
\xr[1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(16),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_8\,
      I5 => \^xr_reg[14][24]\,
      O => \xr_reg[14][31]_1\(24)
    );
\xr[1][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454545404040"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => data1(24),
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \d_reg_n_0_[24]\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \^d\(23),
      O => \^xr_reg[14][24]\
    );
\xr[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(17),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_8\,
      I5 => \^xr_reg[14][25]\,
      O => \xr_reg[14][31]_1\(25)
    );
\xr[1][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454545404040"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => data1(25),
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \d_reg_n_0_[25]\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \^d\(24),
      O => \^xr_reg[14][25]\
    );
\xr[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(18),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_8\,
      I5 => \^xr_reg[14][26]\,
      O => \xr_reg[14][31]_1\(26)
    );
\xr[1][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454545404040"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => data1(26),
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \d_reg_n_0_[26]\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \^d\(25),
      O => \^xr_reg[14][26]\
    );
\xr[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => dbus_rdata(19),
      I3 => \d_reg[2]_3\,
      I4 => \d_reg[1]_8\,
      I5 => \^xr_reg[14][27]\,
      O => \xr_reg[14][31]_1\(27)
    );
\xr[1][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s2_op(3),
      I1 => s2_op(2),
      I2 => s2_op(1),
      O => \xr[1][27]_i_2_n_0\
    );
\xr[1][27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454545404040"
    )
        port map (
      I0 => \xr[1][27]_i_2_n_0\,
      I1 => data1(27),
      I2 => \xr[1][31]_i_5_n_0\,
      I3 => \d_reg_n_0_[27]\,
      I4 => \xr[1][31]_i_4_n_0\,
      I5 => \^d\(26),
      O => \^xr_reg[14][27]\
    );
\xr[1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_9\,
      I1 => \^d\(27),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[28]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][28]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(28)
    );
\xr[1][28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(28),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][28]_i_3_n_0\
    );
\xr[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_10\,
      I1 => \^d\(28),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[29]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][29]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(29)
    );
\xr[1][29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(29),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][29]_i_3_n_0\
    );
\xr[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555FC5555550C5"
    )
        port map (
      I0 => \xr[1][2]_i_2_n_0\,
      I1 => data1(2),
      I2 => s2_op(1),
      I3 => s2_op(2),
      I4 => s2_op(3),
      I5 => dbus_rdata(2),
      O => \xr_reg[14][31]_1\(2)
    );
\xr[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400FFFFF7FF"
    )
        port map (
      I0 => \d_reg_n_0_[2]\,
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => \^d\(2),
      O => \xr[1][2]_i_2_n_0\
    );
\xr[1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_11\,
      I1 => \^d\(29),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[30]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][30]_i_3_n_0\,
      O => \xr_reg[14][31]_1\(30)
    );
\xr[1][30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(30),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][30]_i_3_n_0\
    );
\xr[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[1][31]\(0)
    );
\xr[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAAAAA"
    )
        port map (
      I0 => \d_reg[1]_12\,
      I1 => \^d\(30),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[31]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][31]_i_6_n_0\,
      O => \xr_reg[14][31]_1\(31)
    );
\xr[1][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s2_op(1),
      I1 => s2_op(3),
      I2 => s2_op(2),
      I3 => \^stage2.trap.csr_reg[1][15]\(0),
      O => \xr[1][31]_i_4_n_0\
    );
\xr[1][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s2_op(2),
      I1 => s2_op(1),
      I2 => s2_op(3),
      O => \xr[1][31]_i_5_n_0\
    );
\xr[1][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(31),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][31]_i_6_n_0\
    );
\xr[1][31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^stage2.trap.csr_reg[1][15]\(0),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr_reg[14][31]\
    );
\xr[1][3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xr_reg[14][3]\,
      O => \xr_reg[14][31]_1\(3)
    );
\xr[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAAAAAA"
    )
        port map (
      I0 => \xr[1][3]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[3]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][3]_i_4_n_0\,
      O => \^xr_reg[14][3]\
    );
\xr[1][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dbus_rdata(3),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][3]_i_3_n_0\
    );
\xr[1][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(3),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][3]_i_4_n_0\
    );
\xr[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555FC5555550C5"
    )
        port map (
      I0 => \xr[1][4]_i_2_n_0\,
      I1 => data1(4),
      I2 => s2_op(1),
      I3 => s2_op(2),
      I4 => s2_op(3),
      I5 => dbus_rdata(4),
      O => \xr_reg[14][31]_1\(4)
    );
\xr[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400FFFFF7FF"
    )
        port map (
      I0 => \d_reg_n_0_[4]\,
      I1 => s2_op(1),
      I2 => s2_op(3),
      I3 => s2_op(2),
      I4 => \^stage2.trap.csr_reg[1][15]\(0),
      I5 => \^d\(4),
      O => \xr[1][4]_i_2_n_0\
    );
\xr[1][5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xr_reg[14][5]\,
      O => \xr_reg[14][31]_1\(5)
    );
\xr[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAAAAAA"
    )
        port map (
      I0 => \xr[1][5]_i_3_n_0\,
      I1 => \^d\(5),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[5]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][5]_i_4_n_0\,
      O => \^xr_reg[14][5]\
    );
\xr[1][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dbus_rdata(5),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][5]_i_3_n_0\
    );
\xr[1][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(5),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][5]_i_4_n_0\
    );
\xr[1][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xr_reg[14][6]\,
      O => \xr_reg[14][31]_1\(6)
    );
\xr[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAAAAAA"
    )
        port map (
      I0 => \xr[1][6]_i_3_n_0\,
      I1 => \^d\(6),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[6]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][6]_i_4_n_0\,
      O => \^xr_reg[14][6]\
    );
\xr[1][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dbus_rdata(6),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][6]_i_3_n_0\
    );
\xr[1][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(6),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][6]_i_4_n_0\
    );
\xr[1][7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xr_reg[14][7]\,
      O => \xr_reg[14][31]_1\(7)
    );
\xr[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAAAAAA"
    )
        port map (
      I0 => \xr[1][7]_i_3_n_0\,
      I1 => \^d\(7),
      I2 => \xr[1][31]_i_4_n_0\,
      I3 => \d_reg_n_0_[7]\,
      I4 => \xr[1][31]_i_5_n_0\,
      I5 => \xr[1][7]_i_4_n_0\,
      O => \^xr_reg[14][7]\
    );
\xr[1][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dbus_rdata(7),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][7]_i_3_n_0\
    );
\xr[1][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => data1(7),
      I1 => s2_op(1),
      I2 => s2_op(2),
      I3 => s2_op(3),
      O => \xr[1][7]_i_4_n_0\
    );
\xr[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22EEEE2E222222"
    )
        port map (
      I0 => \xr[1][8]_i_2_n_0\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \^stage2.trap.csr_reg[1][15]\(0),
      I3 => dbus_rdata(7),
      I4 => \d_reg[2]_2\,
      I5 => dbus_rdata(8),
      O => \xr_reg[14][31]_1\(8)
    );
\xr[1][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(8),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[8]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(8),
      O => \xr[1][8]_i_2_n_0\
    );
\xr[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22EEEE2E222222"
    )
        port map (
      I0 => \xr[1][9]_i_2_n_0\,
      I1 => \xr[1][27]_i_2_n_0\,
      I2 => \^stage2.trap.csr_reg[1][15]\(0),
      I3 => dbus_rdata(7),
      I4 => \d_reg[2]_2\,
      I5 => dbus_rdata(9),
      O => \xr_reg[14][31]_1\(9)
    );
\xr[1][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data1(9),
      I1 => \xr[1][31]_i_5_n_0\,
      I2 => \d_reg_n_0_[9]\,
      I3 => \xr[1][31]_i_4_n_0\,
      I4 => \^d\(9),
      O => \xr[1][9]_i_2_n_0\
    );
\xr[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[2][31]\(0)
    );
\xr[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[3][31]\(0)
    );
\xr[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[4][31]\(0)
    );
\xr[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[5][31]\(0)
    );
\xr[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[6][31]\(0)
    );
\xr[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[7][31]\(0)
    );
\xr[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[8][31]\(0)
    );
\xr[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \s2_reg[0]\,
      I1 => \d_reg[2]_1\,
      I2 => s2_rd(2),
      I3 => s2_rd(3),
      I4 => s2_rd(0),
      I5 => s2_rd(1),
      O => \xr_reg[9][31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized7\ is
  port (
    core_fault : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized7\ : entity is "dff";
end \femto_bd_dff__parameterized7\;

architecture STRUCTURE of \femto_bd_dff__parameterized7\ is
begin
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => E(0),
      Q => core_fault,
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized8\ is
  port (
    core_fault_pc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized8\ : entity is "dff";
end \femto_bd_dff__parameterized8\;

architecture STRUCTURE of \femto_bd_dff__parameterized8\ is
begin
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(0),
      Q => core_fault_pc(0),
      R => '0'
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(10),
      Q => core_fault_pc(10),
      R => '0'
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(11),
      Q => core_fault_pc(11),
      R => '0'
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(12),
      Q => core_fault_pc(12),
      R => '0'
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(13),
      Q => core_fault_pc(13),
      R => '0'
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(14),
      Q => core_fault_pc(14),
      R => '0'
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(15),
      Q => core_fault_pc(15),
      R => '0'
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(16),
      Q => core_fault_pc(16),
      R => '0'
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(17),
      Q => core_fault_pc(17),
      R => '0'
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(18),
      Q => core_fault_pc(18),
      R => '0'
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(19),
      Q => core_fault_pc(19),
      R => '0'
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(1),
      Q => core_fault_pc(1),
      R => '0'
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(20),
      Q => core_fault_pc(20),
      R => '0'
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(21),
      Q => core_fault_pc(21),
      R => '0'
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(22),
      Q => core_fault_pc(22),
      R => '0'
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(23),
      Q => core_fault_pc(23),
      R => '0'
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(24),
      Q => core_fault_pc(24),
      R => '0'
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(25),
      Q => core_fault_pc(25),
      R => '0'
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(26),
      Q => core_fault_pc(26),
      R => '0'
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(27),
      Q => core_fault_pc(27),
      R => '0'
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(28),
      Q => core_fault_pc(28),
      R => '0'
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(29),
      Q => core_fault_pc(29),
      R => '0'
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(2),
      Q => core_fault_pc(2),
      R => '0'
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(30),
      Q => core_fault_pc(30),
      R => '0'
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(31),
      Q => core_fault_pc(31),
      R => '0'
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(3),
      Q => core_fault_pc(3),
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(4),
      Q => core_fault_pc(4),
      R => '0'
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(5),
      Q => core_fault_pc(5),
      R => '0'
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(6),
      Q => core_fault_pc(6),
      R => '0'
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(7),
      Q => core_fault_pc(7),
      R => '0'
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(8),
      Q => core_fault_pc(8),
      R => '0'
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(9),
      Q => core_fault_pc(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_dff__parameterized9\ is
  port (
    fault_cause : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fault_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fault : out STD_LOGIC;
    ibus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_fault : in STD_LOGIC;
    pbus_fault : in STD_LOGIC;
    dbus_fault : in STD_LOGIC;
    rstn : in STD_LOGIC;
    rst_fault : in STD_LOGIC;
    clk : in STD_LOGIC;
    core_fault : in STD_LOGIC;
    core_fault_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sram_i_fault : in STD_LOGIC;
    nor_i_fault : in STD_LOGIC;
    rom_i_fault : in STD_LOGIC;
    tcm_i_fault : in STD_LOGIC;
    uart_fault : in STD_LOGIC;
    eic_fault : in STD_LOGIC;
    tmr_fault : in STD_LOGIC;
    gpio_fault : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_dff__parameterized9\ : entity is "dff";
end \femto_bd_dff__parameterized9\;

architecture STRUCTURE of \femto_bd_dff__parameterized9\ is
  signal \d[0]_i_1_n_0\ : STD_LOGIC;
  signal \d[0]_i_2_n_0\ : STD_LOGIC;
  signal \d[0]_i_3_n_0\ : STD_LOGIC;
  signal \d[10]_i_1_n_0\ : STD_LOGIC;
  signal \d[10]_i_2_n_0\ : STD_LOGIC;
  signal \d[10]_i_3_n_0\ : STD_LOGIC;
  signal \d[11]_i_1_n_0\ : STD_LOGIC;
  signal \d[11]_i_2_n_0\ : STD_LOGIC;
  signal \d[11]_i_3_n_0\ : STD_LOGIC;
  signal \d[12]_i_1_n_0\ : STD_LOGIC;
  signal \d[12]_i_2_n_0\ : STD_LOGIC;
  signal \d[12]_i_3_n_0\ : STD_LOGIC;
  signal \d[13]_i_1_n_0\ : STD_LOGIC;
  signal \d[13]_i_2_n_0\ : STD_LOGIC;
  signal \d[13]_i_3_n_0\ : STD_LOGIC;
  signal \d[14]_i_1_n_0\ : STD_LOGIC;
  signal \d[14]_i_2_n_0\ : STD_LOGIC;
  signal \d[14]_i_3_n_0\ : STD_LOGIC;
  signal \d[15]_i_1_n_0\ : STD_LOGIC;
  signal \d[15]_i_2_n_0\ : STD_LOGIC;
  signal \d[15]_i_3_n_0\ : STD_LOGIC;
  signal \d[16]_i_1_n_0\ : STD_LOGIC;
  signal \d[16]_i_2_n_0\ : STD_LOGIC;
  signal \d[16]_i_3_n_0\ : STD_LOGIC;
  signal \d[17]_i_1_n_0\ : STD_LOGIC;
  signal \d[17]_i_2_n_0\ : STD_LOGIC;
  signal \d[17]_i_3_n_0\ : STD_LOGIC;
  signal \d[18]_i_1_n_0\ : STD_LOGIC;
  signal \d[18]_i_2_n_0\ : STD_LOGIC;
  signal \d[18]_i_3_n_0\ : STD_LOGIC;
  signal \d[19]_i_1_n_0\ : STD_LOGIC;
  signal \d[19]_i_2_n_0\ : STD_LOGIC;
  signal \d[19]_i_3_n_0\ : STD_LOGIC;
  signal \d[1]_i_1_n_0\ : STD_LOGIC;
  signal \d[1]_i_2_n_0\ : STD_LOGIC;
  signal \d[1]_i_3_n_0\ : STD_LOGIC;
  signal \d[20]_i_1_n_0\ : STD_LOGIC;
  signal \d[20]_i_2_n_0\ : STD_LOGIC;
  signal \d[20]_i_3_n_0\ : STD_LOGIC;
  signal \d[21]_i_1_n_0\ : STD_LOGIC;
  signal \d[21]_i_2_n_0\ : STD_LOGIC;
  signal \d[21]_i_3_n_0\ : STD_LOGIC;
  signal \d[22]_i_1_n_0\ : STD_LOGIC;
  signal \d[22]_i_2_n_0\ : STD_LOGIC;
  signal \d[22]_i_3_n_0\ : STD_LOGIC;
  signal \d[23]_i_1_n_0\ : STD_LOGIC;
  signal \d[23]_i_2_n_0\ : STD_LOGIC;
  signal \d[23]_i_3_n_0\ : STD_LOGIC;
  signal \d[24]_i_1_n_0\ : STD_LOGIC;
  signal \d[24]_i_2_n_0\ : STD_LOGIC;
  signal \d[24]_i_3_n_0\ : STD_LOGIC;
  signal \d[25]_i_1_n_0\ : STD_LOGIC;
  signal \d[25]_i_2_n_0\ : STD_LOGIC;
  signal \d[25]_i_3_n_0\ : STD_LOGIC;
  signal \d[26]_i_1_n_0\ : STD_LOGIC;
  signal \d[26]_i_2_n_0\ : STD_LOGIC;
  signal \d[26]_i_3_n_0\ : STD_LOGIC;
  signal \d[27]_i_1_n_0\ : STD_LOGIC;
  signal \d[27]_i_2_n_0\ : STD_LOGIC;
  signal \d[27]_i_3_n_0\ : STD_LOGIC;
  signal \d[28]_i_1_n_0\ : STD_LOGIC;
  signal \d[28]_i_2_n_0\ : STD_LOGIC;
  signal \d[28]_i_3_n_0\ : STD_LOGIC;
  signal \d[29]_i_1_n_0\ : STD_LOGIC;
  signal \d[29]_i_2_n_0\ : STD_LOGIC;
  signal \d[29]_i_3_n_0\ : STD_LOGIC;
  signal \d[2]_i_1_n_0\ : STD_LOGIC;
  signal \d[2]_i_2_n_0\ : STD_LOGIC;
  signal \d[2]_i_3_n_0\ : STD_LOGIC;
  signal \d[30]_i_1_n_0\ : STD_LOGIC;
  signal \d[30]_i_2_n_0\ : STD_LOGIC;
  signal \d[30]_i_3_n_0\ : STD_LOGIC;
  signal \d[31]_i_1_n_0\ : STD_LOGIC;
  signal \d[31]_i_2_n_0\ : STD_LOGIC;
  signal \d[31]_i_3_n_0\ : STD_LOGIC;
  signal \d[31]_i_5_n_0\ : STD_LOGIC;
  signal \d[34]_i_1_n_0\ : STD_LOGIC;
  signal \d[34]_i_2_n_0\ : STD_LOGIC;
  signal \d[3]_i_1_n_0\ : STD_LOGIC;
  signal \d[3]_i_2_n_0\ : STD_LOGIC;
  signal \d[3]_i_3_n_0\ : STD_LOGIC;
  signal \d[40]_i_1_n_0\ : STD_LOGIC;
  signal \d[4]_i_1_n_0\ : STD_LOGIC;
  signal \d[4]_i_2_n_0\ : STD_LOGIC;
  signal \d[4]_i_3_n_0\ : STD_LOGIC;
  signal \d[5]_i_1_n_0\ : STD_LOGIC;
  signal \d[5]_i_2_n_0\ : STD_LOGIC;
  signal \d[5]_i_3_n_0\ : STD_LOGIC;
  signal \d[6]_i_1_n_0\ : STD_LOGIC;
  signal \d[6]_i_2_n_0\ : STD_LOGIC;
  signal \d[6]_i_3_n_0\ : STD_LOGIC;
  signal \d[7]_i_1_n_0\ : STD_LOGIC;
  signal \d[7]_i_2_n_0\ : STD_LOGIC;
  signal \d[7]_i_3_n_0\ : STD_LOGIC;
  signal \d[8]_i_1_n_0\ : STD_LOGIC;
  signal \d[8]_i_2_n_0\ : STD_LOGIC;
  signal \d[8]_i_3_n_0\ : STD_LOGIC;
  signal \d[9]_i_1_n_0\ : STD_LOGIC;
  signal \d[9]_i_2_n_0\ : STD_LOGIC;
  signal \d[9]_i_3_n_0\ : STD_LOGIC;
  signal \^fault\ : STD_LOGIC;
  signal fault_addr_comb6 : STD_LOGIC;
  signal fault_cause_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fault_cause_comb4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d[31]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \d[32]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \d[33]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \d[34]_i_2\ : label is "soft_lutpair273";
begin
  fault <= \^fault\;
\d[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[0]_i_2_n_0\,
      I1 => \d[0]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(0),
      O => \d[0]_i_1_n_0\
    );
\d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(0),
      I1 => pbus_addr(0),
      I2 => dbus_addr(0),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[0]_i_2_n_0\
    );
\d[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(0),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(0),
      I3 => pbus_addr(0),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[0]_i_3_n_0\
    );
\d[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[10]_i_2_n_0\,
      I1 => \d[10]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(10),
      O => \d[10]_i_1_n_0\
    );
\d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(10),
      I1 => pbus_addr(10),
      I2 => dbus_addr(10),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[10]_i_2_n_0\
    );
\d[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(10),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(10),
      I3 => pbus_addr(10),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[10]_i_3_n_0\
    );
\d[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[11]_i_2_n_0\,
      I1 => \d[11]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(11),
      O => \d[11]_i_1_n_0\
    );
\d[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(11),
      I1 => pbus_addr(11),
      I2 => dbus_addr(11),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[11]_i_2_n_0\
    );
\d[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(11),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(11),
      I3 => pbus_addr(11),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[11]_i_3_n_0\
    );
\d[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[12]_i_2_n_0\,
      I1 => \d[12]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(12),
      O => \d[12]_i_1_n_0\
    );
\d[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(12),
      I1 => pbus_addr(12),
      I2 => dbus_addr(12),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[12]_i_2_n_0\
    );
\d[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(12),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(12),
      I3 => pbus_addr(12),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[12]_i_3_n_0\
    );
\d[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[13]_i_2_n_0\,
      I1 => \d[13]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(13),
      O => \d[13]_i_1_n_0\
    );
\d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(13),
      I1 => pbus_addr(13),
      I2 => dbus_addr(13),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[13]_i_2_n_0\
    );
\d[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(13),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(13),
      I3 => pbus_addr(13),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[13]_i_3_n_0\
    );
\d[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[14]_i_2_n_0\,
      I1 => \d[14]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(14),
      O => \d[14]_i_1_n_0\
    );
\d[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(14),
      I1 => pbus_addr(14),
      I2 => dbus_addr(14),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[14]_i_2_n_0\
    );
\d[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(14),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(14),
      I3 => pbus_addr(14),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[14]_i_3_n_0\
    );
\d[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[15]_i_2_n_0\,
      I1 => \d[15]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(15),
      O => \d[15]_i_1_n_0\
    );
\d[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(15),
      I1 => pbus_addr(15),
      I2 => dbus_addr(15),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[15]_i_2_n_0\
    );
\d[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(15),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(15),
      I3 => pbus_addr(15),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[15]_i_3_n_0\
    );
\d[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[16]_i_2_n_0\,
      I1 => \d[16]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(16),
      O => \d[16]_i_1_n_0\
    );
\d[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(16),
      I1 => pbus_addr(16),
      I2 => dbus_addr(16),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[16]_i_2_n_0\
    );
\d[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(16),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(16),
      I3 => pbus_addr(16),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[16]_i_3_n_0\
    );
\d[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[17]_i_2_n_0\,
      I1 => \d[17]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(17),
      O => \d[17]_i_1_n_0\
    );
\d[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(17),
      I1 => pbus_addr(17),
      I2 => dbus_addr(17),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[17]_i_2_n_0\
    );
\d[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(17),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(17),
      I3 => pbus_addr(17),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[17]_i_3_n_0\
    );
\d[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[18]_i_2_n_0\,
      I1 => \d[18]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(18),
      O => \d[18]_i_1_n_0\
    );
\d[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(18),
      I1 => pbus_addr(18),
      I2 => dbus_addr(18),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[18]_i_2_n_0\
    );
\d[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(18),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(18),
      I3 => pbus_addr(18),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[18]_i_3_n_0\
    );
\d[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[19]_i_2_n_0\,
      I1 => \d[19]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(19),
      O => \d[19]_i_1_n_0\
    );
\d[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(19),
      I1 => pbus_addr(19),
      I2 => dbus_addr(19),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[19]_i_2_n_0\
    );
\d[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(19),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(19),
      I3 => pbus_addr(19),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[19]_i_3_n_0\
    );
\d[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[1]_i_2_n_0\,
      I1 => \d[1]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(1),
      O => \d[1]_i_1_n_0\
    );
\d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(1),
      I1 => pbus_addr(1),
      I2 => dbus_addr(1),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[1]_i_2_n_0\
    );
\d[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(1),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(1),
      I3 => pbus_addr(1),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[1]_i_3_n_0\
    );
\d[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[20]_i_2_n_0\,
      I1 => \d[20]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(20),
      O => \d[20]_i_1_n_0\
    );
\d[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(20),
      I1 => pbus_addr(20),
      I2 => dbus_addr(20),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[20]_i_2_n_0\
    );
\d[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(20),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(20),
      I3 => pbus_addr(20),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[20]_i_3_n_0\
    );
\d[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[21]_i_2_n_0\,
      I1 => \d[21]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(21),
      O => \d[21]_i_1_n_0\
    );
\d[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(21),
      I1 => pbus_addr(21),
      I2 => dbus_addr(21),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[21]_i_2_n_0\
    );
\d[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(21),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(21),
      I3 => pbus_addr(21),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[21]_i_3_n_0\
    );
\d[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[22]_i_2_n_0\,
      I1 => \d[22]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(22),
      O => \d[22]_i_1_n_0\
    );
\d[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(22),
      I1 => pbus_addr(22),
      I2 => dbus_addr(22),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[22]_i_2_n_0\
    );
\d[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(22),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(22),
      I3 => pbus_addr(22),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[22]_i_3_n_0\
    );
\d[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[23]_i_2_n_0\,
      I1 => \d[23]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(23),
      O => \d[23]_i_1_n_0\
    );
\d[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(23),
      I1 => pbus_addr(23),
      I2 => dbus_addr(23),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[23]_i_2_n_0\
    );
\d[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(23),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(23),
      I3 => pbus_addr(23),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[23]_i_3_n_0\
    );
\d[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[24]_i_2_n_0\,
      I1 => \d[24]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(24),
      O => \d[24]_i_1_n_0\
    );
\d[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(24),
      I1 => pbus_addr(24),
      I2 => dbus_addr(24),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[24]_i_2_n_0\
    );
\d[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(24),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(24),
      I3 => pbus_addr(24),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[24]_i_3_n_0\
    );
\d[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[25]_i_2_n_0\,
      I1 => \d[25]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(25),
      O => \d[25]_i_1_n_0\
    );
\d[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(25),
      I1 => pbus_addr(25),
      I2 => dbus_addr(25),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[25]_i_2_n_0\
    );
\d[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(25),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(25),
      I3 => pbus_addr(25),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[25]_i_3_n_0\
    );
\d[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[26]_i_2_n_0\,
      I1 => \d[26]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(26),
      O => \d[26]_i_1_n_0\
    );
\d[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(26),
      I1 => pbus_addr(26),
      I2 => dbus_addr(26),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[26]_i_2_n_0\
    );
\d[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(26),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(26),
      I3 => pbus_addr(26),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[26]_i_3_n_0\
    );
\d[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[27]_i_2_n_0\,
      I1 => \d[27]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(27),
      O => \d[27]_i_1_n_0\
    );
\d[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(27),
      I1 => pbus_addr(27),
      I2 => dbus_addr(27),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[27]_i_2_n_0\
    );
\d[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(27),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(27),
      I3 => pbus_addr(27),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[27]_i_3_n_0\
    );
\d[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[28]_i_2_n_0\,
      I1 => \d[28]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(28),
      O => \d[28]_i_1_n_0\
    );
\d[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(28),
      I1 => pbus_addr(28),
      I2 => dbus_addr(28),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[28]_i_2_n_0\
    );
\d[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(28),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(28),
      I3 => pbus_addr(28),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[28]_i_3_n_0\
    );
\d[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[29]_i_2_n_0\,
      I1 => \d[29]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(29),
      O => \d[29]_i_1_n_0\
    );
\d[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(29),
      I1 => pbus_addr(29),
      I2 => dbus_addr(29),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[29]_i_2_n_0\
    );
\d[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(29),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(29),
      I3 => pbus_addr(29),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[29]_i_3_n_0\
    );
\d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[2]_i_2_n_0\,
      I1 => \d[2]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(2),
      O => \d[2]_i_1_n_0\
    );
\d[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(2),
      I1 => pbus_addr(2),
      I2 => dbus_addr(2),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[2]_i_2_n_0\
    );
\d[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(2),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(2),
      I3 => pbus_addr(2),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[2]_i_3_n_0\
    );
\d[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[30]_i_2_n_0\,
      I1 => \d[30]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(30),
      O => \d[30]_i_1_n_0\
    );
\d[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(30),
      I1 => pbus_addr(30),
      I2 => dbus_addr(30),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[30]_i_2_n_0\
    );
\d[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(30),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(30),
      I3 => pbus_addr(30),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[30]_i_3_n_0\
    );
\d[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[31]_i_2_n_0\,
      I1 => \d[31]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(31),
      O => \d[31]_i_1_n_0\
    );
\d[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(31),
      I1 => pbus_addr(31),
      I2 => dbus_addr(31),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[31]_i_2_n_0\
    );
\d[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(31),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(31),
      I3 => pbus_addr(31),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[31]_i_3_n_0\
    );
\d[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rst_fault,
      I1 => uart_fault,
      I2 => eic_fault,
      I3 => tmr_fault,
      I4 => gpio_fault,
      O => fault_addr_comb6
    );
\d[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dbus_fault,
      I1 => pbus_fault,
      I2 => ibus_fault,
      O => \d[31]_i_5_n_0\
    );
\d[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF54FF55"
    )
        port map (
      I0 => ibus_fault,
      I1 => dbus_fault,
      I2 => pbus_fault,
      I3 => core_fault,
      I4 => fault_cause_comb4,
      O => fault_cause_comb(0)
    );
\d[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sram_i_fault,
      I1 => nor_i_fault,
      I2 => rom_i_fault,
      I3 => tcm_i_fault,
      O => fault_cause_comb4
    );
\d[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => core_fault,
      I1 => ibus_fault,
      I2 => pbus_fault,
      I3 => dbus_fault,
      O => fault_cause_comb(1)
    );
\d[34]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \d[34]_i_1_n_0\
    );
\d[34]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_fault,
      O => \d[34]_i_2_n_0\
    );
\d[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[3]_i_2_n_0\,
      I1 => \d[3]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(3),
      O => \d[3]_i_1_n_0\
    );
\d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(3),
      I1 => pbus_addr(3),
      I2 => dbus_addr(3),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[3]_i_2_n_0\
    );
\d[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(3),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(3),
      I3 => pbus_addr(3),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[3]_i_3_n_0\
    );
\d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => rst_fault,
      I1 => rstn,
      I2 => \^fault\,
      O => \d[40]_i_1_n_0\
    );
\d[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[4]_i_2_n_0\,
      I1 => \d[4]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(4),
      O => \d[4]_i_1_n_0\
    );
\d[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(4),
      I1 => pbus_addr(4),
      I2 => dbus_addr(4),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[4]_i_2_n_0\
    );
\d[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(4),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(4),
      I3 => pbus_addr(4),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[4]_i_3_n_0\
    );
\d[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[5]_i_2_n_0\,
      I1 => \d[5]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(5),
      O => \d[5]_i_1_n_0\
    );
\d[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(5),
      I1 => pbus_addr(5),
      I2 => dbus_addr(5),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[5]_i_2_n_0\
    );
\d[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(5),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(5),
      I3 => pbus_addr(5),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[5]_i_3_n_0\
    );
\d[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[6]_i_2_n_0\,
      I1 => \d[6]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(6),
      O => \d[6]_i_1_n_0\
    );
\d[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(6),
      I1 => pbus_addr(6),
      I2 => dbus_addr(6),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[6]_i_2_n_0\
    );
\d[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(6),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(6),
      I3 => pbus_addr(6),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[6]_i_3_n_0\
    );
\d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[7]_i_2_n_0\,
      I1 => \d[7]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(7),
      O => \d[7]_i_1_n_0\
    );
\d[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(7),
      I1 => pbus_addr(7),
      I2 => dbus_addr(7),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[7]_i_2_n_0\
    );
\d[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(7),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(7),
      I3 => pbus_addr(7),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[7]_i_3_n_0\
    );
\d[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[8]_i_2_n_0\,
      I1 => \d[8]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(8),
      O => \d[8]_i_1_n_0\
    );
\d[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(8),
      I1 => pbus_addr(8),
      I2 => dbus_addr(8),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[8]_i_2_n_0\
    );
\d[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(8),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(8),
      I3 => pbus_addr(8),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[8]_i_3_n_0\
    );
\d[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \d[9]_i_2_n_0\,
      I1 => \d[9]_i_3_n_0\,
      I2 => core_fault,
      I3 => core_fault_pc(9),
      O => \d[9]_i_1_n_0\
    );
\d[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ibus_addr(9),
      I1 => pbus_addr(9),
      I2 => dbus_addr(9),
      I3 => ibus_fault,
      I4 => pbus_fault,
      I5 => dbus_fault,
      O => \d[9]_i_2_n_0\
    );
\d[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B800000000"
    )
        port map (
      I0 => ibus_addr(9),
      I1 => fault_cause_comb4,
      I2 => dbus_addr(9),
      I3 => pbus_addr(9),
      I4 => fault_addr_comb6,
      I5 => \d[31]_i_5_n_0\,
      O => \d[9]_i_3_n_0\
    );
\d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[0]_i_1_n_0\,
      Q => fault_addr(0),
      R => \d[34]_i_1_n_0\
    );
\d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[10]_i_1_n_0\,
      Q => fault_addr(10),
      R => \d[34]_i_1_n_0\
    );
\d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[11]_i_1_n_0\,
      Q => fault_addr(11),
      R => \d[34]_i_1_n_0\
    );
\d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[12]_i_1_n_0\,
      Q => fault_addr(12),
      R => \d[34]_i_1_n_0\
    );
\d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[13]_i_1_n_0\,
      Q => fault_addr(13),
      R => \d[34]_i_1_n_0\
    );
\d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[14]_i_1_n_0\,
      Q => fault_addr(14),
      R => \d[34]_i_1_n_0\
    );
\d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[15]_i_1_n_0\,
      Q => fault_addr(15),
      R => \d[34]_i_1_n_0\
    );
\d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[16]_i_1_n_0\,
      Q => fault_addr(16),
      R => \d[34]_i_1_n_0\
    );
\d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[17]_i_1_n_0\,
      Q => fault_addr(17),
      R => \d[34]_i_1_n_0\
    );
\d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[18]_i_1_n_0\,
      Q => fault_addr(18),
      R => \d[34]_i_1_n_0\
    );
\d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[19]_i_1_n_0\,
      Q => fault_addr(19),
      R => \d[34]_i_1_n_0\
    );
\d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[1]_i_1_n_0\,
      Q => fault_addr(1),
      R => \d[34]_i_1_n_0\
    );
\d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[20]_i_1_n_0\,
      Q => fault_addr(20),
      R => \d[34]_i_1_n_0\
    );
\d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[21]_i_1_n_0\,
      Q => fault_addr(21),
      R => \d[34]_i_1_n_0\
    );
\d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[22]_i_1_n_0\,
      Q => fault_addr(22),
      R => \d[34]_i_1_n_0\
    );
\d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[23]_i_1_n_0\,
      Q => fault_addr(23),
      R => \d[34]_i_1_n_0\
    );
\d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[24]_i_1_n_0\,
      Q => fault_addr(24),
      R => \d[34]_i_1_n_0\
    );
\d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[25]_i_1_n_0\,
      Q => fault_addr(25),
      R => \d[34]_i_1_n_0\
    );
\d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[26]_i_1_n_0\,
      Q => fault_addr(26),
      R => \d[34]_i_1_n_0\
    );
\d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[27]_i_1_n_0\,
      Q => fault_addr(27),
      R => \d[34]_i_1_n_0\
    );
\d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[28]_i_1_n_0\,
      Q => fault_addr(28),
      R => \d[34]_i_1_n_0\
    );
\d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[29]_i_1_n_0\,
      Q => fault_addr(29),
      R => \d[34]_i_1_n_0\
    );
\d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[2]_i_1_n_0\,
      Q => fault_addr(2),
      R => \d[34]_i_1_n_0\
    );
\d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[30]_i_1_n_0\,
      Q => fault_addr(30),
      R => \d[34]_i_1_n_0\
    );
\d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[31]_i_1_n_0\,
      Q => fault_addr(31),
      R => \d[34]_i_1_n_0\
    );
\d_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => fault_cause_comb(0),
      Q => fault_cause(0),
      R => \d[34]_i_1_n_0\
    );
\d_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => fault_cause_comb(1),
      Q => fault_cause(1),
      R => \d[34]_i_1_n_0\
    );
\d_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[34]_i_2_n_0\,
      Q => fault_cause(2),
      R => \d[34]_i_1_n_0\
    );
\d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[3]_i_1_n_0\,
      Q => fault_addr(3),
      R => \d[34]_i_1_n_0\
    );
\d_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \d[40]_i_1_n_0\,
      Q => \^fault\,
      R => '0'
    );
\d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[4]_i_1_n_0\,
      Q => fault_addr(4),
      R => \d[34]_i_1_n_0\
    );
\d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[5]_i_1_n_0\,
      Q => fault_addr(5),
      R => \d[34]_i_1_n_0\
    );
\d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[6]_i_1_n_0\,
      Q => fault_addr(6),
      R => \d[34]_i_1_n_0\
    );
\d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[7]_i_1_n_0\,
      Q => fault_addr(7),
      R => \d[34]_i_1_n_0\
    );
\d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[8]_i_1_n_0\,
      Q => fault_addr(8),
      R => \d[34]_i_1_n_0\
    );
\d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_fault,
      D => \d[9]_i_1_n_0\,
      Q => fault_addr(9),
      R => \d[34]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_extint_controller is
  port (
    p_resp : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_int_trigger : out STD_LOGIC;
    clk : in STD_LOGIC;
    p_req : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstn : in STD_LOGIC;
    ext_int_src : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    ext_int_handled : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_extint_controller : entity is "extint_controller";
end femto_bd_extint_controller;

architecture STRUCTURE of femto_bd_extint_controller is
  signal \IFLAG_HANDLER.ext_int\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \IFLAG_HANDLER.ext_int0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \PEDGE_DETECT.prev_ext_int_from\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ext_int_clr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ext_int_clr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ext_int_clr[1]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal resp0 : STD_LOGIC;
begin
  p_rdata(1 downto 0) <= \^p_rdata\(1 downto 0);
\IFLAG_HANDLER.ext_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ext_int_src(0),
      I1 => \PEDGE_DETECT.prev_ext_int_from\(0),
      I2 => \IFLAG_HANDLER.ext_int\(0),
      I3 => ext_int_handled,
      I4 => ext_int_clr(0),
      O => \IFLAG_HANDLER.ext_int0\(0)
    );
\IFLAG_HANDLER.ext_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FF222200000000"
    )
        port map (
      I0 => ext_int_src(1),
      I1 => \PEDGE_DETECT.prev_ext_int_from\(1),
      I2 => \IFLAG_HANDLER.ext_int\(0),
      I3 => ext_int_handled,
      I4 => \IFLAG_HANDLER.ext_int\(1),
      I5 => ext_int_clr(1),
      O => \IFLAG_HANDLER.ext_int0\(1)
    );
\IFLAG_HANDLER.ext_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \IFLAG_HANDLER.ext_int0\(0),
      Q => \IFLAG_HANDLER.ext_int\(0),
      R => p_0_in
    );
\IFLAG_HANDLER.ext_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \IFLAG_HANDLER.ext_int0\(1),
      Q => \IFLAG_HANDLER.ext_int\(1),
      R => p_0_in
    );
\PEDGE_DETECT.prev_ext_int_from_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ext_int_src(0),
      Q => \PEDGE_DETECT.prev_ext_int_from\(0),
      R => p_0_in
    );
\PEDGE_DETECT.prev_ext_int_from_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ext_int_src(1),
      Q => \PEDGE_DETECT.prev_ext_int_from\(1),
      R => p_0_in
    );
\ext_int_clr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_wdata(0),
      I1 => rstn,
      I2 => p_acc(0),
      I3 => p_acc(1),
      I4 => p_req,
      I5 => p_w_rb,
      O => \ext_int_clr[0]_i_1_n_0\
    );
\ext_int_clr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_wdata(1),
      I1 => rstn,
      I2 => p_acc(0),
      I3 => p_acc(1),
      I4 => p_req,
      I5 => p_w_rb,
      O => \ext_int_clr[1]_i_1_n_0\
    );
\ext_int_clr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ext_int_clr[0]_i_1_n_0\,
      Q => ext_int_clr(0),
      R => '0'
    );
\ext_int_clr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \ext_int_clr[1]_i_1_n_0\,
      Q => ext_int_clr(1),
      R => '0'
    );
ext_int_trigger_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IFLAG_HANDLER.ext_int\(0),
      I1 => \IFLAG_HANDLER.ext_int\(1),
      O => ext_int_trigger
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \IFLAG_HANDLER.ext_int\(0),
      I1 => p_acc(0),
      I2 => p_acc(1),
      I3 => p_req,
      I4 => p_w_rb,
      I5 => \^p_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => p_0_in
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \IFLAG_HANDLER.ext_int\(1),
      I1 => p_acc(0),
      I2 => p_acc(1),
      I3 => p_req,
      I4 => p_w_rb,
      I5 => \^p_rdata\(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^p_rdata\(0),
      R => p_0_in
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rdata[1]_i_2_n_0\,
      Q => \^p_rdata\(1),
      R => p_0_in
    );
resp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_req,
      I1 => p_acc(1),
      I2 => p_acc(0),
      O => resp0
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => resp0,
      Q => p_resp,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_ioring_0_0 is
  port (
    clk : out STD_LOGIC;
    rstn : out STD_LOGIC;
    gpio_dir : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gpio_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gpio_o : in STD_LOGIC_VECTOR ( 3 downto 0 );
    uart_rx : out STD_LOGIC;
    uart_tx : in STD_LOGIC;
    sram_ce_bar : in STD_LOGIC;
    sram_oe_bar : in STD_LOGIC;
    sram_we_bar : in STD_LOGIC;
    sram_data_dir : in STD_LOGIC;
    sram_data_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sram_data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sram_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    qspi_csb : in STD_LOGIC;
    qspi_sclk : in STD_LOGIC;
    qspi_dir : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspi_mosi : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspi_miso : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pad_clk : in STD_LOGIC;
    pad_rstn : in STD_LOGIC;
    pad_gpio : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    pad_uart_rx : in STD_LOGIC;
    pad_uart_tx : out STD_LOGIC;
    pad_sram_ce_bar : out STD_LOGIC;
    pad_sram_oe_bar : out STD_LOGIC;
    pad_sram_we_bar : out STD_LOGIC;
    pad_sram_data : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    pad_sram_addr : out STD_LOGIC_VECTOR ( 18 downto 0 );
    pad_qspi_sck : out STD_LOGIC;
    pad_qspi_csb : out STD_LOGIC;
    pad_qspi_sio : inout STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_ioring_0_0 : entity is "femto_ioring_0_0,ioring,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_ioring_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_ioring_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_ioring_0_0 : entity is "femto_ioring_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_ioring_0_0 : entity is "ioring,Vivado 2018.2";
end femto_bd_femto_ioring_0_0;

architecture STRUCTURE of femto_bd_femto_ioring_0_0 is
  signal \^gpio_o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pad_clk\ : STD_LOGIC;
  signal \^pad_gpio\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pad_qspi_sio\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pad_rstn\ : STD_LOGIC;
  signal \^pad_sram_data\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pad_uart_rx\ : STD_LOGIC;
  signal \^qspi_csb\ : STD_LOGIC;
  signal \^qspi_sclk\ : STD_LOGIC;
  signal \^sram_addr\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^sram_ce_bar\ : STD_LOGIC;
  signal \^sram_oe_bar\ : STD_LOGIC;
  signal \^sram_we_bar\ : STD_LOGIC;
  signal \^uart_tx\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pad_sram_data[0]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \pad_sram_data[1]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \pad_sram_data[2]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pad_sram_data[3]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \pad_sram_data[4]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \pad_sram_data[5]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \pad_sram_data[6]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \pad_sram_data[7]_INST_0\ : label is "soft_lutpair277";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of qspi_csb : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi CSb";
  attribute X_INTERFACE_INFO of qspi_sclk : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SCLK";
  attribute X_INTERFACE_INFO of sram_ce_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram CEb";
  attribute X_INTERFACE_INFO of sram_data_dir : signal is "ricynlee:user:femto_asram_bus:1.0 sram W_RB";
  attribute X_INTERFACE_INFO of sram_oe_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram OEb";
  attribute X_INTERFACE_INFO of sram_we_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram WEb";
  attribute X_INTERFACE_INFO of uart_rx : signal is "ricynlee:user:femto_uart_bus:1.0 uart RX";
  attribute X_INTERFACE_INFO of uart_tx : signal is "ricynlee:user:femto_uart_bus:1.0 uart TX";
  attribute X_INTERFACE_INFO of gpio_dir : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIR";
  attribute X_INTERFACE_INFO of gpio_i : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIN";
  attribute X_INTERFACE_INFO of gpio_o : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DOUT";
  attribute X_INTERFACE_INFO of qspi_dir : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi DIR";
  attribute X_INTERFACE_INFO of qspi_miso : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SIN";
  attribute X_INTERFACE_INFO of qspi_mosi : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SOUT";
  attribute X_INTERFACE_INFO of sram_addr : signal is "ricynlee:user:femto_asram_bus:1.0 sram ADDR";
  attribute X_INTERFACE_INFO of sram_data_in : signal is "ricynlee:user:femto_asram_bus:1.0 sram DIN";
  attribute X_INTERFACE_INFO of sram_data_out : signal is "ricynlee:user:femto_asram_bus:1.0 sram DOUT";
begin
  \^pad_clk\ <= pad_clk;
  \^pad_rstn\ <= pad_rstn;
  \^pad_uart_rx\ <= pad_uart_rx;
  \^qspi_csb\ <= qspi_csb;
  \^qspi_sclk\ <= qspi_sclk;
  \^sram_addr\(18 downto 0) <= sram_addr(18 downto 0);
  \^sram_ce_bar\ <= sram_ce_bar;
  \^sram_oe_bar\ <= sram_oe_bar;
  \^sram_we_bar\ <= sram_we_bar;
  \^uart_tx\ <= uart_tx;
  clk <= \^pad_clk\;
  pad_qspi_csb <= \^qspi_csb\;
  pad_qspi_sck <= \^qspi_sclk\;
  pad_sram_addr(18 downto 0) <= \^sram_addr\(18 downto 0);
  pad_sram_ce_bar <= \^sram_ce_bar\;
  pad_sram_oe_bar <= \^sram_oe_bar\;
  pad_sram_we_bar <= \^sram_we_bar\;
  pad_uart_tx <= \^uart_tx\;
  rstn <= \^pad_rstn\;
  uart_rx <= \^pad_uart_rx\;
\pad_qspi_sio[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => qspi_mosi(0),
      I1 => qspi_dir(0),
      O => \^pad_qspi_sio\(0)
    );
\pad_qspi_sio[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => qspi_mosi(1),
      I1 => qspi_dir(1),
      O => \^pad_qspi_sio\(1)
    );
\pad_qspi_sio[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => qspi_mosi(2),
      I1 => qspi_dir(2),
      O => \^pad_qspi_sio\(2)
    );
\pad_qspi_sio[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => qspi_mosi(3),
      I1 => qspi_dir(3),
      O => \^pad_qspi_sio\(3)
    );
\pad_sram_data[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(0),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(0)
    );
\pad_sram_data[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(1),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(1)
    );
\pad_sram_data[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(2),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(2)
    );
\pad_sram_data[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(3),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(3)
    );
\pad_sram_data[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(4),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(4)
    );
\pad_sram_data[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(5),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(5)
    );
\pad_sram_data[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(6),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(6)
    );
\pad_sram_data[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sram_data_out(7),
      I1 => sram_data_dir,
      O => \^pad_sram_data\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_merger_0_0 is
  port (
    i0 : in STD_LOGIC;
    i1 : in STD_LOGIC;
    o : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_merger_0_0 : entity is "femto_merger_0_0,merger,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_merger_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_merger_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_merger_0_0 : entity is "femto_merger_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_merger_0_0 : entity is "merger,Vivado 2018.2";
end femto_bd_femto_merger_0_0;

architecture STRUCTURE of femto_bd_femto_merger_0_0 is
  signal \^i0\ : STD_LOGIC;
  signal \^i1\ : STD_LOGIC;
begin
  \^i0\ <= i0;
  \^i1\ <= i1;
  o(1) <= \^i1\;
  o(0) <= \^i0\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_splitter_0_0 is
  port (
    i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    o0 : out STD_LOGIC;
    o1 : out STD_LOGIC;
    o2 : out STD_LOGIC;
    o3 : out STD_LOGIC;
    o4 : out STD_LOGIC;
    o5 : out STD_LOGIC;
    o6 : out STD_LOGIC;
    o7 : out STD_LOGIC;
    o8 : out STD_LOGIC;
    o9 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_splitter_0_0 : entity is "femto_splitter_0_0,splitter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_splitter_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_splitter_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_splitter_0_0 : entity is "femto_splitter_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_splitter_0_0 : entity is "splitter,Vivado 2018.2";
end femto_bd_femto_splitter_0_0;

architecture STRUCTURE of femto_bd_femto_splitter_0_0 is
  signal \^i\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  \^i\(9 downto 0) <= i(9 downto 0);
  o0 <= \^i\(0);
  o1 <= \^i\(1);
  o2 <= \^i\(2);
  o3 <= \^i\(3);
  o4 <= \^i\(4);
  o5 <= \^i\(5);
  o6 <= \^i\(6);
  o7 <= \^i\(7);
  o8 <= \^i\(8);
  o9 <= \^i\(9);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_fifo is
  port (
    wptr : out STD_LOGIC;
    rptr : out STD_LOGIC;
    \pingpong[0].empty\ : out STD_LOGIC;
    \pingpong[0].full\ : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \d_reg[0]_0\ : out STD_LOGIC;
    \pingpong[1].r\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    if_c : out STD_LOGIC;
    \s1_reg[54]_rep\ : out STD_LOGIC;
    \s1_reg[54]_rep_0\ : out STD_LOGIC;
    \s1_reg[54]_rep_1\ : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_reg[2]\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    ibus_resp : in STD_LOGIC;
    \BUS_REQ_CTRL.ibus_busy_post\ : in STD_LOGIC;
    \pingpong[1].full\ : in STD_LOGIC;
    \rptr_reg[0]_0\ : in STD_LOGIC;
    \pingpong[0].w\ : in STD_LOGIC;
    \pingpong[0].r\ : in STD_LOGIC;
    ibus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wsel_reg : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    rsel : in STD_LOGIC;
    \PIPELINE.state\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_reg[1]\ : in STD_LOGIC;
    \rptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_fifo : entity is "fifo";
end femto_bd_fifo;

architecture STRUCTURE of femto_bd_fifo is
  signal \array\ : STD_LOGIC;
  signal \^d_reg[0]_0\ : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_i_2_n_0 : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal ibus_req_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^pingpong[0].empty\ : STD_LOGIC;
  signal \^pingpong[0].full\ : STD_LOGIC;
  signal \^rptr\ : STD_LOGIC;
  signal \rptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^wptr\ : STD_LOGIC;
  signal \wptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wptr[0]_i_2_n_0\ : STD_LOGIC;
  signal NLW_array_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_6_11 : label is "";
begin
  \d_reg[0]_0\ <= \^d_reg[0]_0\;
  dout(15 downto 0) <= \^dout\(15 downto 0);
  \pingpong[0].empty\ <= \^pingpong[0].empty\;
  \pingpong[0].full\ <= \^pingpong[0].full\;
  rptr <= \^rptr\;
  wptr <= \^wptr\;
array_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^rptr\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^rptr\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^rptr\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wptr\,
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(1 downto 0),
      DOB(1 downto 0) => \^dout\(3 downto 2),
      DOC(1 downto 0) => \^dout\(5 downto 4),
      DOD(1 downto 0) => NLW_array_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
array_reg_0_1_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020202020"
    )
        port map (
      I0 => rstn,
      I1 => \d_reg[1]\,
      I2 => \pingpong[0].w\,
      I3 => \^pingpong[0].empty\,
      I4 => \pingpong[0].r\,
      I5 => \^pingpong[0].full\,
      O => \array\
    );
array_reg_0_1_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(17),
      I1 => ibus_rdata(1),
      I2 => wsel_reg,
      O => din(1)
    );
array_reg_0_1_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(16),
      I1 => ibus_rdata(0),
      I2 => wsel_reg,
      O => din(0)
    );
array_reg_0_1_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(19),
      I1 => ibus_rdata(3),
      I2 => wsel_reg,
      O => din(3)
    );
array_reg_0_1_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(18),
      I1 => ibus_rdata(2),
      I2 => wsel_reg,
      O => din(2)
    );
array_reg_0_1_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(21),
      I1 => ibus_rdata(5),
      I2 => wsel_reg,
      O => din(5)
    );
array_reg_0_1_0_5_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(20),
      I1 => ibus_rdata(4),
      I2 => wsel_reg,
      O => din(4)
    );
\array_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => empty_reg_0,
      I1 => \^dout\(1),
      I2 => \^dout\(0),
      I3 => rsel,
      O => \pingpong[1].r\
    );
array_reg_0_1_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^rptr\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^rptr\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^rptr\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wptr\,
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(13 downto 12),
      DOB(1 downto 0) => \^dout\(15 downto 14),
      DOC(1 downto 0) => NLW_array_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
array_reg_0_1_12_15_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(29),
      I1 => ibus_rdata(13),
      I2 => wsel_reg,
      O => din(13)
    );
array_reg_0_1_12_15_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(28),
      I1 => ibus_rdata(12),
      I2 => wsel_reg,
      O => din(12)
    );
array_reg_0_1_12_15_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(31),
      I1 => ibus_rdata(15),
      I2 => wsel_reg,
      O => din(15)
    );
array_reg_0_1_12_15_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(30),
      I1 => ibus_rdata(14),
      I2 => wsel_reg,
      O => din(14)
    );
array_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^rptr\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^rptr\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^rptr\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wptr\,
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(7 downto 6),
      DOB(1 downto 0) => \^dout\(9 downto 8),
      DOC(1 downto 0) => \^dout\(11 downto 10),
      DOD(1 downto 0) => NLW_array_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
array_reg_0_1_6_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(23),
      I1 => ibus_rdata(7),
      I2 => wsel_reg,
      O => din(7)
    );
array_reg_0_1_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(22),
      I1 => ibus_rdata(6),
      I2 => wsel_reg,
      O => din(6)
    );
array_reg_0_1_6_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(25),
      I1 => ibus_rdata(9),
      I2 => wsel_reg,
      O => din(9)
    );
array_reg_0_1_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(24),
      I1 => ibus_rdata(8),
      I2 => wsel_reg,
      O => din(8)
    );
array_reg_0_1_6_11_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(27),
      I1 => ibus_rdata(11),
      I2 => wsel_reg,
      O => din(11)
    );
array_reg_0_1_6_11_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(26),
      I1 => ibus_rdata(10),
      I2 => wsel_reg,
      O => din(10)
    );
\d[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
        port map (
      I0 => \^d_reg[0]_0\,
      I1 => rstn,
      I2 => ibus_resp,
      I3 => \BUS_REQ_CTRL.ibus_busy_post\,
      O => \d_reg[0]\
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FF00060000"
    )
        port map (
      I0 => \^rptr\,
      I1 => \^wptr\,
      I2 => \^pingpong[0].full\,
      I3 => \pingpong[0].w\,
      I4 => \pingpong[0].r\,
      I5 => \^pingpong[0].empty\,
      O => empty_i_2_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => empty_i_2_n_0,
      Q => \^pingpong[0].empty\,
      S => \d_reg[2]\
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFF00000440"
    )
        port map (
      I0 => \^pingpong[0].empty\,
      I1 => \pingpong[0].w\,
      I2 => \^wptr\,
      I3 => \^rptr\,
      I4 => \pingpong[0].r\,
      I5 => \^pingpong[0].full\,
      O => full_i_1_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => full_i_1_n_0,
      Q => \^pingpong[0].full\,
      R => \d_reg[2]\
    );
ibus_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BB0B0B0BBB"
    )
        port map (
      I0 => ibus_resp,
      I1 => \BUS_REQ_CTRL.ibus_busy_post\,
      I2 => \^pingpong[0].full\,
      I3 => \pingpong[1].full\,
      I4 => \rptr_reg[0]_0\,
      I5 => ibus_req_INST_0_i_2_n_0,
      O => \^d_reg[0]_0\
    );
ibus_req_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rptr\,
      I1 => \^wptr\,
      O => ibus_req_INST_0_i_2_n_0
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFBBBB04004444"
    )
        port map (
      I0 => \d_reg[1]\,
      I1 => \pingpong[0].r\,
      I2 => \^pingpong[0].full\,
      I3 => \pingpong[0].w\,
      I4 => \^pingpong[0].empty\,
      I5 => \^rptr\,
      O => \rptr[0]_i_1_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[0]_i_1_n_0\,
      Q => \^rptr\,
      R => \rst_r_reg[9]\
    );
\s1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \rptr_reg[0]_1\(1),
      I2 => \^dout\(0),
      I3 => rsel,
      I4 => \rptr_reg[0]_1\(0),
      O => if_c
    );
\s1[65]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \rptr_reg[0]_1\(3),
      I2 => \^dout\(4),
      I3 => rsel,
      I4 => \rptr_reg[0]_1\(2),
      O => \s1_reg[54]_rep\
    );
\s1[65]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \rptr_reg[0]_1\(4),
      I2 => \^dout\(5),
      I3 => rsel,
      I4 => \rptr_reg[0]_1\(3),
      O => \s1_reg[54]_rep_0\
    );
\s1[65]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \rptr_reg[0]_1\(5),
      I2 => \^dout\(8),
      I3 => rsel,
      I4 => \rptr_reg[0]_1\(6),
      O => \s1_reg[54]_rep_1\
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFEFFFEF0020"
    )
        port map (
      I0 => \^rptr\,
      I1 => \PIPELINE.state\(2),
      I2 => \PIPELINE.state\(0),
      I3 => \PIPELINE.state\(1),
      I4 => \wptr[0]_i_2_n_0\,
      I5 => \^wptr\,
      O => \wptr[0]_i_1_n_0\
    );
\wptr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \pingpong[0].w\,
      I1 => \^pingpong[0].empty\,
      I2 => \pingpong[0].r\,
      I3 => \^pingpong[0].full\,
      O => \wptr[0]_i_2_n_0\
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[0]_i_1_n_0\,
      Q => \^wptr\,
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_fifo_2 is
  port (
    \pingpong[1].full\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \d_reg[0]\ : out STD_LOGIC;
    rsel_reg : out STD_LOGIC;
    ibus_acc : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[1]\ : out STD_LOGIC;
    \pingpong[0].r\ : out STD_LOGIC;
    rsel_reg_0 : out STD_LOGIC;
    wsel_reg : out STD_LOGIC;
    if_ir : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \s1_reg[54]_rep\ : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_reg[2]\ : in STD_LOGIC;
    if_pc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rsel : in STD_LOGIC;
    \rptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \d_reg[2]_0\ : in STD_LOGIC;
    \pingpong[0].empty\ : in STD_LOGIC;
    ibus_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pingpong[1].w\ : in STD_LOGIC;
    \pingpong[1].r\ : in STD_LOGIC;
    wptr : in STD_LOGIC;
    rptr : in STD_LOGIC;
    ibus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wsel_reg_0 : in STD_LOGIC;
    \PIPELINE.state\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    if_c : in STD_LOGIC;
    \d_reg[1]_0\ : in STD_LOGIC;
    i_resp_latched : in STD_LOGIC;
    \PREFETCHER.i_resp_16_32b\ : in STD_LOGIC;
    \pingpong[0].full\ : in STD_LOGIC;
    rsel_reg_1 : in STD_LOGIC;
    rsel_reg_2 : in STD_LOGIC;
    rsel_reg_3 : in STD_LOGIC;
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_fifo_2 : entity is "fifo";
end femto_bd_fifo_2;

architecture STRUCTURE of femto_bd_fifo_2 is
  signal \PREFETCHER.expander/illegal_instr_c\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c2\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c30_out\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c4\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c48_out\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c8\ : STD_LOGIC;
  signal \PREFETCHER.expander/illegal_instr_c80_in\ : STD_LOGIC;
  signal \PREFETCHER.expander/out_instr6\ : STD_LOGIC_VECTOR ( 18 downto 15 );
  signal \PREFETCHER.expander/p_0_in\ : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \PREFETCHER.expander/p_0_out\ : STD_LOGIC_VECTOR ( 26 downto 9 );
  signal \PREFETCHER.expander/p_1_out\ : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal \PREFETCHER.expander/p_3_out\ : STD_LOGIC_VECTOR ( 26 downto 23 );
  signal \PREFETCHER.expander/p_5_in\ : STD_LOGIC;
  signal \PREFETCHER.if_ir_raw\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \array__0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_4__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_5__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_6__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal array_reg_0_1_0_5_n_2 : STD_LOGIC;
  signal array_reg_0_1_0_5_n_3 : STD_LOGIC;
  signal \array_reg_0_1_12_15_i_1__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_12_15_i_2__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_12_15_i_3__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_12_15_i_4__0_n_0\ : STD_LOGIC;
  signal array_reg_0_1_12_15_n_0 : STD_LOGIC;
  signal array_reg_0_1_12_15_n_1 : STD_LOGIC;
  signal array_reg_0_1_12_15_n_2 : STD_LOGIC;
  signal array_reg_0_1_12_15_n_3 : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_1__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_2__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_3__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_4__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_5__0_n_0\ : STD_LOGIC;
  signal \array_reg_0_1_6_11_i_6__0_n_0\ : STD_LOGIC;
  signal array_reg_0_1_6_11_n_2 : STD_LOGIC;
  signal array_reg_0_1_6_11_n_4 : STD_LOGIC;
  signal array_reg_0_1_6_11_n_5 : STD_LOGIC;
  signal \^d_reg[1]\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal empty_i_1_n_0 : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal \pingpong[1].empty\ : STD_LOGIC;
  signal \^pingpong[1].full\ : STD_LOGIC;
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal rptr_1 : STD_LOGIC;
  signal rsel_i_3_n_0 : STD_LOGIC;
  signal \^rsel_reg\ : STD_LOGIC;
  signal \s1[36]_i_2_n_0\ : STD_LOGIC;
  signal \s1[38]_i_2_n_0\ : STD_LOGIC;
  signal \s1[38]_i_3_n_0\ : STD_LOGIC;
  signal \s1[39]_i_3_n_0\ : STD_LOGIC;
  signal \s1[39]_i_4_n_0\ : STD_LOGIC;
  signal \s1[40]_i_2_n_0\ : STD_LOGIC;
  signal \s1[40]_i_3_n_0\ : STD_LOGIC;
  signal \s1[41]_i_2_n_0\ : STD_LOGIC;
  signal \s1[41]_i_3_n_0\ : STD_LOGIC;
  signal \s1[41]_i_5_n_0\ : STD_LOGIC;
  signal \s1[42]_i_2_n_0\ : STD_LOGIC;
  signal \s1[42]_i_3_n_0\ : STD_LOGIC;
  signal \s1[42]_i_5_n_0\ : STD_LOGIC;
  signal \s1[42]_i_6_n_0\ : STD_LOGIC;
  signal \s1[43]_i_2_n_0\ : STD_LOGIC;
  signal \s1[43]_i_3_n_0\ : STD_LOGIC;
  signal \s1[44]_i_2_n_0\ : STD_LOGIC;
  signal \s1[44]_i_3_n_0\ : STD_LOGIC;
  signal \s1[45]_i_2_n_0\ : STD_LOGIC;
  signal \s1[45]_i_3_n_0\ : STD_LOGIC;
  signal \s1[45]_i_4_n_0\ : STD_LOGIC;
  signal \s1[46]_i_2_n_0\ : STD_LOGIC;
  signal \s1[46]_i_5_n_0\ : STD_LOGIC;
  signal \s1[46]_i_6_n_0\ : STD_LOGIC;
  signal \s1[47]_i_4_n_0\ : STD_LOGIC;
  signal \s1[47]_i_5_n_0\ : STD_LOGIC;
  signal \s1[48]_i_4_n_0\ : STD_LOGIC;
  signal \s1[48]_i_5_n_0\ : STD_LOGIC;
  signal \s1[49]_i_2_n_0\ : STD_LOGIC;
  signal \s1[49]_i_5_n_0\ : STD_LOGIC;
  signal \s1[49]_i_6_n_0\ : STD_LOGIC;
  signal \s1[50]_i_2_n_0\ : STD_LOGIC;
  signal \s1[50]_i_3_n_0\ : STD_LOGIC;
  signal \s1[50]_i_5_n_0\ : STD_LOGIC;
  signal \s1[50]_i_6_n_0\ : STD_LOGIC;
  signal \s1[50]_i_7_n_0\ : STD_LOGIC;
  signal \s1[51]_i_2_n_0\ : STD_LOGIC;
  signal \s1[51]_i_3_n_0\ : STD_LOGIC;
  signal \s1[51]_i_5_n_0\ : STD_LOGIC;
  signal \s1[51]_i_6_n_0\ : STD_LOGIC;
  signal \s1[52]_i_2_n_0\ : STD_LOGIC;
  signal \s1[52]_i_3_n_0\ : STD_LOGIC;
  signal \s1[52]_i_5_n_0\ : STD_LOGIC;
  signal \s1[53]_i_2_n_0\ : STD_LOGIC;
  signal \s1[53]_i_3_n_0\ : STD_LOGIC;
  signal \s1[53]_i_4_n_0\ : STD_LOGIC;
  signal \s1[53]_i_5_n_0\ : STD_LOGIC;
  signal \s1[54]_i_2_n_0\ : STD_LOGIC;
  signal \s1[54]_i_3_n_0\ : STD_LOGIC;
  signal \s1[54]_i_4_n_0\ : STD_LOGIC;
  signal \s1[54]_i_6_n_0\ : STD_LOGIC;
  signal \s1[55]_i_2_n_0\ : STD_LOGIC;
  signal \s1[55]_i_3_n_0\ : STD_LOGIC;
  signal \s1[55]_i_4_n_0\ : STD_LOGIC;
  signal \s1[56]_i_2_n_0\ : STD_LOGIC;
  signal \s1[56]_i_3_n_0\ : STD_LOGIC;
  signal \s1[56]_i_4_n_0\ : STD_LOGIC;
  signal \s1[56]_i_6_n_0\ : STD_LOGIC;
  signal \s1[57]_i_4_n_0\ : STD_LOGIC;
  signal \s1[57]_i_7_n_0\ : STD_LOGIC;
  signal \s1[57]_i_8_n_0\ : STD_LOGIC;
  signal \s1[57]_i_9_n_0\ : STD_LOGIC;
  signal \s1[58]_i_2_n_0\ : STD_LOGIC;
  signal \s1[58]_i_3_n_0\ : STD_LOGIC;
  signal \s1[58]_i_4_n_0\ : STD_LOGIC;
  signal \s1[58]_i_7_n_0\ : STD_LOGIC;
  signal \s1[58]_i_8_n_0\ : STD_LOGIC;
  signal \s1[58]_i_9_n_0\ : STD_LOGIC;
  signal \s1[59]_i_2_n_0\ : STD_LOGIC;
  signal \s1[59]_i_3_n_0\ : STD_LOGIC;
  signal \s1[59]_i_4_n_0\ : STD_LOGIC;
  signal \s1[59]_i_5_n_0\ : STD_LOGIC;
  signal \s1[60]_i_4_n_0\ : STD_LOGIC;
  signal \s1[60]_i_7_n_0\ : STD_LOGIC;
  signal \s1[60]_i_8_n_0\ : STD_LOGIC;
  signal \s1[60]_i_9_n_0\ : STD_LOGIC;
  signal \s1[61]_i_2_n_0\ : STD_LOGIC;
  signal \s1[61]_i_3_n_0\ : STD_LOGIC;
  signal \s1[61]_i_4_n_0\ : STD_LOGIC;
  signal \s1[61]_i_6_n_0\ : STD_LOGIC;
  signal \s1[62]_i_2_n_0\ : STD_LOGIC;
  signal \s1[62]_i_3_n_0\ : STD_LOGIC;
  signal \s1[62]_i_4_n_0\ : STD_LOGIC;
  signal \s1[62]_i_5_n_0\ : STD_LOGIC;
  signal \s1[62]_i_6_n_0\ : STD_LOGIC;
  signal \s1[63]_i_3_n_0\ : STD_LOGIC;
  signal \s1[63]_i_6_n_0\ : STD_LOGIC;
  signal \s1[63]_i_7_n_0\ : STD_LOGIC;
  signal \s1[64]_i_2_n_0\ : STD_LOGIC;
  signal \s1[64]_i_3_n_0\ : STD_LOGIC;
  signal \s1[65]_i_16_n_0\ : STD_LOGIC;
  signal \s1[65]_i_4_n_0\ : STD_LOGIC;
  signal \s1[65]_i_6_n_0\ : STD_LOGIC;
  signal \s1_reg[46]_i_3_n_0\ : STD_LOGIC;
  signal \s1_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \s1_reg[48]_i_3_n_0\ : STD_LOGIC;
  signal \s1_reg[49]_i_3_n_0\ : STD_LOGIC;
  signal \wptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wptr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal wptr_0 : STD_LOGIC;
  signal NLW_array_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_1_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s1[34]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s1[37]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s1[38]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s1[40]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s1[41]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s1[42]_i_4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s1[43]_i_4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s1[45]_i_4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \s1[51]_i_5\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s1[51]_i_6\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s1[53]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s1[54]_i_5\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s1[54]_i_6\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s1[56]_i_5\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s1[57]_i_5\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s1[57]_i_8\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s1[58]_i_5\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s1[58]_i_6\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s1[59]_i_5\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s1[60]_i_5\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s1[60]_i_6\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s1[63]_i_5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s1[64]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s1[65]_i_11\ : label is "soft_lutpair384";
begin
  \d_reg[1]\ <= \^d_reg[1]\;
  dout(6 downto 0) <= \^dout\(6 downto 0);
  \pingpong[1].full\ <= \^pingpong[1].full\;
  rsel_reg <= \^rsel_reg\;
array_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rptr_1,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rptr_1,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rptr_1,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wptr_0,
      DIA(1) => \array_reg_0_1_0_5_i_2__0_n_0\,
      DIA(0) => \array_reg_0_1_0_5_i_3__0_n_0\,
      DIB(1) => \array_reg_0_1_0_5_i_4__0_n_0\,
      DIB(0) => \array_reg_0_1_0_5_i_5__0_n_0\,
      DIC(1) => \array_reg_0_1_0_5_i_6__0_n_0\,
      DIC(0) => \array_reg_0_1_0_5_i_7__0_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(1 downto 0),
      DOB(1) => array_reg_0_1_0_5_n_2,
      DOB(0) => array_reg_0_1_0_5_n_3,
      DOC(1 downto 0) => \^dout\(3 downto 2),
      DOD(1 downto 0) => NLW_array_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array__0\
    );
array_reg_0_1_0_5_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^rsel_reg\,
      I1 => rsel,
      I2 => \^dout\(1),
      I3 => \^dout\(0),
      O => \pingpong[0].r\
    );
\array_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020202020"
    )
        port map (
      I0 => rstn,
      I1 => \d_reg[1]_0\,
      I2 => \pingpong[1].w\,
      I3 => \pingpong[1].empty\,
      I4 => \pingpong[1].r\,
      I5 => \^pingpong[1].full\,
      O => \array__0\
    );
\array_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(1),
      I1 => ibus_rdata(17),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_2__0_n_0\
    );
\array_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(0),
      I1 => ibus_rdata(16),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_3__0_n_0\
    );
\array_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(3),
      I1 => ibus_rdata(19),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_4__0_n_0\
    );
\array_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(2),
      I1 => ibus_rdata(18),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_5__0_n_0\
    );
\array_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(5),
      I1 => ibus_rdata(21),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_6__0_n_0\
    );
\array_reg_0_1_0_5_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(4),
      I1 => ibus_rdata(20),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_0_5_i_7__0_n_0\
    );
array_reg_0_1_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rptr_1,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rptr_1,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rptr_1,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wptr_0,
      DIA(1) => \array_reg_0_1_12_15_i_1__0_n_0\,
      DIA(0) => \array_reg_0_1_12_15_i_2__0_n_0\,
      DIB(1) => \array_reg_0_1_12_15_i_3__0_n_0\,
      DIB(0) => \array_reg_0_1_12_15_i_4__0_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => array_reg_0_1_12_15_n_0,
      DOA(0) => array_reg_0_1_12_15_n_1,
      DOB(1) => array_reg_0_1_12_15_n_2,
      DOB(0) => array_reg_0_1_12_15_n_3,
      DOC(1 downto 0) => NLW_array_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array__0\
    );
\array_reg_0_1_12_15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(13),
      I1 => ibus_rdata(29),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_12_15_i_1__0_n_0\
    );
\array_reg_0_1_12_15_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(12),
      I1 => ibus_rdata(28),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_12_15_i_2__0_n_0\
    );
\array_reg_0_1_12_15_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(15),
      I1 => ibus_rdata(31),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_12_15_i_3__0_n_0\
    );
\array_reg_0_1_12_15_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(14),
      I1 => ibus_rdata(30),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_12_15_i_4__0_n_0\
    );
array_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rptr_1,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rptr_1,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rptr_1,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wptr_0,
      DIA(1) => \array_reg_0_1_6_11_i_1__0_n_0\,
      DIA(0) => \array_reg_0_1_6_11_i_2__0_n_0\,
      DIB(1) => \array_reg_0_1_6_11_i_3__0_n_0\,
      DIB(0) => \array_reg_0_1_6_11_i_4__0_n_0\,
      DIC(1) => \array_reg_0_1_6_11_i_5__0_n_0\,
      DIC(0) => \array_reg_0_1_6_11_i_6__0_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(5 downto 4),
      DOB(1) => array_reg_0_1_6_11_n_2,
      DOB(0) => \^dout\(6),
      DOC(1) => array_reg_0_1_6_11_n_4,
      DOC(0) => array_reg_0_1_6_11_n_5,
      DOD(1 downto 0) => NLW_array_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array__0\
    );
\array_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(7),
      I1 => ibus_rdata(23),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_1__0_n_0\
    );
\array_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(6),
      I1 => ibus_rdata(22),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_2__0_n_0\
    );
\array_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(9),
      I1 => ibus_rdata(25),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_3__0_n_0\
    );
\array_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(8),
      I1 => ibus_rdata(24),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_4__0_n_0\
    );
\array_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(11),
      I1 => ibus_rdata(27),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_5__0_n_0\
    );
\array_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ibus_rdata(10),
      I1 => ibus_rdata(26),
      I2 => wsel_reg_0,
      O => \array_reg_0_1_6_11_i_6__0_n_0\
    );
\d[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => if_pc(1),
      I1 => \^dout\(0),
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(0),
      I4 => \^dout\(1),
      I5 => \rptr_reg[0]_0\(1),
      O => S(1)
    );
\d[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A955A5595955555"
    )
        port map (
      I0 => if_pc(0),
      I1 => \^dout\(0),
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(0),
      I4 => \^dout\(1),
      I5 => \rptr_reg[0]_0\(1),
      O => S(0)
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FF00060000"
    )
        port map (
      I0 => rptr_1,
      I1 => wptr_0,
      I2 => \^pingpong[1].full\,
      I3 => \pingpong[1].w\,
      I4 => \pingpong[1].r\,
      I5 => \pingpong[1].empty\,
      O => empty_i_1_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => empty_i_1_n_0,
      Q => \pingpong[1].empty\,
      S => \d_reg[2]\
    );
\full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFF00000440"
    )
        port map (
      I0 => \pingpong[1].empty\,
      I1 => \pingpong[1].w\,
      I2 => wptr_0,
      I3 => rptr_1,
      I4 => \pingpong[1].r\,
      I5 => \^pingpong[1].full\,
      O => \full_i_1__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => \^pingpong[1].full\,
      R => \d_reg[2]\
    );
\ibus_acc[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[1]\,
      O => ibus_acc(0)
    );
\ibus_acc[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pingpong[1].empty\,
      I1 => \pingpong[0].empty\,
      I2 => ibus_addr(0),
      O => \^d_reg[1]\
    );
ibus_req_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_1,
      I1 => wptr_0,
      O => \d_reg[0]\
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFBBBB04004444"
    )
        port map (
      I0 => \d_reg[1]_0\,
      I1 => \pingpong[1].r\,
      I2 => \^pingpong[1].full\,
      I3 => \pingpong[1].w\,
      I4 => \pingpong[1].empty\,
      I5 => rptr_1,
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[0]_i_1__0_n_0\,
      Q => rptr_1,
      R => \rst_r_reg[9]\
    );
rsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6A6A6A"
    )
        port map (
      I0 => rsel,
      I1 => \^rsel_reg\,
      I2 => if_c,
      I3 => \pingpong[1].empty\,
      I4 => \pingpong[0].empty\,
      I5 => \d_reg[2]\,
      O => rsel_reg_0
    );
rsel_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2A2A2A2A2A2A"
    )
        port map (
      I0 => \d_reg[2]_0\,
      I1 => \pingpong[0].empty\,
      I2 => \pingpong[1].empty\,
      I3 => rsel_i_3_n_0,
      I4 => \PREFETCHER.if_ir_raw\(0),
      I5 => \PREFETCHER.if_ir_raw\(1),
      O => \^rsel_reg\
    );
rsel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FFFF6060606060"
    )
        port map (
      I0 => wptr_0,
      I1 => rptr_1,
      I2 => \pingpong[0].empty\,
      I3 => wptr,
      I4 => rptr,
      I5 => \pingpong[1].empty\,
      O => rsel_i_3_n_0
    );
\s1[34]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(0)
    );
\s1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[40]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[36]_i_2_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(1)
    );
\s1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB88888888"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(2),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \s1[45]_i_4_n_0\,
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[36]_i_2_n_0\
    );
\s1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088B80000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(3),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(0),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(2)
    );
\s1[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_0_5_n_2,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(3),
      O => \PREFETCHER.if_ir_raw\(3)
    );
\s1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[38]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[38]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(3)
    );
\s1[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004000F"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(15),
      O => \s1[38]_i_2_n_0\
    );
\s1[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(4),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[38]_i_3_n_0\
    );
\s1[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \PREFETCHER.if_ir_raw\(0),
      I3 => \s1[39]_i_3_n_0\,
      I4 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(4)
    );
\s1[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_0,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(13),
      O => \PREFETCHER.if_ir_raw\(13)
    );
\s1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \rptr_reg[0]_0\(5),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[39]_i_4_n_0\,
      O => \s1[39]_i_3_n_0\
    );
\s1[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFF0F08080"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(10),
      I1 => \PREFETCHER.if_ir_raw\(11),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \s1[45]_i_4_n_0\,
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[39]_i_4_n_0\
    );
\s1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[40]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[40]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(5)
    );
\s1[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(1),
      I1 => \PREFETCHER.if_ir_raw\(13),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.expander/illegal_instr_c80_in\,
      O => \s1[40]_i_2_n_0\
    );
\s1[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(6),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(14),
      O => \s1[40]_i_3_n_0\
    );
\s1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \s1[41]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(0),
      I2 => \s1[41]_i_3_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(1),
      I4 => \PREFETCHER.if_ir_raw\(7),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(6)
    );
\s1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C000AF00A0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(7),
      I1 => \s1[41]_i_5_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(2),
      I5 => \PREFETCHER.if_ir_raw\(15),
      O => \s1[41]_i_2_n_0\
    );
\s1[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8F3F088B833F0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(7),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[45]_i_4_n_0\,
      O => \s1[41]_i_3_n_0\
    );
\s1[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(7),
      O => \PREFETCHER.if_ir_raw\(7)
    );
\s1[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEA4540"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I1 => \^dout\(5),
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(7),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.if_ir_raw\(14),
      O => \s1[41]_i_5_n_0\
    );
\s1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \s1[42]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(0),
      I2 => \s1[42]_i_3_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(1),
      I4 => \PREFETCHER.if_ir_raw\(8),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(7)
    );
\s1[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080B08"
    )
        port map (
      I0 => \s1[42]_i_5_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(3),
      I4 => \PREFETCHER.if_ir_raw\(15),
      O => \s1[42]_i_2_n_0\
    );
\s1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8CCF088B8C0F0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(3),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(8),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[42]_i_6_n_0\,
      O => \s1[42]_i_3_n_0\
    );
\s1[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(8),
      O => \PREFETCHER.if_ir_raw\(8)
    );
\s1[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F001F1F1F000000"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \^dout\(6),
      I4 => rsel,
      I5 => \rptr_reg[0]_0\(8),
      O => \s1[42]_i_5_n_0\
    );
\s1[42]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(8),
      I1 => \PREFETCHER.if_ir_raw\(9),
      I2 => \PREFETCHER.if_ir_raw\(7),
      I3 => \PREFETCHER.if_ir_raw\(11),
      I4 => \PREFETCHER.if_ir_raw\(10),
      O => \s1[42]_i_6_n_0\
    );
\s1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \s1[43]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(0),
      I2 => \s1[43]_i_3_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(1),
      I4 => \PREFETCHER.if_ir_raw\(9),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(8)
    );
\s1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \PREFETCHER.expander/p_0_out\(9),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(6),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(4),
      O => \s1[43]_i_2_n_0\
    );
\s1[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8C0F088B800F0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(4),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(9),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[45]_i_4_n_0\,
      O => \s1[43]_i_3_n_0\
    );
\s1[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_6_11_n_2,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(9),
      O => \PREFETCHER.if_ir_raw\(9)
    );
\s1[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(9),
      O => \PREFETCHER.expander/p_0_out\(9)
    );
\s1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[44]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[44]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(9)
    );
\s1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BFFF000F"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(10),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[44]_i_2_n_0\
    );
\s1[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA0000FFFF0044"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(1),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \s1[45]_i_4_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(10),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[44]_i_3_n_0\
    );
\s1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[45]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[45]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(10)
    );
\s1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFF000000000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(11),
      O => \s1[45]_i_2_n_0\
    );
\s1[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA0000FFBB0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(1),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \s1[45]_i_4_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(11),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[45]_i_3_n_0\
    );
\s1[45]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(8),
      I1 => \PREFETCHER.if_ir_raw\(11),
      I2 => \PREFETCHER.if_ir_raw\(7),
      I3 => \PREFETCHER.if_ir_raw\(10),
      I4 => \PREFETCHER.if_ir_raw\(9),
      O => \s1[45]_i_4_n_0\
    );
\s1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \s1[46]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(0),
      I3 => \s1_reg[46]_i_3_n_0\,
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(11)
    );
\s1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      I3 => array_reg_0_1_12_15_n_2,
      I4 => \rptr_reg[0]_0\(15),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[46]_i_2_n_0\
    );
\s1[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_1,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(12),
      O => \PREFETCHER.if_ir_raw\(12)
    );
\s1[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[46]_i_5_n_0\
    );
\s1[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E5E5E0E5E0E5E0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(12),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \s1[57]_i_8_n_0\,
      I4 => \PREFETCHER.if_ir_raw\(6),
      I5 => \PREFETCHER.if_ir_raw\(5),
      O => \s1[46]_i_6_n_0\
    );
\s1[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PREFETCHER.expander/p_0_in\(13),
      I1 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(12)
    );
\s1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB3B3B0B08"
    )
        port map (
      I0 => \s1_reg[47]_i_3_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(0),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \PREFETCHER.expander/p_0_in\(13)
    );
\s1[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(3),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[47]_i_4_n_0\
    );
\s1[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD000D0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(10),
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(11),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.if_ir_raw\(14),
      O => \s1[47]_i_5_n_0\
    );
\s1[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \s1_reg[48]_i_3_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(0),
      I4 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(13)
    );
\s1[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      O => \PREFETCHER.if_ir_raw\(14)
    );
\s1[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(4),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[48]_i_4_n_0\
    );
\s1[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE00FE"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(6),
      I1 => \PREFETCHER.if_ir_raw\(5),
      I2 => \s1[57]_i_8_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.if_ir_raw\(14),
      O => \s1[48]_i_5_n_0\
    );
\s1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \s1[49]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(0),
      I2 => \s1_reg[49]_i_3_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(1),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(14)
    );
\s1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333BC00000080"
    )
        port map (
      I0 => \PREFETCHER.expander/out_instr6\(15),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(7),
      O => \s1[49]_i_2_n_0\
    );
\s1[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(6),
      I3 => \PREFETCHER.if_ir_raw\(3),
      I4 => \PREFETCHER.if_ir_raw\(7),
      I5 => rsel_reg_1,
      O => \PREFETCHER.expander/out_instr6\(15)
    );
\s1[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F800F0F8F800000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(5),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(7),
      O => \s1[49]_i_5_n_0\
    );
\s1[49]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(12),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(7),
      O => \s1[49]_i_6_n_0\
    );
\s1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[50]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[50]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(15)
    );
\s1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCCFFBFCC83"
    )
        port map (
      I0 => \PREFETCHER.expander/out_instr6\(16),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(8),
      I5 => \PREFETCHER.if_ir_raw\(14),
      O => \s1[50]_i_2_n_0\
    );
\s1[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(0),
      I1 => \^dout\(0),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[50]_i_5_n_0\,
      O => \s1[50]_i_3_n_0\
    );
\s1[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(6),
      I3 => \PREFETCHER.if_ir_raw\(3),
      I4 => \PREFETCHER.if_ir_raw\(8),
      I5 => rsel_reg_1,
      O => \PREFETCHER.expander/out_instr6\(16)
    );
\s1[50]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \s1[50]_i_6_n_0\,
      I1 => array_reg_0_1_12_15_n_2,
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(15),
      I4 => \s1[50]_i_7_n_0\,
      O => \s1[50]_i_5_n_0\
    );
\s1[50]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(12),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(8),
      O => \s1[50]_i_6_n_0\
    );
\s1[50]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE00F0FEFE00000"
    )
        port map (
      I0 => \s1[42]_i_6_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(8),
      O => \s1[50]_i_7_n_0\
    );
\s1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[51]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[51]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(16)
    );
\s1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333BC00000080"
    )
        port map (
      I0 => \PREFETCHER.expander/out_instr6\(17),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(9),
      O => \s1[51]_i_2_n_0\
    );
\s1[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7A0E7E7E7A0A0A0"
    )
        port map (
      I0 => \^dout\(1),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(1),
      I3 => \s1[51]_i_5_n_0\,
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[51]_i_6_n_0\,
      O => \s1[51]_i_3_n_0\
    );
\s1[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(6),
      I3 => \PREFETCHER.if_ir_raw\(3),
      I4 => \PREFETCHER.if_ir_raw\(9),
      I5 => rsel_reg_1,
      O => \PREFETCHER.expander/out_instr6\(17)
    );
\s1[51]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(12),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(9),
      O => \s1[51]_i_5_n_0\
    );
\s1[51]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B033B000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(12),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(9),
      O => \s1[51]_i_6_n_0\
    );
\s1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[52]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[52]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(17)
    );
\s1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0FCFA0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(10),
      I1 => \PREFETCHER.expander/out_instr6\(18),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[52]_i_2_n_0\
    );
\s1[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(2),
      I1 => array_reg_0_1_0_5_n_3,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[52]_i_5_n_0\,
      O => \s1[52]_i_3_n_0\
    );
\s1[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(6),
      I3 => \PREFETCHER.if_ir_raw\(3),
      I4 => \PREFETCHER.if_ir_raw\(10),
      I5 => rsel_reg_1,
      O => \PREFETCHER.expander/out_instr6\(18)
    );
\s1[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFA0AFAFEFA0AAAA"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \s1[45]_i_4_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(10),
      O => \s1[52]_i_5_n_0\
    );
\s1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \s1[53]_i_2_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(0),
      I3 => \s1[53]_i_3_n_0\,
      I4 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(18)
    );
\s1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044544404"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(11),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \s1[53]_i_4_n_0\,
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[53]_i_2_n_0\
    );
\s1[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(3),
      I1 => array_reg_0_1_0_5_n_2,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[53]_i_5_n_0\,
      O => \s1[53]_i_3_n_0\
    );
\s1[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(2),
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(3),
      I3 => \PREFETCHER.if_ir_raw\(11),
      I4 => \PREFETCHER.if_ir_raw\(5),
      I5 => \PREFETCHER.if_ir_raw\(4),
      O => \s1[53]_i_4_n_0\
    );
\s1[53]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F0005054F000000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \s1[45]_i_4_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(11),
      O => \s1[53]_i_5_n_0\
    );
\s1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[54]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[54]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(19)
    );
\s1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF3000000000"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(2),
      O => \s1[54]_i_2_n_0\
    );
\s1[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(4),
      I1 => \^dout\(2),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[54]_i_4_n_0\,
      O => \s1[54]_i_3_n_0\
    );
\s1[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \PREFETCHER.expander/p_1_out\(20),
      I1 => \PREFETCHER.if_ir_raw\(13),
      I2 => \PREFETCHER.if_ir_raw\(12),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[54]_i_6_n_0\,
      O => \s1[54]_i_4_n_0\
    );
\s1[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => rsel,
      I1 => array_reg_0_1_0_5_n_3,
      I2 => \rptr_reg[0]_0\(2),
      O => \PREFETCHER.expander/p_1_out\(20)
    );
\s1[54]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(12),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(2),
      O => \s1[54]_i_6_n_0\
    );
\s1[54]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[54]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[54]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => \s1_reg[54]_rep\
    );
\s1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[55]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[55]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(20)
    );
\s1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF3000000000"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(3),
      O => \s1[55]_i_2_n_0\
    );
\s1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(5),
      I1 => \^dout\(3),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[55]_i_4_n_0\,
      O => \s1[55]_i_3_n_0\
    );
\s1[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \s1[57]_i_9_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(3),
      O => \s1[55]_i_4_n_0\
    );
\s1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[56]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[56]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(21)
    );
\s1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF83FF00BC80"
    )
        port map (
      I0 => \s1[56]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(4),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(6),
      O => \s1[56]_i_2_n_0\
    );
\s1[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(6),
      I1 => \^dout\(4),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[56]_i_6_n_0\,
      O => \s1[56]_i_3_n_0\
    );
\s1[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8883000FFCC3300"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      I3 => \rptr_reg[0]_0\(4),
      I4 => \^dout\(2),
      I5 => \PREFETCHER.expander/illegal_instr_c80_in\,
      O => \s1[56]_i_4_n_0\
    );
\s1[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(4),
      O => \PREFETCHER.if_ir_raw\(4)
    );
\s1[56]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \s1[57]_i_9_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(4),
      O => \s1[56]_i_6_n_0\
    );
\s1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \PREFETCHER.expander/p_3_out\(23),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.expander/p_0_out\(23),
      I3 => \PREFETCHER.if_ir_raw\(0),
      I4 => \s1[57]_i_4_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(22)
    );
\s1[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \PREFETCHER.if_ir_raw\(10),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(5),
      I4 => \PREFETCHER.if_ir_raw\(13),
      O => \PREFETCHER.expander/p_3_out\(23)
    );
\s1[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.expander/illegal_instr_c80_in\,
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \PREFETCHER.if_ir_raw\(5),
      O => \PREFETCHER.expander/p_0_out\(23)
    );
\s1[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(7),
      I1 => \^dout\(5),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[57]_i_7_n_0\,
      O => \s1[57]_i_4_n_0\
    );
\s1[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_6_11_n_5,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(10),
      O => \PREFETCHER.if_ir_raw\(10)
    );
\s1[57]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(5),
      I1 => \PREFETCHER.if_ir_raw\(3),
      I2 => \PREFETCHER.if_ir_raw\(2),
      I3 => \PREFETCHER.if_ir_raw\(6),
      I4 => \PREFETCHER.if_ir_raw\(4),
      O => \PREFETCHER.expander/illegal_instr_c80_in\
    );
\s1[57]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033FFFF30000044"
    )
        port map (
      I0 => \s1[57]_i_8_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \s1[57]_i_9_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(5),
      O => \s1[57]_i_7_n_0\
    );
\s1[57]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CF77FF"
    )
        port map (
      I0 => array_reg_0_1_6_11_n_4,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(11),
      I3 => array_reg_0_1_6_11_n_5,
      I4 => \rptr_reg[0]_0\(10),
      O => \s1[57]_i_8_n_0\
    );
\s1[57]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rptr_reg[0]_0\(12),
      I1 => rsel,
      I2 => array_reg_0_1_12_15_n_1,
      I3 => \s1[45]_i_4_n_0\,
      O => \s1[57]_i_9_n_0\
    );
\s1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[58]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[58]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(23)
    );
\s1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0A0C0CFC0C0"
    )
        port map (
      I0 => \s1[58]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(11),
      I5 => \PREFETCHER.if_ir_raw\(15),
      O => \s1[58]_i_2_n_0\
    );
\s1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(8),
      I1 => \^dout\(6),
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[58]_i_7_n_0\,
      O => \s1[58]_i_3_n_0\
    );
\s1[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8883000FFCC3300"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      I3 => \rptr_reg[0]_0\(6),
      I4 => \^dout\(4),
      I5 => \PREFETCHER.expander/illegal_instr_c80_in\,
      O => \s1[58]_i_4_n_0\
    );
\s1[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(6),
      O => \PREFETCHER.if_ir_raw\(6)
    );
\s1[58]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_6_11_n_4,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(11),
      O => \PREFETCHER.if_ir_raw\(11)
    );
\s1[58]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
        port map (
      I0 => \s1[58]_i_8_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => array_reg_0_1_12_15_n_2,
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(15),
      I5 => \s1[58]_i_9_n_0\,
      O => \s1[58]_i_7_n_0\
    );
\s1[58]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5A0A0A0B5A0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(10),
      I2 => \PREFETCHER.if_ir_raw\(11),
      I3 => \rptr_reg[0]_0\(6),
      I4 => rsel,
      I5 => \^dout\(4),
      O => \s1[58]_i_8_n_0\
    );
\s1[58]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFF8F800000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \s1[45]_i_4_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(11),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(6),
      O => \s1[58]_i_9_n_0\
    );
\s1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[59]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[59]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(24)
    );
\s1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EFEFEF000000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(1),
      I3 => array_reg_0_1_12_15_n_1,
      I4 => rsel,
      I5 => \rptr_reg[0]_0\(12),
      O => \s1[59]_i_2_n_0\
    );
\s1[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(9),
      I1 => array_reg_0_1_6_11_n_2,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[59]_i_4_n_0\,
      O => \s1[59]_i_3_n_0\
    );
\s1[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.expander/p_1_out\(31),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[59]_i_5_n_0\,
      O => \s1[59]_i_4_n_0\
    );
\s1[59]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(2),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[59]_i_5_n_0\
    );
\s1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \PREFETCHER.expander/p_3_out\(26),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.expander/p_0_out\(26),
      I3 => \PREFETCHER.if_ir_raw\(0),
      I4 => \s1[60]_i_4_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(25)
    );
\s1[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(15),
      I1 => \PREFETCHER.if_ir_raw\(13),
      I2 => \PREFETCHER.if_ir_raw\(5),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(7),
      O => \PREFETCHER.expander/p_3_out\(26)
    );
\s1[60]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD88C888"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(7),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(2),
      O => \PREFETCHER.expander/p_0_out\(26)
    );
\s1[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(10),
      I1 => array_reg_0_1_6_11_n_5,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[60]_i_7_n_0\,
      O => \s1[60]_i_4_n_0\
    );
\s1[60]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(5),
      O => \PREFETCHER.if_ir_raw\(5)
    );
\s1[60]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_0_5_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(2),
      O => \PREFETCHER.if_ir_raw\(2)
    );
\s1[60]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(5),
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \s1[60]_i_8_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(15),
      I4 => \s1[60]_i_9_n_0\,
      O => \s1[60]_i_7_n_0\
    );
\s1[60]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(7),
      I1 => \PREFETCHER.if_ir_raw\(13),
      I2 => \PREFETCHER.if_ir_raw\(11),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(10),
      O => \s1[60]_i_8_n_0\
    );
\s1[60]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(5),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(7),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[60]_i_9_n_0\
    );
\s1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \s1[61]_i_2_n_0\,
      I1 => \rptr_reg[0]_0\(0),
      I2 => rsel,
      I3 => \^dout\(0),
      I4 => \s1[61]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(26)
    );
\s1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C000C808C300"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(3),
      I1 => \PREFETCHER.if_ir_raw\(1),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(8),
      I4 => \PREFETCHER.if_ir_raw\(14),
      I5 => \PREFETCHER.if_ir_raw\(15),
      O => \s1[61]_i_2_n_0\
    );
\s1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(11),
      I1 => array_reg_0_1_6_11_n_4,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[61]_i_4_n_0\,
      O => \s1[61]_i_3_n_0\
    );
\s1[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.expander/p_1_out\(31),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \s1[61]_i_6_n_0\,
      O => \s1[61]_i_4_n_0\
    );
\s1[61]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0C0C000A0"
    )
        port map (
      I0 => \rptr_reg[0]_0\(11),
      I1 => array_reg_0_1_6_11_n_4,
      I2 => \PREFETCHER.if_ir_raw\(12),
      I3 => \rptr_reg[0]_0\(10),
      I4 => rsel,
      I5 => array_reg_0_1_6_11_n_5,
      O => \PREFETCHER.expander/p_1_out\(31)
    );
\s1[61]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(3),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(6),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[61]_i_6_n_0\
    );
\s1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(1),
      I1 => \s1[62]_i_2_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(0),
      I4 => \s1[62]_i_3_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(27)
    );
\s1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      I3 => array_reg_0_1_6_11_n_2,
      I4 => \rptr_reg[0]_0\(9),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[62]_i_2_n_0\
    );
\s1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(12),
      I1 => array_reg_0_1_12_15_n_1,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[62]_i_4_n_0\,
      O => \s1[62]_i_3_n_0\
    );
\s1[62]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \s1[62]_i_5_n_0\,
      I1 => array_reg_0_1_12_15_n_2,
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(15),
      I4 => \s1[62]_i_6_n_0\,
      O => \s1[62]_i_4_n_0\
    );
\s1[62]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA4040EFEA4040"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(9),
      I2 => \PREFETCHER.if_ir_raw\(13),
      I3 => \PREFETCHER.if_ir_raw\(11),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.if_ir_raw\(10),
      O => \s1[62]_i_5_n_0\
    );
\s1[62]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \s1[45]_i_4_n_0\,
      I1 => \PREFETCHER.if_ir_raw\(4),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(9),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[62]_i_6_n_0\
    );
\s1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(1),
      I1 => \s1[63]_i_3_n_0\,
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(0),
      I4 => \s1[63]_i_6_n_0\,
      I5 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(28)
    );
\s1[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(1),
      O => \PREFETCHER.if_ir_raw\(1)
    );
\s1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_3,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(14),
      I3 => array_reg_0_1_6_11_n_5,
      I4 => \rptr_reg[0]_0\(10),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \s1[63]_i_3_n_0\
    );
\s1[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => array_reg_0_1_12_15_n_2,
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(15),
      O => \PREFETCHER.if_ir_raw\(15)
    );
\s1[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => rsel,
      I2 => \rptr_reg[0]_0\(0),
      O => \PREFETCHER.if_ir_raw\(0)
    );
\s1[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(13),
      I1 => array_reg_0_1_12_15_n_0,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[63]_i_7_n_0\,
      O => \s1[63]_i_6_n_0\
    );
\s1[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F3FB0F000000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(11),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(10),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[63]_i_7_n_0\
    );
\s1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \s1[64]_i_2_n_0\,
      I1 => \^dout\(0),
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(0),
      I4 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(29)
    );
\s1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(14),
      I1 => array_reg_0_1_12_15_n_3,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[64]_i_3_n_0\,
      O => \s1[64]_i_2_n_0\
    );
\s1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \PREFETCHER.expander/p_1_out\(30),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(8),
      I4 => \PREFETCHER.if_ir_raw\(13),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[64]_i_3_n_0\
    );
\s1[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF010F0"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(5),
      I1 => \PREFETCHER.if_ir_raw\(6),
      I2 => \PREFETCHER.if_ir_raw\(10),
      I3 => \PREFETCHER.if_ir_raw\(11),
      I4 => \PREFETCHER.if_ir_raw\(12),
      O => \PREFETCHER.expander/p_1_out\(30)
    );
\s1[65]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0004"
    )
        port map (
      I0 => rsel_reg_2,
      I1 => rsel_reg_3,
      I2 => \s1[65]_i_16_n_0\,
      I3 => \PREFETCHER.if_ir_raw\(14),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \PREFETCHER.if_ir_raw\(13),
      O => \PREFETCHER.expander/illegal_instr_c30_out\
    );
\s1[65]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(10),
      I1 => \PREFETCHER.if_ir_raw\(11),
      I2 => \PREFETCHER.if_ir_raw\(7),
      I3 => \PREFETCHER.if_ir_raw\(8),
      I4 => \PREFETCHER.if_ir_raw\(9),
      O => \PREFETCHER.expander/illegal_instr_c8\
    );
\s1[65]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => array_reg_0_1_12_15_n_2,
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(15),
      I4 => array_reg_0_1_12_15_n_3,
      I5 => \rptr_reg[0]_0\(14),
      O => \PREFETCHER.expander/p_5_in\
    );
\s1[65]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(12),
      I1 => \PREFETCHER.if_ir_raw\(11),
      I2 => array_reg_0_1_6_11_n_2,
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(9),
      I5 => \PREFETCHER.if_ir_raw\(10),
      O => \s1[65]_i_16_n_0\
    );
\s1[65]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \s1[65]_i_4_n_0\,
      I1 => \^dout\(0),
      I2 => rsel,
      I3 => \rptr_reg[0]_0\(0),
      I4 => \PREFETCHER.expander/illegal_instr_c\,
      O => if_ir(30)
    );
\s1[65]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCCAFFFA0CCA000"
    )
        port map (
      I0 => \rptr_reg[0]_0\(15),
      I1 => array_reg_0_1_12_15_n_2,
      I2 => \^dout\(1),
      I3 => rsel,
      I4 => \rptr_reg[0]_0\(1),
      I5 => \s1[65]_i_6_n_0\,
      O => \s1[65]_i_4_n_0\
    );
\s1[65]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFCFCFF00"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c2\,
      I1 => \PREFETCHER.expander/illegal_instr_c48_out\,
      I2 => \PREFETCHER.expander/illegal_instr_c4\,
      I3 => \PREFETCHER.expander/illegal_instr_c30_out\,
      I4 => \PREFETCHER.if_ir_raw\(0),
      I5 => \PREFETCHER.if_ir_raw\(1),
      O => \PREFETCHER.expander/illegal_instr_c\
    );
\s1[65]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFF00000000"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(14),
      I1 => \PREFETCHER.if_ir_raw\(13),
      I2 => \PREFETCHER.if_ir_raw\(11),
      I3 => \PREFETCHER.if_ir_raw\(10),
      I4 => \PREFETCHER.if_ir_raw\(15),
      I5 => \PREFETCHER.if_ir_raw\(12),
      O => \s1[65]_i_6_n_0\
    );
\s1[65]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2BFF28FF0BFF08"
    )
        port map (
      I0 => \PREFETCHER.expander/illegal_instr_c8\,
      I1 => \PREFETCHER.if_ir_raw\(14),
      I2 => \PREFETCHER.if_ir_raw\(15),
      I3 => \PREFETCHER.if_ir_raw\(13),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.expander/illegal_instr_c80_in\,
      O => \PREFETCHER.expander/illegal_instr_c2\
    );
\s1[65]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => rsel_reg_1,
      I1 => \PREFETCHER.if_ir_raw\(2),
      I2 => \PREFETCHER.if_ir_raw\(3),
      I3 => \PREFETCHER.if_ir_raw\(6),
      I4 => \PREFETCHER.if_ir_raw\(12),
      I5 => \PREFETCHER.expander/p_5_in\,
      O => \PREFETCHER.expander/illegal_instr_c48_out\
    );
\s1[65]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000400"
    )
        port map (
      I0 => \PREFETCHER.if_ir_raw\(13),
      I1 => \PREFETCHER.if_ir_raw\(15),
      I2 => \PREFETCHER.if_ir_raw\(14),
      I3 => \PREFETCHER.if_ir_raw\(12),
      I4 => \PREFETCHER.if_ir_raw\(10),
      I5 => \PREFETCHER.if_ir_raw\(11),
      O => \PREFETCHER.expander/illegal_instr_c4\
    );
\s1_reg[46]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s1[46]_i_5_n_0\,
      I1 => \s1[46]_i_6_n_0\,
      O => \s1_reg[46]_i_3_n_0\,
      S => \PREFETCHER.if_ir_raw\(15)
    );
\s1_reg[47]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s1[47]_i_4_n_0\,
      I1 => \s1[47]_i_5_n_0\,
      O => \s1_reg[47]_i_3_n_0\,
      S => \PREFETCHER.if_ir_raw\(15)
    );
\s1_reg[48]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s1[48]_i_4_n_0\,
      I1 => \s1[48]_i_5_n_0\,
      O => \s1_reg[48]_i_3_n_0\,
      S => \PREFETCHER.if_ir_raw\(15)
    );
\s1_reg[49]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s1[49]_i_5_n_0\,
      I1 => \s1[49]_i_6_n_0\,
      O => \s1_reg[49]_i_3_n_0\,
      S => \PREFETCHER.if_ir_raw\(15)
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFEFFFEF0020"
    )
        port map (
      I0 => rptr_1,
      I1 => \PIPELINE.state\(2),
      I2 => \PIPELINE.state\(0),
      I3 => \PIPELINE.state\(1),
      I4 => \wptr[0]_i_2__0_n_0\,
      I5 => wptr_0,
      O => \wptr[0]_i_1__0_n_0\
    );
\wptr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \pingpong[1].w\,
      I1 => \pingpong[1].empty\,
      I2 => \pingpong[1].r\,
      I3 => \^pingpong[1].full\,
      O => \wptr[0]_i_2__0_n_0\
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[0]_i_1__0_n_0\,
      Q => wptr_0,
      R => \rst_r_reg[9]\
    );
wsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6A6A6A"
    )
        port map (
      I0 => wsel_reg_0,
      I1 => i_resp_latched,
      I2 => \PREFETCHER.i_resp_16_32b\,
      I3 => \^pingpong[1].full\,
      I4 => \pingpong[0].full\,
      I5 => \d_reg[2]\,
      O => wsel_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_fifo__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rscnt_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_2\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \cnt_reg[7]\ : out STD_LOGIC;
    \rscnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[2]\ : out STD_LOGIC;
    \rscnt_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \cnt_reg[7]_0\ : in STD_LOGIC;
    \state_reg[1]_3\ : in STD_LOGIC;
    spi_csb_reg : in STD_LOGIC;
    spi_csb_reg_0 : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    nor_spi_csb : in STD_LOGIC;
    \state_reg[1]_4\ : in STD_LOGIC;
    tx_resp_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wscnt_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \state_reg[1]_5\ : in STD_LOGIC;
    \rscnt_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \norcsr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spi_csb_reg_1 : in STD_LOGIC;
    \state_reg[3]_1\ : in STD_LOGIC;
    rx_resp_reg : in STD_LOGIC;
    dmy_resp_reg : in STD_LOGIC;
    io_rx_resp : in STD_LOGIC;
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    qspi_d_w_rb : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspi_d_req : in STD_LOGIC;
    qspi_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    spi_csb_reg_2 : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    rstn : in STD_LOGIC;
    spi_csb_reg_3 : in STD_LOGIC;
    rxq_d : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_fifo__parameterized0\ : entity is "fifo";
end \femto_bd_fifo__parameterized0\;

architecture STRUCTURE of \femto_bd_fifo__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \array__0\ : STD_LOGIC;
  signal array_reg_0_15_0_5_i_2_n_0 : STD_LOGIC;
  signal array_reg_0_15_0_5_i_3_n_0 : STD_LOGIC;
  signal dout_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_i_1_n_0 : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal \full_i_2__0_n_0\ : STD_LOGIC;
  signal \full_i_3__0_n_0\ : STD_LOGIC;
  signal full_i_4_n_0 : STD_LOGIC;
  signal next_rptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \^rdata_reg[8]\ : STD_LOGIC;
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rscnt_reg[0]\ : STD_LOGIC;
  signal \^rscnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxq_empty : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[1]_1\ : STD_LOGIC;
  signal \^state_reg[3]_0\ : STD_LOGIC;
  signal \wptr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_array_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_15_6_7 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[7]_i_9__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \full_i_3__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of full_i_4 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \rscnt[6]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \state[0]_i_7\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \state[1]_i_11\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \state[1]_i_7__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \wptr[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \wptr[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \wptr[2]_i_1\ : label is "soft_lutpair230";
begin
  SR(0) <= \^sr\(0);
  \rdata_reg[8]\ <= \^rdata_reg[8]\;
  \rscnt_reg[0]\ <= \^rscnt_reg[0]\;
  \rscnt_reg[0]_0\(0) <= \^rscnt_reg[0]_0\(0);
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[1]_1\ <= \^state_reg[1]_1\;
  \state_reg[3]_0\ <= \^state_reg[3]_0\;
array_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => rxq_d(1 downto 0),
      DIB(1 downto 0) => rxq_d(3 downto 2),
      DIC(1 downto 0) => rxq_d(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_0(1 downto 0),
      DOB(1 downto 0) => dout_0(3 downto 2),
      DOC(1 downto 0) => dout_0(5 downto 4),
      DOD(1 downto 0) => NLW_array_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array__0\
    );
array_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000022220000"
    )
        port map (
      I0 => rstn,
      I1 => array_reg_0_15_0_5_i_2_n_0,
      I2 => array_reg_0_15_0_5_i_3_n_0,
      I3 => rxq_empty,
      I4 => io_rx_resp,
      I5 => \^rscnt_reg[0]\,
      O => \array__0\
    );
array_reg_0_15_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^rdata_reg[8]\,
      I1 => qspi_d_addr(2),
      I2 => qspi_d_addr(1),
      I3 => qspi_d_wdata(0),
      I4 => qspi_d_addr(0),
      I5 => qspi_d_w_rb,
      O => array_reg_0_15_0_5_i_2_n_0
    );
array_reg_0_15_0_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^rdata_reg[8]\,
      I1 => qspi_d_addr(2),
      I2 => qspi_d_addr(1),
      I3 => qspi_d_addr(0),
      I4 => qspi_d_w_rb,
      O => array_reg_0_15_0_5_i_3_n_0
    );
array_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => rxq_d(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_0(7 downto 6),
      DOB(1 downto 0) => NLW_array_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_array_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array__0\
    );
\cnt[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => nor_spi_csb,
      I1 => \^rscnt_reg[0]\,
      I2 => spi_csb_reg_3,
      O => \cnt_reg[2]\
    );
\cnt[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => nor_spi_csb,
      O => \cnt_reg[7]\
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF02CF00"
    )
        port map (
      I0 => empty_i_2_n_0,
      I1 => \^rscnt_reg[0]\,
      I2 => io_rx_resp,
      I3 => rxq_empty,
      I4 => array_reg_0_15_0_5_i_3_n_0,
      I5 => \^rscnt_reg[0]_0\(0),
      O => empty_i_1_n_0
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA9555"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(2),
      I4 => \wptr_reg_n_0_[3]\,
      I5 => empty_i_3_n_0,
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFF9FFF6FF6FF"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => \wptr_reg_n_0_[2]\,
      I2 => rptr_reg(0),
      I3 => \wptr_reg_n_0_[0]\,
      I4 => \wptr_reg_n_0_[1]\,
      I5 => rptr_reg(1),
      O => empty_i_3_n_0
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => empty_i_1_n_0,
      Q => rxq_empty,
      R => '0'
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0E0F5F0"
    )
        port map (
      I0 => rxq_empty,
      I1 => io_rx_resp,
      I2 => \^rscnt_reg[0]\,
      I3 => \full_i_2__0_n_0\,
      I4 => array_reg_0_15_0_5_i_3_n_0,
      I5 => \^rscnt_reg[0]_0\(0),
      O => full_i_1_n_0
    );
\full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006090009000009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => rptr_reg(3),
      I2 => \full_i_3__0_n_0\,
      I3 => rptr_reg(2),
      I4 => full_i_4_n_0,
      I5 => \wptr_reg_n_0_[2]\,
      O => \full_i_2__0_n_0\
    );
\full_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F96FFFFF"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      I3 => \wptr_reg_n_0_[0]\,
      I4 => io_rx_resp,
      O => \full_i_3__0_n_0\
    );
full_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => full_i_4_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => full_i_1_n_0,
      Q => \^rscnt_reg[0]\,
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(0),
      I3 => qspi_d_addr(0),
      I4 => \rdata[0]_i_2_n_0\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \norcsr_reg[7]\(0),
      I1 => \rscnt_reg[6]\(0),
      I2 => qspi_d_addr(2),
      I3 => dout_0(0),
      I4 => qspi_d_addr(1),
      I5 => spi_csb_reg_2,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200202200220"
    )
        port map (
      I0 => qspi_d_req,
      I1 => qspi_d_acc(1),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => qspi_d_addr(0),
      I5 => qspi_d_acc(0),
      O => \^rdata_reg[8]\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(1),
      I3 => qspi_d_addr(0),
      I4 => \rdata[1]_i_2_n_0\,
      O => D(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \state_reg[1]_5\,
      I1 => \rscnt_reg[6]\(1),
      I2 => qspi_d_addr(1),
      I3 => \norcsr_reg[7]\(1),
      I4 => qspi_d_addr(2),
      I5 => dout_0(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(2),
      I3 => qspi_d_addr(0),
      I4 => \rdata[2]_i_2_n_0\,
      O => D(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \norcsr_reg[7]\(2),
      I1 => \rscnt_reg[6]\(2),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => dout_0(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(3),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(3),
      I3 => qspi_d_addr(0),
      I4 => \rdata[3]_i_2_n_0\,
      O => D(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \norcsr_reg[7]\(3),
      I1 => \rscnt_reg[6]\(3),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => dout_0(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(4),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(4),
      I3 => qspi_d_addr(0),
      I4 => \rdata[4]_i_2_n_0\,
      O => D(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \norcsr_reg[7]\(4),
      I1 => \rscnt_reg[6]\(4),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => dout_0(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(5),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(5),
      I3 => qspi_d_addr(0),
      I4 => \rdata[5]_i_2_n_0\,
      O => D(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \norcsr_reg[7]\(5),
      I1 => \rscnt_reg[6]\(5),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => dout_0(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(6),
      I1 => qspi_d_addr(2),
      I2 => \wscnt_reg[6]\(6),
      I3 => qspi_d_addr(0),
      I4 => \rdata[6]_i_2_n_0\,
      O => D(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \norcsr_reg[7]\(6),
      I1 => \rscnt_reg[6]\(6),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => dout_0(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCB0800000B080"
    )
        port map (
      I0 => \norcsr_reg[7]\(7),
      I1 => qspi_d_addr(2),
      I2 => qspi_d_addr(1),
      I3 => dout_0(7),
      I4 => qspi_d_addr(0),
      I5 => Q(7),
      O => D(7)
    );
resp_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \^sr\(0)
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => array_reg_0_15_0_5_i_3_n_0,
      I1 => io_rx_resp,
      I2 => \^rscnt_reg[0]\,
      I3 => rxq_empty,
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => next_rptr(0)
    );
\rptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => next_rptr(1)
    );
\rptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      O => next_rptr(2)
    );
\rptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(2),
      O => next_rptr(3)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1__0_n_0\,
      D => next_rptr(0),
      Q => rptr_reg(0),
      R => \^sr\(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1__0_n_0\,
      D => next_rptr(1),
      Q => rptr_reg(1),
      R => \^sr\(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1__0_n_0\,
      D => next_rptr(2),
      Q => rptr_reg(2),
      R => \^sr\(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1__0_n_0\,
      D => next_rptr(3),
      Q => rptr_reg(3),
      R => \^sr\(0)
    );
rscnt0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \rscnt_reg[6]\(1),
      I1 => \^rscnt_reg[0]\,
      I2 => io_rx_resp,
      O => \rscnt_reg[4]\(0)
    );
\rscnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => array_reg_0_15_0_5_i_2_n_0,
      I1 => rstn,
      O => \^rscnt_reg[0]_0\(0)
    );
\rscnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => io_rx_resp,
      I2 => rxq_empty,
      I3 => array_reg_0_15_0_5_i_3_n_0,
      O => E(0)
    );
\state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFAEAFA"
    )
        port map (
      I0 => \state_reg[3]_2\(2),
      I1 => \^rscnt_reg[0]\,
      I2 => \state_reg[3]_2\(1),
      I3 => \state_reg[3]_2\(0),
      I4 => empty_reg_0,
      O => \state_reg[0]\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555577F7"
    )
        port map (
      I0 => \cnt_reg[7]_0\,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg[1]_3\,
      I3 => spi_csb_reg,
      I4 => spi_csb_reg_0,
      I5 => \rst_r_reg[9]\,
      O => \state_reg[1]\(0)
    );
\state[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => spi_csb_reg_2,
      O => \state_reg[1]_2\
    );
\state[1]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => \state_reg[3]_2\(1),
      I2 => \state_reg[3]_2\(0),
      O => \^state_reg[1]_1\
    );
\state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => nor_spi_csb,
      I2 => \state_reg[1]_4\,
      I3 => tx_resp_reg,
      O => \^state_reg[1]_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\,
      O => \state_reg[3]\(0)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => spi_csb_reg_1,
      I1 => \^state_reg[1]_1\,
      I2 => \state_reg[3]_1\,
      I3 => rx_resp_reg,
      I4 => \state[3]_i_5_n_0\,
      I5 => dmy_resp_reg,
      O => \^state_reg[3]_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F007F0"
    )
        port map (
      I0 => \^rscnt_reg[0]\,
      I1 => io_rx_resp,
      I2 => \state_reg[3]_2\(2),
      I3 => \state_reg[3]_2\(3),
      I4 => \state_reg[3]_2\(0),
      I5 => \state_reg[3]_2\(1),
      O => \state[3]_i_5_n_0\
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => array_reg_0_15_0_5_i_2_n_0,
      I2 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\wptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => array_reg_0_15_0_5_i_2_n_0,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\wptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => array_reg_0_15_0_5_i_2_n_0,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[1]\,
      I4 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\wptr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFABABA"
    )
        port map (
      I0 => array_reg_0_15_0_5_i_2_n_0,
      I1 => \^rscnt_reg[0]\,
      I2 => io_rx_resp,
      I3 => rxq_empty,
      I4 => array_reg_0_15_0_5_i_3_n_0,
      O => \wptr[3]_i_1__0_n_0\
    );
\wptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3CCCCCCC"
    )
        port map (
      I0 => rptr_reg(3),
      I1 => \wptr_reg_n_0_[3]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[1]\,
      I4 => \wptr_reg_n_0_[2]\,
      I5 => array_reg_0_15_0_5_i_2_n_0,
      O => \p_0_in__0\(3)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1__0_n_0\,
      D => \p_0_in__0\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1__0_n_0\,
      D => \p_0_in__0\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1__0_n_0\,
      D => \p_0_in__0\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1__0_n_0\,
      D => \p_0_in__0\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_fifo__parameterized0_3\ is
  port (
    \rptr_reg[0]_0\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rxq_d_reg[4]\ : out STD_LOGIC;
    \rxq_d_reg[4]_0\ : out STD_LOGIC;
    \rxq_d_reg[6]\ : out STD_LOGIC;
    \rxq_d_reg[6]_0\ : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \rxq_d_reg[5]\ : out STD_LOGIC;
    \rxq_d_reg[3]\ : out STD_LOGIC;
    \rxq_d_reg[3]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cnt_reg[6]_0\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[0]_0\ : out STD_LOGIC;
    queued_reg : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \cnt_reg[7]\ : out STD_LOGIC;
    \wscnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[0]\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    spi_csb_reg : in STD_LOGIC;
    \^d\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    nor_spi_csb : in STD_LOGIC;
    \txq_d_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spi_csb_reg_0 : in STD_LOGIC;
    tx_resp_reg : in STD_LOGIC;
    \norcsr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[4]\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    tx_resp_reg_0 : in STD_LOGIC;
    \cnt_reg[7]_0\ : in STD_LOGIC;
    \cnt_reg[4]\ : in STD_LOGIC;
    \cnt_reg[5]\ : in STD_LOGIC;
    \cnt_reg[6]_1\ : in STD_LOGIC;
    spi_csb_reg_1 : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    rx_resp_reg : in STD_LOGIC;
    tx_resp_reg_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC;
    rx_resp_reg_0 : in STD_LOGIC;
    io_dmy_resp : in STD_LOGIC;
    \state_reg[1]_3\ : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    queued_reg_0 : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \state_reg[3]_1\ : in STD_LOGIC;
    spi_csb_reg_2 : in STD_LOGIC;
    spi_csb_reg_3 : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    spi_csb_reg_4 : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \queued_ipcsr_wdata_reg[0]\ : in STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    qspi_d_w_rb : in STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_reg[34]\ : in STD_LOGIC;
    spi_csb_reg_5 : in STD_LOGIC;
    dmy_resp_reg : in STD_LOGIC;
    \cnt_reg[5]_0\ : in STD_LOGIC;
    io_tx_resp : in STD_LOGIC;
    rxq_full : in STD_LOGIC;
    \wscnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    spi_csb_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_fifo__parameterized0_3\ : entity is "fifo";
end \femto_bd_fifo__parameterized0_3\;

architecture STRUCTURE of \femto_bd_fifo__parameterized0_3\ is
  signal \array\ : STD_LOGIC;
  signal \array_reg_0_15_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC;
  signal \^cnt_reg[6]_0\ : STD_LOGIC;
  signal \d[7]_i_4_n_0\ : STD_LOGIC;
  signal \d[7]_i_7_n_0\ : STD_LOGIC;
  signal \^d_reg[0]\ : STD_LOGIC;
  signal \^d_reg[0]_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_i_3__0_n_0\ : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal \full_i_4__0_n_0\ : STD_LOGIC;
  signal next_rptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^queued_reg\ : STD_LOGIC;
  signal \rptr[0]_i_1_n_0\ : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rptr_reg[0]_0\ : STD_LOGIC;
  signal \^rxq_d_reg[3]\ : STD_LOGIC;
  signal \^rxq_d_reg[6]\ : STD_LOGIC;
  signal \^rxq_d_reg[6]_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \spi_mosi[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \spi_mosi[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \spi_mosi[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \spi_mosi[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \spi_mosi[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \spi_mosi[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[1]\ : STD_LOGIC;
  signal txq_full : STD_LOGIC;
  signal \wptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \wptr[3]_i_4_n_0\ : STD_LOGIC;
  signal wptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wscnt_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_array_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_15_0_5 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \array_reg_0_15_0_5_i_2__0\ : label is "soft_lutpair236";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_15_6_7 : label is "";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cnt[7]_i_2__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \cnt[7]_i_4__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \d[7]_i_7\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of resp_i_3 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rptr[0]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rptr[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rptr[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rptr[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \state[1]_i_3__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \state[1]_i_8\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wptr[0]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \wptr[3]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \wscnt[6]_i_2\ : label is "soft_lutpair238";
begin
  \cnt_reg[2]\ <= \^cnt_reg[2]\;
  \cnt_reg[2]_0\ <= \^cnt_reg[2]_0\;
  \cnt_reg[6]_0\ <= \^cnt_reg[6]_0\;
  \d_reg[0]\ <= \^d_reg[0]\;
  \d_reg[0]_0\ <= \^d_reg[0]_0\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  queued_reg <= \^queued_reg\;
  \rptr_reg[0]_0\ <= \^rptr_reg[0]_0\;
  \rxq_d_reg[3]\ <= \^rxq_d_reg[3]\;
  \rxq_d_reg[6]\ <= \^rxq_d_reg[6]\;
  \rxq_d_reg[6]_0\ <= \^rxq_d_reg[6]_0\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[1]\ <= \^state_reg[1]\;
  \wscnt_reg[0]\(0) <= \^wscnt_reg[0]\(0);
array_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_reg(3 downto 0),
      DIA(1 downto 0) => qspi_d_wdata(1 downto 0),
      DIB(1 downto 0) => qspi_d_wdata(3 downto 2),
      DIC(1 downto 0) => qspi_d_wdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(1 downto 0),
      DOB(1 downto 0) => \^dout\(3 downto 2),
      DOC(1 downto 0) => \^dout\(5 downto 4),
      DOD(1 downto 0) => NLW_array_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
\array_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A02020"
    )
        port map (
      I0 => rstn,
      I1 => txq_full,
      I2 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I3 => \^rptr_reg[0]_0\,
      I4 => \^d_reg[0]\,
      O => \array\
    );
\array_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => qspi_d_w_rb,
      I1 => qspi_d_addr(0),
      I2 => \d_reg[34]\,
      I3 => qspi_d_addr(2),
      I4 => qspi_d_addr(1),
      O => \array_reg_0_15_0_5_i_2__0_n_0\
    );
array_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => rptr_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => rptr_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => rptr_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => wptr_reg(3 downto 0),
      DIA(1 downto 0) => qspi_d_wdata(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^dout\(7 downto 6),
      DOB(1 downto 0) => NLW_array_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_array_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0F0F11BB0F0F"
    )
        port map (
      I0 => tx_resp_reg_0,
      I1 => \^cnt_reg[2]\,
      I2 => \state_reg[0]_1\,
      I3 => \^cnt_reg[2]_0\,
      I4 => \cnt_reg[7]_0\,
      I5 => spi_csb_reg_6,
      O => \cnt_reg[6]\(0)
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => nor_spi_csb,
      I1 => \^rptr_reg[0]_0\,
      I2 => spi_csb_reg_0,
      O => \^cnt_reg[2]_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
        port map (
      I0 => \^state_reg[1]\,
      I1 => spi_csb_reg_1,
      I2 => \state_reg[1]_2\,
      I3 => rx_resp_reg_0,
      I4 => \FSM_onehot_state_reg[2]\,
      O => \^cnt_reg[2]\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080FF8FFF"
    )
        port map (
      I0 => \^rptr_reg[0]_0\,
      I1 => nor_spi_csb,
      I2 => tx_resp_reg_0,
      I3 => \cnt_reg[7]_0\,
      I4 => \^cnt_reg[6]_0\,
      I5 => \cnt_reg[4]\,
      O => \cnt_reg[6]\(1)
    );
\cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080FF8FFF"
    )
        port map (
      I0 => \^rptr_reg[0]_0\,
      I1 => nor_spi_csb,
      I2 => tx_resp_reg_0,
      I3 => \cnt_reg[7]_0\,
      I4 => \^cnt_reg[6]_0\,
      I5 => \cnt_reg[5]\,
      O => \cnt_reg[6]\(2)
    );
\cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080FF8FFF"
    )
        port map (
      I0 => \^rptr_reg[0]_0\,
      I1 => nor_spi_csb,
      I2 => tx_resp_reg_0,
      I3 => \cnt_reg[7]_0\,
      I4 => \^cnt_reg[6]_0\,
      I5 => \cnt_reg[6]_1\,
      O => \cnt_reg[6]\(3)
    );
\cnt[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rptr_reg[0]_0\,
      I1 => nor_spi_csb,
      O => \cnt_reg[7]\
    );
\cnt[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^cnt_reg[2]\,
      I1 => nor_spi_csb,
      I2 => rxq_full,
      O => \^cnt_reg[6]_0\
    );
\d[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state_reg[2]\,
      I1 => \state_reg[3]\,
      I2 => \state_reg[3]_1\,
      I3 => \^state_reg[1]\,
      I4 => \d[7]_i_4_n_0\,
      O => \^d_reg[0]\
    );
\d[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888AA8A"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \state_reg[3]_0\(1),
      I2 => \queued_ipcsr_wdata_reg[0]\,
      I3 => empty_reg_0,
      I4 => \^d_reg[0]_0\,
      I5 => \d[7]_i_7_n_0\,
      O => \d[7]_i_4_n_0\
    );
\d[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \state_reg[3]_0\(3),
      I1 => \state[2]_i_2_n_0\,
      I2 => \state_reg[3]_0\(2),
      O => \d[7]_i_7_n_0\
    );
\empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA2B2"
    )
        port map (
      I0 => \^rptr_reg[0]_0\,
      I1 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I2 => \^d_reg[0]\,
      I3 => \empty_i_2__0_n_0\,
      I4 => txq_full,
      I5 => \^wscnt_reg[0]\(0),
      O => \empty_i_1__0_n_0\
    );
\empty_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBBBBEEEEEEE"
    )
        port map (
      I0 => \empty_i_3__0_n_0\,
      I1 => rptr_reg(3),
      I2 => rptr_reg(0),
      I3 => rptr_reg(1),
      I4 => rptr_reg(2),
      I5 => wptr_reg(3),
      O => \empty_i_2__0_n_0\
    );
\empty_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => wptr_reg(2),
      I2 => wptr_reg(1),
      I3 => rptr_reg(1),
      I4 => rptr_reg(0),
      I5 => wptr_reg(0),
      O => \empty_i_3__0_n_0\
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \empty_i_1__0_n_0\,
      Q => \^rptr_reg[0]_0\,
      R => '0'
    );
\full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCF8C"
    )
        port map (
      I0 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I1 => txq_full,
      I2 => \^d_reg[0]\,
      I3 => full_i_2_n_0,
      I4 => \^rptr_reg[0]_0\,
      I5 => \^wscnt_reg[0]\(0),
      O => \full_i_1__0_n_0\
    );
full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I1 => full_i_3_n_0,
      I2 => rptr_reg(3),
      I3 => \full_i_4__0_n_0\,
      O => full_i_2_n_0
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => rptr_reg(2),
      I2 => rptr_reg(1),
      I3 => wptr_reg(1),
      I4 => wptr_reg(0),
      I5 => rptr_reg(0),
      O => full_i_3_n_0
    );
\full_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(2),
      O => \full_i_4__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => txq_full,
      R => '0'
    );
resp_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg[3]_0\(1),
      I1 => \state_reg[3]_0\(0),
      I2 => \state_reg[3]_0\(2),
      I3 => \state_reg[3]_0\(3),
      O => \^queued_reg\
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A22"
    )
        port map (
      I0 => \^d_reg[0]\,
      I1 => \^rptr_reg[0]_0\,
      I2 => txq_full,
      I3 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I4 => \wptr[3]_i_3_n_0\,
      O => \rptr[0]_i_1_n_0\
    );
\rptr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => next_rptr(0)
    );
\rptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => next_rptr(1)
    );
\rptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      O => next_rptr(2)
    );
\rptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(1),
      I2 => rptr_reg(0),
      I3 => rptr_reg(3),
      O => next_rptr(3)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1_n_0\,
      D => next_rptr(0),
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1_n_0\,
      D => next_rptr(1),
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1_n_0\,
      D => next_rptr(2),
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rptr[0]_i_1_n_0\,
      D => next_rptr(3),
      Q => rptr_reg(3),
      R => SR(0)
    );
\spi_mosi[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \txq_d_reg[7]\(4),
      I1 => nor_spi_csb,
      I2 => \^d\(4),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(4),
      I5 => Q(0),
      O => \spi_mosi[0]_INST_0_i_10_n_0\
    );
\spi_mosi[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \^d_reg[0]\,
      I2 => \^d\(1),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(1),
      O => \spi_mosi[0]_INST_0_i_11_n_0\
    );
\spi_mosi[0]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \^d_reg[0]\,
      I2 => \^d\(2),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(2),
      O => \spi_mosi[0]_INST_0_i_12_n_0\
    );
\spi_mosi[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \spi_mosi[0]_INST_0_i_4_n_0\,
      I1 => Q(2),
      I2 => \spi_mosi[0]_INST_0_i_5_n_0\,
      I3 => spi_csb_reg,
      I4 => \spi_mosi[0]_INST_0_i_6_n_0\,
      O => \rxq_d_reg[4]_0\
    );
\spi_mosi[0]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spi_mosi[0]_INST_0_i_7_n_0\,
      I1 => Q(0),
      I2 => \spi_mosi[0]_INST_0_i_8_n_0\,
      O => \rxq_d_reg[4]\
    );
\spi_mosi[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \^rxq_d_reg[3]\,
      I1 => Q(0),
      I2 => \spi_mosi[0]_INST_0_i_9_n_0\,
      I3 => Q(1),
      I4 => \spi_mosi[1]_INST_0_i_7_n_0\,
      I5 => \spi_mosi[0]_INST_0_i_10_n_0\,
      O => \spi_mosi[0]_INST_0_i_4_n_0\
    );
\spi_mosi[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^rxq_d_reg[6]\,
      I1 => \spi_mosi[1]_INST_0_i_9_n_0\,
      I2 => Q(1),
      I3 => \spi_mosi[0]_INST_0_i_11_n_0\,
      I4 => Q(0),
      I5 => \spi_mosi[0]_INST_0_i_8_n_0\,
      O => \spi_mosi[0]_INST_0_i_5_n_0\
    );
\spi_mosi[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \^rxq_d_reg[6]_0\,
      I1 => \spi_mosi[0]_INST_0_i_10_n_0\,
      I2 => Q(1),
      I3 => \spi_mosi[0]_INST_0_i_12_n_0\,
      I4 => Q(0),
      I5 => \spi_mosi[0]_INST_0_i_8_n_0\,
      O => \spi_mosi[0]_INST_0_i_6_n_0\
    );
\spi_mosi[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \^d_reg[0]\,
      I2 => \^d\(4),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(4),
      O => \spi_mosi[0]_INST_0_i_7_n_0\
    );
\spi_mosi[0]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \^d_reg[0]\,
      I2 => \^d\(0),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(0),
      O => \spi_mosi[0]_INST_0_i_8_n_0\
    );
\spi_mosi[0]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \^d_reg[0]\,
      I2 => \^d\(6),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(6),
      O => \spi_mosi[0]_INST_0_i_9_n_0\
    );
\spi_mosi[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1F10"
    )
        port map (
      I0 => spi_csb_reg,
      I1 => \spi_mosi[1]_INST_0_i_5_n_0\,
      I2 => spi_csb_reg_0,
      I3 => \spi_mosi[1]_INST_0_i_6_n_0\,
      I4 => \spi_mosi[1]_INST_0_i_7_n_0\,
      O => \rxq_d_reg[5]\
    );
\spi_mosi[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001D001D001DFF"
    )
        port map (
      I0 => \spi_mosi[1]_INST_0_i_8_n_0\,
      I1 => Q(0),
      I2 => \^rxq_d_reg[3]\,
      I3 => Q(1),
      I4 => \spi_mosi[1]_INST_0_i_6_n_0\,
      I5 => \spi_mosi[1]_INST_0_i_9_n_0\,
      O => \spi_mosi[1]_INST_0_i_5_n_0\
    );
\spi_mosi[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \txq_d_reg[7]\(1),
      I1 => nor_spi_csb,
      I2 => \^d\(1),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(1),
      I5 => Q(0),
      O => \spi_mosi[1]_INST_0_i_6_n_0\
    );
\spi_mosi[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \txq_d_reg[7]\(5),
      I1 => nor_spi_csb,
      I2 => \^d\(5),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(5),
      I5 => Q(0),
      O => \spi_mosi[1]_INST_0_i_7_n_0\
    );
\spi_mosi[1]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \^d_reg[0]\,
      I2 => \^d\(5),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(5),
      O => \spi_mosi[1]_INST_0_i_8_n_0\
    );
\spi_mosi[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \txq_d_reg[7]\(3),
      I1 => nor_spi_csb,
      I2 => \^d\(3),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(3),
      I5 => Q(0),
      O => \spi_mosi[1]_INST_0_i_9_n_0\
    );
\spi_mosi[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \txq_d_reg[7]\(6),
      I1 => nor_spi_csb,
      I2 => \^d\(6),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(6),
      I5 => Q(0),
      O => \^rxq_d_reg[6]_0\
    );
\spi_mosi[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \txq_d_reg[7]\(2),
      I1 => nor_spi_csb,
      I2 => \^d\(2),
      I3 => \^d_reg[0]\,
      I4 => \^dout\(2),
      I5 => Q(0),
      O => \^rxq_d_reg[6]\
    );
\spi_mosi[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \^d_reg[0]\,
      I2 => \^d\(3),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(3),
      O => \rxq_d_reg[3]_0\
    );
\spi_mosi[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \^d_reg[0]\,
      I2 => \^d\(7),
      I3 => nor_spi_csb,
      I4 => \txq_d_reg[7]\(7),
      O => \^rxq_d_reg[3]\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => tx_resp_reg,
      I1 => \^state_reg[0]_0\,
      I2 => \norcsr_reg[3]\(0),
      I3 => nor_spi_csb,
      I4 => \d_reg[4]\,
      I5 => \state_reg[1]_1\,
      O => \state_reg[0]\(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEFE"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state[1]_i_3__0_n_0\,
      I2 => spi_csb_reg_2,
      I3 => spi_csb_reg_3,
      I4 => \state_reg[3]_2\,
      I5 => full_reg_0,
      O => \^state_reg[1]\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABAAABAAAAA"
    )
        port map (
      I0 => dmy_resp_reg,
      I1 => \state_reg[3]_0\(3),
      I2 => \state_reg[3]_0\(2),
      I3 => \state_reg[3]_0\(1),
      I4 => \state_reg[3]_0\(0),
      I5 => \state[2]_i_2_n_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cnt_reg[2]\,
      I1 => \state[2]_i_7_n_0\,
      O => \^state_reg[0]_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \state_reg[3]_0\(1),
      I1 => \^rptr_reg[0]_0\,
      I2 => \state_reg[3]_0\(0),
      O => \state[1]_i_3__0_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spi_csb_reg_5,
      I1 => \^rptr_reg[0]_0\,
      O => \state_reg[1]_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404545454045"
    )
        port map (
      I0 => \state_reg[3]_0\(3),
      I1 => \state[2]_i_2_n_0\,
      I2 => \state_reg[3]_0\(2),
      I3 => spi_csb_reg_4,
      I4 => \state_reg[3]_0\(1),
      I5 => \state_reg[3]_0\(0),
      O => D(0)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77003F00"
    )
        port map (
      I0 => \cnt_reg[5]_0\,
      I1 => io_tx_resp,
      I2 => \^rptr_reg[0]_0\,
      I3 => \state_reg[3]_0\(1),
      I4 => \state_reg[3]_0\(0),
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg[3]_0\(0),
      I1 => \^rptr_reg[0]_0\,
      O => \^d_reg[0]_0\
    );
\state[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state[2]_i_7_n_0\,
      I1 => \^cnt_reg[2]\,
      O => \cnt_reg[0]\
    );
\state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDF00"
    )
        port map (
      I0 => \state[2]_i_8_n_0\,
      I1 => spi_csb_reg_1,
      I2 => \state_reg[3]\,
      I3 => rx_resp_reg,
      I4 => tx_resp_reg_1,
      I5 => \FSM_onehot_state_reg[2]\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88AAAA"
    )
        port map (
      I0 => \^state_reg[1]\,
      I1 => io_dmy_resp,
      I2 => \state_reg[1]_3\,
      I3 => \state_reg[3]_0\(0),
      I4 => queued_reg_0,
      O => \state[2]_i_8_n_0\
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => \wptr[3]_i_3_n_0\,
      I2 => rptr_reg(0),
      O => p_0_in(0)
    );
\wptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => \wptr[3]_i_3_n_0\,
      I2 => wptr_reg(0),
      I3 => wptr_reg(1),
      O => p_0_in(1)
    );
\wptr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => \wptr[3]_i_3_n_0\,
      I2 => wptr_reg(2),
      I3 => wptr_reg(1),
      I4 => wptr_reg(0),
      O => p_0_in(2)
    );
\wptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFABABA"
    )
        port map (
      I0 => \wptr[3]_i_3_n_0\,
      I1 => txq_full,
      I2 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I3 => \^rptr_reg[0]_0\,
      I4 => \^d_reg[0]\,
      O => \wptr[3]_i_1_n_0\
    );
\wptr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => wptr_reg(3),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(2),
      I4 => \wptr[3]_i_3_n_0\,
      I5 => rptr_reg(3),
      O => p_0_in(3)
    );
\wptr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \d_reg[34]\,
      I1 => \wptr[3]_i_4_n_0\,
      I2 => qspi_d_w_rb,
      I3 => qspi_d_addr(0),
      I4 => qspi_d_wdata(7),
      I5 => \^queued_reg\,
      O => \wptr[3]_i_3_n_0\
    );
\wptr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => qspi_d_addr(2),
      I1 => qspi_d_addr(1),
      O => \wptr[3]_i_4_n_0\
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1_n_0\,
      D => p_0_in(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1_n_0\,
      D => p_0_in(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1_n_0\,
      D => p_0_in(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wptr[3]_i_1_n_0\,
      D => p_0_in(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
wscnt0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \wscnt_reg[1]\(0),
      I1 => txq_full,
      I2 => \array_reg_0_15_0_5_i_2__0_n_0\,
      O => S(0)
    );
\wscnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \wptr[3]_i_3_n_0\,
      I1 => rstn,
      O => \^wscnt_reg[0]\(0)
    );
\wscnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => txq_full,
      I1 => \array_reg_0_15_0_5_i_2__0_n_0\,
      I2 => \^rptr_reg[0]_0\,
      I3 => \^d_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_fifo__parameterized1\ is
  port (
    \rdata_reg[1]\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstn : in STD_LOGIC;
    uart_rx_fetch_trig : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_req : in STD_LOGIC;
    rxinten_reg : in STD_LOGIC;
    uart_txq_full : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    fetch_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_fifo__parameterized1\ : entity is "fifo";
end \femto_bd_fifo__parameterized1\;

architecture STRUCTURE of \femto_bd_fifo__parameterized1\ is
  signal \array\ : STD_LOGIC;
  signal \dout__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_i_1_n_0 : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal \full_i_2__0_n_0\ : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_reg_n_0 : STD_LOGIC;
  signal \^rdata_reg[1]\ : STD_LOGIC;
  signal rptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal uart_rxq_empty : STD_LOGIC;
  signal wptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_2_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_3_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_4_n_0\ : STD_LOGIC;
  signal NLW_array_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_7_6_7 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_3 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \rptr[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \rptr[2]_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \wptr[2]_i_2\ : label is "soft_lutpair278";
begin
  \rdata_reg[1]\ <= \^rdata_reg[1]\;
array_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wptr(2 downto 0),
      DIA(1 downto 0) => fetch_data(1 downto 0),
      DIB(1 downto 0) => fetch_data(3 downto 2),
      DIC(1 downto 0) => fetch_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \rdata_reg[7]\(0),
      DOA(0) => \dout__0\(0),
      DOB(1 downto 0) => \rdata_reg[7]\(2 downto 1),
      DOC(1 downto 0) => \rdata_reg[7]\(4 downto 3),
      DOD(1 downto 0) => NLW_array_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
array_reg_0_7_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000002220000"
    )
        port map (
      I0 => rstn,
      I1 => \wptr[2]_i_2_n_0\,
      I2 => full_reg_n_0,
      I3 => uart_rxq_empty,
      I4 => uart_rx_fetch_trig,
      I5 => \rptr[1]_i_2_n_0\,
      O => \array\
    );
array_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wptr(2 downto 0),
      DIA(1 downto 0) => fetch_data(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \rdata_reg[7]\(6 downto 5),
      DOB(1 downto 0) => NLW_array_reg_0_7_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_array_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_7_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array\
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAF00FF04"
    )
        port map (
      I0 => full_reg_n_0,
      I1 => empty_i_2_n_0,
      I2 => uart_rx_fetch_trig,
      I3 => uart_rxq_empty,
      I4 => \rptr[1]_i_2_n_0\,
      I5 => empty_i_3_n_0,
      O => empty_i_1_n_0
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900906900000"
    )
        port map (
      I0 => rptr(2),
      I1 => wptr(2),
      I2 => wptr(1),
      I3 => rptr(1),
      I4 => rptr(0),
      I5 => wptr(0),
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => p_addr(1),
      I1 => p_w_rb,
      I2 => \^rdata_reg[1]\,
      I3 => p_wdata(0),
      I4 => rstn,
      O => empty_i_3_n_0
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => empty_i_1_n_0,
      Q => uart_rxq_empty,
      R => '0'
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0E0F5F0"
    )
        port map (
      I0 => uart_rxq_empty,
      I1 => uart_rx_fetch_trig,
      I2 => full_reg_n_0,
      I3 => \rptr[1]_i_2_n_0\,
      I4 => \full_i_2__0_n_0\,
      I5 => empty_i_3_n_0,
      O => full_i_1_n_0
    );
\full_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF956A"
    )
        port map (
      I0 => wptr(2),
      I1 => wptr(1),
      I2 => wptr(0),
      I3 => rptr(2),
      I4 => full_i_3_n_0,
      O => \full_i_2__0_n_0\
    );
full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7DFDFF7"
    )
        port map (
      I0 => uart_rx_fetch_trig,
      I1 => rptr(0),
      I2 => wptr(0),
      I3 => wptr(1),
      I4 => rptr(1),
      O => full_i_3_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => full_i_1_n_0,
      Q => full_reg_n_0,
      R => '0'
    );
interrupt_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxinten_reg,
      I1 => uart_rxq_empty,
      O => interrupt
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => uart_rxq_empty,
      I1 => p_addr(0),
      I2 => uart_txq_full,
      I3 => p_addr(1),
      I4 => \dout__0\(0),
      O => \rdata_reg[0]\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEEFFFFFFFFF"
    )
        port map (
      I0 => p_acc(1),
      I1 => p_acc(0),
      I2 => p_w_rb,
      I3 => p_addr(1),
      I4 => p_addr(0),
      I5 => p_req,
      O => \^rdata_reg[1]\
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A0075"
    )
        port map (
      I0 => uart_rxq_empty,
      I1 => full_reg_n_0,
      I2 => uart_rx_fetch_trig,
      I3 => \rptr[1]_i_2_n_0\,
      I4 => rptr(0),
      O => \rptr[0]_i_1_n_0\
    );
\rptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDD00202222"
    )
        port map (
      I0 => rptr(0),
      I1 => \rptr[1]_i_2_n_0\,
      I2 => uart_rx_fetch_trig,
      I3 => full_reg_n_0,
      I4 => uart_rxq_empty,
      I5 => rptr(1),
      O => \rptr[1]_i_1_n_0\
    );
\rptr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => p_req,
      I1 => p_acc(0),
      I2 => p_acc(1),
      I3 => p_addr(1),
      I4 => p_addr(0),
      I5 => p_w_rb,
      O => \rptr[1]_i_2_n_0\
    );
\rptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr(1),
      I1 => rptr(0),
      I2 => \rptr[2]_i_2__0_n_0\,
      I3 => rptr(2),
      O => \rptr[2]_i_1_n_0\
    );
\rptr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \rptr[1]_i_2_n_0\,
      I1 => uart_rx_fetch_trig,
      I2 => full_reg_n_0,
      I3 => uart_rxq_empty,
      O => \rptr[2]_i_2__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[0]_i_1_n_0\,
      Q => rptr(0),
      R => \rst_r_reg[9]\
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[1]_i_1_n_0\,
      Q => rptr(1),
      R => \rst_r_reg[9]\
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[2]_i_1_n_0\,
      Q => rptr(2),
      R => \rst_r_reg[9]\
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => rptr(0),
      I1 => \wptr[2]_i_2_n_0\,
      I2 => \wptr[2]_i_3_n_0\,
      I3 => wptr(0),
      O => \wptr[0]_i_1_n_0\
    );
\wptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
        port map (
      I0 => rptr(1),
      I1 => \wptr[2]_i_2_n_0\,
      I2 => wptr(0),
      I3 => \wptr[2]_i_3_n_0\,
      I4 => wptr(1),
      O => \wptr[1]_i_1_n_0\
    );
\wptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFFB8880000"
    )
        port map (
      I0 => rptr(2),
      I1 => \wptr[2]_i_2_n_0\,
      I2 => wptr(1),
      I3 => wptr(0),
      I4 => \wptr[2]_i_3_n_0\,
      I5 => wptr(2),
      O => \wptr[2]_i_1_n_0\
    );
\wptr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_wdata(0),
      I1 => \^rdata_reg[1]\,
      I2 => p_w_rb,
      I3 => p_addr(1),
      O => \wptr[2]_i_2_n_0\
    );
\wptr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F44FF44FF44"
    )
        port map (
      I0 => \wptr[2]_i_4_n_0\,
      I1 => p_wdata(0),
      I2 => \rptr[1]_i_2_n_0\,
      I3 => uart_rx_fetch_trig,
      I4 => uart_rxq_empty,
      I5 => full_reg_n_0,
      O => \wptr[2]_i_3_n_0\
    );
\wptr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => p_req,
      I1 => p_addr(0),
      I2 => p_addr(1),
      I3 => p_w_rb,
      I4 => p_acc(0),
      I5 => p_acc(1),
      O => \wptr[2]_i_4_n_0\
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[0]_i_1_n_0\,
      Q => wptr(0),
      R => \rst_r_reg[9]\
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[1]_i_1_n_0\,
      Q => wptr(1),
      R => \rst_r_reg[9]\
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[2]_i_1_n_0\,
      Q => wptr(2),
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \femto_bd_fifo__parameterized2\ is
  port (
    uart_txq_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    uart_tx_send_trig_reg : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    uart_tx_send_trig : in STD_LOGIC;
    rstn : in STD_LOGIC;
    p_req : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    uart_tx_busy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \femto_bd_fifo__parameterized2\ : entity is "fifo";
end \femto_bd_fifo__parameterized2\;

architecture STRUCTURE of \femto_bd_fifo__parameterized2\ is
  signal \array_reg_0_7_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_i_2__0_n_0\ : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal rptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_2_n_0\ : STD_LOGIC;
  signal uart_tx_idle : STD_LOGIC;
  signal \^uart_txq_full\ : STD_LOGIC;
  signal wptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wptr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal NLW_array_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_array_reg_0_7_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_7_6_7 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \full_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rptr[2]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \wptr[2]_i_2__0\ : label is "soft_lutpair281";
begin
  uart_txq_full <= \^uart_txq_full\;
array_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wptr(2 downto 0),
      DIA(1 downto 0) => p_wdata(1 downto 0),
      DIB(1 downto 0) => p_wdata(3 downto 2),
      DIC(1 downto 0) => p_wdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_array_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array_reg_0_7_0_5_i_1__0_n_0\
    );
\array_reg_0_7_0_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => \^uart_txq_full\,
      I1 => uart_tx_idle,
      I2 => uart_tx_send_trig,
      I3 => \wptr[1]_i_2_n_0\,
      I4 => rstn,
      O => \array_reg_0_7_0_5_i_1__0_n_0\
    );
array_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => rptr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => rptr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => rptr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => wptr(2 downto 0),
      DIA(1 downto 0) => p_wdata(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(7 downto 6),
      DOB(1 downto 0) => NLW_array_reg_0_7_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_array_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_array_reg_0_7_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \array_reg_0_7_0_5_i_1__0_n_0\
    );
\empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8E8A"
    )
        port map (
      I0 => uart_tx_idle,
      I1 => uart_tx_send_trig,
      I2 => \wptr[1]_i_2_n_0\,
      I3 => \empty_i_2__0_n_0\,
      I4 => \^uart_txq_full\,
      O => \empty_i_1__0_n_0\
    );
\empty_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900906900000"
    )
        port map (
      I0 => rptr(2),
      I1 => wptr(2),
      I2 => wptr(1),
      I3 => rptr(1),
      I4 => rptr(0),
      I5 => wptr(0),
      O => \empty_i_2__0_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \empty_i_1__0_n_0\,
      Q => uart_tx_idle,
      S => \rst_r_reg[9]\
    );
\full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00DD04"
    )
        port map (
      I0 => uart_tx_send_trig,
      I1 => \wptr[1]_i_2_n_0\,
      I2 => full_i_2_n_0,
      I3 => \^uart_txq_full\,
      I4 => uart_tx_idle,
      O => \full_i_1__0_n_0\
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => wptr(2),
      I1 => rptr(2),
      I2 => rptr(1),
      I3 => wptr(1),
      I4 => wptr(0),
      I5 => rptr(0),
      O => full_i_2_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => \^uart_txq_full\,
      R => \rst_r_reg[9]\
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F73308CC"
    )
        port map (
      I0 => \wptr[1]_i_2_n_0\,
      I1 => uart_tx_send_trig,
      I2 => \^uart_txq_full\,
      I3 => uart_tx_idle,
      I4 => rptr(0),
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFF2A002200"
    )
        port map (
      I0 => rptr(0),
      I1 => uart_tx_idle,
      I2 => \^uart_txq_full\,
      I3 => uart_tx_send_trig,
      I4 => \wptr[1]_i_2_n_0\,
      I5 => rptr(1),
      O => \rptr[1]_i_1__0_n_0\
    );
\rptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr(1),
      I1 => rptr(0),
      I2 => \rptr[2]_i_2_n_0\,
      I3 => rptr(2),
      O => \rptr[2]_i_1__0_n_0\
    );
\rptr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7050"
    )
        port map (
      I0 => uart_tx_idle,
      I1 => \^uart_txq_full\,
      I2 => uart_tx_send_trig,
      I3 => \wptr[1]_i_2_n_0\,
      O => \rptr[2]_i_2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[0]_i_1__0_n_0\,
      Q => rptr(0),
      R => \rst_r_reg[9]\
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[1]_i_1__0_n_0\,
      Q => rptr(1),
      R => \rst_r_reg[9]\
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rptr[2]_i_1__0_n_0\,
      Q => rptr(2),
      R => \rst_r_reg[9]\
    );
uart_tx_send_trig_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => uart_tx_idle,
      I1 => uart_tx_busy,
      I2 => uart_tx_send_trig,
      O => uart_tx_send_trig_reg
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF7500"
    )
        port map (
      I0 => \^uart_txq_full\,
      I1 => uart_tx_idle,
      I2 => uart_tx_send_trig,
      I3 => \wptr[1]_i_2_n_0\,
      I4 => wptr(0),
      O => \wptr[0]_i_1__0_n_0\
    );
\wptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F777700808888"
    )
        port map (
      I0 => wptr(0),
      I1 => \wptr[1]_i_2_n_0\,
      I2 => uart_tx_send_trig,
      I3 => uart_tx_idle,
      I4 => \^uart_txq_full\,
      I5 => wptr(1),
      O => \wptr[1]_i_1__0_n_0\
    );
\wptr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_req,
      I1 => p_addr(0),
      I2 => p_addr(1),
      I3 => p_w_rb,
      I4 => p_acc(0),
      I5 => p_acc(1),
      O => \wptr[1]_i_2_n_0\
    );
\wptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr(1),
      I1 => wptr(0),
      I2 => \wptr[2]_i_2__0_n_0\,
      I3 => wptr(2),
      O => \wptr[2]_i_1__0_n_0\
    );
\wptr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \wptr[1]_i_2_n_0\,
      I1 => uart_tx_send_trig,
      I2 => uart_tx_idle,
      I3 => \^uart_txq_full\,
      O => \wptr[2]_i_2__0_n_0\
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[0]_i_1__0_n_0\,
      Q => wptr(0),
      R => \rst_r_reg[9]\
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[1]_i_1__0_n_0\,
      Q => wptr(1),
      R => \rst_r_reg[9]\
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wptr[2]_i_1__0_n_0\,
      Q => wptr(2),
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_gpio_controller is
  port (
    p_resp : out STD_LOGIC;
    dir : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_req : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_gpio_controller : entity is "gpio_controller";
end femto_bd_gpio_controller;

architecture STRUCTURE of femto_bd_gpio_controller is
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \^dir\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dir[3]_i_2_n_0\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal rdata_r : STD_LOGIC;
  signal \rdata_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_r[3]_i_1_n_0\ : STD_LOGIC;
  signal resp_i_1_n_0 : STD_LOGIC;
begin
  dir(3 downto 0) <= \^dir\(3 downto 0);
  o(3 downto 0) <= \^o\(3 downto 0);
\__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => rstn,
      I1 => p_addr(0),
      I2 => p_addr(2),
      I3 => p_w_rb,
      I4 => p_addr(1),
      I5 => p_req,
      O => \__0/i__n_0\
    );
\__1/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rstn,
      I1 => p_w_rb,
      I2 => p_req,
      O => rdata_r
    );
\dir[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => p_0_in
    );
\dir[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => p_req,
      I1 => p_addr(1),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_w_rb,
      O => \dir[3]_i_2_n_0\
    );
\dir_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dir[3]_i_2_n_0\,
      D => p_wdata(0),
      Q => \^dir\(0),
      R => p_0_in
    );
\dir_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dir[3]_i_2_n_0\,
      D => p_wdata(1),
      Q => \^dir\(1),
      R => p_0_in
    );
\dir_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dir[3]_i_2_n_0\,
      D => p_wdata(2),
      Q => \^dir\(2),
      R => p_0_in
    );
\dir_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dir[3]_i_2_n_0\,
      D => p_wdata(3),
      Q => \^dir\(3),
      R => p_0_in
    );
\o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \__0/i__n_0\,
      D => p_wdata(0),
      Q => \^o\(0),
      R => '0'
    );
\o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \__0/i__n_0\,
      D => p_wdata(1),
      Q => \^o\(1),
      R => '0'
    );
\o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \__0/i__n_0\,
      D => p_wdata(2),
      Q => \^o\(2),
      R => '0'
    );
\o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \__0/i__n_0\,
      D => p_wdata(3),
      Q => \^o\(3),
      R => '0'
    );
\rdata_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFA0000000C"
    )
        port map (
      I0 => \^o\(0),
      I1 => i(0),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_addr(1),
      I5 => \^dir\(0),
      O => \rdata_r[0]_i_1_n_0\
    );
\rdata_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFA0000000C"
    )
        port map (
      I0 => \^o\(1),
      I1 => i(1),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_addr(1),
      I5 => \^dir\(1),
      O => \rdata_r[1]_i_1_n_0\
    );
\rdata_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFA0000000C"
    )
        port map (
      I0 => \^o\(2),
      I1 => i(2),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_addr(1),
      I5 => \^dir\(2),
      O => \rdata_r[2]_i_1_n_0\
    );
\rdata_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFA0000000C"
    )
        port map (
      I0 => \^o\(3),
      I1 => i(3),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_addr(1),
      I5 => \^dir\(3),
      O => \rdata_r[3]_i_1_n_0\
    );
\rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata_r,
      D => \rdata_r[0]_i_1_n_0\,
      Q => p_rdata(0),
      R => '0'
    );
\rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata_r,
      D => \rdata_r[1]_i_1_n_0\,
      Q => p_rdata(1),
      R => '0'
    );
\rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata_r,
      D => \rdata_r[2]_i_1_n_0\,
      Q => p_rdata(2),
      R => '0'
    );
\rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata_r,
      D => \rdata_r[3]_i_1_n_0\,
      Q => p_rdata(3),
      R => '0'
    );
resp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => p_acc(1),
      I1 => p_acc(0),
      I2 => p_addr(0),
      I3 => p_addr(1),
      I4 => p_req,
      I5 => rstn,
      O => resp_i_1_n_0
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => resp_i_1_n_0,
      Q => p_resp,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_ibus_conn is
  port (
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_resp : in STD_LOGIC;
    s_sram_resp : in STD_LOGIC;
    s_nor_resp : in STD_LOGIC;
    s_tcm_resp : in STD_LOGIC;
    s_rom_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_ibus_conn : entity is "ibus_conn";
end femto_bd_ibus_conn;

architecture STRUCTURE of femto_bd_ibus_conn is
  signal \m_rdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_rdata_reg[0]_i_1\ : label is "soft_lutpair255";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[10]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[10]_i_1\ : label is "soft_lutpair264";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[11]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[11]_i_1\ : label is "soft_lutpair258";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[12]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[12]_i_1\ : label is "soft_lutpair256";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[13]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[13]_i_1\ : label is "soft_lutpair255";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[14]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[14]_i_1\ : label is "soft_lutpair257";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[15]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[15]_i_1\ : label is "soft_lutpair265";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[16]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[16]_i_1\ : label is "soft_lutpair266";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[17]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[17]_i_1\ : label is "soft_lutpair267";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[18]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[18]_i_1\ : label is "soft_lutpair266";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[19]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[19]_i_1\ : label is "soft_lutpair260";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[1]_i_1\ : label is "soft_lutpair256";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[20]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[20]_i_1\ : label is "soft_lutpair261";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[21]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[21]_i_1\ : label is "soft_lutpair262";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[22]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[22]_i_1\ : label is "soft_lutpair263";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[23]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[23]_i_1\ : label is "soft_lutpair264";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[24]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[24]_i_1\ : label is "soft_lutpair265";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[25]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[25]_i_1\ : label is "soft_lutpair267";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[26]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[26]_i_1\ : label is "soft_lutpair268";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[27]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[27]_i_1\ : label is "soft_lutpair268";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[28]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[28]_i_1\ : label is "soft_lutpair269";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[29]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[29]_i_1\ : label is "soft_lutpair269";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[2]_i_1\ : label is "soft_lutpair257";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[30]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[30]_i_1\ : label is "soft_lutpair270";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[31]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[31]_i_1\ : label is "soft_lutpair270";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[3]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[3]_i_1\ : label is "soft_lutpair258";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[4]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[4]_i_1\ : label is "soft_lutpair259";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[5]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[5]_i_1\ : label is "soft_lutpair259";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[6]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[6]_i_1\ : label is "soft_lutpair260";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[7]_i_1\ : label is "soft_lutpair261";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[8]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[8]_i_1\ : label is "soft_lutpair262";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \m_rdata_reg[9]_i_1\ : label is "soft_lutpair263";
begin
\m_rdata_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[0]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(0)
    );
\m_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(0),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[0]_i_2_n_0\,
      O => \m_rdata_reg[0]_i_1_n_0\
    );
\m_rdata_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(0),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(0),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(0),
      O => \m_rdata_reg[0]_i_2_n_0\
    );
\m_rdata_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[10]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(10)
    );
\m_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(10),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[10]_i_2_n_0\,
      O => \m_rdata_reg[10]_i_1_n_0\
    );
\m_rdata_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(10),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(10),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(10),
      O => \m_rdata_reg[10]_i_2_n_0\
    );
\m_rdata_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[11]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(11)
    );
\m_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(11),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[11]_i_2_n_0\,
      O => \m_rdata_reg[11]_i_1_n_0\
    );
\m_rdata_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(11),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(11),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(11),
      O => \m_rdata_reg[11]_i_2_n_0\
    );
\m_rdata_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[12]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(12)
    );
\m_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(12),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[12]_i_2_n_0\,
      O => \m_rdata_reg[12]_i_1_n_0\
    );
\m_rdata_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(12),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(12),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(12),
      O => \m_rdata_reg[12]_i_2_n_0\
    );
\m_rdata_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[13]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(13)
    );
\m_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(13),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[13]_i_2_n_0\,
      O => \m_rdata_reg[13]_i_1_n_0\
    );
\m_rdata_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(13),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(13),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(13),
      O => \m_rdata_reg[13]_i_2_n_0\
    );
\m_rdata_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[14]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(14)
    );
\m_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(14),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[14]_i_2_n_0\,
      O => \m_rdata_reg[14]_i_1_n_0\
    );
\m_rdata_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(14),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(14),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(14),
      O => \m_rdata_reg[14]_i_2_n_0\
    );
\m_rdata_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[15]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(15)
    );
\m_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(15),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[15]_i_2_n_0\,
      O => \m_rdata_reg[15]_i_1_n_0\
    );
\m_rdata_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(15),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(15),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(15),
      O => \m_rdata_reg[15]_i_2_n_0\
    );
\m_rdata_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[16]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(16)
    );
\m_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(16),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[16]_i_2_n_0\,
      O => \m_rdata_reg[16]_i_1_n_0\
    );
\m_rdata_reg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(16),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(16),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(16),
      O => \m_rdata_reg[16]_i_2_n_0\
    );
\m_rdata_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[17]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(17)
    );
\m_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(17),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[17]_i_2_n_0\,
      O => \m_rdata_reg[17]_i_1_n_0\
    );
\m_rdata_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(17),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(17),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(17),
      O => \m_rdata_reg[17]_i_2_n_0\
    );
\m_rdata_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[18]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(18)
    );
\m_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(18),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[18]_i_2_n_0\,
      O => \m_rdata_reg[18]_i_1_n_0\
    );
\m_rdata_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(18),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(18),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(18),
      O => \m_rdata_reg[18]_i_2_n_0\
    );
\m_rdata_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[19]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(19)
    );
\m_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(19),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[19]_i_2_n_0\,
      O => \m_rdata_reg[19]_i_1_n_0\
    );
\m_rdata_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(19),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(19),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(19),
      O => \m_rdata_reg[19]_i_2_n_0\
    );
\m_rdata_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[1]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(1)
    );
\m_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(1),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[1]_i_2_n_0\,
      O => \m_rdata_reg[1]_i_1_n_0\
    );
\m_rdata_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(1),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(1),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(1),
      O => \m_rdata_reg[1]_i_2_n_0\
    );
\m_rdata_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[20]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(20)
    );
\m_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(20),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[20]_i_2_n_0\,
      O => \m_rdata_reg[20]_i_1_n_0\
    );
\m_rdata_reg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(20),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(20),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(20),
      O => \m_rdata_reg[20]_i_2_n_0\
    );
\m_rdata_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[21]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(21)
    );
\m_rdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(21),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[21]_i_2_n_0\,
      O => \m_rdata_reg[21]_i_1_n_0\
    );
\m_rdata_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(21),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(21),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(21),
      O => \m_rdata_reg[21]_i_2_n_0\
    );
\m_rdata_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[22]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(22)
    );
\m_rdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(22),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[22]_i_2_n_0\,
      O => \m_rdata_reg[22]_i_1_n_0\
    );
\m_rdata_reg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(22),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(22),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(22),
      O => \m_rdata_reg[22]_i_2_n_0\
    );
\m_rdata_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[23]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(23)
    );
\m_rdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(23),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[23]_i_2_n_0\,
      O => \m_rdata_reg[23]_i_1_n_0\
    );
\m_rdata_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(23),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(23),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(23),
      O => \m_rdata_reg[23]_i_2_n_0\
    );
\m_rdata_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[24]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(24)
    );
\m_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(24),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[24]_i_2_n_0\,
      O => \m_rdata_reg[24]_i_1_n_0\
    );
\m_rdata_reg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(24),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(24),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(24),
      O => \m_rdata_reg[24]_i_2_n_0\
    );
\m_rdata_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[25]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(25)
    );
\m_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(25),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[25]_i_2_n_0\,
      O => \m_rdata_reg[25]_i_1_n_0\
    );
\m_rdata_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(25),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(25),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(25),
      O => \m_rdata_reg[25]_i_2_n_0\
    );
\m_rdata_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[26]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(26)
    );
\m_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(26),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[26]_i_2_n_0\,
      O => \m_rdata_reg[26]_i_1_n_0\
    );
\m_rdata_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(26),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(26),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(26),
      O => \m_rdata_reg[26]_i_2_n_0\
    );
\m_rdata_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[27]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(27)
    );
\m_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(27),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[27]_i_2_n_0\,
      O => \m_rdata_reg[27]_i_1_n_0\
    );
\m_rdata_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(27),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(27),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(27),
      O => \m_rdata_reg[27]_i_2_n_0\
    );
\m_rdata_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[28]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(28)
    );
\m_rdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(28),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[28]_i_2_n_0\,
      O => \m_rdata_reg[28]_i_1_n_0\
    );
\m_rdata_reg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(28),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(28),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(28),
      O => \m_rdata_reg[28]_i_2_n_0\
    );
\m_rdata_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[29]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(29)
    );
\m_rdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(29),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[29]_i_2_n_0\,
      O => \m_rdata_reg[29]_i_1_n_0\
    );
\m_rdata_reg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(29),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(29),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(29),
      O => \m_rdata_reg[29]_i_2_n_0\
    );
\m_rdata_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[2]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(2)
    );
\m_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(2),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[2]_i_2_n_0\,
      O => \m_rdata_reg[2]_i_1_n_0\
    );
\m_rdata_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(2),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(2),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(2),
      O => \m_rdata_reg[2]_i_2_n_0\
    );
\m_rdata_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[30]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(30)
    );
\m_rdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(30),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[30]_i_2_n_0\,
      O => \m_rdata_reg[30]_i_1_n_0\
    );
\m_rdata_reg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(30),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(30),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(30),
      O => \m_rdata_reg[30]_i_2_n_0\
    );
\m_rdata_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[31]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(31)
    );
\m_rdata_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(31),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[31]_i_3_n_0\,
      O => \m_rdata_reg[31]_i_1_n_0\
    );
\m_rdata_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rom_resp,
      I1 => s_sram_resp,
      I2 => s_nor_resp,
      I3 => s_tcm_resp,
      O => \m_rdata_reg[31]_i_2_n_0\
    );
\m_rdata_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(31),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(31),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(31),
      O => \m_rdata_reg[31]_i_3_n_0\
    );
\m_rdata_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[3]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(3)
    );
\m_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(3),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[3]_i_2_n_0\,
      O => \m_rdata_reg[3]_i_1_n_0\
    );
\m_rdata_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(3),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(3),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(3),
      O => \m_rdata_reg[3]_i_2_n_0\
    );
\m_rdata_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[4]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(4)
    );
\m_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(4),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[4]_i_2_n_0\,
      O => \m_rdata_reg[4]_i_1_n_0\
    );
\m_rdata_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(4),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(4),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(4),
      O => \m_rdata_reg[4]_i_2_n_0\
    );
\m_rdata_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[5]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(5)
    );
\m_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(5),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[5]_i_2_n_0\,
      O => \m_rdata_reg[5]_i_1_n_0\
    );
\m_rdata_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(5),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(5),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(5),
      O => \m_rdata_reg[5]_i_2_n_0\
    );
\m_rdata_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[6]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(6)
    );
\m_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(6),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[6]_i_2_n_0\,
      O => \m_rdata_reg[6]_i_1_n_0\
    );
\m_rdata_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(6),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(6),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(6),
      O => \m_rdata_reg[6]_i_2_n_0\
    );
\m_rdata_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[7]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(7)
    );
\m_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(7),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[7]_i_2_n_0\,
      O => \m_rdata_reg[7]_i_1_n_0\
    );
\m_rdata_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(7),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(7),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(7),
      O => \m_rdata_reg[7]_i_2_n_0\
    );
\m_rdata_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[8]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(8)
    );
\m_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(8),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[8]_i_2_n_0\,
      O => \m_rdata_reg[8]_i_1_n_0\
    );
\m_rdata_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(8),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(8),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(8),
      O => \m_rdata_reg[8]_i_2_n_0\
    );
\m_rdata_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[9]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(9)
    );
\m_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rom_rdata(9),
      I1 => s_rom_resp,
      I2 => \m_rdata_reg[9]_i_2_n_0\,
      O => \m_rdata_reg[9]_i_1_n_0\
    );
\m_rdata_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_tcm_rdata(9),
      I1 => s_tcm_resp,
      I2 => s_sram_rdata(9),
      I3 => s_sram_resp,
      I4 => s_nor_rdata(9),
      O => \m_rdata_reg[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_pbus_conn is
  port (
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_eic_resp : in STD_LOGIC;
    s_gpio_resp : in STD_LOGIC;
    s_tmr_resp : in STD_LOGIC;
    s_rst_resp : in STD_LOGIC;
    s_uart_resp : in STD_LOGIC;
    s_uart_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_eic_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tmr_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rst_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_gpio_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_pbus_conn : entity is "pbus_conn";
end femto_bd_pbus_conn;

architecture STRUCTURE of femto_bd_pbus_conn is
  signal \m_rdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \m_rdata_reg[9]\ : label is "LD";
begin
\m_rdata_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[0]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(0)
    );
\m_rdata_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[0]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(0),
      I4 => s_eic_rdata(0),
      O => \m_rdata_reg[0]_i_1_n_0\
    );
\m_rdata_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(0),
      I2 => s_rst_rdata(0),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(0),
      O => \m_rdata_reg[0]_i_2_n_0\
    );
\m_rdata_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[10]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(10)
    );
\m_rdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[10]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(10),
      I4 => s_eic_rdata(10),
      O => \m_rdata_reg[10]_i_1_n_0\
    );
\m_rdata_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(10),
      I2 => s_rst_rdata(10),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(10),
      O => \m_rdata_reg[10]_i_2_n_0\
    );
\m_rdata_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[11]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(11)
    );
\m_rdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[11]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(11),
      I4 => s_eic_rdata(11),
      O => \m_rdata_reg[11]_i_1_n_0\
    );
\m_rdata_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(11),
      I2 => s_rst_rdata(11),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(11),
      O => \m_rdata_reg[11]_i_2_n_0\
    );
\m_rdata_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[12]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(12)
    );
\m_rdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[12]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(12),
      I4 => s_eic_rdata(12),
      O => \m_rdata_reg[12]_i_1_n_0\
    );
\m_rdata_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(12),
      I2 => s_rst_rdata(12),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(12),
      O => \m_rdata_reg[12]_i_2_n_0\
    );
\m_rdata_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[13]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(13)
    );
\m_rdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[13]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(13),
      I4 => s_eic_rdata(13),
      O => \m_rdata_reg[13]_i_1_n_0\
    );
\m_rdata_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(13),
      I2 => s_rst_rdata(13),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(13),
      O => \m_rdata_reg[13]_i_2_n_0\
    );
\m_rdata_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[14]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(14)
    );
\m_rdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[14]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(14),
      I4 => s_eic_rdata(14),
      O => \m_rdata_reg[14]_i_1_n_0\
    );
\m_rdata_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(14),
      I2 => s_rst_rdata(14),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(14),
      O => \m_rdata_reg[14]_i_2_n_0\
    );
\m_rdata_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[15]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(15)
    );
\m_rdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[15]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(15),
      I4 => s_eic_rdata(15),
      O => \m_rdata_reg[15]_i_1_n_0\
    );
\m_rdata_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(15),
      I2 => s_rst_rdata(15),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(15),
      O => \m_rdata_reg[15]_i_2_n_0\
    );
\m_rdata_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[16]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(16)
    );
\m_rdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[16]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(16),
      I4 => s_eic_rdata(16),
      O => \m_rdata_reg[16]_i_1_n_0\
    );
\m_rdata_reg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(16),
      I2 => s_rst_rdata(16),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(16),
      O => \m_rdata_reg[16]_i_2_n_0\
    );
\m_rdata_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[17]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(17)
    );
\m_rdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[17]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(17),
      I4 => s_eic_rdata(17),
      O => \m_rdata_reg[17]_i_1_n_0\
    );
\m_rdata_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(17),
      I2 => s_rst_rdata(17),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(17),
      O => \m_rdata_reg[17]_i_2_n_0\
    );
\m_rdata_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[18]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(18)
    );
\m_rdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[18]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(18),
      I4 => s_eic_rdata(18),
      O => \m_rdata_reg[18]_i_1_n_0\
    );
\m_rdata_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(18),
      I2 => s_rst_rdata(18),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(18),
      O => \m_rdata_reg[18]_i_2_n_0\
    );
\m_rdata_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[19]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(19)
    );
\m_rdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[19]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(19),
      I4 => s_eic_rdata(19),
      O => \m_rdata_reg[19]_i_1_n_0\
    );
\m_rdata_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(19),
      I2 => s_rst_rdata(19),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(19),
      O => \m_rdata_reg[19]_i_2_n_0\
    );
\m_rdata_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[1]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(1)
    );
\m_rdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[1]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(1),
      I4 => s_eic_rdata(1),
      O => \m_rdata_reg[1]_i_1_n_0\
    );
\m_rdata_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(1),
      I2 => s_rst_rdata(1),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(1),
      O => \m_rdata_reg[1]_i_2_n_0\
    );
\m_rdata_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[20]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(20)
    );
\m_rdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[20]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(20),
      I4 => s_eic_rdata(20),
      O => \m_rdata_reg[20]_i_1_n_0\
    );
\m_rdata_reg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(20),
      I2 => s_rst_rdata(20),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(20),
      O => \m_rdata_reg[20]_i_2_n_0\
    );
\m_rdata_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[21]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(21)
    );
\m_rdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[21]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(21),
      I4 => s_eic_rdata(21),
      O => \m_rdata_reg[21]_i_1_n_0\
    );
\m_rdata_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(21),
      I2 => s_rst_rdata(21),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(21),
      O => \m_rdata_reg[21]_i_2_n_0\
    );
\m_rdata_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[22]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(22)
    );
\m_rdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[22]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(22),
      I4 => s_eic_rdata(22),
      O => \m_rdata_reg[22]_i_1_n_0\
    );
\m_rdata_reg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(22),
      I2 => s_rst_rdata(22),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(22),
      O => \m_rdata_reg[22]_i_2_n_0\
    );
\m_rdata_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[23]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(23)
    );
\m_rdata_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[23]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(23),
      I4 => s_eic_rdata(23),
      O => \m_rdata_reg[23]_i_1_n_0\
    );
\m_rdata_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(23),
      I2 => s_rst_rdata(23),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(23),
      O => \m_rdata_reg[23]_i_2_n_0\
    );
\m_rdata_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[24]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(24)
    );
\m_rdata_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[24]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(24),
      I4 => s_eic_rdata(24),
      O => \m_rdata_reg[24]_i_1_n_0\
    );
\m_rdata_reg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(24),
      I2 => s_rst_rdata(24),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(24),
      O => \m_rdata_reg[24]_i_2_n_0\
    );
\m_rdata_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[25]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(25)
    );
\m_rdata_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[25]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(25),
      I4 => s_eic_rdata(25),
      O => \m_rdata_reg[25]_i_1_n_0\
    );
\m_rdata_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(25),
      I2 => s_rst_rdata(25),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(25),
      O => \m_rdata_reg[25]_i_2_n_0\
    );
\m_rdata_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[26]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(26)
    );
\m_rdata_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[26]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(26),
      I4 => s_eic_rdata(26),
      O => \m_rdata_reg[26]_i_1_n_0\
    );
\m_rdata_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(26),
      I2 => s_rst_rdata(26),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(26),
      O => \m_rdata_reg[26]_i_2_n_0\
    );
\m_rdata_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[27]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(27)
    );
\m_rdata_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[27]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(27),
      I4 => s_eic_rdata(27),
      O => \m_rdata_reg[27]_i_1_n_0\
    );
\m_rdata_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(27),
      I2 => s_rst_rdata(27),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(27),
      O => \m_rdata_reg[27]_i_2_n_0\
    );
\m_rdata_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[28]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(28)
    );
\m_rdata_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[28]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(28),
      I4 => s_eic_rdata(28),
      O => \m_rdata_reg[28]_i_1_n_0\
    );
\m_rdata_reg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(28),
      I2 => s_rst_rdata(28),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(28),
      O => \m_rdata_reg[28]_i_2_n_0\
    );
\m_rdata_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[29]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(29)
    );
\m_rdata_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[29]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(29),
      I4 => s_eic_rdata(29),
      O => \m_rdata_reg[29]_i_1_n_0\
    );
\m_rdata_reg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(29),
      I2 => s_rst_rdata(29),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(29),
      O => \m_rdata_reg[29]_i_2_n_0\
    );
\m_rdata_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[2]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(2)
    );
\m_rdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[2]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(2),
      I4 => s_eic_rdata(2),
      O => \m_rdata_reg[2]_i_1_n_0\
    );
\m_rdata_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(2),
      I2 => s_rst_rdata(2),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(2),
      O => \m_rdata_reg[2]_i_2_n_0\
    );
\m_rdata_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[30]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(30)
    );
\m_rdata_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[30]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(30),
      I4 => s_eic_rdata(30),
      O => \m_rdata_reg[30]_i_1_n_0\
    );
\m_rdata_reg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(30),
      I2 => s_rst_rdata(30),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(30),
      O => \m_rdata_reg[30]_i_2_n_0\
    );
\m_rdata_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[31]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(31)
    );
\m_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[31]_i_3_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(31),
      I4 => s_eic_rdata(31),
      O => \m_rdata_reg[31]_i_1_n_0\
    );
\m_rdata_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_eic_resp,
      I1 => s_gpio_resp,
      I2 => s_tmr_resp,
      I3 => s_rst_resp,
      I4 => s_uart_resp,
      O => \m_rdata_reg[31]_i_2_n_0\
    );
\m_rdata_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(31),
      I2 => s_rst_rdata(31),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(31),
      O => \m_rdata_reg[31]_i_3_n_0\
    );
\m_rdata_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[3]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(3)
    );
\m_rdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[3]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(3),
      I4 => s_eic_rdata(3),
      O => \m_rdata_reg[3]_i_1_n_0\
    );
\m_rdata_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(3),
      I2 => s_rst_rdata(3),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(3),
      O => \m_rdata_reg[3]_i_2_n_0\
    );
\m_rdata_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[4]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(4)
    );
\m_rdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[4]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(4),
      I4 => s_eic_rdata(4),
      O => \m_rdata_reg[4]_i_1_n_0\
    );
\m_rdata_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(4),
      I2 => s_rst_rdata(4),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(4),
      O => \m_rdata_reg[4]_i_2_n_0\
    );
\m_rdata_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[5]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(5)
    );
\m_rdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[5]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(5),
      I4 => s_eic_rdata(5),
      O => \m_rdata_reg[5]_i_1_n_0\
    );
\m_rdata_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(5),
      I2 => s_rst_rdata(5),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(5),
      O => \m_rdata_reg[5]_i_2_n_0\
    );
\m_rdata_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[6]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(6)
    );
\m_rdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[6]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(6),
      I4 => s_eic_rdata(6),
      O => \m_rdata_reg[6]_i_1_n_0\
    );
\m_rdata_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(6),
      I2 => s_rst_rdata(6),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(6),
      O => \m_rdata_reg[6]_i_2_n_0\
    );
\m_rdata_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[7]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(7)
    );
\m_rdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[7]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(7),
      I4 => s_eic_rdata(7),
      O => \m_rdata_reg[7]_i_1_n_0\
    );
\m_rdata_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(7),
      I2 => s_rst_rdata(7),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(7),
      O => \m_rdata_reg[7]_i_2_n_0\
    );
\m_rdata_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[8]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(8)
    );
\m_rdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[8]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(8),
      I4 => s_eic_rdata(8),
      O => \m_rdata_reg[8]_i_1_n_0\
    );
\m_rdata_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(8),
      I2 => s_rst_rdata(8),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(8),
      O => \m_rdata_reg[8]_i_2_n_0\
    );
\m_rdata_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \m_rdata_reg[9]_i_1_n_0\,
      G => \m_rdata_reg[31]_i_2_n_0\,
      GE => '1',
      Q => m_rdata(9)
    );
\m_rdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \m_rdata_reg[9]_i_2_n_0\,
      I1 => s_uart_resp,
      I2 => s_eic_resp,
      I3 => s_uart_rdata(9),
      I4 => s_eic_rdata(9),
      O => \m_rdata_reg[9]_i_1_n_0\
    );
\m_rdata_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => s_tmr_resp,
      I1 => s_tmr_rdata(9),
      I2 => s_rst_rdata(9),
      I3 => s_gpio_resp,
      I4 => s_gpio_rdata(9),
      O => \m_rdata_reg[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_pipeline is
  port (
    \d_reg[105]\ : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    \d_reg[103]\ : out STD_LOGIC;
    \d_reg[32]\ : out STD_LOGIC;
    \d_reg[100]\ : out STD_LOGIC;
    \d_reg[99]\ : out STD_LOGIC;
    \d_reg[98]\ : out STD_LOGIC;
    \d_reg[97]\ : out STD_LOGIC;
    p_0_in0_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    \d_reg[77]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s2_reg[0]_0\ : out STD_LOGIC;
    \s2_reg[0]_1\ : out STD_LOGIC;
    \d_reg[96]\ : out STD_LOGIC;
    \d_reg[97]_0\ : out STD_LOGIC;
    \d_reg[95]\ : out STD_LOGIC;
    \d_reg[94]\ : out STD_LOGIC;
    \d_reg[93]\ : out STD_LOGIC;
    \d_reg[86]\ : out STD_LOGIC;
    \d_reg[84]\ : out STD_LOGIC;
    \d_reg[82]\ : out STD_LOGIC;
    \d_reg[82]_0\ : out STD_LOGIC;
    \d_reg[98]_0\ : out STD_LOGIC;
    \d_reg[96]_0\ : out STD_LOGIC;
    \d_reg[99]_0\ : out STD_LOGIC;
    \d_reg[100]_0\ : out STD_LOGIC;
    \d_reg[101]\ : out STD_LOGIC;
    \d_reg[102]\ : out STD_LOGIC;
    \d_reg[103]_0\ : out STD_LOGIC;
    \d_reg[104]\ : out STD_LOGIC;
    \d_reg[105]_0\ : out STD_LOGIC;
    \d_reg[106]\ : out STD_LOGIC;
    \d_reg[107]\ : out STD_LOGIC;
    \d_reg[108]\ : out STD_LOGIC;
    \d_reg[109]\ : out STD_LOGIC;
    \d_reg[110]\ : out STD_LOGIC;
    \d_reg[111]\ : out STD_LOGIC;
    \d_reg[112]\ : out STD_LOGIC;
    \d_reg[113]\ : out STD_LOGIC;
    \d_reg[146]\ : out STD_LOGIC;
    \d_reg[145]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[146]_0\ : out STD_LOGIC;
    \d_reg[147]\ : out STD_LOGIC;
    \d_reg[148]\ : out STD_LOGIC;
    \d_reg[149]\ : out STD_LOGIC;
    \d_reg[69]\ : out STD_LOGIC;
    \d_reg[97]_1\ : out STD_LOGIC;
    \d_reg[96]_1\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]\ : out STD_LOGIC;
    \d_reg[145]_0\ : out STD_LOGIC_VECTOR ( 109 downto 0 );
    \d_reg[83]\ : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \d_reg[66]\ : out STD_LOGIC;
    \d_reg[90]\ : out STD_LOGIC;
    \d_reg[91]\ : out STD_LOGIC;
    \d_reg[92]\ : out STD_LOGIC;
    \d_reg[33]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[0]_0\ : out STD_LOGIC;
    \d_reg[2]\ : out STD_LOGIC;
    \d_reg[93]_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_r_reg[9]\ : in STD_LOGIC;
    if_ir : in STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    if_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    if_c : in STD_LOGIC;
    \s1_reg[0]_0\ : in STD_LOGIC;
    rsel_reg : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \d_reg[1]\ : in STD_LOGIC;
    \d_reg[2]_0\ : in STD_LOGIC;
    \s1_reg[57]_0\ : in STD_LOGIC;
    \s1_reg[38]_0\ : in STD_LOGIC;
    \s1_reg[57]_1\ : in STD_LOGIC;
    \s1_reg[38]_1\ : in STD_LOGIC;
    \s1_reg[57]_2\ : in STD_LOGIC;
    \s1_reg[38]_2\ : in STD_LOGIC;
    \d_reg[2]_1\ : in STD_LOGIC;
    \d_reg[69]_0\ : in STD_LOGIC;
    \d_reg[69]_1\ : in STD_LOGIC;
    \d_reg[69]_2\ : in STD_LOGIC;
    \d_reg[69]_3\ : in STD_LOGIC;
    \s1_reg[48]_0\ : in STD_LOGIC;
    \s1_reg[38]_3\ : in STD_LOGIC;
    \s1_reg[48]_1\ : in STD_LOGIC;
    \s1_reg[38]_4\ : in STD_LOGIC;
    \s1_reg[48]_2\ : in STD_LOGIC;
    \s1_reg[38]_5\ : in STD_LOGIC;
    \s1_reg[48]_3\ : in STD_LOGIC;
    \s1_reg[38]_6\ : in STD_LOGIC;
    \s1_reg[48]_4\ : in STD_LOGIC;
    \s1_reg[38]_7\ : in STD_LOGIC;
    \s1_reg[48]_5\ : in STD_LOGIC;
    \s1_reg[38]_8\ : in STD_LOGIC;
    \s1_reg[48]_6\ : in STD_LOGIC;
    \s1_reg[38]_9\ : in STD_LOGIC;
    \s1_reg[48]_7\ : in STD_LOGIC;
    \s1_reg[48]_8\ : in STD_LOGIC;
    \s1_reg[48]_9\ : in STD_LOGIC;
    \s1_reg[48]_10\ : in STD_LOGIC;
    \s1_reg[48]_11\ : in STD_LOGIC;
    \s1_reg[48]_12\ : in STD_LOGIC;
    \s1_reg[38]_10\ : in STD_LOGIC;
    \s1_reg[48]_13\ : in STD_LOGIC;
    \s1_reg[38]_11\ : in STD_LOGIC;
    \s1_reg[48]_14\ : in STD_LOGIC;
    \s1_reg[38]_12\ : in STD_LOGIC;
    \s1_reg[48]_15\ : in STD_LOGIC;
    \s1_reg[38]_13\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_0\ : in STD_LOGIC;
    p_1_in9_in : in STD_LOGIC;
    ext_int_trigger : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in8_in : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[66]_0\ : in STD_LOGIC;
    \d_reg[49]\ : in STD_LOGIC;
    \d_reg[149]_0\ : in STD_LOGIC;
    \s1_reg[52]_0\ : in STD_LOGIC;
    \s1_reg[48]_16\ : in STD_LOGIC;
    \s1_reg[57]_3\ : in STD_LOGIC;
    \d_reg[149]_1\ : in STD_LOGIC;
    \d_reg[69]_4\ : in STD_LOGIC;
    \s1_reg[52]_1\ : in STD_LOGIC;
    \d_reg[2]_2\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_1\ : in STD_LOGIC;
    \d_reg[2]_3\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_2\ : in STD_LOGIC;
    \d_reg[2]_4\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_3\ : in STD_LOGIC;
    \d_reg[66]_1\ : in STD_LOGIC;
    \s1_reg[52]_2\ : in STD_LOGIC;
    \d_reg[69]_5\ : in STD_LOGIC;
    \d_reg[2]_5\ : in STD_LOGIC;
    \d_reg[66]_2\ : in STD_LOGIC;
    \s1_reg[52]_3\ : in STD_LOGIC;
    \d_reg[69]_6\ : in STD_LOGIC;
    \d_reg[2]_6\ : in STD_LOGIC;
    \s1_reg[57]_4\ : in STD_LOGIC;
    \s1_reg[52]_4\ : in STD_LOGIC;
    \d_reg[69]_7\ : in STD_LOGIC;
    \d_reg[2]_7\ : in STD_LOGIC;
    \s1_reg[52]_5\ : in STD_LOGIC;
    \d_reg[7]\ : in STD_LOGIC;
    \d_reg[7]_0\ : in STD_LOGIC;
    \s1_reg[57]_5\ : in STD_LOGIC;
    \d_reg[6]\ : in STD_LOGIC;
    \s1_reg[52]_6\ : in STD_LOGIC;
    \d_reg[6]_0\ : in STD_LOGIC;
    \s1_reg[57]_6\ : in STD_LOGIC;
    \s1_reg[52]_7\ : in STD_LOGIC;
    \d_reg[5]\ : in STD_LOGIC;
    \d_reg[5]_0\ : in STD_LOGIC;
    \s1_reg[57]_7\ : in STD_LOGIC;
    \d_reg[69]_8\ : in STD_LOGIC;
    \s1_reg[52]_8\ : in STD_LOGIC;
    \d_reg[38]\ : in STD_LOGIC;
    \d_reg[3]\ : in STD_LOGIC;
    \s1_reg[52]_9\ : in STD_LOGIC;
    \d_reg[3]_0\ : in STD_LOGIC;
    \s1_reg[57]_8\ : in STD_LOGIC;
    \d_reg[69]_9\ : in STD_LOGIC;
    \s1_reg[52]_10\ : in STD_LOGIC;
    \d_reg[36]\ : in STD_LOGIC;
    \d_reg[1]_0\ : in STD_LOGIC;
    \d_reg[69]_10\ : in STD_LOGIC;
    \d_reg[1]_1\ : in STD_LOGIC;
    \d_reg[1]_2\ : in STD_LOGIC;
    \d_reg[1]_3\ : in STD_LOGIC;
    \d_reg[1]_4\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_4\ : in STD_LOGIC;
    \d_reg[1]_5\ : in STD_LOGIC;
    \d_reg[1]_6\ : in STD_LOGIC;
    \d_reg[1]_7\ : in STD_LOGIC;
    \s1_reg[57]_9\ : in STD_LOGIC;
    \d_reg[57]\ : in STD_LOGIC;
    \d_reg[1]_8\ : in STD_LOGIC;
    \d_reg[66]_3\ : in STD_LOGIC;
    \d_reg[66]_4\ : in STD_LOGIC;
    \d_reg[58]\ : in STD_LOGIC;
    \d_reg[1]_9\ : in STD_LOGIC;
    \s1_reg[57]_10\ : in STD_LOGIC;
    \d_reg[66]_5\ : in STD_LOGIC;
    \s1_reg[57]_11\ : in STD_LOGIC;
    \d_reg[59]\ : in STD_LOGIC;
    \d_reg[1]_10\ : in STD_LOGIC;
    \d_reg[66]_6\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_5\ : in STD_LOGIC;
    \d_reg[60]\ : in STD_LOGIC;
    \d_reg[1]_11\ : in STD_LOGIC;
    \s1_reg[57]_12\ : in STD_LOGIC;
    \s1_reg[57]_13\ : in STD_LOGIC;
    \d_reg[61]\ : in STD_LOGIC;
    \d_reg[1]_12\ : in STD_LOGIC;
    \d_reg[66]_7\ : in STD_LOGIC;
    \d_reg[1]_13\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_6\ : in STD_LOGIC;
    \d_reg[1]_14\ : in STD_LOGIC;
    \d_reg[1]_15\ : in STD_LOGIC;
    \d_reg[1]_16\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][3]_7\ : in STD_LOGIC;
    d_req : in STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    \BUS_REQ_CTRL.dbus_busy_post\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][7]\ : in STD_LOGIC;
    \s1_reg[47]_0\ : in STD_LOGIC;
    \STAGE2.TRAP.csr_reg[2][31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \STAGE2.TRAP.csr_reg[0][31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_pipeline : entity is "pipeline";
end femto_bd_pipeline;

architecture STRUCTURE of femto_bd_pipeline is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.DECODE.funct7\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \d[0]_i_10_n_0\ : STD_LOGIC;
  signal \d[0]_i_11_n_0\ : STD_LOGIC;
  signal \d[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_13_n_0\ : STD_LOGIC;
  signal \d[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_15_n_0\ : STD_LOGIC;
  signal \d[0]_i_16_n_0\ : STD_LOGIC;
  signal \d[0]_i_17_n_0\ : STD_LOGIC;
  signal \d[0]_i_18_n_0\ : STD_LOGIC;
  signal \d[0]_i_19_n_0\ : STD_LOGIC;
  signal \d[0]_i_20_n_0\ : STD_LOGIC;
  signal \d[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_25_n_0\ : STD_LOGIC;
  signal \d[0]_i_26__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_27__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_28__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_29_n_0\ : STD_LOGIC;
  signal \d[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \d[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_5_n_0\ : STD_LOGIC;
  signal \d[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \d[0]_i_6_n_0\ : STD_LOGIC;
  signal \d[0]_i_8_n_0\ : STD_LOGIC;
  signal \d[0]_i_9_n_0\ : STD_LOGIC;
  signal \d[100]_i_4_n_0\ : STD_LOGIC;
  signal \d[100]_i_5_n_0\ : STD_LOGIC;
  signal \d[101]_i_4_n_0\ : STD_LOGIC;
  signal \d[102]_i_4_n_0\ : STD_LOGIC;
  signal \d[103]_i_4_n_0\ : STD_LOGIC;
  signal \d[104]_i_4_n_0\ : STD_LOGIC;
  signal \d[105]_i_3_n_0\ : STD_LOGIC;
  signal \d[105]_i_4_n_0\ : STD_LOGIC;
  signal \d[106]_i_3_n_0\ : STD_LOGIC;
  signal \d[106]_i_4_n_0\ : STD_LOGIC;
  signal \d[107]_i_3_n_0\ : STD_LOGIC;
  signal \d[107]_i_4_n_0\ : STD_LOGIC;
  signal \d[108]_i_3_n_0\ : STD_LOGIC;
  signal \d[108]_i_4_n_0\ : STD_LOGIC;
  signal \d[109]_i_3_n_0\ : STD_LOGIC;
  signal \d[109]_i_4_n_0\ : STD_LOGIC;
  signal \d[110]_i_4_n_0\ : STD_LOGIC;
  signal \d[111]_i_4_n_0\ : STD_LOGIC;
  signal \d[112]_i_4_n_0\ : STD_LOGIC;
  signal \d[113]_i_5_n_0\ : STD_LOGIC;
  signal \d[113]_i_7_n_0\ : STD_LOGIC;
  signal \d[113]_i_8_n_0\ : STD_LOGIC;
  signal \d[114]_i_2_n_0\ : STD_LOGIC;
  signal \d[114]_i_4_n_0\ : STD_LOGIC;
  signal \d[114]_i_6_n_0\ : STD_LOGIC;
  signal \d[114]_i_7_n_0\ : STD_LOGIC;
  signal \d[115]_i_2_n_0\ : STD_LOGIC;
  signal \d[115]_i_3_n_0\ : STD_LOGIC;
  signal \d[115]_i_4_n_0\ : STD_LOGIC;
  signal \d[115]_i_5_n_0\ : STD_LOGIC;
  signal \d[116]_i_2_n_0\ : STD_LOGIC;
  signal \d[116]_i_3_n_0\ : STD_LOGIC;
  signal \d[116]_i_5_n_0\ : STD_LOGIC;
  signal \d[116]_i_6_n_0\ : STD_LOGIC;
  signal \d[117]_i_2_n_0\ : STD_LOGIC;
  signal \d[117]_i_3_n_0\ : STD_LOGIC;
  signal \d[117]_i_5_n_0\ : STD_LOGIC;
  signal \d[117]_i_6_n_0\ : STD_LOGIC;
  signal \d[118]_i_2_n_0\ : STD_LOGIC;
  signal \d[118]_i_3_n_0\ : STD_LOGIC;
  signal \d[118]_i_5_n_0\ : STD_LOGIC;
  signal \d[118]_i_6_n_0\ : STD_LOGIC;
  signal \d[119]_i_2_n_0\ : STD_LOGIC;
  signal \d[119]_i_4_n_0\ : STD_LOGIC;
  signal \d[119]_i_6_n_0\ : STD_LOGIC;
  signal \d[119]_i_7_n_0\ : STD_LOGIC;
  signal \d[120]_i_2_n_0\ : STD_LOGIC;
  signal \d[120]_i_3_n_0\ : STD_LOGIC;
  signal \d[120]_i_5_n_0\ : STD_LOGIC;
  signal \d[120]_i_6_n_0\ : STD_LOGIC;
  signal \d[121]_i_2_n_0\ : STD_LOGIC;
  signal \d[121]_i_4_n_0\ : STD_LOGIC;
  signal \d[121]_i_6_n_0\ : STD_LOGIC;
  signal \d[121]_i_7_n_0\ : STD_LOGIC;
  signal \d[122]_i_2_n_0\ : STD_LOGIC;
  signal \d[122]_i_4_n_0\ : STD_LOGIC;
  signal \d[122]_i_6_n_0\ : STD_LOGIC;
  signal \d[122]_i_7_n_0\ : STD_LOGIC;
  signal \d[123]_i_2_n_0\ : STD_LOGIC;
  signal \d[123]_i_4_n_0\ : STD_LOGIC;
  signal \d[123]_i_6_n_0\ : STD_LOGIC;
  signal \d[123]_i_7_n_0\ : STD_LOGIC;
  signal \d[124]_i_2_n_0\ : STD_LOGIC;
  signal \d[124]_i_4_n_0\ : STD_LOGIC;
  signal \d[124]_i_6_n_0\ : STD_LOGIC;
  signal \d[124]_i_7_n_0\ : STD_LOGIC;
  signal \d[125]_i_2_n_0\ : STD_LOGIC;
  signal \d[125]_i_5_n_0\ : STD_LOGIC;
  signal \d[125]_i_6_n_0\ : STD_LOGIC;
  signal \d[126]_i_2_n_0\ : STD_LOGIC;
  signal \d[126]_i_5_n_0\ : STD_LOGIC;
  signal \d[126]_i_6_n_0\ : STD_LOGIC;
  signal \d[127]_i_2_n_0\ : STD_LOGIC;
  signal \d[127]_i_5_n_0\ : STD_LOGIC;
  signal \d[127]_i_6_n_0\ : STD_LOGIC;
  signal \d[128]_i_2_n_0\ : STD_LOGIC;
  signal \d[128]_i_4_n_0\ : STD_LOGIC;
  signal \d[128]_i_7_n_0\ : STD_LOGIC;
  signal \d[128]_i_8_n_0\ : STD_LOGIC;
  signal \d[129]_i_2_n_0\ : STD_LOGIC;
  signal \d[129]_i_3_n_0\ : STD_LOGIC;
  signal \d[129]_i_5_n_0\ : STD_LOGIC;
  signal \d[129]_i_6_n_0\ : STD_LOGIC;
  signal \d[130]_i_2_n_0\ : STD_LOGIC;
  signal \d[130]_i_4_n_0\ : STD_LOGIC;
  signal \d[130]_i_6_n_0\ : STD_LOGIC;
  signal \d[130]_i_7_n_0\ : STD_LOGIC;
  signal \d[131]_i_2_n_0\ : STD_LOGIC;
  signal \d[131]_i_4_n_0\ : STD_LOGIC;
  signal \d[131]_i_6_n_0\ : STD_LOGIC;
  signal \d[131]_i_7_n_0\ : STD_LOGIC;
  signal \d[132]_i_2_n_0\ : STD_LOGIC;
  signal \d[132]_i_4_n_0\ : STD_LOGIC;
  signal \d[132]_i_6_n_0\ : STD_LOGIC;
  signal \d[132]_i_7_n_0\ : STD_LOGIC;
  signal \d[133]_i_2_n_0\ : STD_LOGIC;
  signal \d[133]_i_5_n_0\ : STD_LOGIC;
  signal \d[133]_i_6_n_0\ : STD_LOGIC;
  signal \d[134]_i_2_n_0\ : STD_LOGIC;
  signal \d[134]_i_4_n_0\ : STD_LOGIC;
  signal \d[134]_i_6_n_0\ : STD_LOGIC;
  signal \d[134]_i_7_n_0\ : STD_LOGIC;
  signal \d[135]_i_2_n_0\ : STD_LOGIC;
  signal \d[135]_i_3_n_0\ : STD_LOGIC;
  signal \d[135]_i_5_n_0\ : STD_LOGIC;
  signal \d[135]_i_6_n_0\ : STD_LOGIC;
  signal \d[136]_i_2_n_0\ : STD_LOGIC;
  signal \d[136]_i_3_n_0\ : STD_LOGIC;
  signal \d[136]_i_5_n_0\ : STD_LOGIC;
  signal \d[136]_i_6_n_0\ : STD_LOGIC;
  signal \d[137]_i_2_n_0\ : STD_LOGIC;
  signal \d[137]_i_4_n_0\ : STD_LOGIC;
  signal \d[137]_i_7_n_0\ : STD_LOGIC;
  signal \d[137]_i_8_n_0\ : STD_LOGIC;
  signal \d[138]_i_2_n_0\ : STD_LOGIC;
  signal \d[138]_i_4_n_0\ : STD_LOGIC;
  signal \d[138]_i_6_n_0\ : STD_LOGIC;
  signal \d[138]_i_7_n_0\ : STD_LOGIC;
  signal \d[139]_i_2_n_0\ : STD_LOGIC;
  signal \d[139]_i_3_n_0\ : STD_LOGIC;
  signal \d[139]_i_5_n_0\ : STD_LOGIC;
  signal \d[139]_i_6_n_0\ : STD_LOGIC;
  signal \d[140]_i_2_n_0\ : STD_LOGIC;
  signal \d[140]_i_5_n_0\ : STD_LOGIC;
  signal \d[140]_i_6_n_0\ : STD_LOGIC;
  signal \d[141]_i_2_n_0\ : STD_LOGIC;
  signal \d[141]_i_4_n_0\ : STD_LOGIC;
  signal \d[141]_i_7_n_0\ : STD_LOGIC;
  signal \d[141]_i_8_n_0\ : STD_LOGIC;
  signal \d[142]_i_2_n_0\ : STD_LOGIC;
  signal \d[142]_i_5_n_0\ : STD_LOGIC;
  signal \d[142]_i_6_n_0\ : STD_LOGIC;
  signal \d[143]_i_2_n_0\ : STD_LOGIC;
  signal \d[143]_i_3_n_0\ : STD_LOGIC;
  signal \d[143]_i_5_n_0\ : STD_LOGIC;
  signal \d[143]_i_6_n_0\ : STD_LOGIC;
  signal \d[144]_i_2_n_0\ : STD_LOGIC;
  signal \d[144]_i_3_n_0\ : STD_LOGIC;
  signal \d[144]_i_5_n_0\ : STD_LOGIC;
  signal \d[144]_i_6_n_0\ : STD_LOGIC;
  signal \d[145]_i_2_n_0\ : STD_LOGIC;
  signal \d[145]_i_4_n_0\ : STD_LOGIC;
  signal \d[145]_i_5_n_0\ : STD_LOGIC;
  signal \d[145]_i_7_n_0\ : STD_LOGIC;
  signal \d[145]_i_8_n_0\ : STD_LOGIC;
  signal \d[149]_i_3_n_0\ : STD_LOGIC;
  signal \d[37]_i_2_n_0\ : STD_LOGIC;
  signal \d[37]_i_3_n_0\ : STD_LOGIC;
  signal \d[37]_i_4_n_0\ : STD_LOGIC;
  signal \d[66]_i_3_n_0\ : STD_LOGIC;
  signal \d[67]_i_2_n_0\ : STD_LOGIC;
  signal \d[67]_i_3_n_0\ : STD_LOGIC;
  signal \d[67]_i_4_n_0\ : STD_LOGIC;
  signal \d[67]_i_5_n_0\ : STD_LOGIC;
  signal \d[68]_i_2_n_0\ : STD_LOGIC;
  signal \d[68]_i_3_n_0\ : STD_LOGIC;
  signal \d[68]_i_4_n_0\ : STD_LOGIC;
  signal \d[74]_i_2_n_0\ : STD_LOGIC;
  signal \d[74]_i_3_n_0\ : STD_LOGIC;
  signal \d[75]_i_2_n_0\ : STD_LOGIC;
  signal \d[75]_i_3_n_0\ : STD_LOGIC;
  signal \d[75]_i_4_n_0\ : STD_LOGIC;
  signal \d[77]_i_2_n_0\ : STD_LOGIC;
  signal \d[82]_i_2_n_0\ : STD_LOGIC;
  signal \d[82]_i_4_n_0\ : STD_LOGIC;
  signal \d[82]_i_5_n_0\ : STD_LOGIC;
  signal \d[83]_i_2_n_0\ : STD_LOGIC;
  signal \d[83]_i_3_n_0\ : STD_LOGIC;
  signal \d[84]_i_2_n_0\ : STD_LOGIC;
  signal \d[84]_i_4_n_0\ : STD_LOGIC;
  signal \d[84]_i_5_n_0\ : STD_LOGIC;
  signal \d[84]_i_6_n_0\ : STD_LOGIC;
  signal \d[85]_i_2_n_0\ : STD_LOGIC;
  signal \d[85]_i_3_n_0\ : STD_LOGIC;
  signal \d[85]_i_4_n_0\ : STD_LOGIC;
  signal \d[85]_i_5_n_0\ : STD_LOGIC;
  signal \d[85]_i_6_n_0\ : STD_LOGIC;
  signal \d[85]_i_7_n_0\ : STD_LOGIC;
  signal \d[86]_i_2_n_0\ : STD_LOGIC;
  signal \d[86]_i_4_n_0\ : STD_LOGIC;
  signal \d[86]_i_5_n_0\ : STD_LOGIC;
  signal \d[86]_i_6_n_0\ : STD_LOGIC;
  signal \d[86]_i_7_n_0\ : STD_LOGIC;
  signal \d[87]_i_2_n_0\ : STD_LOGIC;
  signal \d[87]_i_3_n_0\ : STD_LOGIC;
  signal \d[87]_i_4_n_0\ : STD_LOGIC;
  signal \d[87]_i_5_n_0\ : STD_LOGIC;
  signal \d[87]_i_6_n_0\ : STD_LOGIC;
  signal \d[88]_i_2_n_0\ : STD_LOGIC;
  signal \d[88]_i_3_n_0\ : STD_LOGIC;
  signal \d[88]_i_4_n_0\ : STD_LOGIC;
  signal \d[88]_i_5_n_0\ : STD_LOGIC;
  signal \d[88]_i_6_n_0\ : STD_LOGIC;
  signal \d[89]_i_2_n_0\ : STD_LOGIC;
  signal \d[89]_i_3_n_0\ : STD_LOGIC;
  signal \d[89]_i_4_n_0\ : STD_LOGIC;
  signal \d[89]_i_5_n_0\ : STD_LOGIC;
  signal \d[89]_i_6_n_0\ : STD_LOGIC;
  signal \d[90]_i_3_n_0\ : STD_LOGIC;
  signal \d[90]_i_4_n_0\ : STD_LOGIC;
  signal \d[90]_i_8_n_0\ : STD_LOGIC;
  signal \d[91]_i_3_n_0\ : STD_LOGIC;
  signal \d[91]_i_4_n_0\ : STD_LOGIC;
  signal \d[91]_i_8_n_0\ : STD_LOGIC;
  signal \d[92]_i_3_n_0\ : STD_LOGIC;
  signal \d[92]_i_4_n_0\ : STD_LOGIC;
  signal \d[92]_i_8_n_0\ : STD_LOGIC;
  signal \d[92]_i_9_n_0\ : STD_LOGIC;
  signal \d[93]_i_3_n_0\ : STD_LOGIC;
  signal \d[94]_i_3_n_0\ : STD_LOGIC;
  signal \d[95]_i_3_n_0\ : STD_LOGIC;
  signal \d[96]_i_10_n_0\ : STD_LOGIC;
  signal \d[96]_i_11_n_0\ : STD_LOGIC;
  signal \d[96]_i_15_n_0\ : STD_LOGIC;
  signal \d[96]_i_17_n_0\ : STD_LOGIC;
  signal \d[96]_i_2_n_0\ : STD_LOGIC;
  signal \d[96]_i_3_n_0\ : STD_LOGIC;
  signal \d[96]_i_6_n_0\ : STD_LOGIC;
  signal \d[96]_i_9_n_0\ : STD_LOGIC;
  signal \d[97]_i_2_n_0\ : STD_LOGIC;
  signal \d[97]_i_3_n_0\ : STD_LOGIC;
  signal \d[98]_i_4_n_0\ : STD_LOGIC;
  signal \d[99]_i_4_n_0\ : STD_LOGIC;
  signal \d_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \^d_reg[100]\ : STD_LOGIC;
  signal \^d_reg[103]\ : STD_LOGIC;
  signal \^d_reg[105]\ : STD_LOGIC;
  signal \^d_reg[145]\ : STD_LOGIC;
  signal \^d_reg[32]\ : STD_LOGIC;
  signal \^d_reg[33]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \d_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \d_reg[65]_i_1_n_1\ : STD_LOGIC;
  signal \d_reg[65]_i_1_n_2\ : STD_LOGIC;
  signal \d_reg[65]_i_1_n_3\ : STD_LOGIC;
  signal \^d_reg[77]\ : STD_LOGIC;
  signal \^d_reg[82]_0\ : STD_LOGIC;
  signal \d_reg[84]_i_3_n_0\ : STD_LOGIC;
  signal \d_reg[86]_i_3_n_0\ : STD_LOGIC;
  signal \^d_reg[96]\ : STD_LOGIC;
  signal \^d_reg[96]_0\ : STD_LOGIC;
  signal \^d_reg[97]\ : STD_LOGIC;
  signal \^d_reg[97]_1\ : STD_LOGIC;
  signal \^d_reg[98]\ : STD_LOGIC;
  signal \^d_reg[99]\ : STD_LOGIC;
  signal \^p_0_in0_in\ : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal \^p_2_in\ : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal s1_c : STD_LOGIC;
  signal \s1_reg_n_0_[34]\ : STD_LOGIC;
  signal \s1_reg_n_0_[36]\ : STD_LOGIC;
  signal \s1_reg_n_0_[37]\ : STD_LOGIC;
  signal \s1_reg_n_0_[38]\ : STD_LOGIC;
  signal \s1_reg_n_0_[39]\ : STD_LOGIC;
  signal \s1_reg_n_0_[40]\ : STD_LOGIC;
  signal \s1_reg_n_0_[41]\ : STD_LOGIC;
  signal \s1_reg_n_0_[42]\ : STD_LOGIC;
  signal \s1_reg_n_0_[43]\ : STD_LOGIC;
  signal \s1_reg_n_0_[44]\ : STD_LOGIC;
  signal \s2[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s2_reg[0]_0\ : STD_LOGIC;
  signal \^s2_reg[0]_1\ : STD_LOGIC;
  signal \NLW_d_reg[65]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STAGE2.TRAP.csr[0][3]_i_5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \d[0]_i_17\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \d[0]_i_18\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \d[0]_i_19\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \d[0]_i_25\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \d[0]_i_29\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \d[0]_i_9\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \d[101]_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \d[102]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \d[103]_i_4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \d[104]_i_4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \d[105]_i_4\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \d[106]_i_4\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \d[107]_i_4\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \d[108]_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \d[109]_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \d[110]_i_4\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \d[111]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \d[112]_i_4\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \d[113]_i_5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \d[113]_i_6\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \d[113]_i_8\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \d[114]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \d[115]_i_4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \d[116]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \d[117]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \d[118]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \d[119]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \d[120]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \d[121]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \d[122]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \d[123]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \d[124]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \d[128]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \d[129]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \d[130]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \d[132]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \d[132]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \d[134]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \d[135]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \d[135]_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \d[136]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \d[136]_i_3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \d[137]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \d[138]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \d[139]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \d[141]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \d[143]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \d[144]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \d[146]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \d[147]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \d[148]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \d[149]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \d[149]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \d[33]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \d[66]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \d[67]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \d[68]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \d[69]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \d[75]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \d[75]_i_4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \d[77]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \d[82]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \d[82]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \d[85]_i_7\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \d[87]_i_5\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \d[87]_i_6\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \d[88]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \d[88]_i_6\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \d[89]_i_5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \d[89]_i_6\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \d[90]_i_4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \d[90]_i_8\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \d[91]_i_4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \d[91]_i_8\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \d[92]_i_4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \d[92]_i_8\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \d[93]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \d[94]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \d[95]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \d[96]_i_10\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \d[96]_i_11\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \d[96]_i_12\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \d[96]_i_17\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \d[96]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \d[96]_i_5\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \d[97]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \d[98]_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \d[99]_i_4\ : label is "soft_lutpair373";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \s1_reg[54]\ : label is "s1_reg[54]";
  attribute ORIG_CELL_NAME of \s1_reg[54]_rep\ : label is "s1_reg[54]";
  attribute SOFT_HLUTNM of \s2[0]_i_1\ : label is "soft_lutpair342";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \d_reg[100]\ <= \^d_reg[100]\;
  \d_reg[103]\ <= \^d_reg[103]\;
  \d_reg[105]\ <= \^d_reg[105]\;
  \d_reg[145]\ <= \^d_reg[145]\;
  \d_reg[32]\ <= \^d_reg[32]\;
  \d_reg[33]\(1 downto 0) <= \^d_reg[33]\(1 downto 0);
  \d_reg[77]\ <= \^d_reg[77]\;
  \d_reg[82]_0\ <= \^d_reg[82]_0\;
  \d_reg[96]\ <= \^d_reg[96]\;
  \d_reg[96]_0\ <= \^d_reg[96]_0\;
  \d_reg[97]\ <= \^d_reg[97]\;
  \d_reg[97]_1\ <= \^d_reg[97]_1\;
  \d_reg[98]\ <= \^d_reg[98]\;
  \d_reg[99]\ <= \^d_reg[99]\;
  p_0_in0_in <= \^p_0_in0_in\;
  p_2_in <= \^p_2_in\;
  p_8_in <= \^p_8_in\;
  \s2_reg[0]_0\ <= \^s2_reg[0]_0\;
  \s2_reg[0]_1\ <= \^s2_reg[0]_1\;
\STAGE2.TRAP.csr[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2_reg[0]_1\,
      I1 => \d_reg[2]_0\,
      O => \STAGE2.TRAP.csr_reg[0][3]\
    );
\d[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2040FFFFFF40FFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[36]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[34]\,
      I5 => \s1_reg_n_0_[39]\,
      O => \d[0]_i_10_n_0\
    );
\d[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FBBBBFFFF0000"
    )
        port map (
      I0 => \d[0]_i_17_n_0\,
      I1 => \d[0]_i_18_n_0\,
      I2 => \d[0]_i_19_n_0\,
      I3 => \s1_reg_n_0_[39]\,
      I4 => \s1_reg_n_0_[37]\,
      I5 => \s1_reg_n_0_[36]\,
      O => \d[0]_i_11_n_0\
    );
\d[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(5),
      I1 => \STAGE1.DECODE.funct7\(3),
      I2 => p_0_in2_in,
      I3 => \^d_reg[105]\,
      I4 => \d[0]_i_20_n_0\,
      O => \d[0]_i_12__0_n_0\
    );
\d[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \d[0]_i_21__0_n_0\,
      I1 => \^d_reg[100]\,
      I2 => \^d_reg[103]\,
      I3 => \s1_reg_n_0_[41]\,
      I4 => \d[0]_i_22__0_n_0\,
      I5 => \d[0]_i_23__0_n_0\,
      O => \d[0]_i_13_n_0\
    );
\d[0]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007500FFFFFFFF"
    )
        port map (
      I0 => \d[0]_i_24__0_n_0\,
      I1 => \^p_0_in0_in\,
      I2 => \STAGE1.DECODE.funct7\(5),
      I3 => \^d_reg[77]\,
      I4 => \^p_2_in\,
      I5 => \d[0]_i_18_n_0\,
      O => \d[0]_i_14__0_n_0\
    );
\d[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDFDFDF"
    )
        port map (
      I0 => \d[0]_i_24__0_n_0\,
      I1 => p_0_in2_in,
      I2 => \d[0]_i_18_n_0\,
      I3 => \STAGE1.DECODE.funct7\(5),
      I4 => \d[0]_i_25_n_0\,
      I5 => \^p_2_in\,
      O => \d[0]_i_15_n_0\
    );
\d[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003B080B083B08"
    )
        port map (
      I0 => \d[0]_i_26__0_n_0\,
      I1 => \s1_reg_n_0_[39]\,
      I2 => \^p_0_in0_in\,
      I3 => \d[0]_i_18_n_0\,
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[0]_i_16_n_0\
    );
\d[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[39]\,
      I2 => \^d_reg[77]\,
      I3 => \^p_2_in\,
      I4 => \^p_0_in0_in\,
      O => \d[0]_i_17_n_0\
    );
\d[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in7_in,
      O => \d[0]_i_18_n_0\
    );
\d[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \^p_0_in0_in\,
      O => \d[0]_i_19_n_0\
    );
\d[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020F02000200020"
    )
        port map (
      I0 => \^d_reg[145]\,
      I1 => \d[0]_i_2__2_n_0\,
      I2 => rstn,
      I3 => d_req,
      I4 => dbus_resp,
      I5 => \BUS_REQ_CTRL.dbus_busy_post\,
      O => \d_reg[0]\
    );
\d[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(0),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(0),
      I4 => Q(0),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(0),
      O => \d_reg[145]_0\(0)
    );
\d[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEE00E0EE0"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \^d_reg[77]\,
      I2 => \^d_reg[32]\,
      I3 => \^p_8_in\,
      I4 => \STAGE1.DECODE.funct7\(1),
      I5 => \d[0]_i_27__0_n_0\,
      O => \d[0]_i_20_n_0\
    );
\d[0]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \s1_reg_n_0_[42]\,
      I1 => \STAGE1.DECODE.funct7\(4),
      I2 => \^p_0_in0_in\,
      I3 => \^d_reg[98]\,
      I4 => \d[0]_i_18_n_0\,
      I5 => \d[0]_i_28__0_n_0\,
      O => \d[0]_i_21__0_n_0\
    );
\d[0]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d_reg[99]\,
      I1 => \s1_reg_n_0_[43]\,
      I2 => \^d_reg[97]\,
      I3 => \s1_reg_n_0_[44]\,
      O => \d[0]_i_22__0_n_0\
    );
\d[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(2),
      I1 => \STAGE1.DECODE.funct7\(6),
      I2 => \STAGE1.DECODE.funct7\(0),
      I3 => \STAGE1.DECODE.funct7\(1),
      O => \d[0]_i_23__0_n_0\
    );
\d[0]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(1),
      I1 => \STAGE1.DECODE.funct7\(0),
      I2 => \STAGE1.DECODE.funct7\(6),
      I3 => \STAGE1.DECODE.funct7\(2),
      I4 => \STAGE1.DECODE.funct7\(3),
      I5 => \STAGE1.DECODE.funct7\(4),
      O => \d[0]_i_24__0_n_0\
    );
\d[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d_reg[77]\,
      I1 => \^p_0_in0_in\,
      O => \d[0]_i_25_n_0\
    );
\d[0]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in2_in,
      O => \d[0]_i_26__0_n_0\
    );
\d[0]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => p_1_in,
      I1 => \^p_0_in0_in\,
      I2 => \STAGE1.DECODE.funct7\(6),
      I3 => \STAGE1.DECODE.funct7\(2),
      I4 => \d[0]_i_29_n_0\,
      O => \d[0]_i_27__0_n_0\
    );
\d[0]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d_reg[32]\,
      I1 => \^p_8_in\,
      O => \d[0]_i_28__0_n_0\
    );
\d[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(4),
      I1 => p_1_in7_in,
      I2 => \^d_reg[103]\,
      I3 => \STAGE1.DECODE.funct7\(0),
      O => \d[0]_i_29_n_0\
    );
\d[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[34]\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[36]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      O => \d[0]_i_2__2_n_0\
    );
\d[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000044404440"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I1 => \^d_reg[145]\,
      I2 => p_1_in7_in,
      I3 => \d[0]_i_4__0_n_0\,
      I4 => \d[0]_i_5__0_n_0\,
      I5 => \d[0]_i_6__1_n_0\,
      O => E(0)
    );
\d[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AAAAAAAA"
    )
        port map (
      I0 => \^d_reg[145]\,
      I1 => \d[67]_i_4_n_0\,
      I2 => \^d_reg[77]\,
      I3 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I4 => \d[0]_i_5_n_0\,
      I5 => \d[37]_i_4_n_0\,
      O => \d_reg[0]_0\
    );
\d[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFF3FFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[39]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[38]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[34]\,
      I5 => \s1_reg_n_0_[37]\,
      O => \d[0]_i_4__0_n_0\
    );
\d[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444444F4"
    )
        port map (
      I0 => \d[0]_i_6_n_0\,
      I1 => \s1_reg[47]_0\,
      I2 => \d[115]_i_3_n_0\,
      I3 => \^p_0_in0_in\,
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[0]_i_5_n_0\
    );
\d[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
        port map (
      I0 => \^d_reg[82]_0\,
      I1 => \d_reg[0]_i_7_n_0\,
      I2 => \d[0]_i_8_n_0\,
      I3 => \d[0]_i_9_n_0\,
      I4 => \d[0]_i_10_n_0\,
      I5 => \d[0]_i_11_n_0\,
      O => \d[0]_i_5__0_n_0\
    );
\d[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \s1_reg_n_0_[39]\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \s1_reg_n_0_[37]\,
      I3 => \s1_reg_n_0_[34]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[36]\,
      O => \d[0]_i_6_n_0\
    );
\d[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007577FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \d[0]_i_12__0_n_0\,
      I2 => \d[0]_i_13_n_0\,
      I3 => \d[68]_i_4_n_0\,
      I4 => \s1_reg_n_0_[36]\,
      I5 => \s1_reg_n_0_[38]\,
      O => \d[0]_i_6__1_n_0\
    );
\d[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10110000"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_1_in,
      I2 => \^p_0_in0_in\,
      I3 => \^p_2_in\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[0]_i_16_n_0\,
      O => \d[0]_i_8_n_0\
    );
\d[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[38]\,
      O => \d[0]_i_9_n_0\
    );
\d[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_2\,
      I3 => \s1_reg[38]_5\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[100]_i_4_n_0\,
      O => \d_reg[100]_0\
    );
\d[100]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1FFF5"
    )
        port map (
      I0 => \d[96]_i_10_n_0\,
      I1 => \d[67]_i_3_n_0\,
      I2 => \d[100]_i_5_n_0\,
      I3 => \d[96]_i_11_n_0\,
      I4 => \^d_reg[100]\,
      O => \d[100]_i_4_n_0\
    );
\d[100]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115444455554444"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \^d_reg[77]\,
      I3 => \^p_2_in\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \^p_0_in0_in\,
      O => \d[100]_i_5_n_0\
    );
\d[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_3\,
      I3 => \s1_reg[38]_6\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[101]_i_4_n_0\,
      O => \d_reg[101]\
    );
\d[101]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => p_1_in,
      I1 => \d[0]_i_4__0_n_0\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[101]_i_4_n_0\
    );
\d[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_4\,
      I3 => \s1_reg[38]_7\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[102]_i_4_n_0\,
      O => \d_reg[102]\
    );
\d[102]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \d[96]_i_11_n_0\,
      I2 => \^d_reg[32]\,
      O => \d[102]_i_4_n_0\
    );
\d[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_5\,
      I3 => \s1_reg[38]_8\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[103]_i_4_n_0\,
      O => \d_reg[103]_0\
    );
\d[103]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \^d_reg[103]\,
      I2 => \d[96]_i_11_n_0\,
      O => \d[103]_i_4_n_0\
    );
\d[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_6\,
      I3 => \s1_reg[38]_9\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[104]_i_4_n_0\,
      O => \d_reg[104]\
    );
\d[104]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \^p_8_in\,
      I2 => \d[96]_i_11_n_0\,
      O => \d[104]_i_4_n_0\
    );
\d[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_7\,
      I3 => \d[105]_i_3_n_0\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[105]_i_4_n_0\,
      O => \d_reg[105]_0\
    );
\d[105]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440444040004"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg[57]_9\,
      I3 => \d_reg[149]_1\,
      I4 => \d_reg[57]\,
      I5 => \d_reg[1]_8\,
      O => \d[105]_i_3_n_0\
    );
\d[105]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \^d_reg[105]\,
      I2 => \d[96]_i_11_n_0\,
      O => \d[105]_i_4_n_0\
    );
\d[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_8\,
      I3 => \d[106]_i_3_n_0\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[106]_i_4_n_0\,
      O => \d_reg[106]\
    );
\d[106]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400044444404"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d_reg[149]_1\,
      I3 => \d_reg[58]\,
      I4 => \d_reg[1]_9\,
      I5 => \s1_reg[57]_10\,
      O => \d[106]_i_3_n_0\
    );
\d[106]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => p_0_in2_in,
      I2 => \d[96]_i_11_n_0\,
      O => \d[106]_i_4_n_0\
    );
\d[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_9\,
      I3 => \d[107]_i_3_n_0\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[107]_i_4_n_0\,
      O => \d_reg[107]\
    );
\d[107]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404440440004"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d_reg[149]_1\,
      I3 => \s1_reg[57]_11\,
      I4 => \d_reg[59]\,
      I5 => \d_reg[1]_10\,
      O => \d[107]_i_3_n_0\
    );
\d[107]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(0),
      I2 => \d[96]_i_11_n_0\,
      O => \d[107]_i_4_n_0\
    );
\d[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_10\,
      I3 => \d[108]_i_3_n_0\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[108]_i_4_n_0\,
      O => \d_reg[108]\
    );
\d[108]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400044444404"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d_reg[149]_1\,
      I3 => \d_reg[60]\,
      I4 => \d_reg[1]_11\,
      I5 => \s1_reg[57]_12\,
      O => \d[108]_i_3_n_0\
    );
\d[108]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(1),
      I2 => \d[96]_i_11_n_0\,
      O => \d[108]_i_4_n_0\
    );
\d[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_11\,
      I3 => \d[109]_i_3_n_0\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[109]_i_4_n_0\,
      O => \d_reg[109]\
    );
\d[109]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440444040004"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg[57]_13\,
      I3 => \d_reg[149]_1\,
      I4 => \d_reg[61]\,
      I5 => \d_reg[1]_12\,
      O => \d[109]_i_3_n_0\
    );
\d[109]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(2),
      I2 => \d[96]_i_11_n_0\,
      O => \d[109]_i_4_n_0\
    );
\d[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(10),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(10),
      I4 => Q(10),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(8),
      O => \d_reg[145]_0\(10)
    );
\d[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_12\,
      I3 => \s1_reg[38]_10\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[110]_i_4_n_0\,
      O => \d_reg[110]\
    );
\d[110]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(3),
      I2 => \d[96]_i_11_n_0\,
      O => \d[110]_i_4_n_0\
    );
\d[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_13\,
      I3 => \s1_reg[38]_11\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[111]_i_4_n_0\,
      O => \d_reg[111]\
    );
\d[111]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(4),
      I2 => \d[96]_i_11_n_0\,
      O => \d[111]_i_4_n_0\
    );
\d[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_14\,
      I3 => \s1_reg[38]_12\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[112]_i_4_n_0\,
      O => \d_reg[112]\
    );
\d[112]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \STAGE1.DECODE.funct7\(5),
      I2 => \d[96]_i_11_n_0\,
      O => \d[112]_i_4_n_0\
    );
\d[113]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_15\,
      I3 => \s1_reg[38]_13\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[113]_i_5_n_0\,
      O => \d_reg[113]\
    );
\d[113]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \d[113]_i_7_n_0\,
      I1 => \d[96]_i_11_n_0\,
      I2 => \STAGE1.DECODE.funct7\(6),
      O => \d[113]_i_5_n_0\
    );
\d[113]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^p_0_in0_in\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \^d_reg[77]\,
      I3 => \^p_2_in\,
      O => \^d_reg[97]_1\
    );
\d[113]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0D0F0F0F0F0F"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \d[113]_i_8_n_0\,
      I2 => \d[96]_i_10_n_0\,
      I3 => \s1_reg_n_0_[39]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[37]\,
      O => \d[113]_i_7_n_0\
    );
\d[113]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222222"
    )
        port map (
      I0 => \s1_reg_n_0_[39]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[34]\,
      I3 => \s1_reg_n_0_[36]\,
      I4 => \STAGE1.DECODE.funct7\(6),
      O => \d[113]_i_8_n_0\
    );
\d[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(0),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[114]_i_2_n_0\,
      I3 => \d_reg[69]_3\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[114]_i_4_n_0\,
      O => \d_reg[145]_0\(78)
    );
\d[114]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(0),
      O => \d[114]_i_2_n_0\
    );
\d[114]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[114]_i_6_n_0\,
      I2 => \d[114]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[114]_i_4_n_0\
    );
\d[114]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(0),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(0),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[114]_i_6_n_0\
    );
\d[114]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(0),
      I1 => Q(0),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(0),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(0),
      O => \d[114]_i_7_n_0\
    );
\d[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4F4F4F4F4F4"
    )
        port map (
      I0 => \d[115]_i_2_n_0\,
      I1 => \d[115]_i_3_n_0\,
      I2 => \d[115]_i_4_n_0\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(1),
      I4 => ext_int_trigger,
      I5 => p_1_in9_in,
      O => \d_reg[145]_0\(79)
    );
\d[115]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAFACACACAFAFAF"
    )
        port map (
      I0 => \d[115]_i_5_n_0\,
      I1 => \^d_reg[77]\,
      I2 => \^p_2_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(1),
      I4 => \STAGE2.TRAP.csr_reg[0][7]\,
      I5 => Q(1),
      O => \d[115]_i_2_n_0\
    );
\d[115]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \s1_reg_n_0_[39]\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \s1_reg_n_0_[37]\,
      I3 => \s1_reg_n_0_[34]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[36]\,
      O => \d[115]_i_3_n_0\
    );
\d[115]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \d_reg[69]_10\,
      I1 => \^d\(1),
      I2 => \d[145]_i_4_n_0\,
      I3 => \d[145]_i_5_n_0\,
      O => \d[115]_i_4_n_0\
    );
\d[115]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(1),
      I1 => Q(1),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(1),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(1),
      O => \d[115]_i_5_n_0\
    );
\d[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(2),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[116]_i_2_n_0\,
      I3 => \d[116]_i_3_n_0\,
      I4 => \d_reg[69]_9\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(80)
    );
\d[116]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[116]_i_5_n_0\,
      I2 => \d[116]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[116]_i_2_n_0\
    );
\d[116]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(2),
      O => \d[116]_i_3_n_0\
    );
\d[116]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(2),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(2),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[116]_i_5_n_0\
    );
\d[116]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(2),
      I1 => Q(2),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(2),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(2),
      O => \d[116]_i_6_n_0\
    );
\d[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(3),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[117]_i_2_n_0\,
      I3 => \d[117]_i_3_n_0\,
      I4 => \d_reg[3]\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(81)
    );
\d[117]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[117]_i_5_n_0\,
      I2 => \d[117]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[117]_i_2_n_0\
    );
\d[117]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(3),
      O => \d[117]_i_3_n_0\
    );
\d[117]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(3),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(3),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[117]_i_5_n_0\
    );
\d[117]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => Q(3),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(3),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(3),
      O => \d[117]_i_6_n_0\
    );
\d[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(4),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[118]_i_2_n_0\,
      I3 => \d[118]_i_3_n_0\,
      I4 => \d_reg[69]_8\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(82)
    );
\d[118]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[118]_i_5_n_0\,
      I2 => \d[118]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[118]_i_2_n_0\
    );
\d[118]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(4),
      O => \d[118]_i_3_n_0\
    );
\d[118]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(4),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(4),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[118]_i_5_n_0\
    );
\d[118]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => Q(4),
      I1 => \STAGE2.TRAP.csr_reg[3][31]\(4),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(3),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(4),
      O => \d[118]_i_6_n_0\
    );
\d[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(5),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[119]_i_2_n_0\,
      I3 => \d_reg[5]_0\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[119]_i_4_n_0\,
      O => \d_reg[145]_0\(83)
    );
\d[119]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(5),
      O => \d[119]_i_2_n_0\
    );
\d[119]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[119]_i_6_n_0\,
      I2 => \d[119]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[119]_i_4_n_0\
    );
\d[119]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(5),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(5),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[119]_i_6_n_0\
    );
\d[119]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => Q(5),
      I1 => \STAGE2.TRAP.csr_reg[3][31]\(5),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(4),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(5),
      O => \d[119]_i_7_n_0\
    );
\d[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => ext_int_trigger,
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(11),
      I4 => Q(11),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(9),
      O => \d_reg[145]_0\(11)
    );
\d[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(6),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[120]_i_2_n_0\,
      I3 => \d[120]_i_3_n_0\,
      I4 => \d_reg[6]\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(84)
    );
\d[120]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[120]_i_5_n_0\,
      I2 => \d[120]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[120]_i_2_n_0\
    );
\d[120]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(6),
      O => \d[120]_i_3_n_0\
    );
\d[120]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(6),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(6),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[120]_i_5_n_0\
    );
\d[120]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(6),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(6),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(5),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(6),
      O => \d[120]_i_6_n_0\
    );
\d[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(7),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[121]_i_2_n_0\,
      I3 => \d_reg[7]_0\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[121]_i_4_n_0\,
      O => \d_reg[145]_0\(85)
    );
\d[121]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(7),
      O => \d[121]_i_2_n_0\
    );
\d[121]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[121]_i_6_n_0\,
      I2 => \d[121]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[121]_i_4_n_0\
    );
\d[121]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(7),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(7),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[121]_i_6_n_0\
    );
\d[121]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => Q(7),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(7),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(7),
      O => \d[121]_i_7_n_0\
    );
\d[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(8),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[122]_i_2_n_0\,
      I3 => \d_reg[2]_7\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[122]_i_4_n_0\,
      O => \d_reg[145]_0\(86)
    );
\d[122]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(8),
      O => \d[122]_i_2_n_0\
    );
\d[122]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[122]_i_6_n_0\,
      I2 => \d[122]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[122]_i_4_n_0\
    );
\d[122]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(8),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(8),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[122]_i_6_n_0\
    );
\d[122]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(6),
      I1 => Q(8),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(8),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(8),
      O => \d[122]_i_7_n_0\
    );
\d[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(9),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[123]_i_2_n_0\,
      I3 => \d_reg[2]_6\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[123]_i_4_n_0\,
      O => \d_reg[145]_0\(87)
    );
\d[123]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(9),
      O => \d[123]_i_2_n_0\
    );
\d[123]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[123]_i_6_n_0\,
      I2 => \d[123]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[123]_i_4_n_0\
    );
\d[123]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(9),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(9),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[123]_i_6_n_0\
    );
\d[123]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(7),
      I1 => Q(9),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(9),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(9),
      O => \d[123]_i_7_n_0\
    );
\d[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(10),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[124]_i_2_n_0\,
      I3 => \d_reg[2]_5\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[124]_i_4_n_0\,
      O => \d_reg[145]_0\(88)
    );
\d[124]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(10),
      O => \d[124]_i_2_n_0\
    );
\d[124]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[124]_i_6_n_0\,
      I2 => \d[124]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[124]_i_4_n_0\
    );
\d[124]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(10),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(10),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[124]_i_6_n_0\
    );
\d[124]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(8),
      I1 => Q(10),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(10),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(10),
      O => \d[124]_i_7_n_0\
    );
\d[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[125]_i_2_n_0\,
      I1 => \d_reg[2]_4\,
      I2 => \^d\(11),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_3\,
      O => \d_reg[145]_0\(89)
    );
\d[125]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[125]_i_5_n_0\,
      I4 => \d[125]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[125]_i_2_n_0\
    );
\d[125]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(9),
      I1 => Q(11),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(11),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => ext_int_trigger,
      O => \d[125]_i_5_n_0\
    );
\d[125]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(11),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(11),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[125]_i_6_n_0\
    );
\d[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[126]_i_2_n_0\,
      I1 => \d_reg[2]_3\,
      I2 => \^d\(12),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_2\,
      O => \d_reg[145]_0\(90)
    );
\d[126]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[126]_i_5_n_0\,
      I4 => \d[126]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[126]_i_2_n_0\
    );
\d[126]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(12),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(11),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(10),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(12),
      O => \d[126]_i_5_n_0\
    );
\d[126]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(12),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(12),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[126]_i_6_n_0\
    );
\d[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[127]_i_2_n_0\,
      I1 => \d_reg[2]_2\,
      I2 => \^d\(13),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_1\,
      O => \d_reg[145]_0\(91)
    );
\d[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[127]_i_5_n_0\,
      I4 => \d[127]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[127]_i_2_n_0\
    );
\d[127]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(11),
      I1 => Q(13),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(12),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(13),
      O => \d[127]_i_5_n_0\
    );
\d[127]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(13),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(13),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[127]_i_6_n_0\
    );
\d[128]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(14),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[128]_i_2_n_0\,
      I3 => \s1_reg[52]_1\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[128]_i_4_n_0\,
      O => \d_reg[145]_0\(92)
    );
\d[128]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(14),
      O => \d[128]_i_2_n_0\
    );
\d[128]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[128]_i_7_n_0\,
      I2 => \d[128]_i_8_n_0\,
      I3 => \^p_2_in\,
      O => \d[128]_i_4_n_0\
    );
\d[128]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(14),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(14),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[128]_i_7_n_0\
    );
\d[128]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(14),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(13),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(12),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(14),
      O => \d[128]_i_8_n_0\
    );
\d[129]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(15),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[129]_i_2_n_0\,
      I3 => \d[129]_i_3_n_0\,
      I4 => \d_reg[66]_0\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(93)
    );
\d[129]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[129]_i_5_n_0\,
      I2 => \d[129]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[129]_i_2_n_0\
    );
\d[129]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(15),
      O => \d[129]_i_3_n_0\
    );
\d[129]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(15),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[129]_i_5_n_0\
    );
\d[129]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(13),
      I1 => Q(15),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(15),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(14),
      O => \d[129]_i_6_n_0\
    );
\d[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(12),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(10),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(11),
      I5 => Q(12),
      O => \d_reg[145]_0\(12)
    );
\d[130]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(16),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[130]_i_2_n_0\,
      I3 => \d_reg[1]_1\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[130]_i_4_n_0\,
      O => \d_reg[145]_0\(94)
    );
\d[130]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(16),
      O => \d[130]_i_2_n_0\
    );
\d[130]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[130]_i_6_n_0\,
      I2 => \d[130]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[130]_i_4_n_0\
    );
\d[130]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(16),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(16),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[130]_i_6_n_0\
    );
\d[130]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(14),
      I1 => Q(16),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(16),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(15),
      O => \d[130]_i_7_n_0\
    );
\d[131]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(17),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[131]_i_2_n_0\,
      I3 => \d_reg[1]_2\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[131]_i_4_n_0\,
      O => \d_reg[145]_0\(95)
    );
\d[131]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(17),
      O => \d[131]_i_2_n_0\
    );
\d[131]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[131]_i_6_n_0\,
      I2 => \d[131]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[131]_i_4_n_0\
    );
\d[131]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(17),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(17),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[131]_i_6_n_0\
    );
\d[131]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(17),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(16),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(15),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(17),
      O => \d[131]_i_7_n_0\
    );
\d[132]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(18),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[132]_i_2_n_0\,
      I3 => \d_reg[1]_3\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[132]_i_4_n_0\,
      O => \d_reg[145]_0\(96)
    );
\d[132]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(18),
      O => \d[132]_i_2_n_0\
    );
\d[132]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[132]_i_6_n_0\,
      I2 => \d[132]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[132]_i_4_n_0\
    );
\d[132]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(18),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(18),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[132]_i_6_n_0\
    );
\d[132]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(16),
      I1 => Q(18),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(18),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(17),
      O => \d[132]_i_7_n_0\
    );
\d[133]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[133]_i_2_n_0\,
      I1 => \d_reg[1]_4\,
      I2 => \^d\(19),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_4\,
      O => \d_reg[145]_0\(97)
    );
\d[133]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[133]_i_5_n_0\,
      I4 => \d[133]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[133]_i_2_n_0\
    );
\d[133]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(19),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(18),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(17),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(19),
      O => \d[133]_i_5_n_0\
    );
\d[133]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(19),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(19),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[133]_i_6_n_0\
    );
\d[134]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(20),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[134]_i_2_n_0\,
      I3 => \d_reg[1]_5\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[134]_i_4_n_0\,
      O => \d_reg[145]_0\(98)
    );
\d[134]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(20),
      O => \d[134]_i_2_n_0\
    );
\d[134]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[134]_i_6_n_0\,
      I2 => \d[134]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[134]_i_4_n_0\
    );
\d[134]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(20),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(20),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[134]_i_6_n_0\
    );
\d[134]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(18),
      I1 => Q(20),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(19),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(20),
      O => \d[134]_i_7_n_0\
    );
\d[135]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(21),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[135]_i_2_n_0\,
      I3 => \d[135]_i_3_n_0\,
      I4 => \d_reg[1]_6\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(99)
    );
\d[135]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[135]_i_5_n_0\,
      I2 => \d[135]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[135]_i_2_n_0\
    );
\d[135]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(21),
      O => \d[135]_i_3_n_0\
    );
\d[135]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(21),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(21),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[135]_i_5_n_0\
    );
\d[135]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(19),
      I1 => Q(21),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(20),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(21),
      O => \d[135]_i_6_n_0\
    );
\d[136]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(22),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[136]_i_2_n_0\,
      I3 => \d[136]_i_3_n_0\,
      I4 => \d_reg[1]_7\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(100)
    );
\d[136]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[136]_i_5_n_0\,
      I2 => \d[136]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[136]_i_2_n_0\
    );
\d[136]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(22),
      O => \d[136]_i_3_n_0\
    );
\d[136]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(22),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(22),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[136]_i_5_n_0\
    );
\d[136]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(22),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(21),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(20),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(22),
      O => \d[136]_i_6_n_0\
    );
\d[137]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(23),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[137]_i_2_n_0\,
      I3 => \d_reg[66]_3\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[137]_i_4_n_0\,
      O => \d_reg[145]_0\(101)
    );
\d[137]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(23),
      O => \d[137]_i_2_n_0\
    );
\d[137]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[137]_i_7_n_0\,
      I2 => \d[137]_i_8_n_0\,
      I3 => \^p_2_in\,
      O => \d[137]_i_4_n_0\
    );
\d[137]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(23),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(23),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[137]_i_7_n_0\
    );
\d[137]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(21),
      I1 => Q(23),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(22),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(23),
      O => \d[137]_i_8_n_0\
    );
\d[138]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(24),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[138]_i_2_n_0\,
      I3 => \d_reg[66]_4\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[138]_i_4_n_0\,
      O => \d_reg[145]_0\(102)
    );
\d[138]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(24),
      O => \d[138]_i_2_n_0\
    );
\d[138]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[138]_i_6_n_0\,
      I2 => \d[138]_i_7_n_0\,
      I3 => \^p_2_in\,
      O => \d[138]_i_4_n_0\
    );
\d[138]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(24),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(24),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[138]_i_6_n_0\
    );
\d[138]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(22),
      I1 => Q(24),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(23),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(24),
      O => \d[138]_i_7_n_0\
    );
\d[139]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(25),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[139]_i_2_n_0\,
      I3 => \d[139]_i_3_n_0\,
      I4 => \d_reg[66]_5\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(103)
    );
\d[139]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[139]_i_5_n_0\,
      I2 => \d[139]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[139]_i_2_n_0\
    );
\d[139]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(25),
      O => \d[139]_i_3_n_0\
    );
\d[139]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(25),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(25),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[139]_i_5_n_0\
    );
\d[139]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(23),
      I1 => Q(25),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(25),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(24),
      O => \d[139]_i_6_n_0\
    );
\d[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(13),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(12),
      I4 => Q(13),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(11),
      O => \d_reg[145]_0\(13)
    );
\d[140]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[140]_i_2_n_0\,
      I1 => \d_reg[66]_6\,
      I2 => \^d\(26),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_5\,
      O => \d_reg[145]_0\(104)
    );
\d[140]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[140]_i_5_n_0\,
      I4 => \d[140]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[140]_i_2_n_0\
    );
\d[140]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(24),
      I1 => Q(26),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(25),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(26),
      O => \d[140]_i_5_n_0\
    );
\d[140]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(26),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(26),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[140]_i_6_n_0\
    );
\d[141]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8B8B"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(27),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[141]_i_2_n_0\,
      I3 => \d_reg[66]_7\,
      I4 => \d[145]_i_4_n_0\,
      I5 => \d[141]_i_4_n_0\,
      O => \d_reg[145]_0\(105)
    );
\d[141]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(27),
      O => \d[141]_i_2_n_0\
    );
\d[141]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[141]_i_7_n_0\,
      I2 => \d[141]_i_8_n_0\,
      I3 => \^p_2_in\,
      O => \d[141]_i_4_n_0\
    );
\d[141]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(27),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(27),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[141]_i_7_n_0\
    );
\d[141]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(25),
      I1 => Q(27),
      I2 => \STAGE2.TRAP.csr_reg[2][31]\(26),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(27),
      O => \d[141]_i_8_n_0\
    );
\d[142]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[142]_i_2_n_0\,
      I1 => \d_reg[1]_13\,
      I2 => \^d\(28),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_6\,
      O => \d_reg[145]_0\(106)
    );
\d[142]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^p_2_in\,
      I3 => \d[142]_i_5_n_0\,
      I4 => \d[142]_i_6_n_0\,
      I5 => \d[115]_i_3_n_0\,
      O => \d[142]_i_2_n_0\
    );
\d[142]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(26),
      I1 => Q(28),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(28),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(27),
      O => \d[142]_i_5_n_0\
    );
\d[142]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(28),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(28),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[142]_i_6_n_0\
    );
\d[143]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(29),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[143]_i_2_n_0\,
      I3 => \d[143]_i_3_n_0\,
      I4 => \d_reg[1]_14\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(107)
    );
\d[143]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[143]_i_5_n_0\,
      I2 => \d[143]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[143]_i_2_n_0\
    );
\d[143]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(29),
      O => \d[143]_i_3_n_0\
    );
\d[143]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(29),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(29),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[143]_i_5_n_0\
    );
\d[143]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3300550F33FF55"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][31]\(27),
      I1 => Q(29),
      I2 => \STAGE2.TRAP.csr_reg[3][31]\(29),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[2][31]\(28),
      O => \d[143]_i_6_n_0\
    );
\d[144]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8BB"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(30),
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \d[144]_i_2_n_0\,
      I3 => \d[144]_i_3_n_0\,
      I4 => \d_reg[1]_15\,
      I5 => \d[145]_i_4_n_0\,
      O => \d_reg[145]_0\(108)
    );
\d[144]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[144]_i_5_n_0\,
      I2 => \d[144]_i_6_n_0\,
      I3 => \^p_2_in\,
      O => \d[144]_i_2_n_0\
    );
\d[144]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \d[145]_i_5_n_0\,
      I1 => \d[145]_i_4_n_0\,
      I2 => \^d\(30),
      O => \d[144]_i_3_n_0\
    );
\d[144]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(30),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(30),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[144]_i_5_n_0\
    );
\d[144]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(30),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(29),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(28),
      I3 => \^p_8_in\,
      I4 => \^d_reg[96]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(30),
      O => \d[144]_i_6_n_0\
    );
\d[145]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFA"
    )
        port map (
      I0 => \d[145]_i_2_n_0\,
      I1 => \d_reg[1]_16\,
      I2 => \^d\(31),
      I3 => \d[145]_i_4_n_0\,
      I4 => \d[145]_i_5_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_7\,
      O => \d_reg[145]_0\(109)
    );
\d[145]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F888F88888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[115]_i_3_n_0\,
      I3 => \d[145]_i_7_n_0\,
      I4 => \^p_2_in\,
      I5 => \d[145]_i_8_n_0\,
      O => \d[145]_i_2_n_0\
    );
\d[145]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB6FF7FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[34]\,
      O => \d[145]_i_4_n_0\
    );
\d[145]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088000000000"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[39]\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[36]\,
      I4 => \s1_reg_n_0_[37]\,
      I5 => \s1_reg_n_0_[34]\,
      O => \d[145]_i_5_n_0\
    );
\d[145]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => Q(31),
      I1 => \STAGE2.TRAP.csr_reg[2][31]\(30),
      I2 => \STAGE2.TRAP.csr_reg[0][31]\(29),
      I3 => \^p_8_in\,
      I4 => \^d_reg[32]\,
      I5 => \STAGE2.TRAP.csr_reg[3][31]\(31),
      O => \d[145]_i_7_n_0\
    );
\d[145]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => Q(31),
      I1 => p_1_in8_in,
      I2 => ext_int_trigger,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(31),
      I4 => \^p_2_in\,
      I5 => \^d_reg[77]\,
      O => \d[145]_i_8_n_0\
    );
\d[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s1_reg_n_0_[41]\,
      I1 => p_1_in9_in,
      I2 => ext_int_trigger,
      O => \d_reg[146]_0\
    );
\d[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s1_reg_n_0_[42]\,
      I1 => p_1_in9_in,
      I2 => ext_int_trigger,
      O => \d_reg[147]\
    );
\d[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s1_reg_n_0_[43]\,
      I1 => p_1_in9_in,
      I2 => ext_int_trigger,
      O => \d_reg[148]\
    );
\d[149]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \^d_reg[145]\,
      I1 => \d[149]_i_3_n_0\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[68]_i_3_n_0\,
      O => \d_reg[146]\
    );
\d[149]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s1_reg_n_0_[44]\,
      I1 => p_1_in9_in,
      I2 => ext_int_trigger,
      O => \d_reg[149]\
    );
\d[149]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000002000"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[34]\,
      I3 => \s1_reg_n_0_[37]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \s1_reg_n_0_[39]\,
      O => \d[149]_i_3_n_0\
    );
\d[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(14),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(12),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(13),
      I5 => Q(14),
      O => \d_reg[145]_0\(14)
    );
\d[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(14),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(15),
      I4 => Q(15),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(13),
      O => \d_reg[145]_0\(15)
    );
\d[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(15),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(16),
      I4 => Q(16),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(14),
      O => \d_reg[145]_0\(16)
    );
\d[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(17),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(15),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(16),
      I5 => Q(17),
      O => \d_reg[145]_0\(17)
    );
\d[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(17),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(18),
      I4 => Q(18),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(16),
      O => \d_reg[145]_0\(18)
    );
\d[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(19),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(17),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(18),
      I5 => Q(19),
      O => \d_reg[145]_0\(19)
    );
\d[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(1),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(1),
      I4 => Q(1),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(1),
      O => \d_reg[145]_0\(1)
    );
\d[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(20),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(19),
      I4 => Q(20),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(18),
      O => \d_reg[145]_0\(20)
    );
\d[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(21),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(20),
      I4 => Q(21),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(19),
      O => \d_reg[145]_0\(21)
    );
\d[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(22),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(20),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(21),
      I5 => Q(22),
      O => \d_reg[145]_0\(22)
    );
\d[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(23),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(22),
      I4 => Q(23),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(21),
      O => \d_reg[145]_0\(23)
    );
\d[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(24),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(23),
      I4 => Q(24),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(22),
      O => \d_reg[145]_0\(24)
    );
\d[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(24),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(25),
      I4 => Q(25),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(23),
      O => \d_reg[145]_0\(25)
    );
\d[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(26),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(25),
      I4 => Q(26),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(24),
      O => \d_reg[145]_0\(26)
    );
\d[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(27),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(26),
      I4 => Q(27),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(25),
      O => \d_reg[145]_0\(27)
    );
\d[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(27),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(28),
      I4 => Q(28),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(26),
      O => \d_reg[145]_0\(28)
    );
\d[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(28),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(29),
      I4 => Q(29),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(27),
      O => \d_reg[145]_0\(29)
    );
\d[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(2),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(2),
      I4 => Q(2),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(2),
      O => \d_reg[145]_0\(2)
    );
\d[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002A"
    )
        port map (
      I0 => \^d_reg[145]\,
      I1 => p_1_in9_in,
      I2 => ext_int_trigger,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[36]\,
      I5 => \d[75]_i_4_n_0\,
      O => \d_reg[2]\
    );
\d[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(30),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(28),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(29),
      I5 => Q(30),
      O => \d_reg[145]_0\(30)
    );
\d[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(31),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(29),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(30),
      I5 => Q(31),
      O => \d_reg[145]_0\(31)
    );
\d[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2_reg[0]_0\,
      I1 => \d_reg[2]_0\,
      O => \^d_reg[145]\
    );
\d[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \s1_reg_n_0_[34]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[37]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[40]\,
      O => \^d_reg[33]\(0)
    );
\d[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d_reg[77]\,
      I1 => \^p_2_in\,
      O => \^d_reg[33]\(1)
    );
\d[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \d[37]_i_4_n_0\,
      I2 => s1_c,
      O => \d[37]_i_2_n_0\
    );
\d[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \d[37]_i_4_n_0\,
      I2 => s1_c,
      O => \d[37]_i_3_n_0\
    );
\d[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \s1_reg_n_0_[34]\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[36]\,
      I4 => \s1_reg_n_0_[38]\,
      O => \d[37]_i_4_n_0\
    );
\d[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(3),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(3),
      I4 => Q(3),
      I5 => p_1_in9_in,
      O => \d_reg[145]_0\(3)
    );
\d[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC2F2CE3E02320"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(4),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(3),
      I4 => \STAGE2.TRAP.csr_reg[3][31]\(4),
      I5 => Q(4),
      O => \d_reg[145]_0\(4)
    );
\d[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC2F2CE3E02320"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(5),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(4),
      I4 => \STAGE2.TRAP.csr_reg[3][31]\(5),
      I5 => Q(5),
      O => \d_reg[145]_0\(5)
    );
\d[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \STAGE2.TRAP.csr_reg[0][7]\,
      I2 => \d[115]_i_3_n_0\,
      I3 => \^p_0_in0_in\,
      I4 => \d[68]_i_2_n_0\,
      I5 => \d[66]_i_3_n_0\,
      O => \d_reg[66]\
    );
\d[66]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \d[67]_i_3_n_0\,
      I1 => \^d_reg[77]\,
      I2 => \d[67]_i_4_n_0\,
      O => \d[66]_i_3_n_0\
    );
\d[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \d[67]_i_2_n_0\,
      I1 => \d[67]_i_3_n_0\,
      I2 => \^d_reg[77]\,
      I3 => \d[67]_i_4_n_0\,
      I4 => \d[67]_i_5_n_0\,
      O => \d_reg[145]_0\(64)
    );
\d[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEAAAAA"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \^d_reg[77]\,
      I3 => \^p_2_in\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[68]_i_3_n_0\,
      O => \d[67]_i_2_n_0\
    );
\d[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[34]\,
      O => \d[67]_i_3_n_0\
    );
\d[67]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[37]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[34]\,
      I5 => \s1_reg_n_0_[38]\,
      O => \d[67]_i_4_n_0\
    );
\d[67]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \s1_reg_n_0_[37]\,
      I5 => \s1_reg_n_0_[34]\,
      O => \d[67]_i_5_n_0\
    );
\d[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \d[68]_i_2_n_0\,
      I1 => \d[68]_i_3_n_0\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \d[68]_i_4_n_0\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      O => \d_reg[145]_0\(65)
    );
\d[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[34]\,
      I4 => \s1_reg_n_0_[37]\,
      I5 => \s1_reg_n_0_[39]\,
      O => \d[68]_i_2_n_0\
    );
\d[68]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \s1_reg_n_0_[34]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[37]\,
      O => \d[68]_i_3_n_0\
    );
\d[68]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_reg[77]\,
      I1 => \^p_2_in\,
      O => \d[68]_i_4_n_0\
    );
\d[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \^d_reg[77]\,
      I2 => \d[115]_i_3_n_0\,
      O => \d_reg[69]\
    );
\d[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(6),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[0][31]\(5),
      I4 => \STAGE2.TRAP.csr_reg[2][31]\(6),
      I5 => Q(6),
      O => \d_reg[145]_0\(6)
    );
\d[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \d[74]_i_2_n_0\,
      I1 => \d[115]_i_3_n_0\,
      I2 => \^p_2_in\,
      I3 => \^d_reg[77]\,
      I4 => ext_int_trigger,
      I5 => p_1_in9_in,
      O => \d_reg[145]_0\(66)
    );
\d[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBFBBABEEBFBBBB"
    )
        port map (
      I0 => \d[77]_i_2_n_0\,
      I1 => \^p_0_in0_in\,
      I2 => \STAGE1.DECODE.funct7\(5),
      I3 => \^p_2_in\,
      I4 => \^d_reg[77]\,
      I5 => \d[74]_i_3_n_0\,
      O => \d[74]_i_2_n_0\
    );
\d[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[34]\,
      I2 => \s1_reg_n_0_[37]\,
      I3 => \s1_reg_n_0_[39]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[36]\,
      O => \d[74]_i_3_n_0\
    );
\d[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^p_0_in0_in\,
      I1 => \^p_2_in\,
      I2 => \^d_reg[77]\,
      I3 => \d[75]_i_2_n_0\,
      I4 => \d[75]_i_3_n_0\,
      I5 => \d[77]_i_2_n_0\,
      O => \d_reg[145]_0\(67)
    );
\d[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \d[75]_i_4_n_0\,
      I4 => \STAGE1.DECODE.funct7\(5),
      O => \d[75]_i_2_n_0\
    );
\d[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEEFFEEEEEFEEE"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I2 => \^d_reg[77]\,
      I3 => \^p_0_in0_in\,
      I4 => \STAGE1.DECODE.funct7\(5),
      I5 => \^p_2_in\,
      O => \d[75]_i_3_n_0\
    );
\d[75]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[34]\,
      I2 => \s1_reg_n_0_[37]\,
      O => \d[75]_i_4_n_0\
    );
\d[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => \d[77]_i_2_n_0\,
      I1 => \^d_reg[77]\,
      I2 => \^p_0_in0_in\,
      I3 => \^p_2_in\,
      I4 => \d[115]_i_3_n_0\,
      I5 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      O => \d_reg[145]_0\(68)
    );
\d[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000707070"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \^d_reg[77]\,
      I3 => \^p_2_in\,
      I4 => \^p_0_in0_in\,
      I5 => \d[77]_i_2_n_0\,
      O => \d_reg[145]_0\(69)
    );
\d[77]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[37]\,
      I3 => \s1_reg_n_0_[34]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d[77]_i_2_n_0\
    );
\d[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(7),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(7),
      I4 => Q(7),
      I5 => p_1_in8_in,
      O => \d_reg[145]_0\(7)
    );
\d[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEFFAEAE"
    )
        port map (
      I0 => \d[82]_i_2_n_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \d_reg[69]_2\,
      I3 => \d_reg[69]_3\,
      I4 => \d[82]_i_4_n_0\,
      I5 => \d[68]_i_3_n_0\,
      O => \d_reg[82]\
    );
\d[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^d_reg[97]\,
      I1 => \d[86]_i_4_n_0\,
      I2 => \s1_reg_n_0_[41]\,
      I3 => \d[86]_i_5_n_0\,
      I4 => \^d_reg[32]\,
      I5 => \d[82]_i_5_n_0\,
      O => \d[82]_i_2_n_0\
    );
\d[82]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[40]\,
      O => \^d_reg[82]_0\
    );
\d[82]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => \^p_0_in0_in\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \^p_2_in\,
      I3 => \^d_reg[77]\,
      I4 => \s1_reg_n_0_[38]\,
      O => \d[82]_i_4_n_0\
    );
\d[82]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7CCFFFFFFFF"
    )
        port map (
      I0 => \^p_0_in0_in\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \d[68]_i_4_n_0\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[0]_i_4__0_n_0\,
      O => \d[82]_i_5_n_0\
    );
\d[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555001DFF1D"
    )
        port map (
      I0 => \d[83]_i_2_n_0\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d_reg[1]_0\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \d[83]_i_3_n_0\,
      I5 => \d[68]_i_3_n_0\,
      O => \d_reg[83]\
    );
\d[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC1DFF1D"
    )
        port map (
      I0 => \^d_reg[98]\,
      I1 => \d[86]_i_4_n_0\,
      I2 => \s1_reg_n_0_[42]\,
      I3 => \d[86]_i_5_n_0\,
      I4 => \^d_reg[103]\,
      I5 => \d[96]_i_11_n_0\,
      O => \d[83]_i_2_n_0\
    );
\d[83]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE0000FEAEFFFF"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \d_reg[69]_10\,
      I2 => \^p_0_in0_in\,
      I3 => \d[83]_i_2_n_0\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[42]\,
      O => \d[83]_i_3_n_0\
    );
\d[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555533330F55"
    )
        port map (
      I0 => \d[84]_i_2_n_0\,
      I1 => \d_reg[84]_i_3_n_0\,
      I2 => \d_reg[69]_1\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[68]_i_3_n_0\,
      O => \d_reg[84]\
    );
\d[84]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[86]_i_4_n_0\,
      I2 => \^p_8_in\,
      I3 => \d[84]_i_4_n_0\,
      I4 => \d[96]_i_11_n_0\,
      O => \d[84]_i_2_n_0\
    );
\d[84]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000ABABAB00AB"
    )
        port map (
      I0 => \d[115]_i_3_n_0\,
      I1 => \d[85]_i_7_n_0\,
      I2 => \d[68]_i_3_n_0\,
      I3 => \^d_reg[99]\,
      I4 => \d[86]_i_4_n_0\,
      I5 => \s1_reg_n_0_[43]\,
      O => \d[84]_i_4_n_0\
    );
\d[84]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s1_reg_n_0_[43]\,
      O => \d[84]_i_5_n_0\
    );
\d[84]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_10\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[36]\,
      I4 => \^p_0_in0_in\,
      I5 => \d[84]_i_2_n_0\,
      O => \d[84]_i_6_n_0\
    );
\d[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d[85]_i_2_n_0\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \s1_reg_n_0_[44]\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[85]_i_3_n_0\,
      I5 => \d[85]_i_4_n_0\,
      O => \d_reg[145]_0\(70)
    );
\d[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEAEE"
    )
        port map (
      I0 => \d[85]_i_5_n_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \d_reg[149]_1\,
      I3 => \s1_reg[57]_8\,
      I4 => \d_reg[3]_0\,
      I5 => \d[68]_i_3_n_0\,
      O => \d[85]_i_2_n_0\
    );
\d[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_9\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[3]_0\,
      I4 => \^p_0_in0_in\,
      I5 => \d[85]_i_6_n_0\,
      O => \d[85]_i_3_n_0\
    );
\d[85]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFAAAAAAAA"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[0][3]_0\,
      I1 => \s1_reg_n_0_[34]\,
      I2 => \s1_reg_n_0_[36]\,
      I3 => \s1_reg_n_0_[39]\,
      I4 => \s1_reg_n_0_[37]\,
      I5 => \d[85]_i_6_n_0\,
      O => \d[85]_i_4_n_0\
    );
\d[85]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505540400005404"
    )
        port map (
      I0 => \d[85]_i_7_n_0\,
      I1 => \^d_reg[100]\,
      I2 => \d[86]_i_4_n_0\,
      I3 => \s1_reg_n_0_[44]\,
      I4 => \d[86]_i_5_n_0\,
      I5 => \^d_reg[105]\,
      O => \d[85]_i_5_n_0\
    );
\d[85]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC1DFF1D"
    )
        port map (
      I0 => \^d_reg[100]\,
      I1 => \d[86]_i_4_n_0\,
      I2 => \s1_reg_n_0_[44]\,
      I3 => \d[86]_i_5_n_0\,
      I4 => \^d_reg[105]\,
      I5 => \d[96]_i_11_n_0\,
      O => \d[85]_i_6_n_0\
    );
\d[85]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[40]\,
      O => \d[85]_i_7_n_0\
    );
\d[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555533330F55"
    )
        port map (
      I0 => \d[86]_i_2_n_0\,
      I1 => \d_reg[86]_i_3_n_0\,
      I2 => \d_reg[69]_0\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[68]_i_3_n_0\,
      O => \d_reg[86]\
    );
\d[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \d[96]_i_11_n_0\,
      I1 => p_1_in,
      I2 => \d[86]_i_4_n_0\,
      I3 => p_1_in7_in,
      I4 => \d[86]_i_5_n_0\,
      I5 => p_0_in2_in,
      O => \d[86]_i_2_n_0\
    );
\d[86]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => \s1_reg_n_0_[34]\,
      I1 => \s1_reg_n_0_[36]\,
      I2 => \s1_reg_n_0_[39]\,
      I3 => \s1_reg_n_0_[37]\,
      I4 => \s1_reg_n_0_[38]\,
      I5 => \s1_reg_n_0_[40]\,
      O => \d[86]_i_4_n_0\
    );
\d[86]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFEFFFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[36]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[34]\,
      I3 => \s1_reg_n_0_[37]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \s1_reg_n_0_[39]\,
      O => \d[86]_i_5_n_0\
    );
\d[86]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in7_in,
      O => \d[86]_i_6_n_0\
    );
\d[86]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_8\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[38]\,
      I4 => \^p_0_in0_in\,
      I5 => \d[86]_i_2_n_0\,
      O => \d[86]_i_7_n_0\
    );
\d[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d[87]_i_2_n_0\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(0),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[87]_i_3_n_0\,
      I5 => \d[87]_i_4_n_0\,
      O => \d_reg[145]_0\(71)
    );
\d[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005300"
    )
        port map (
      I0 => \d_reg[5]\,
      I1 => \s1_reg[57]_7\,
      I2 => \d_reg[149]_1\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[87]_i_5_n_0\,
      O => \d[87]_i_2_n_0\
    );
\d[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_7\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[5]\,
      I4 => \^p_0_in0_in\,
      I5 => \d[87]_i_6_n_0\,
      O => \d[87]_i_3_n_0\
    );
\d[87]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(0),
      O => \d[87]_i_4_n_0\
    );
\d[87]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(0),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d[87]_i_5_n_0\
    );
\d[87]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(0),
      O => \d[87]_i_6_n_0\
    );
\d[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d[88]_i_2_n_0\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(1),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[88]_i_3_n_0\,
      I5 => \d[88]_i_4_n_0\,
      O => \d_reg[145]_0\(72)
    );
\d[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005300"
    )
        port map (
      I0 => \d_reg[6]_0\,
      I1 => \s1_reg[57]_6\,
      I2 => \d_reg[149]_1\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[88]_i_5_n_0\,
      O => \d[88]_i_2_n_0\
    );
\d[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_6\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[6]_0\,
      I4 => \^p_0_in0_in\,
      I5 => \d[88]_i_6_n_0\,
      O => \d[88]_i_3_n_0\
    );
\d[88]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(1),
      O => \d[88]_i_4_n_0\
    );
\d[88]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(1),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d[88]_i_5_n_0\
    );
\d[88]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(1),
      O => \d[88]_i_6_n_0\
    );
\d[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d[89]_i_2_n_0\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(2),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[89]_i_3_n_0\,
      I5 => \d[89]_i_4_n_0\,
      O => \d_reg[145]_0\(73)
    );
\d[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003500"
    )
        port map (
      I0 => \s1_reg[57]_5\,
      I1 => \d_reg[7]\,
      I2 => \d_reg[149]_1\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[89]_i_5_n_0\,
      O => \d[89]_i_2_n_0\
    );
\d[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_5\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[7]\,
      I4 => \^p_0_in0_in\,
      I5 => \d[89]_i_6_n_0\,
      O => \d[89]_i_3_n_0\
    );
\d[89]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(2),
      O => \d[89]_i_4_n_0\
    );
\d[89]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(2),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d[89]_i_5_n_0\
    );
\d[89]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(2),
      O => \d[89]_i_6_n_0\
    );
\d[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[3][31]\(8),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[2][31]\(8),
      I4 => Q(8),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(6),
      O => \d_reg[145]_0\(8)
    );
\d[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \s1_reg[57]_4\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(3),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[90]_i_3_n_0\,
      I5 => \d[90]_i_4_n_0\,
      O => \d_reg[145]_0\(74)
    );
\d[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_4\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[69]_7\,
      I4 => \^p_0_in0_in\,
      I5 => \d[90]_i_8_n_0\,
      O => \d[90]_i_3_n_0\
    );
\d[90]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(3),
      O => \d[90]_i_4_n_0\
    );
\d[90]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(3),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d_reg[90]\
    );
\d[90]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(3),
      O => \d[90]_i_8_n_0\
    );
\d[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d_reg[66]_2\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(4),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[91]_i_3_n_0\,
      I5 => \d[91]_i_4_n_0\,
      O => \d_reg[145]_0\(75)
    );
\d[91]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_3\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[69]_6\,
      I4 => \^p_0_in0_in\,
      I5 => \d[91]_i_8_n_0\,
      O => \d[91]_i_3_n_0\
    );
\d[91]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(4),
      O => \d[91]_i_4_n_0\
    );
\d[91]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(4),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d_reg[91]\
    );
\d[91]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(4),
      O => \d[91]_i_8_n_0\
    );
\d[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEA"
    )
        port map (
      I0 => \d_reg[66]_1\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \STAGE1.DECODE.funct7\(5),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[92]_i_3_n_0\,
      I5 => \d[92]_i_4_n_0\,
      O => \d_reg[145]_0\(76)
    );
\d[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \d[68]_i_4_n_0\,
      I1 => \s1_reg[52]_2\,
      I2 => \d_reg[149]_0\,
      I3 => \d_reg[69]_5\,
      I4 => \^p_0_in0_in\,
      I5 => \d[92]_i_8_n_0\,
      O => \d[92]_i_3_n_0\
    );
\d[92]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[68]_i_3_n_0\,
      I3 => \d[92]_i_9_n_0\,
      I4 => \STAGE1.DECODE.funct7\(5),
      O => \d[92]_i_4_n_0\
    );
\d[92]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \d[92]_i_9_n_0\,
      I2 => \STAGE1.DECODE.funct7\(5),
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[40]\,
      O => \d_reg[92]\
    );
\d[92]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d[92]_i_9_n_0\,
      I1 => \STAGE1.DECODE.funct7\(5),
      O => \d[92]_i_8_n_0\
    );
\d[92]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \d[96]_i_15_n_0\,
      I4 => \d[67]_i_3_n_0\,
      O => \d[92]_i_9_n_0\
    );
\d[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFFFFFF"
    )
        port map (
      I0 => \s1_reg[38]_2\,
      I1 => \d_reg[2]_1\,
      I2 => \s1_reg_n_0_[38]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[93]_i_3_n_0\,
      O => \d_reg[93]\
    );
\d[93]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \d[67]_i_3_n_0\,
      I1 => \^d_reg[32]\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[93]_i_3_n_0\
    );
\d[93]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \s1_reg_n_0_[41]\,
      O => \d_reg[93]_0\
    );
\d[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFFFFFF"
    )
        port map (
      I0 => \s1_reg[38]_1\,
      I1 => \s1_reg[57]_2\,
      I2 => \s1_reg_n_0_[38]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[94]_i_3_n_0\,
      O => \d_reg[94]\
    );
\d[94]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^d_reg[77]\,
      I1 => \d[0]_i_4__0_n_0\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[94]_i_3_n_0\
    );
\d[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFFFFFF"
    )
        port map (
      I0 => \s1_reg[38]_0\,
      I1 => \s1_reg[57]_1\,
      I2 => \s1_reg_n_0_[38]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[95]_i_3_n_0\,
      O => \d_reg[95]\
    );
\d[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => \d[96]_i_11_n_0\,
      I1 => \^p_2_in\,
      I2 => \d[67]_i_3_n_0\,
      I3 => \d[96]_i_10_n_0\,
      O => \d[95]_i_3_n_0\
    );
\d[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEE"
    )
        port map (
      I0 => \d[96]_i_2_n_0\,
      I1 => \s1_reg_n_0_[40]\,
      I2 => \d[96]_i_3_n_0\,
      I3 => \s1_reg[48]_16\,
      I4 => \^d_reg[96]_0\,
      I5 => \d[96]_i_6_n_0\,
      O => \d_reg[145]_0\(77)
    );
\d[96]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(6),
      I1 => \d[96]_i_15_n_0\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \d[68]_i_3_n_0\,
      O => \d[96]_i_10_n_0\
    );
\d[96]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[34]\,
      I2 => \s1_reg_n_0_[40]\,
      I3 => \s1_reg_n_0_[38]\,
      I4 => \s1_reg_n_0_[36]\,
      O => \d[96]_i_11_n_0\
    );
\d[96]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \^d_reg[77]\,
      I2 => \s1_reg_n_0_[38]\,
      O => \d_reg[96]_1\
    );
\d[96]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030000007"
    )
        port map (
      I0 => \^d_reg[33]\(1),
      I1 => \s1_reg_n_0_[38]\,
      I2 => \s1_reg_n_0_[36]\,
      I3 => \s1_reg_n_0_[39]\,
      I4 => \s1_reg_n_0_[40]\,
      I5 => \d[96]_i_17_n_0\,
      O => \d[96]_i_15_n_0\
    );
\d[96]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s1_reg_n_0_[37]\,
      I1 => \s1_reg_n_0_[34]\,
      O => \d[96]_i_17_n_0\
    );
\d[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \d[68]_i_3_n_0\,
      I1 => \^d_reg[82]_0\,
      I2 => \s1_reg[57]_3\,
      I3 => \d_reg[149]_1\,
      I4 => \d_reg[69]_4\,
      I5 => \d[96]_i_9_n_0\,
      O => \d[96]_i_2_n_0\
    );
\d[96]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \d[96]_i_10_n_0\,
      I1 => \d[96]_i_11_n_0\,
      I2 => \^p_0_in0_in\,
      I3 => \d[67]_i_3_n_0\,
      O => \d[96]_i_3_n_0\
    );
\d[96]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s1_reg_n_0_[38]\,
      I1 => \STAGE1.DECODE.funct7\(6),
      O => \^d_reg[96]_0\
    );
\d[96]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ext_int_trigger,
      I2 => \d[96]_i_10_n_0\,
      I3 => \d[0]_i_4__0_n_0\,
      I4 => \^p_0_in0_in\,
      I5 => \d[68]_i_3_n_0\,
      O => \d[96]_i_6_n_0\
    );
\d[96]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d[96]_i_10_n_0\,
      I3 => \^d_reg[96]\,
      I4 => \d[67]_i_3_n_0\,
      O => \d[96]_i_9_n_0\
    );
\d[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFFFFFF"
    )
        port map (
      I0 => \d[97]_i_2_n_0\,
      I1 => \s1_reg[57]_0\,
      I2 => \s1_reg_n_0_[38]\,
      I3 => \s1_reg_n_0_[40]\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[97]_i_3_n_0\,
      O => \d_reg[97]_0\
    );
\d[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD000DDDDDDDD"
    )
        port map (
      I0 => \STAGE1.DECODE.funct7\(6),
      I1 => \s1_reg_n_0_[38]\,
      I2 => \d_reg[49]\,
      I3 => \d_reg[149]_0\,
      I4 => \s1_reg[52]_0\,
      I5 => \^d_reg[97]_1\,
      O => \d[97]_i_2_n_0\
    );
\d[97]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^d_reg[97]\,
      I1 => \d[0]_i_4__0_n_0\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[97]_i_3_n_0\
    );
\d[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_0\,
      I3 => \s1_reg[38]_3\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[98]_i_4_n_0\,
      O => \d_reg[98]_0\
    );
\d[98]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^d_reg[98]\,
      I1 => \d[0]_i_4__0_n_0\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[98]_i_4_n_0\
    );
\d[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFA2FFFFFFFF"
    )
        port map (
      I0 => \s1_reg_n_0_[40]\,
      I1 => \^d_reg[96]_0\,
      I2 => \s1_reg[48]_1\,
      I3 => \s1_reg[38]_4\,
      I4 => \d[68]_i_3_n_0\,
      I5 => \d[99]_i_4_n_0\,
      O => \d_reg[99]_0\
    );
\d[99]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^d_reg[99]\,
      I1 => \d[0]_i_4__0_n_0\,
      I2 => \d[96]_i_10_n_0\,
      O => \d[99]_i_4_n_0\
    );
\d[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FE323EC2CE020"
    )
        port map (
      I0 => \STAGE2.TRAP.csr_reg[2][31]\(9),
      I1 => \^d_reg[32]\,
      I2 => \^p_8_in\,
      I3 => \STAGE2.TRAP.csr_reg[3][31]\(9),
      I4 => Q(9),
      I5 => \STAGE2.TRAP.csr_reg[0][31]\(7),
      O => \d_reg[145]_0\(9)
    );
\d_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[0]_i_14__0_n_0\,
      I1 => \d[0]_i_15_n_0\,
      O => \d_reg[0]_i_7_n_0\,
      S => \s1_reg_n_0_[39]\
    );
\d_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_reg[37]_i_1_n_0\,
      CO(2) => \d_reg[37]_i_1_n_1\,
      CO(1) => \d_reg[37]_i_1_n_2\,
      CO(0) => \d_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^d\(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \d_reg[145]_0\(35 downto 32),
      S(3) => \^d\(3),
      S(2) => \d[37]_i_2_n_0\,
      S(1) => \d[37]_i_3_n_0\,
      S(0) => \^d\(0)
    );
\d_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[37]_i_1_n_0\,
      CO(3) => \d_reg[41]_i_1_n_0\,
      CO(2) => \d_reg[41]_i_1_n_1\,
      CO(1) => \d_reg[41]_i_1_n_2\,
      CO(0) => \d_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(39 downto 36),
      S(3 downto 0) => \^d\(7 downto 4)
    );
\d_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[41]_i_1_n_0\,
      CO(3) => \d_reg[45]_i_1_n_0\,
      CO(2) => \d_reg[45]_i_1_n_1\,
      CO(1) => \d_reg[45]_i_1_n_2\,
      CO(0) => \d_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(43 downto 40),
      S(3 downto 0) => \^d\(11 downto 8)
    );
\d_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[45]_i_1_n_0\,
      CO(3) => \d_reg[49]_i_1_n_0\,
      CO(2) => \d_reg[49]_i_1_n_1\,
      CO(1) => \d_reg[49]_i_1_n_2\,
      CO(0) => \d_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(47 downto 44),
      S(3 downto 0) => \^d\(15 downto 12)
    );
\d_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[49]_i_1_n_0\,
      CO(3) => \d_reg[53]_i_1_n_0\,
      CO(2) => \d_reg[53]_i_1_n_1\,
      CO(1) => \d_reg[53]_i_1_n_2\,
      CO(0) => \d_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(51 downto 48),
      S(3 downto 0) => \^d\(19 downto 16)
    );
\d_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[53]_i_1_n_0\,
      CO(3) => \d_reg[57]_i_1_n_0\,
      CO(2) => \d_reg[57]_i_1_n_1\,
      CO(1) => \d_reg[57]_i_1_n_2\,
      CO(0) => \d_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(55 downto 52),
      S(3 downto 0) => \^d\(23 downto 20)
    );
\d_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[57]_i_1_n_0\,
      CO(3) => \d_reg[61]_i_1_n_0\,
      CO(2) => \d_reg[61]_i_1_n_1\,
      CO(1) => \d_reg[61]_i_1_n_2\,
      CO(0) => \d_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(59 downto 56),
      S(3 downto 0) => \^d\(27 downto 24)
    );
\d_reg[65]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_reg[61]_i_1_n_0\,
      CO(3) => \NLW_d_reg[65]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \d_reg[65]_i_1_n_1\,
      CO(1) => \d_reg[65]_i_1_n_2\,
      CO(0) => \d_reg[65]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \d_reg[145]_0\(63 downto 60),
      S(3 downto 0) => \^d\(31 downto 28)
    );
\d_reg[84]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[84]_i_5_n_0\,
      I1 => \d[84]_i_6_n_0\,
      O => \d_reg[84]_i_3_n_0\,
      S => \s1_reg_n_0_[38]\
    );
\d_reg[86]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[86]_i_6_n_0\,
      I1 => \d[86]_i_7_n_0\,
      O => \d_reg[86]_i_3_n_0\,
      S => \s1_reg_n_0_[38]\
    );
\s1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s1_reg[0]_0\,
      Q => \^s2_reg[0]_0\,
      R => '0'
    );
\s1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(8),
      Q => \^d\(8),
      R => p_0_in(0)
    );
\s1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(9),
      Q => \^d\(9),
      R => p_0_in(0)
    );
\s1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(10),
      Q => \^d\(10),
      R => p_0_in(0)
    );
\s1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(11),
      Q => \^d\(11),
      R => p_0_in(0)
    );
\s1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(12),
      Q => \^d\(12),
      R => p_0_in(0)
    );
\s1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(13),
      Q => \^d\(13),
      R => p_0_in(0)
    );
\s1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(14),
      Q => \^d\(14),
      R => p_0_in(0)
    );
\s1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(15),
      Q => \^d\(15),
      R => p_0_in(0)
    );
\s1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(16),
      Q => \^d\(16),
      R => p_0_in(0)
    );
\s1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(17),
      Q => \^d\(17),
      R => p_0_in(0)
    );
\s1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_c,
      Q => s1_c,
      R => p_0_in(0)
    );
\s1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(18),
      Q => \^d\(18),
      R => p_0_in(0)
    );
\s1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(19),
      Q => \^d\(19),
      R => p_0_in(0)
    );
\s1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(20),
      Q => \^d\(20),
      R => p_0_in(0)
    );
\s1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(21),
      Q => \^d\(21),
      R => p_0_in(0)
    );
\s1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(22),
      Q => \^d\(22),
      R => p_0_in(0)
    );
\s1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(23),
      Q => \^d\(23),
      R => p_0_in(0)
    );
\s1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(24),
      Q => \^d\(24),
      R => p_0_in(0)
    );
\s1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(25),
      Q => \^d\(25),
      R => p_0_in(0)
    );
\s1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(26),
      Q => \^d\(26),
      R => p_0_in(0)
    );
\s1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(27),
      Q => \^d\(27),
      R => p_0_in(0)
    );
\s1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(0),
      Q => \^d\(0),
      R => p_0_in(0)
    );
\s1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(28),
      Q => \^d\(28),
      R => p_0_in(0)
    );
\s1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(29),
      Q => \^d\(29),
      R => p_0_in(0)
    );
\s1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(30),
      Q => \^d\(30),
      R => p_0_in(0)
    );
\s1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(31),
      Q => \^d\(31),
      R => p_0_in(0)
    );
\s1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(0),
      Q => \s1_reg_n_0_[34]\,
      R => p_0_in(0)
    );
\s1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(1),
      Q => \s1_reg_n_0_[36]\,
      R => p_0_in(0)
    );
\s1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(2),
      Q => \s1_reg_n_0_[37]\,
      R => p_0_in(0)
    );
\s1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(3),
      Q => \s1_reg_n_0_[38]\,
      R => p_0_in(0)
    );
\s1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(4),
      Q => \s1_reg_n_0_[39]\,
      R => p_0_in(0)
    );
\s1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(1),
      Q => \^d\(1),
      R => p_0_in(0)
    );
\s1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(5),
      Q => \s1_reg_n_0_[40]\,
      R => p_0_in(0)
    );
\s1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(6),
      Q => \s1_reg_n_0_[41]\,
      R => p_0_in(0)
    );
\s1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(7),
      Q => \s1_reg_n_0_[42]\,
      R => p_0_in(0)
    );
\s1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(8),
      Q => \s1_reg_n_0_[43]\,
      R => p_0_in(0)
    );
\s1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(9),
      Q => \s1_reg_n_0_[44]\,
      R => p_0_in(0)
    );
\s1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(10),
      Q => p_1_in7_in,
      R => p_0_in(0)
    );
\s1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(11),
      Q => \^d_reg[77]\,
      R => p_0_in(0)
    );
\s1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(12),
      Q => \^p_2_in\,
      R => p_0_in(0)
    );
\s1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(13),
      Q => \^p_0_in0_in\,
      R => p_0_in(0)
    );
\s1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(14),
      Q => \^d_reg[97]\,
      R => p_0_in(0)
    );
\s1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(2),
      Q => \^d\(2),
      R => p_0_in(0)
    );
\s1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(15),
      Q => \^d_reg[98]\,
      R => p_0_in(0)
    );
\s1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(16),
      Q => \^d_reg[99]\,
      R => p_0_in(0)
    );
\s1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(17),
      Q => \^d_reg[100]\,
      R => p_0_in(0)
    );
\s1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(18),
      Q => p_1_in,
      R => p_0_in(0)
    );
\s1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(19),
      Q => \^d_reg[32]\,
      R => p_0_in(0)
    );
\s1_reg[54]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => rsel_reg,
      Q => \^d_reg[96]\,
      R => p_0_in(0)
    );
\s1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(20),
      Q => \^d_reg[103]\,
      R => p_0_in(0)
    );
\s1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(21),
      Q => \^p_8_in\,
      R => p_0_in(0)
    );
\s1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(22),
      Q => \^d_reg[105]\,
      R => p_0_in(0)
    );
\s1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(23),
      Q => p_0_in2_in,
      R => p_0_in(0)
    );
\s1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(24),
      Q => \STAGE1.DECODE.funct7\(0),
      R => p_0_in(0)
    );
\s1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(3),
      Q => \^d\(3),
      R => p_0_in(0)
    );
\s1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(25),
      Q => \STAGE1.DECODE.funct7\(1),
      R => p_0_in(0)
    );
\s1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(26),
      Q => \STAGE1.DECODE.funct7\(2),
      R => p_0_in(0)
    );
\s1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(27),
      Q => \STAGE1.DECODE.funct7\(3),
      R => p_0_in(0)
    );
\s1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(28),
      Q => \STAGE1.DECODE.funct7\(4),
      R => p_0_in(0)
    );
\s1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(29),
      Q => \STAGE1.DECODE.funct7\(5),
      R => p_0_in(0)
    );
\s1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_ir(30),
      Q => \STAGE1.DECODE.funct7\(6),
      R => p_0_in(0)
    );
\s1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(4),
      Q => \^d\(4),
      R => p_0_in(0)
    );
\s1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(5),
      Q => \^d\(5),
      R => p_0_in(0)
    );
\s1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(6),
      Q => \^d\(6),
      R => p_0_in(0)
    );
\s1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rst_r_reg[9]\,
      D => if_pc(7),
      Q => \^d\(7),
      R => p_0_in(0)
    );
\s2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888088"
    )
        port map (
      I0 => rstn,
      I1 => \^s2_reg[0]_1\,
      I2 => \d_reg[1]\,
      I3 => \d_reg[2]_0\,
      I4 => \^s2_reg[0]_0\,
      O => \s2[0]_i_1_n_0\
    );
\s2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s2[0]_i_1_n_0\,
      Q => \^s2_reg[0]_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_qspi_io is
  port (
    io_tx_resp : out STD_LOGIC;
    io_dmy_resp : out STD_LOGIC;
    io_rx_resp : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cnt_reg[7]_0\ : out STD_LOGIC;
    \cnt_reg[3]_0\ : out STD_LOGIC;
    tx_resp_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[2]_0\ : out STD_LOGIC;
    spi_dir : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    spi_sclk : out STD_LOGIC;
    \cnt_reg[4]_0\ : out STD_LOGIC;
    \cnt_reg[5]_0\ : out STD_LOGIC;
    \cnt_reg[6]_0\ : out STD_LOGIC;
    \cnt_reg[2]_1\ : out STD_LOGIC;
    spi_csb_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[2]_2\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    rxq_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[1]_1\ : in STD_LOGIC;
    tx_resp_reg_1 : in STD_LOGIC;
    dmy_resp_reg_0 : in STD_LOGIC;
    empty_reg : in STD_LOGIC;
    tx_resp_reg_2 : in STD_LOGIC;
    spi_csb_reg_0 : in STD_LOGIC;
    full_reg : in STD_LOGIC;
    rstn : in STD_LOGIC;
    spi_miso : in STD_LOGIC_VECTOR ( 3 downto 0 );
    spi_csb_reg_1 : in STD_LOGIC;
    spi_csb_reg_2 : in STD_LOGIC;
    spi_csb_reg_3 : in STD_LOGIC;
    spi_csb_reg_4 : in STD_LOGIC;
    spi_csb_reg_5 : in STD_LOGIC;
    spi_csb_reg_6 : in STD_LOGIC;
    spi_csb_reg_7 : in STD_LOGIC;
    rxq_full : in STD_LOGIC;
    rx_resp_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    txq_empty : in STD_LOGIC;
    nor_spi_csb : in STD_LOGIC;
    full_reg_0 : in STD_LOGIC;
    queued_reg : in STD_LOGIC;
    \cnt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cnt_reg[3]_1\ : in STD_LOGIC;
    spi_csb_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_qspi_io : entity is "qspi_io";
end femto_bd_qspi_io;

architecture STRUCTURE of femto_bd_qspi_io is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \^cnt_reg[7]_0\ : STD_LOGIC;
  signal \cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal dmy_resp_i_1_n_0 : STD_LOGIC;
  signal \^io_dmy_resp\ : STD_LOGIC;
  signal \^io_rx_resp\ : STD_LOGIC;
  signal \^io_tx_resp\ : STD_LOGIC;
  signal next_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_resp_i_1_n_0 : STD_LOGIC;
  signal \^rxq_d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxq_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[0]_i_3_n_0\ : STD_LOGIC;
  signal \rxq_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \rxq_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \rxq_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[4]_i_3_n_0\ : STD_LOGIC;
  signal \rxq_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[5]_i_3_n_0\ : STD_LOGIC;
  signal \rxq_d[5]_i_4_n_0\ : STD_LOGIC;
  signal \rxq_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[6]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxq_d[7]_i_2_n_0\ : STD_LOGIC;
  signal \rxq_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \rxq_d[7]_i_5_n_0\ : STD_LOGIC;
  signal rxq_d_0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal tx_resp_i_1_n_0 : STD_LOGIC;
  signal tx_resp_i_2_n_0 : STD_LOGIC;
  signal \^tx_resp_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[0]_i_2__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cnt[1]_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \cnt[2]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \cnt[3]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \cnt[5]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \cnt[7]_i_7__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \cnt[7]_i_8__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of dmy_resp_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of rx_resp_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rxq_d[0]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rxq_d[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rxq_d[2]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rxq_d[3]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rxq_d[3]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rxq_d[4]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rxq_d[4]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rxq_d[5]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rxq_d[6]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rxq_d[7]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rxq_d[7]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \spi_dir[0]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \spi_dir[1]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \spi_dir[2]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of spi_sclk_INST_0 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \state[0]_i_4__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \state[1]_i_7\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \state[2]_i_10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \state[2]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of tx_resp_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of tx_resp_i_2 : label is "soft_lutpair208";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \cnt_reg[7]_0\ <= \^cnt_reg[7]_0\;
  io_dmy_resp <= \^io_dmy_resp\;
  io_rx_resp <= \^io_rx_resp\;
  io_tx_resp <= \^io_tx_resp\;
  rxq_d(7 downto 0) <= \^rxq_d\(7 downto 0);
  tx_resp_reg_0(0) <= \^tx_resp_reg_0\(0);
\cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF540000FF54FF54"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \cnt[0]_i_2__1_n_0\,
      I2 => \cnt[0]_i_3__1_n_0\,
      I3 => \cnt[1]_i_2__0_n_0\,
      I4 => tx_resp_reg_1,
      I5 => dmy_resp_reg_0,
      O => next_cnt(0)
    );
\cnt[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^tx_resp_reg_0\(0),
      I1 => state(0),
      I2 => state(1),
      O => \cnt[0]_i_2__1_n_0\
    );
\cnt[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => \^tx_resp_reg_0\(0),
      O => \cnt[0]_i_3__1_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0DDD0D0DD"
    )
        port map (
      I0 => \state_reg[1]_1\,
      I1 => tx_resp_reg_1,
      I2 => \cnt[1]_i_2__0_n_0\,
      I3 => \^q\(0),
      I4 => \cnt_reg_n_0_[0]\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => next_cnt(1)
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \^cnt_reg[7]_0\,
      I1 => \^tx_resp_reg_0\(0),
      I2 => state(1),
      I3 => state(0),
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E5"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^tx_resp_reg_0\(0),
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^io_tx_resp\,
      I1 => \out\(0),
      O => spi_csb_reg
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFCF3C0BBBB"
    )
        port map (
      I0 => spi_csb_reg_6,
      I1 => state(0),
      I2 => \cnt[2]_i_5_n_0\,
      I3 => spi_csb_reg_7,
      I4 => state(1),
      I5 => \^tx_resp_reg_0\(0),
      O => \cnt_reg[2]_0\
    );
\cnt[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \cnt_reg_n_0_[0]\,
      O => \cnt[2]_i_5_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003004400CF3344"
    )
        port map (
      I0 => spi_csb_reg_4,
      I1 => state(0),
      I2 => spi_csb_reg_5,
      I3 => \^tx_resp_reg_0\(0),
      I4 => state(1),
      I5 => \cnt[3]_i_8_n_0\,
      O => \cnt_reg[3]_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \^io_rx_resp\,
      I1 => \^io_tx_resp\,
      I2 => \^io_dmy_resp\,
      I3 => rx_resp_reg_0,
      I4 => \FSM_onehot_state_reg[1]\,
      O => \cnt_reg[2]_1\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(2),
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^io_rx_resp\,
      I1 => queued_reg,
      O => \cnt_reg[2]_2\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82AAAAAAAA82AA"
    )
        port map (
      I0 => \cnt[7]_i_6__0_n_0\,
      I1 => \cnt_reg_n_0_[4]\,
      I2 => \cnt[7]_i_7__0_n_0\,
      I3 => \^tx_resp_reg_0\(0),
      I4 => state(0),
      I5 => state(1),
      O => \cnt_reg[4]_0\
    );
\cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82AAAAAAAA82AA"
    )
        port map (
      I0 => \cnt[7]_i_6__0_n_0\,
      I1 => \cnt_reg_n_0_[5]\,
      I2 => \cnt[5]_i_3_n_0\,
      I3 => \^tx_resp_reg_0\(0),
      I4 => state(0),
      I5 => state(1),
      O => \cnt_reg[5]_0\
    );
\cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \cnt_reg_n_0_[0]\,
      I4 => \cnt_reg_n_0_[4]\,
      O => \cnt[5]_i_3_n_0\
    );
\cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222282AAAAAAAA"
    )
        port map (
      I0 => \cnt[7]_i_6__0_n_0\,
      I1 => \cnt_reg_n_0_[6]\,
      I2 => \cnt[7]_i_7__0_n_0\,
      I3 => \cnt_reg_n_0_[4]\,
      I4 => \cnt_reg_n_0_[5]\,
      I5 => \cnt[7]_i_8__0_n_0\,
      O => \cnt_reg[6]_0\
    );
\cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008FBF8FBF8FBF"
    )
        port map (
      I0 => empty_reg,
      I1 => tx_resp_reg_2,
      I2 => \^cnt_reg[7]_0\,
      I3 => spi_csb_reg_0,
      I4 => \cnt[7]_i_5__0_n_0\,
      I5 => \cnt[7]_i_6__0_n_0\,
      O => next_cnt(7)
    );
\cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFFFFFF"
    )
        port map (
      I0 => \cnt[7]_i_7__0_n_0\,
      I1 => \cnt_reg_n_0_[4]\,
      I2 => \cnt_reg_n_0_[6]\,
      I3 => \cnt_reg_n_0_[5]\,
      I4 => \cnt[7]_i_8__0_n_0\,
      I5 => \cnt_reg_n_0_[7]\,
      O => \cnt[7]_i_5__0_n_0\
    );
\cnt[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAFFBFF"
    )
        port map (
      I0 => \^tx_resp_reg_0\(0),
      I1 => full_reg_0,
      I2 => state(0),
      I3 => state(1),
      I4 => empty_reg,
      I5 => \^cnt_reg[7]_0\,
      O => \cnt[7]_i_6__0_n_0\
    );
\cnt[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \cnt[7]_i_7__0_n_0\
    );
\cnt[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \^tx_resp_reg_0\(0),
      I1 => state(0),
      I2 => state(1),
      O => \cnt[7]_i_8__0_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_cnt(0),
      Q => \cnt_reg_n_0_[0]\,
      R => \rst_r_reg[9]\
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_cnt(1),
      Q => \^q\(0),
      R => \rst_r_reg[9]\
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => \rst_r_reg[9]\
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => \rst_r_reg[9]\
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \cnt_reg_n_0_[4]\,
      R => \rst_r_reg[9]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \cnt_reg_n_0_[5]\,
      R => \rst_r_reg[9]\
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \cnt_reg_n_0_[6]\,
      R => \rst_r_reg[9]\
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_cnt(7),
      Q => \cnt_reg_n_0_[7]\,
      R => \rst_r_reg[9]\
    );
dmy_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002800"
    )
        port map (
      I0 => \^tx_resp_reg_0\(0),
      I1 => state(1),
      I2 => state(0),
      I3 => tx_resp_i_2_n_0,
      I4 => \^io_dmy_resp\,
      O => dmy_resp_i_1_n_0
    );
dmy_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dmy_resp_i_1_n_0,
      Q => \^io_dmy_resp\,
      R => \rst_r_reg[9]\
    );
rscnt0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^io_rx_resp\,
      I1 => rxq_full,
      O => DI(0)
    );
rx_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^tx_resp_reg_0\(0),
      I3 => tx_resp_i_2_n_0,
      I4 => \^io_rx_resp\,
      O => rx_resp_i_1_n_0
    );
rx_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rx_resp_i_1_n_0,
      Q => \^io_rx_resp\,
      R => \rst_r_reg[9]\
    );
\rxq_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \rxq_d[0]_i_2_n_0\,
      I1 => \rxq_d[3]_i_4_n_0\,
      I2 => \rxq_d[0]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \rxq_d[1]_i_2_n_0\,
      I5 => \^rxq_d\(0),
      O => \rxq_d[0]_i_1_n_0\
    );
\rxq_d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8803008B880F00"
    )
        port map (
      I0 => spi_miso(1),
      I1 => spi_csb_reg_2,
      I2 => \^q\(0),
      I3 => spi_miso(0),
      I4 => spi_csb_reg_1,
      I5 => \^q\(1),
      O => \rxq_d[0]_i_2_n_0\
    );
\rxq_d[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => spi_csb_reg_1,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => spi_csb_reg_2,
      O => \rxq_d[0]_i_3_n_0\
    );
\rxq_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => spi_miso(1),
      I1 => \rxq_d[1]_i_2_n_0\,
      I2 => \rxq_d[7]_i_5_n_0\,
      I3 => spi_csb_reg_3,
      I4 => rxq_d_0(1),
      I5 => \^rxq_d\(1),
      O => \rxq_d[1]_i_1_n_0\
    );
\rxq_d[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \rxq_d[1]_i_2_n_0\
    );
\rxq_d[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200AA080200AA"
    )
        port map (
      I0 => \cnt[0]_i_2__1_n_0\,
      I1 => spi_csb_reg_1,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => spi_csb_reg_2,
      I5 => \^q\(2),
      O => rxq_d_0(1)
    );
\rxq_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rxq_d[2]_i_2_n_0\,
      I1 => spi_csb_reg_2,
      I2 => spi_miso(2),
      I3 => \^q\(0),
      I4 => rxq_d_0(2),
      I5 => \^rxq_d\(2),
      O => \rxq_d[2]_i_1_n_0\
    );
\rxq_d[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0C00"
    )
        port map (
      I0 => spi_miso(1),
      I1 => spi_miso(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => spi_csb_reg_1,
      O => \rxq_d[2]_i_2_n_0\
    );
\rxq_d[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020080822222222"
    )
        port map (
      I0 => \cnt[0]_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => spi_csb_reg_1,
      I5 => spi_csb_reg_2,
      O => rxq_d_0(2)
    );
\rxq_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \rxq_d[3]_i_2_n_0\,
      I1 => \rxq_d[3]_i_3_n_0\,
      I2 => \rxq_d[7]_i_3_n_0\,
      I3 => \cnt_reg[3]_1\,
      I4 => \rxq_d[3]_i_4_n_0\,
      I5 => \^rxq_d\(3),
      O => \rxq_d[3]_i_1_n_0\
    );
\rxq_d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC00AA000000AA"
    )
        port map (
      I0 => spi_miso(3),
      I1 => spi_csb_reg_1,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => spi_csb_reg_2,
      I5 => spi_miso(1),
      O => \rxq_d[3]_i_2_n_0\
    );
\rxq_d[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => spi_csb_reg_2,
      I1 => spi_csb_reg_1,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \rxq_d[3]_i_3_n_0\
    );
\rxq_d[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^tx_resp_reg_0\(0),
      I3 => \rxq_d[7]_i_5_n_0\,
      O => \rxq_d[3]_i_4_n_0\
    );
\rxq_d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFEFEFA000E0E0"
    )
        port map (
      I0 => spi_csb_reg_8,
      I1 => spi_miso(0),
      I2 => \cnt[0]_i_2__1_n_0\,
      I3 => \rxq_d[4]_i_2_n_0\,
      I4 => \rxq_d[4]_i_3_n_0\,
      I5 => \^rxq_d\(4),
      O => \rxq_d[4]_i_1_n_0\
    );
\rxq_d[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => spi_csb_reg_2,
      I1 => spi_csb_reg_1,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \rxq_d[4]_i_2_n_0\
    );
\rxq_d[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => \rxq_d[7]_i_5_n_0\,
      I1 => spi_csb_reg_3,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \rxq_d[4]_i_3_n_0\
    );
\rxq_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0FFFF00E00000"
    )
        port map (
      I0 => spi_csb_reg_3,
      I1 => \rxq_d[5]_i_3_n_0\,
      I2 => spi_miso(1),
      I3 => \rxq_d[5]_i_4_n_0\,
      I4 => rxq_d_0(5),
      I5 => \^rxq_d\(5),
      O => \rxq_d[5]_i_1_n_0\
    );
\rxq_d[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \rxq_d[5]_i_3_n_0\
    );
\rxq_d[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => spi_csb_reg_2,
      O => \rxq_d[5]_i_4_n_0\
    );
\rxq_d[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A20208A0A0000"
    )
        port map (
      I0 => \cnt[0]_i_2__1_n_0\,
      I1 => spi_csb_reg_1,
      I2 => spi_csb_reg_2,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => rxq_d_0(5)
    );
\rxq_d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \rxq_d[6]_i_2_n_0\,
      I1 => spi_miso(2),
      I2 => \rxq_d[7]_i_5_n_0\,
      I3 => spi_csb_reg_8,
      I4 => rxq_d_0(6),
      I5 => \^rxq_d\(6),
      O => \rxq_d[6]_i_1_n_0\
    );
\rxq_d[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => spi_miso(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => spi_csb_reg_3,
      O => \rxq_d[6]_i_2_n_0\
    );
\rxq_d[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880A0A00080A0A0"
    )
        port map (
      I0 => \cnt[0]_i_2__1_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => spi_csb_reg_1,
      I4 => spi_csb_reg_2,
      I5 => \^q\(2),
      O => rxq_d_0(6)
    );
\rxq_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \rxq_d[7]_i_2_n_0\,
      I1 => \cnt[0]_i_2__1_n_0\,
      I2 => \rxq_d[7]_i_3_n_0\,
      I3 => \cnt_reg[3]_1\,
      I4 => \rxq_d[7]_i_5_n_0\,
      I5 => \^rxq_d\(7),
      O => \rxq_d[7]_i_1_n_0\
    );
\rxq_d[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F580D580A0808080"
    )
        port map (
      I0 => spi_csb_reg_2,
      I1 => spi_csb_reg_1,
      I2 => spi_miso(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => spi_miso(3),
      O => \rxq_d[7]_i_2_n_0\
    );
\rxq_d[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \rxq_d[7]_i_3_n_0\
    );
\rxq_d[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => spi_csb_reg_2,
      O => \rxq_d[7]_i_5_n_0\
    );
\rxq_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[0]_i_1_n_0\,
      Q => \^rxq_d\(0),
      R => '0'
    );
\rxq_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[1]_i_1_n_0\,
      Q => \^rxq_d\(1),
      R => '0'
    );
\rxq_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[2]_i_1_n_0\,
      Q => \^rxq_d\(2),
      R => '0'
    );
\rxq_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[3]_i_1_n_0\,
      Q => \^rxq_d\(3),
      R => '0'
    );
\rxq_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[4]_i_1_n_0\,
      Q => \^rxq_d\(4),
      R => '0'
    );
\rxq_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[5]_i_1_n_0\,
      Q => \^rxq_d\(5),
      R => '0'
    );
\rxq_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[6]_i_1_n_0\,
      Q => \^rxq_d\(6),
      R => '0'
    );
\rxq_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rxq_d[7]_i_1_n_0\,
      Q => \^rxq_d\(7),
      R => '0'
    );
\spi_dir[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => state(1),
      I1 => \^tx_resp_reg_0\(0),
      I2 => state(0),
      O => spi_dir(0)
    );
\spi_dir[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => spi_csb_reg_2,
      I1 => spi_csb_reg_1,
      I2 => state(0),
      I3 => \^tx_resp_reg_0\(0),
      I4 => state(1),
      O => spi_dir(1)
    );
\spi_dir[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => state(0),
      I1 => \^tx_resp_reg_0\(0),
      I2 => state(1),
      I3 => spi_csb_reg_2,
      O => spi_dir(2)
    );
spi_sclk_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D777"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \^tx_resp_reg_0\(0),
      I2 => state(0),
      I3 => state(1),
      O => spi_sclk
    );
\state[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4055FFFF"
    )
        port map (
      I0 => \^cnt_reg[7]_0\,
      I1 => state(1),
      I2 => \^tx_resp_reg_0\(0),
      I3 => state(0),
      I4 => rstn,
      O => \state_reg[0]_1\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \cnt_reg_n_0_[7]\,
      I1 => \cnt_reg_n_0_[6]\,
      I2 => \state[1]_i_7_n_0\,
      I3 => \cnt_reg_n_0_[5]\,
      I4 => \cnt_reg_n_0_[4]\,
      I5 => \^q\(2),
      O => \^cnt_reg[7]_0\
    );
\state[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^cnt_reg[7]_0\,
      I1 => \state[1]_i_8__0_n_0\,
      I2 => rstn,
      O => \state_reg[1]_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \cnt_reg_n_0_[0]\,
      O => \state[1]_i_7_n_0\
    );
\state[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FBC3F3C3FBC3F3"
    )
        port map (
      I0 => txq_empty,
      I1 => state(0),
      I2 => \^tx_resp_reg_0\(0),
      I3 => state(1),
      I4 => nor_spi_csb,
      I5 => rxq_full,
      O => \state[1]_i_8__0_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00FF0004000000"
    )
        port map (
      I0 => \state[2]_i_2__0_n_0\,
      I1 => full_reg,
      I2 => dmy_resp_reg_0,
      I3 => rstn,
      I4 => \state[2]_i_5__0_n_0\,
      I5 => \state[2]_i_6_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^io_tx_resp\,
      I1 => \^io_dmy_resp\,
      O => \state_reg[0]_0\
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \cnt_reg_n_0_[4]\,
      I2 => \cnt_reg_n_0_[5]\,
      I3 => \cnt_reg_n_0_[0]\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \state[2]_i_2__0_n_0\
    );
\state[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cnt_reg_n_0_[5]\,
      I1 => \cnt_reg_n_0_[6]\,
      I2 => \cnt_reg_n_0_[4]\,
      I3 => \cnt_reg_n_0_[7]\,
      O => \state[2]_i_5__0_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70727272"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \^tx_resp_reg_0\(0),
      I3 => rxq_full,
      I4 => nor_spi_csb,
      O => \state[2]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_reg[7]_1\(0),
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt_reg[7]_1\(1),
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \^tx_resp_reg_0\(0),
      R => '0'
    );
tx_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => state(0),
      I1 => \^tx_resp_reg_0\(0),
      I2 => state(1),
      I3 => tx_resp_i_2_n_0,
      I4 => \^io_tx_resp\,
      O => tx_resp_i_1_n_0
    );
tx_resp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \state[2]_i_5__0_n_0\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => tx_resp_i_2_n_0
    );
tx_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_resp_i_1_n_0,
      Q => \^io_tx_resp\,
      R => \rst_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_regfile is
  port (
    \d_reg[113]\ : out STD_LOGIC;
    \d_reg[112]\ : out STD_LOGIC;
    \d_reg[111]\ : out STD_LOGIC;
    \d_reg[110]\ : out STD_LOGIC;
    \d_reg[109]\ : out STD_LOGIC;
    \d_reg[27]\ : out STD_LOGIC;
    \d_reg[27]_0\ : out STD_LOGIC;
    \d_reg[26]\ : out STD_LOGIC;
    \d_reg[25]\ : out STD_LOGIC;
    \d_reg[24]\ : out STD_LOGIC;
    \d_reg[105]\ : out STD_LOGIC;
    \d_reg[23]\ : out STD_LOGIC;
    \d_reg[23]_0\ : out STD_LOGIC;
    \d_reg[104]\ : out STD_LOGIC;
    \d_reg[103]\ : out STD_LOGIC;
    \d_reg[102]\ : out STD_LOGIC;
    \d_reg[101]\ : out STD_LOGIC;
    \d_reg[100]\ : out STD_LOGIC;
    \d_reg[99]\ : out STD_LOGIC;
    \d_reg[98]\ : out STD_LOGIC;
    \d_reg[15]\ : out STD_LOGIC;
    \d_reg[96]\ : out STD_LOGIC;
    \d_reg[14]\ : out STD_LOGIC;
    \d_reg[14]_0\ : out STD_LOGIC;
    \d_reg[13]\ : out STD_LOGIC;
    \d_reg[13]_0\ : out STD_LOGIC;
    \d_reg[12]\ : out STD_LOGIC;
    \d_reg[11]\ : out STD_LOGIC;
    \d_reg[92]\ : out STD_LOGIC;
    \d_reg[10]\ : out STD_LOGIC;
    \d_reg[10]_0\ : out STD_LOGIC;
    \d_reg[91]\ : out STD_LOGIC;
    \d_reg[9]\ : out STD_LOGIC;
    \d_reg[9]_0\ : out STD_LOGIC;
    \d_reg[90]\ : out STD_LOGIC;
    \d_reg[7]\ : out STD_LOGIC;
    \d_reg[6]\ : out STD_LOGIC;
    \d_reg[5]\ : out STD_LOGIC;
    \d_reg[4]\ : out STD_LOGIC;
    \d_reg[3]\ : out STD_LOGIC;
    \d_reg[2]\ : out STD_LOGIC;
    \d_reg[1]\ : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \d_reg[113]_0\ : out STD_LOGIC;
    \d_reg[112]_0\ : out STD_LOGIC;
    \d_reg[116]\ : out STD_LOGIC;
    \d_reg[82]\ : out STD_LOGIC;
    \d_reg[83]\ : out STD_LOGIC;
    \d_reg[117]\ : out STD_LOGIC;
    \d_reg[118]\ : out STD_LOGIC;
    \d_reg[119]\ : out STD_LOGIC;
    \d_reg[122]\ : out STD_LOGIC;
    \d_reg[120]\ : out STD_LOGIC;
    \d_reg[121]\ : out STD_LOGIC;
    \d_reg[123]\ : out STD_LOGIC;
    \d_reg[124]\ : out STD_LOGIC;
    \d_reg[93]\ : out STD_LOGIC;
    \d_reg[96]_0\ : out STD_LOGIC;
    \d_reg[128]\ : out STD_LOGIC;
    \d_reg[128]_0\ : out STD_LOGIC;
    \d_reg[94]\ : out STD_LOGIC;
    \d_reg[95]\ : out STD_LOGIC;
    \d_reg[129]\ : out STD_LOGIC;
    \d_reg[98]_0\ : out STD_LOGIC;
    \d_reg[99]_0\ : out STD_LOGIC;
    \d_reg[102]_0\ : out STD_LOGIC;
    \d_reg[100]_0\ : out STD_LOGIC;
    \d_reg[101]_0\ : out STD_LOGIC;
    \d_reg[103]_0\ : out STD_LOGIC;
    \d_reg[104]_0\ : out STD_LOGIC;
    \d_reg[105]_0\ : out STD_LOGIC;
    \d_reg[108]\ : out STD_LOGIC;
    \d_reg[106]\ : out STD_LOGIC;
    \d_reg[107]\ : out STD_LOGIC;
    \d_reg[109]_0\ : out STD_LOGIC;
    \d_reg[110]_0\ : out STD_LOGIC;
    \d_reg[111]_0\ : out STD_LOGIC;
    \s1_reg[57]\ : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    \s1_reg[55]\ : in STD_LOGIC;
    \s1_reg[54]\ : in STD_LOGIC;
    \s1_reg[54]_rep\ : in STD_LOGIC;
    \s1_reg[52]\ : in STD_LOGIC;
    \s1_reg[51]\ : in STD_LOGIC;
    \s1_reg[50]\ : in STD_LOGIC;
    \s1_reg[49]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \s2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s2_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_regfile : entity is "regfile";
end femto_bd_regfile;

architecture STRUCTURE of femto_bd_regfile is
  signal \STAGE1.x[10]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[11]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[12]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[13]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[14]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[15]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[1]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[2]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[3]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[4]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[5]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[6]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[7]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[8]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE1.x[9]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \d[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \d[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \d[0]_i_7_n_0\ : STD_LOGIC;
  signal \d[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \d[10]_i_10_n_0\ : STD_LOGIC;
  signal \d[10]_i_7_n_0\ : STD_LOGIC;
  signal \d[10]_i_8_n_0\ : STD_LOGIC;
  signal \d[10]_i_9_n_0\ : STD_LOGIC;
  signal \d[114]_i_10_n_0\ : STD_LOGIC;
  signal \d[114]_i_11_n_0\ : STD_LOGIC;
  signal \d[114]_i_8_n_0\ : STD_LOGIC;
  signal \d[114]_i_9_n_0\ : STD_LOGIC;
  signal \d[115]_i_11_n_0\ : STD_LOGIC;
  signal \d[115]_i_12_n_0\ : STD_LOGIC;
  signal \d[115]_i_13_n_0\ : STD_LOGIC;
  signal \d[115]_i_14_n_0\ : STD_LOGIC;
  signal \d[116]_i_10_n_0\ : STD_LOGIC;
  signal \d[116]_i_11_n_0\ : STD_LOGIC;
  signal \d[116]_i_8_n_0\ : STD_LOGIC;
  signal \d[116]_i_9_n_0\ : STD_LOGIC;
  signal \d[117]_i_10_n_0\ : STD_LOGIC;
  signal \d[117]_i_11_n_0\ : STD_LOGIC;
  signal \d[117]_i_8_n_0\ : STD_LOGIC;
  signal \d[117]_i_9_n_0\ : STD_LOGIC;
  signal \d[118]_i_10_n_0\ : STD_LOGIC;
  signal \d[118]_i_11_n_0\ : STD_LOGIC;
  signal \d[118]_i_8_n_0\ : STD_LOGIC;
  signal \d[118]_i_9_n_0\ : STD_LOGIC;
  signal \d[119]_i_10_n_0\ : STD_LOGIC;
  signal \d[119]_i_11_n_0\ : STD_LOGIC;
  signal \d[119]_i_8_n_0\ : STD_LOGIC;
  signal \d[119]_i_9_n_0\ : STD_LOGIC;
  signal \d[11]_i_5_n_0\ : STD_LOGIC;
  signal \d[11]_i_6_n_0\ : STD_LOGIC;
  signal \d[11]_i_7_n_0\ : STD_LOGIC;
  signal \d[11]_i_8_n_0\ : STD_LOGIC;
  signal \d[120]_i_10_n_0\ : STD_LOGIC;
  signal \d[120]_i_11_n_0\ : STD_LOGIC;
  signal \d[120]_i_8_n_0\ : STD_LOGIC;
  signal \d[120]_i_9_n_0\ : STD_LOGIC;
  signal \d[121]_i_10_n_0\ : STD_LOGIC;
  signal \d[121]_i_11_n_0\ : STD_LOGIC;
  signal \d[121]_i_8_n_0\ : STD_LOGIC;
  signal \d[121]_i_9_n_0\ : STD_LOGIC;
  signal \d[122]_i_10_n_0\ : STD_LOGIC;
  signal \d[122]_i_11_n_0\ : STD_LOGIC;
  signal \d[122]_i_8_n_0\ : STD_LOGIC;
  signal \d[122]_i_9_n_0\ : STD_LOGIC;
  signal \d[123]_i_10_n_0\ : STD_LOGIC;
  signal \d[123]_i_11_n_0\ : STD_LOGIC;
  signal \d[123]_i_8_n_0\ : STD_LOGIC;
  signal \d[123]_i_9_n_0\ : STD_LOGIC;
  signal \d[124]_i_10_n_0\ : STD_LOGIC;
  signal \d[124]_i_11_n_0\ : STD_LOGIC;
  signal \d[124]_i_8_n_0\ : STD_LOGIC;
  signal \d[124]_i_9_n_0\ : STD_LOGIC;
  signal \d[125]_i_10_n_0\ : STD_LOGIC;
  signal \d[125]_i_11_n_0\ : STD_LOGIC;
  signal \d[125]_i_8_n_0\ : STD_LOGIC;
  signal \d[125]_i_9_n_0\ : STD_LOGIC;
  signal \d[126]_i_10_n_0\ : STD_LOGIC;
  signal \d[126]_i_11_n_0\ : STD_LOGIC;
  signal \d[126]_i_8_n_0\ : STD_LOGIC;
  signal \d[126]_i_9_n_0\ : STD_LOGIC;
  signal \d[127]_i_10_n_0\ : STD_LOGIC;
  signal \d[127]_i_11_n_0\ : STD_LOGIC;
  signal \d[127]_i_8_n_0\ : STD_LOGIC;
  signal \d[127]_i_9_n_0\ : STD_LOGIC;
  signal \d[128]_i_10_n_0\ : STD_LOGIC;
  signal \d[128]_i_11_n_0\ : STD_LOGIC;
  signal \d[128]_i_12_n_0\ : STD_LOGIC;
  signal \d[128]_i_9_n_0\ : STD_LOGIC;
  signal \d[129]_i_10_n_0\ : STD_LOGIC;
  signal \d[129]_i_11_n_0\ : STD_LOGIC;
  signal \d[129]_i_8_n_0\ : STD_LOGIC;
  signal \d[129]_i_9_n_0\ : STD_LOGIC;
  signal \d[12]_i_6_n_0\ : STD_LOGIC;
  signal \d[12]_i_7_n_0\ : STD_LOGIC;
  signal \d[12]_i_8_n_0\ : STD_LOGIC;
  signal \d[12]_i_9_n_0\ : STD_LOGIC;
  signal \d[130]_i_10_n_0\ : STD_LOGIC;
  signal \d[130]_i_11_n_0\ : STD_LOGIC;
  signal \d[130]_i_8_n_0\ : STD_LOGIC;
  signal \d[130]_i_9_n_0\ : STD_LOGIC;
  signal \d[131]_i_10_n_0\ : STD_LOGIC;
  signal \d[131]_i_11_n_0\ : STD_LOGIC;
  signal \d[131]_i_8_n_0\ : STD_LOGIC;
  signal \d[131]_i_9_n_0\ : STD_LOGIC;
  signal \d[132]_i_10_n_0\ : STD_LOGIC;
  signal \d[132]_i_11_n_0\ : STD_LOGIC;
  signal \d[132]_i_8_n_0\ : STD_LOGIC;
  signal \d[132]_i_9_n_0\ : STD_LOGIC;
  signal \d[133]_i_10_n_0\ : STD_LOGIC;
  signal \d[133]_i_11_n_0\ : STD_LOGIC;
  signal \d[133]_i_8_n_0\ : STD_LOGIC;
  signal \d[133]_i_9_n_0\ : STD_LOGIC;
  signal \d[134]_i_10_n_0\ : STD_LOGIC;
  signal \d[134]_i_11_n_0\ : STD_LOGIC;
  signal \d[134]_i_8_n_0\ : STD_LOGIC;
  signal \d[134]_i_9_n_0\ : STD_LOGIC;
  signal \d[135]_i_10_n_0\ : STD_LOGIC;
  signal \d[135]_i_11_n_0\ : STD_LOGIC;
  signal \d[135]_i_8_n_0\ : STD_LOGIC;
  signal \d[135]_i_9_n_0\ : STD_LOGIC;
  signal \d[136]_i_10_n_0\ : STD_LOGIC;
  signal \d[136]_i_11_n_0\ : STD_LOGIC;
  signal \d[136]_i_8_n_0\ : STD_LOGIC;
  signal \d[136]_i_9_n_0\ : STD_LOGIC;
  signal \d[137]_i_10_n_0\ : STD_LOGIC;
  signal \d[137]_i_11_n_0\ : STD_LOGIC;
  signal \d[137]_i_12_n_0\ : STD_LOGIC;
  signal \d[137]_i_9_n_0\ : STD_LOGIC;
  signal \d[138]_i_10_n_0\ : STD_LOGIC;
  signal \d[138]_i_11_n_0\ : STD_LOGIC;
  signal \d[138]_i_8_n_0\ : STD_LOGIC;
  signal \d[138]_i_9_n_0\ : STD_LOGIC;
  signal \d[139]_i_10_n_0\ : STD_LOGIC;
  signal \d[139]_i_11_n_0\ : STD_LOGIC;
  signal \d[139]_i_8_n_0\ : STD_LOGIC;
  signal \d[139]_i_9_n_0\ : STD_LOGIC;
  signal \d[13]_i_10_n_0\ : STD_LOGIC;
  signal \d[13]_i_7_n_0\ : STD_LOGIC;
  signal \d[13]_i_8_n_0\ : STD_LOGIC;
  signal \d[13]_i_9_n_0\ : STD_LOGIC;
  signal \d[140]_i_10_n_0\ : STD_LOGIC;
  signal \d[140]_i_11_n_0\ : STD_LOGIC;
  signal \d[140]_i_8_n_0\ : STD_LOGIC;
  signal \d[140]_i_9_n_0\ : STD_LOGIC;
  signal \d[141]_i_10_n_0\ : STD_LOGIC;
  signal \d[141]_i_11_n_0\ : STD_LOGIC;
  signal \d[141]_i_12_n_0\ : STD_LOGIC;
  signal \d[141]_i_9_n_0\ : STD_LOGIC;
  signal \d[142]_i_10_n_0\ : STD_LOGIC;
  signal \d[142]_i_11_n_0\ : STD_LOGIC;
  signal \d[142]_i_8_n_0\ : STD_LOGIC;
  signal \d[142]_i_9_n_0\ : STD_LOGIC;
  signal \d[143]_i_10_n_0\ : STD_LOGIC;
  signal \d[143]_i_11_n_0\ : STD_LOGIC;
  signal \d[143]_i_8_n_0\ : STD_LOGIC;
  signal \d[143]_i_9_n_0\ : STD_LOGIC;
  signal \d[144]_i_10_n_0\ : STD_LOGIC;
  signal \d[144]_i_11_n_0\ : STD_LOGIC;
  signal \d[144]_i_8_n_0\ : STD_LOGIC;
  signal \d[144]_i_9_n_0\ : STD_LOGIC;
  signal \d[145]_i_12_n_0\ : STD_LOGIC;
  signal \d[145]_i_13_n_0\ : STD_LOGIC;
  signal \d[145]_i_14_n_0\ : STD_LOGIC;
  signal \d[145]_i_15_n_0\ : STD_LOGIC;
  signal \d[14]_i_10_n_0\ : STD_LOGIC;
  signal \d[14]_i_7_n_0\ : STD_LOGIC;
  signal \d[14]_i_8_n_0\ : STD_LOGIC;
  signal \d[14]_i_9_n_0\ : STD_LOGIC;
  signal \d[15]_i_5_n_0\ : STD_LOGIC;
  signal \d[15]_i_6_n_0\ : STD_LOGIC;
  signal \d[15]_i_7_n_0\ : STD_LOGIC;
  signal \d[15]_i_8_n_0\ : STD_LOGIC;
  signal \d[16]_i_5_n_0\ : STD_LOGIC;
  signal \d[16]_i_6_n_0\ : STD_LOGIC;
  signal \d[16]_i_7_n_0\ : STD_LOGIC;
  signal \d[16]_i_8_n_0\ : STD_LOGIC;
  signal \d[17]_i_5_n_0\ : STD_LOGIC;
  signal \d[17]_i_6_n_0\ : STD_LOGIC;
  signal \d[17]_i_7_n_0\ : STD_LOGIC;
  signal \d[17]_i_8_n_0\ : STD_LOGIC;
  signal \d[18]_i_5_n_0\ : STD_LOGIC;
  signal \d[18]_i_6_n_0\ : STD_LOGIC;
  signal \d[18]_i_7_n_0\ : STD_LOGIC;
  signal \d[18]_i_8_n_0\ : STD_LOGIC;
  signal \d[19]_i_6_n_0\ : STD_LOGIC;
  signal \d[19]_i_7_n_0\ : STD_LOGIC;
  signal \d[19]_i_8_n_0\ : STD_LOGIC;
  signal \d[19]_i_9_n_0\ : STD_LOGIC;
  signal \d[1]_i_4_n_0\ : STD_LOGIC;
  signal \d[1]_i_5_n_0\ : STD_LOGIC;
  signal \d[1]_i_6_n_0\ : STD_LOGIC;
  signal \d[1]_i_7_n_0\ : STD_LOGIC;
  signal \d[20]_i_5_n_0\ : STD_LOGIC;
  signal \d[20]_i_6_n_0\ : STD_LOGIC;
  signal \d[20]_i_7_n_0\ : STD_LOGIC;
  signal \d[20]_i_8_n_0\ : STD_LOGIC;
  signal \d[21]_i_6_n_0\ : STD_LOGIC;
  signal \d[21]_i_7_n_0\ : STD_LOGIC;
  signal \d[21]_i_8_n_0\ : STD_LOGIC;
  signal \d[21]_i_9_n_0\ : STD_LOGIC;
  signal \d[22]_i_5_n_0\ : STD_LOGIC;
  signal \d[22]_i_6_n_0\ : STD_LOGIC;
  signal \d[22]_i_7_n_0\ : STD_LOGIC;
  signal \d[22]_i_8_n_0\ : STD_LOGIC;
  signal \d[23]_i_6_n_0\ : STD_LOGIC;
  signal \d[23]_i_7_n_0\ : STD_LOGIC;
  signal \d[23]_i_8_n_0\ : STD_LOGIC;
  signal \d[23]_i_9_n_0\ : STD_LOGIC;
  signal \d[24]_i_5_n_0\ : STD_LOGIC;
  signal \d[24]_i_6_n_0\ : STD_LOGIC;
  signal \d[24]_i_7_n_0\ : STD_LOGIC;
  signal \d[24]_i_8_n_0\ : STD_LOGIC;
  signal \d[25]_i_5_n_0\ : STD_LOGIC;
  signal \d[25]_i_6_n_0\ : STD_LOGIC;
  signal \d[25]_i_7_n_0\ : STD_LOGIC;
  signal \d[25]_i_8_n_0\ : STD_LOGIC;
  signal \d[26]_i_5_n_0\ : STD_LOGIC;
  signal \d[26]_i_6_n_0\ : STD_LOGIC;
  signal \d[26]_i_7_n_0\ : STD_LOGIC;
  signal \d[26]_i_8_n_0\ : STD_LOGIC;
  signal \d[27]_i_6_n_0\ : STD_LOGIC;
  signal \d[27]_i_7_n_0\ : STD_LOGIC;
  signal \d[27]_i_8_n_0\ : STD_LOGIC;
  signal \d[27]_i_9_n_0\ : STD_LOGIC;
  signal \d[28]_i_6_n_0\ : STD_LOGIC;
  signal \d[28]_i_7_n_0\ : STD_LOGIC;
  signal \d[28]_i_8_n_0\ : STD_LOGIC;
  signal \d[28]_i_9_n_0\ : STD_LOGIC;
  signal \d[29]_i_6_n_0\ : STD_LOGIC;
  signal \d[29]_i_7_n_0\ : STD_LOGIC;
  signal \d[29]_i_8_n_0\ : STD_LOGIC;
  signal \d[29]_i_9_n_0\ : STD_LOGIC;
  signal \d[2]_i_5_n_0\ : STD_LOGIC;
  signal \d[2]_i_6_n_0\ : STD_LOGIC;
  signal \d[2]_i_7_n_0\ : STD_LOGIC;
  signal \d[2]_i_8_n_0\ : STD_LOGIC;
  signal \d[30]_i_6_n_0\ : STD_LOGIC;
  signal \d[30]_i_7_n_0\ : STD_LOGIC;
  signal \d[30]_i_8_n_0\ : STD_LOGIC;
  signal \d[30]_i_9_n_0\ : STD_LOGIC;
  signal \d[31]_i_10_n_0\ : STD_LOGIC;
  signal \d[31]_i_11_n_0\ : STD_LOGIC;
  signal \d[31]_i_8_n_0\ : STD_LOGIC;
  signal \d[31]_i_9_n_0\ : STD_LOGIC;
  signal \d[3]_i_4_n_0\ : STD_LOGIC;
  signal \d[3]_i_5_n_0\ : STD_LOGIC;
  signal \d[3]_i_6_n_0\ : STD_LOGIC;
  signal \d[3]_i_7_n_0\ : STD_LOGIC;
  signal \d[4]_i_5_n_0\ : STD_LOGIC;
  signal \d[4]_i_6_n_0\ : STD_LOGIC;
  signal \d[4]_i_7_n_0\ : STD_LOGIC;
  signal \d[4]_i_8_n_0\ : STD_LOGIC;
  signal \d[5]_i_4_n_0\ : STD_LOGIC;
  signal \d[5]_i_5_n_0\ : STD_LOGIC;
  signal \d[5]_i_6_n_0\ : STD_LOGIC;
  signal \d[5]_i_7_n_0\ : STD_LOGIC;
  signal \d[6]_i_4_n_0\ : STD_LOGIC;
  signal \d[6]_i_5_n_0\ : STD_LOGIC;
  signal \d[6]_i_6_n_0\ : STD_LOGIC;
  signal \d[6]_i_7_n_0\ : STD_LOGIC;
  signal \d[7]_i_4_n_0\ : STD_LOGIC;
  signal \d[7]_i_5_n_0\ : STD_LOGIC;
  signal \d[7]_i_6_n_0\ : STD_LOGIC;
  signal \d[7]_i_7_n_0\ : STD_LOGIC;
  signal \d[8]_i_5_n_0\ : STD_LOGIC;
  signal \d[8]_i_6_n_0\ : STD_LOGIC;
  signal \d[8]_i_7_n_0\ : STD_LOGIC;
  signal \d[8]_i_8_n_0\ : STD_LOGIC;
  signal \d[9]_i_10_n_0\ : STD_LOGIC;
  signal \d[9]_i_7_n_0\ : STD_LOGIC;
  signal \d[9]_i_8_n_0\ : STD_LOGIC;
  signal \d[9]_i_9_n_0\ : STD_LOGIC;
begin
\d[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[0]_i_5__1_n_0\,
      I1 => \d[0]_i_6__0_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[0]_i_7_n_0\,
      I4 => p_8_in,
      I5 => \d[0]_i_8__0_n_0\,
      O => \d_reg[0]\
    );
\d[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(0),
      I1 => \STAGE1.x[14]__0\(0),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(0),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(0),
      O => \d[0]_i_5__1_n_0\
    );
\d[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(0),
      I1 => \STAGE1.x[10]__0\(0),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(0),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(0),
      O => \d[0]_i_6__0_n_0\
    );
\d[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(0),
      I1 => \STAGE1.x[6]__0\(0),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(0),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(0),
      O => \d[0]_i_7_n_0\
    );
\d[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(0),
      I1 => \STAGE1.x[2]__0\(0),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(0),
      O => \d[0]_i_8__0_n_0\
    );
\d[105]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[23]_i_7_n_0\,
      I1 => \d[23]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[23]_i_9_n_0\,
      I4 => p_8_in,
      I5 => \d[23]_i_8_n_0\,
      O => \d_reg[105]\
    );
\d[109]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[27]_i_7_n_0\,
      I1 => \d[27]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[27]_i_9_n_0\,
      I4 => p_8_in,
      I5 => \d[27]_i_8_n_0\,
      O => \d_reg[109]\
    );
\d[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(10),
      I1 => \STAGE1.x[6]__0\(10),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(10),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(10),
      O => \d[10]_i_10_n_0\
    );
\d[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(10),
      I1 => \STAGE1.x[10]__0\(10),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(10),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(10),
      O => \d[10]_i_7_n_0\
    );
\d[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(10),
      I1 => \STAGE1.x[14]__0\(10),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(10),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(10),
      O => \d[10]_i_8_n_0\
    );
\d[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(10),
      I1 => \STAGE1.x[2]__0\(10),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(10),
      O => \d[10]_i_9_n_0\
    );
\d[114]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(0),
      I1 => \STAGE1.x[6]__0\(0),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(0),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(0),
      O => \d[114]_i_10_n_0\
    );
\d[114]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(0),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(0),
      I4 => \STAGE1.x[3]__0\(0),
      I5 => \s1_reg[51]\,
      O => \d[114]_i_11_n_0\
    );
\d[114]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[114]_i_8_n_0\,
      I1 => \d[114]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[114]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[114]_i_11_n_0\,
      O => \d_reg[82]\
    );
\d[114]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(0),
      I1 => \STAGE1.x[10]__0\(0),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(0),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(0),
      O => \d[114]_i_8_n_0\
    );
\d[114]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(0),
      I1 => \STAGE1.x[14]__0\(0),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(0),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(0),
      O => \d[114]_i_9_n_0\
    );
\d[115]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(1),
      I1 => \STAGE1.x[10]__0\(1),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(1),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(1),
      O => \d[115]_i_11_n_0\
    );
\d[115]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(1),
      I1 => \STAGE1.x[14]__0\(1),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(1),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(1),
      O => \d[115]_i_12_n_0\
    );
\d[115]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(1),
      I1 => \STAGE1.x[6]__0\(1),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(1),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(1),
      O => \d[115]_i_13_n_0\
    );
\d[115]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(1),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(1),
      I4 => \STAGE1.x[3]__0\(1),
      I5 => \s1_reg[51]\,
      O => \d[115]_i_14_n_0\
    );
\d[115]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[115]_i_11_n_0\,
      I1 => \d[115]_i_12_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[115]_i_13_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[115]_i_14_n_0\,
      O => \d_reg[83]\
    );
\d[116]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(2),
      I1 => \STAGE1.x[6]__0\(2),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(2),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(2),
      O => \d[116]_i_10_n_0\
    );
\d[116]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(2),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(2),
      I4 => \STAGE1.x[3]__0\(2),
      I5 => \s1_reg[51]\,
      O => \d[116]_i_11_n_0\
    );
\d[116]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[116]_i_8_n_0\,
      I1 => \d[116]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[116]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[116]_i_11_n_0\,
      O => \d_reg[116]\
    );
\d[116]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(2),
      I1 => \STAGE1.x[14]__0\(2),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(2),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(2),
      O => \d[116]_i_8_n_0\
    );
\d[116]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(2),
      I1 => \STAGE1.x[10]__0\(2),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(2),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(2),
      O => \d[116]_i_9_n_0\
    );
\d[117]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(3),
      I1 => \STAGE1.x[6]__0\(3),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(3),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(3),
      O => \d[117]_i_10_n_0\
    );
\d[117]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(3),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(3),
      I4 => \STAGE1.x[3]__0\(3),
      I5 => \s1_reg[51]\,
      O => \d[117]_i_11_n_0\
    );
\d[117]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[117]_i_8_n_0\,
      I1 => \d[117]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[117]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[117]_i_11_n_0\,
      O => \d_reg[117]\
    );
\d[117]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(3),
      I1 => \STAGE1.x[10]__0\(3),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(3),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(3),
      O => \d[117]_i_8_n_0\
    );
\d[117]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(3),
      I1 => \STAGE1.x[14]__0\(3),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(3),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(3),
      O => \d[117]_i_9_n_0\
    );
\d[118]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(4),
      I1 => \STAGE1.x[6]__0\(4),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(4),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(4),
      O => \d[118]_i_10_n_0\
    );
\d[118]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(4),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(4),
      I4 => \STAGE1.x[3]__0\(4),
      I5 => \s1_reg[51]\,
      O => \d[118]_i_11_n_0\
    );
\d[118]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[118]_i_8_n_0\,
      I1 => \d[118]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[118]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[118]_i_11_n_0\,
      O => \d_reg[118]\
    );
\d[118]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(4),
      I1 => \STAGE1.x[14]__0\(4),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(4),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(4),
      O => \d[118]_i_8_n_0\
    );
\d[118]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(4),
      I1 => \STAGE1.x[10]__0\(4),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(4),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(4),
      O => \d[118]_i_9_n_0\
    );
\d[119]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(5),
      I1 => \STAGE1.x[6]__0\(5),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(5),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(5),
      O => \d[119]_i_10_n_0\
    );
\d[119]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(5),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(5),
      I4 => \STAGE1.x[3]__0\(5),
      I5 => \s1_reg[51]\,
      O => \d[119]_i_11_n_0\
    );
\d[119]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[119]_i_8_n_0\,
      I1 => \d[119]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[119]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[119]_i_11_n_0\,
      O => \d_reg[119]\
    );
\d[119]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(5),
      I1 => \STAGE1.x[10]__0\(5),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(5),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(5),
      O => \d[119]_i_8_n_0\
    );
\d[119]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(5),
      I1 => \STAGE1.x[14]__0\(5),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(5),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(5),
      O => \d[119]_i_9_n_0\
    );
\d[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[11]_i_5_n_0\,
      I1 => \d[11]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[11]_i_7_n_0\,
      I5 => \d[11]_i_8_n_0\,
      O => \d_reg[11]\
    );
\d[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(11),
      I1 => \STAGE1.x[14]__0\(11),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(11),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(11),
      O => \d[11]_i_5_n_0\
    );
\d[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(11),
      I1 => \STAGE1.x[10]__0\(11),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(11),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(11),
      O => \d[11]_i_6_n_0\
    );
\d[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(11),
      I1 => \STAGE1.x[6]__0\(11),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(11),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(11),
      O => \d[11]_i_7_n_0\
    );
\d[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(11),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(11),
      I4 => \STAGE1.x[3]__0\(11),
      I5 => p_8_in,
      O => \d[11]_i_8_n_0\
    );
\d[120]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(6),
      I1 => \STAGE1.x[6]__0\(6),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(6),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(6),
      O => \d[120]_i_10_n_0\
    );
\d[120]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(6),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(6),
      I4 => \STAGE1.x[3]__0\(6),
      I5 => \s1_reg[51]\,
      O => \d[120]_i_11_n_0\
    );
\d[120]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[120]_i_8_n_0\,
      I1 => \d[120]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[120]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[120]_i_11_n_0\,
      O => \d_reg[120]\
    );
\d[120]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(6),
      I1 => \STAGE1.x[10]__0\(6),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(6),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(6),
      O => \d[120]_i_8_n_0\
    );
\d[120]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(6),
      I1 => \STAGE1.x[14]__0\(6),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(6),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(6),
      O => \d[120]_i_9_n_0\
    );
\d[121]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(7),
      I1 => \STAGE1.x[6]__0\(7),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(7),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(7),
      O => \d[121]_i_10_n_0\
    );
\d[121]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(7),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(7),
      I4 => \STAGE1.x[3]__0\(7),
      I5 => \s1_reg[51]\,
      O => \d[121]_i_11_n_0\
    );
\d[121]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[121]_i_8_n_0\,
      I1 => \d[121]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[121]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[121]_i_11_n_0\,
      O => \d_reg[121]\
    );
\d[121]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(7),
      I1 => \STAGE1.x[10]__0\(7),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(7),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(7),
      O => \d[121]_i_8_n_0\
    );
\d[121]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(7),
      I1 => \STAGE1.x[14]__0\(7),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(7),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(7),
      O => \d[121]_i_9_n_0\
    );
\d[122]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(8),
      I1 => \STAGE1.x[6]__0\(8),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(8),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(8),
      O => \d[122]_i_10_n_0\
    );
\d[122]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(8),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(8),
      I4 => \STAGE1.x[3]__0\(8),
      I5 => \s1_reg[51]\,
      O => \d[122]_i_11_n_0\
    );
\d[122]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[122]_i_8_n_0\,
      I1 => \d[122]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[122]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[122]_i_11_n_0\,
      O => \d_reg[122]\
    );
\d[122]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(8),
      I1 => \STAGE1.x[14]__0\(8),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(8),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(8),
      O => \d[122]_i_8_n_0\
    );
\d[122]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(8),
      I1 => \STAGE1.x[10]__0\(8),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(8),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(8),
      O => \d[122]_i_9_n_0\
    );
\d[123]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(9),
      I1 => \STAGE1.x[6]__0\(9),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(9),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(9),
      O => \d[123]_i_10_n_0\
    );
\d[123]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(9),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(9),
      I4 => \STAGE1.x[3]__0\(9),
      I5 => \s1_reg[51]\,
      O => \d[123]_i_11_n_0\
    );
\d[123]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[123]_i_8_n_0\,
      I1 => \d[123]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[123]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[123]_i_11_n_0\,
      O => \d_reg[123]\
    );
\d[123]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(9),
      I1 => \STAGE1.x[14]__0\(9),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(9),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(9),
      O => \d[123]_i_8_n_0\
    );
\d[123]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(9),
      I1 => \STAGE1.x[10]__0\(9),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(9),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(9),
      O => \d[123]_i_9_n_0\
    );
\d[124]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(10),
      I1 => \STAGE1.x[6]__0\(10),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(10),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(10),
      O => \d[124]_i_10_n_0\
    );
\d[124]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(10),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(10),
      I4 => \STAGE1.x[3]__0\(10),
      I5 => \s1_reg[51]\,
      O => \d[124]_i_11_n_0\
    );
\d[124]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[124]_i_8_n_0\,
      I1 => \d[124]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[124]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[124]_i_11_n_0\,
      O => \d_reg[124]\
    );
\d[124]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(10),
      I1 => \STAGE1.x[10]__0\(10),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(10),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(10),
      O => \d[124]_i_8_n_0\
    );
\d[124]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(10),
      I1 => \STAGE1.x[14]__0\(10),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(10),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(10),
      O => \d[124]_i_9_n_0\
    );
\d[125]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(11),
      I1 => \STAGE1.x[6]__0\(11),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(11),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(11),
      O => \d[125]_i_10_n_0\
    );
\d[125]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(11),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(11),
      I4 => \STAGE1.x[3]__0\(11),
      I5 => \s1_reg[51]\,
      O => \d[125]_i_11_n_0\
    );
\d[125]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[125]_i_8_n_0\,
      I1 => \d[125]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[125]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[125]_i_11_n_0\,
      O => \d_reg[93]\
    );
\d[125]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(11),
      I1 => \STAGE1.x[10]__0\(11),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(11),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(11),
      O => \d[125]_i_8_n_0\
    );
\d[125]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(11),
      I1 => \STAGE1.x[14]__0\(11),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(11),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(11),
      O => \d[125]_i_9_n_0\
    );
\d[126]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(12),
      I1 => \STAGE1.x[6]__0\(12),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(12),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(12),
      O => \d[126]_i_10_n_0\
    );
\d[126]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(12),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(12),
      I4 => \STAGE1.x[3]__0\(12),
      I5 => \s1_reg[51]\,
      O => \d[126]_i_11_n_0\
    );
\d[126]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[126]_i_8_n_0\,
      I1 => \d[126]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[126]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[126]_i_11_n_0\,
      O => \d_reg[94]\
    );
\d[126]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(12),
      I1 => \STAGE1.x[10]__0\(12),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(12),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(12),
      O => \d[126]_i_8_n_0\
    );
\d[126]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(12),
      I1 => \STAGE1.x[14]__0\(12),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(12),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(12),
      O => \d[126]_i_9_n_0\
    );
\d[127]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(13),
      I1 => \STAGE1.x[6]__0\(13),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(13),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(13),
      O => \d[127]_i_10_n_0\
    );
\d[127]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(13),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(13),
      I4 => \STAGE1.x[3]__0\(13),
      I5 => \s1_reg[51]\,
      O => \d[127]_i_11_n_0\
    );
\d[127]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[127]_i_8_n_0\,
      I1 => \d[127]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[127]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[127]_i_11_n_0\,
      O => \d_reg[95]\
    );
\d[127]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(13),
      I1 => \STAGE1.x[10]__0\(13),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(13),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(13),
      O => \d[127]_i_8_n_0\
    );
\d[127]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(13),
      I1 => \STAGE1.x[14]__0\(13),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(13),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(13),
      O => \d[127]_i_9_n_0\
    );
\d[128]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(14),
      I1 => \STAGE1.x[14]__0\(14),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(14),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(14),
      O => \d[128]_i_10_n_0\
    );
\d[128]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(14),
      I1 => \STAGE1.x[2]__0\(14),
      I2 => \s1_reg[50]\,
      I3 => \s1_reg[49]\,
      I4 => \STAGE1.x[1]__0\(14),
      O => \d[128]_i_11_n_0\
    );
\d[128]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(14),
      I1 => \STAGE1.x[6]__0\(14),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(14),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(14),
      O => \d[128]_i_12_n_0\
    );
\d[128]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(14),
      I1 => \STAGE1.x[10]__0\(14),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(14),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(14),
      O => \d[128]_i_9_n_0\
    );
\d[129]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(15),
      I1 => \STAGE1.x[6]__0\(15),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(15),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(15),
      O => \d[129]_i_10_n_0\
    );
\d[129]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(15),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(15),
      I4 => \STAGE1.x[3]__0\(15),
      I5 => \s1_reg[51]\,
      O => \d[129]_i_11_n_0\
    );
\d[129]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[129]_i_8_n_0\,
      I1 => \d[129]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[129]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[129]_i_11_n_0\,
      O => \d_reg[129]\
    );
\d[129]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(15),
      I1 => \STAGE1.x[10]__0\(15),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(15),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(15),
      O => \d[129]_i_8_n_0\
    );
\d[129]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(15),
      I1 => \STAGE1.x[14]__0\(15),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(15),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(15),
      O => \d[129]_i_9_n_0\
    );
\d[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[12]_i_6_n_0\,
      I1 => \d[12]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[12]_i_8_n_0\,
      I5 => \d[12]_i_9_n_0\,
      O => \d_reg[12]\
    );
\d[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(12),
      I1 => \STAGE1.x[14]__0\(12),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(12),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(12),
      O => \d[12]_i_6_n_0\
    );
\d[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(12),
      I1 => \STAGE1.x[10]__0\(12),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(12),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(12),
      O => \d[12]_i_7_n_0\
    );
\d[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(12),
      I1 => \STAGE1.x[6]__0\(12),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(12),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(12),
      O => \d[12]_i_8_n_0\
    );
\d[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(12),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(12),
      I4 => \STAGE1.x[3]__0\(12),
      I5 => p_8_in,
      O => \d[12]_i_9_n_0\
    );
\d[130]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(16),
      I1 => \STAGE1.x[6]__0\(16),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(16),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(16),
      O => \d[130]_i_10_n_0\
    );
\d[130]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(16),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(16),
      I4 => \STAGE1.x[3]__0\(16),
      I5 => \s1_reg[51]\,
      O => \d[130]_i_11_n_0\
    );
\d[130]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[130]_i_8_n_0\,
      I1 => \d[130]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[130]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[130]_i_11_n_0\,
      O => \d_reg[98]_0\
    );
\d[130]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(16),
      I1 => \STAGE1.x[10]__0\(16),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(16),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(16),
      O => \d[130]_i_8_n_0\
    );
\d[130]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(16),
      I1 => \STAGE1.x[14]__0\(16),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(16),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(16),
      O => \d[130]_i_9_n_0\
    );
\d[131]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(17),
      I1 => \STAGE1.x[6]__0\(17),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(17),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(17),
      O => \d[131]_i_10_n_0\
    );
\d[131]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(17),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(17),
      I4 => \STAGE1.x[3]__0\(17),
      I5 => \s1_reg[51]\,
      O => \d[131]_i_11_n_0\
    );
\d[131]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[131]_i_8_n_0\,
      I1 => \d[131]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[131]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[131]_i_11_n_0\,
      O => \d_reg[99]_0\
    );
\d[131]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(17),
      I1 => \STAGE1.x[14]__0\(17),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(17),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(17),
      O => \d[131]_i_8_n_0\
    );
\d[131]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(17),
      I1 => \STAGE1.x[10]__0\(17),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(17),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(17),
      O => \d[131]_i_9_n_0\
    );
\d[132]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(18),
      I1 => \STAGE1.x[6]__0\(18),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(18),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(18),
      O => \d[132]_i_10_n_0\
    );
\d[132]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(18),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(18),
      I4 => \STAGE1.x[3]__0\(18),
      I5 => \s1_reg[51]\,
      O => \d[132]_i_11_n_0\
    );
\d[132]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[132]_i_8_n_0\,
      I1 => \d[132]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[132]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[132]_i_11_n_0\,
      O => \d_reg[100]_0\
    );
\d[132]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(18),
      I1 => \STAGE1.x[10]__0\(18),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(18),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(18),
      O => \d[132]_i_8_n_0\
    );
\d[132]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(18),
      I1 => \STAGE1.x[14]__0\(18),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(18),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(18),
      O => \d[132]_i_9_n_0\
    );
\d[133]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(19),
      I1 => \STAGE1.x[6]__0\(19),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(19),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(19),
      O => \d[133]_i_10_n_0\
    );
\d[133]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(19),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(19),
      I4 => \STAGE1.x[3]__0\(19),
      I5 => \s1_reg[51]\,
      O => \d[133]_i_11_n_0\
    );
\d[133]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[133]_i_8_n_0\,
      I1 => \d[133]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[133]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[133]_i_11_n_0\,
      O => \d_reg[101]_0\
    );
\d[133]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(19),
      I1 => \STAGE1.x[10]__0\(19),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(19),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(19),
      O => \d[133]_i_8_n_0\
    );
\d[133]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(19),
      I1 => \STAGE1.x[14]__0\(19),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(19),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(19),
      O => \d[133]_i_9_n_0\
    );
\d[134]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(20),
      I1 => \STAGE1.x[6]__0\(20),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(20),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(20),
      O => \d[134]_i_10_n_0\
    );
\d[134]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(20),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(20),
      I4 => \STAGE1.x[3]__0\(20),
      I5 => \s1_reg[51]\,
      O => \d[134]_i_11_n_0\
    );
\d[134]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[134]_i_8_n_0\,
      I1 => \d[134]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[134]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[134]_i_11_n_0\,
      O => \d_reg[102]_0\
    );
\d[134]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(20),
      I1 => \STAGE1.x[14]__0\(20),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(20),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(20),
      O => \d[134]_i_8_n_0\
    );
\d[134]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(20),
      I1 => \STAGE1.x[10]__0\(20),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(20),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(20),
      O => \d[134]_i_9_n_0\
    );
\d[135]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(21),
      I1 => \STAGE1.x[6]__0\(21),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(21),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(21),
      O => \d[135]_i_10_n_0\
    );
\d[135]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(21),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(21),
      I4 => \STAGE1.x[3]__0\(21),
      I5 => \s1_reg[51]\,
      O => \d[135]_i_11_n_0\
    );
\d[135]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[135]_i_8_n_0\,
      I1 => \d[135]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[135]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[135]_i_11_n_0\,
      O => \d_reg[103]_0\
    );
\d[135]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(21),
      I1 => \STAGE1.x[10]__0\(21),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(21),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(21),
      O => \d[135]_i_8_n_0\
    );
\d[135]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(21),
      I1 => \STAGE1.x[14]__0\(21),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(21),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(21),
      O => \d[135]_i_9_n_0\
    );
\d[136]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(22),
      I1 => \STAGE1.x[6]__0\(22),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(22),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(22),
      O => \d[136]_i_10_n_0\
    );
\d[136]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(22),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(22),
      I4 => \STAGE1.x[3]__0\(22),
      I5 => \s1_reg[51]\,
      O => \d[136]_i_11_n_0\
    );
\d[136]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[136]_i_8_n_0\,
      I1 => \d[136]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[136]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[136]_i_11_n_0\,
      O => \d_reg[104]_0\
    );
\d[136]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(22),
      I1 => \STAGE1.x[14]__0\(22),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(22),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(22),
      O => \d[136]_i_8_n_0\
    );
\d[136]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(22),
      I1 => \STAGE1.x[10]__0\(22),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(22),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(22),
      O => \d[136]_i_9_n_0\
    );
\d[137]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(23),
      I1 => \STAGE1.x[14]__0\(23),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(23),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(23),
      O => \d[137]_i_10_n_0\
    );
\d[137]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(23),
      I1 => \STAGE1.x[6]__0\(23),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(23),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(23),
      O => \d[137]_i_11_n_0\
    );
\d[137]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(23),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(23),
      I4 => \STAGE1.x[3]__0\(23),
      I5 => \s1_reg[51]\,
      O => \d[137]_i_12_n_0\
    );
\d[137]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[137]_i_9_n_0\,
      I1 => \d[137]_i_10_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[137]_i_11_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[137]_i_12_n_0\,
      O => \d_reg[105]_0\
    );
\d[137]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(23),
      I1 => \STAGE1.x[10]__0\(23),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(23),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(23),
      O => \d[137]_i_9_n_0\
    );
\d[138]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(24),
      I1 => \STAGE1.x[6]__0\(24),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(24),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(24),
      O => \d[138]_i_10_n_0\
    );
\d[138]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(24),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(24),
      I4 => \STAGE1.x[3]__0\(24),
      I5 => \s1_reg[51]\,
      O => \d[138]_i_11_n_0\
    );
\d[138]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[138]_i_8_n_0\,
      I1 => \d[138]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[138]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[138]_i_11_n_0\,
      O => \d_reg[106]\
    );
\d[138]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(24),
      I1 => \STAGE1.x[10]__0\(24),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(24),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(24),
      O => \d[138]_i_8_n_0\
    );
\d[138]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(24),
      I1 => \STAGE1.x[14]__0\(24),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(24),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(24),
      O => \d[138]_i_9_n_0\
    );
\d[139]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(25),
      I1 => \STAGE1.x[6]__0\(25),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(25),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(25),
      O => \d[139]_i_10_n_0\
    );
\d[139]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(25),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(25),
      I4 => \STAGE1.x[3]__0\(25),
      I5 => \s1_reg[51]\,
      O => \d[139]_i_11_n_0\
    );
\d[139]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[139]_i_8_n_0\,
      I1 => \d[139]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[139]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[139]_i_11_n_0\,
      O => \d_reg[107]\
    );
\d[139]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(25),
      I1 => \STAGE1.x[10]__0\(25),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(25),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(25),
      O => \d[139]_i_8_n_0\
    );
\d[139]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(25),
      I1 => \STAGE1.x[14]__0\(25),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(25),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(25),
      O => \d[139]_i_9_n_0\
    );
\d[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(13),
      I1 => \STAGE1.x[6]__0\(13),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(13),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(13),
      O => \d[13]_i_10_n_0\
    );
\d[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(13),
      I1 => \STAGE1.x[10]__0\(13),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(13),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(13),
      O => \d[13]_i_7_n_0\
    );
\d[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(13),
      I1 => \STAGE1.x[14]__0\(13),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(13),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(13),
      O => \d[13]_i_8_n_0\
    );
\d[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(13),
      I1 => \STAGE1.x[2]__0\(13),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(13),
      O => \d[13]_i_9_n_0\
    );
\d[140]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(26),
      I1 => \STAGE1.x[6]__0\(26),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(26),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(26),
      O => \d[140]_i_10_n_0\
    );
\d[140]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(26),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(26),
      I4 => \STAGE1.x[3]__0\(26),
      I5 => \s1_reg[51]\,
      O => \d[140]_i_11_n_0\
    );
\d[140]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[140]_i_8_n_0\,
      I1 => \d[140]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[140]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[140]_i_11_n_0\,
      O => \d_reg[108]\
    );
\d[140]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(26),
      I1 => \STAGE1.x[14]__0\(26),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(26),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(26),
      O => \d[140]_i_8_n_0\
    );
\d[140]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(26),
      I1 => \STAGE1.x[10]__0\(26),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(26),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(26),
      O => \d[140]_i_9_n_0\
    );
\d[141]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(27),
      I1 => \STAGE1.x[14]__0\(27),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(27),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(27),
      O => \d[141]_i_10_n_0\
    );
\d[141]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(27),
      I1 => \STAGE1.x[6]__0\(27),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(27),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(27),
      O => \d[141]_i_11_n_0\
    );
\d[141]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(27),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(27),
      I4 => \STAGE1.x[3]__0\(27),
      I5 => \s1_reg[51]\,
      O => \d[141]_i_12_n_0\
    );
\d[141]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[141]_i_9_n_0\,
      I1 => \d[141]_i_10_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[141]_i_11_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[141]_i_12_n_0\,
      O => \d_reg[109]_0\
    );
\d[141]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(27),
      I1 => \STAGE1.x[10]__0\(27),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(27),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(27),
      O => \d[141]_i_9_n_0\
    );
\d[142]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(28),
      I1 => \STAGE1.x[6]__0\(28),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(28),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(28),
      O => \d[142]_i_10_n_0\
    );
\d[142]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(28),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(28),
      I4 => \STAGE1.x[3]__0\(28),
      I5 => \s1_reg[51]\,
      O => \d[142]_i_11_n_0\
    );
\d[142]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[142]_i_8_n_0\,
      I1 => \d[142]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[142]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[142]_i_11_n_0\,
      O => \d_reg[110]_0\
    );
\d[142]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(28),
      I1 => \STAGE1.x[10]__0\(28),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(28),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(28),
      O => \d[142]_i_8_n_0\
    );
\d[142]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(28),
      I1 => \STAGE1.x[14]__0\(28),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(28),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(28),
      O => \d[142]_i_9_n_0\
    );
\d[143]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(29),
      I1 => \STAGE1.x[6]__0\(29),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(29),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(29),
      O => \d[143]_i_10_n_0\
    );
\d[143]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(29),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(29),
      I4 => \STAGE1.x[3]__0\(29),
      I5 => \s1_reg[51]\,
      O => \d[143]_i_11_n_0\
    );
\d[143]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[143]_i_8_n_0\,
      I1 => \d[143]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[143]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[143]_i_11_n_0\,
      O => \d_reg[111]_0\
    );
\d[143]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(29),
      I1 => \STAGE1.x[14]__0\(29),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(29),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(29),
      O => \d[143]_i_8_n_0\
    );
\d[143]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(29),
      I1 => \STAGE1.x[10]__0\(29),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(29),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(29),
      O => \d[143]_i_9_n_0\
    );
\d[144]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(30),
      I1 => \STAGE1.x[6]__0\(30),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(30),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(30),
      O => \d[144]_i_10_n_0\
    );
\d[144]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(30),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(30),
      I4 => \STAGE1.x[3]__0\(30),
      I5 => \s1_reg[51]\,
      O => \d[144]_i_11_n_0\
    );
\d[144]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[144]_i_8_n_0\,
      I1 => \d[144]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[144]_i_10_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[144]_i_11_n_0\,
      O => \d_reg[112]_0\
    );
\d[144]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(30),
      I1 => \STAGE1.x[10]__0\(30),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(30),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(30),
      O => \d[144]_i_8_n_0\
    );
\d[144]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(30),
      I1 => \STAGE1.x[14]__0\(30),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(30),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(30),
      O => \d[144]_i_9_n_0\
    );
\d[145]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305050303F5F5F"
    )
        port map (
      I0 => \d[145]_i_12_n_0\,
      I1 => \d[145]_i_13_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[145]_i_14_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[145]_i_15_n_0\,
      O => \d_reg[113]_0\
    );
\d[145]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(31),
      I1 => \STAGE1.x[10]__0\(31),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[9]__0\(31),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[8]__0\(31),
      O => \d[145]_i_12_n_0\
    );
\d[145]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(31),
      I1 => \STAGE1.x[14]__0\(31),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[13]__0\(31),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[12]__0\(31),
      O => \d[145]_i_13_n_0\
    );
\d[145]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(31),
      I1 => \STAGE1.x[6]__0\(31),
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[5]__0\(31),
      I4 => \s1_reg[49]\,
      I5 => \STAGE1.x[4]__0\(31),
      O => \d[145]_i_14_n_0\
    );
\d[145]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(31),
      I1 => \s1_reg[49]\,
      I2 => \s1_reg[50]\,
      I3 => \STAGE1.x[2]__0\(31),
      I4 => \STAGE1.x[3]__0\(31),
      I5 => \s1_reg[51]\,
      O => \d[145]_i_15_n_0\
    );
\d[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(14),
      I1 => \STAGE1.x[6]__0\(14),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(14),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(14),
      O => \d[14]_i_10_n_0\
    );
\d[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(14),
      I1 => \STAGE1.x[10]__0\(14),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(14),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(14),
      O => \d[14]_i_7_n_0\
    );
\d[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(14),
      I1 => \STAGE1.x[14]__0\(14),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(14),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(14),
      O => \d[14]_i_8_n_0\
    );
\d[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(14),
      I1 => \STAGE1.x[2]__0\(14),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(14),
      O => \d[14]_i_9_n_0\
    );
\d[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \d[15]_i_5_n_0\,
      I1 => \d[15]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[15]_i_7_n_0\,
      I4 => p_8_in,
      I5 => \d[15]_i_8_n_0\,
      O => \d_reg[15]\
    );
\d[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(15),
      I1 => \STAGE1.x[10]__0\(15),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(15),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(15),
      O => \d[15]_i_5_n_0\
    );
\d[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(15),
      I1 => \STAGE1.x[14]__0\(15),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(15),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(15),
      O => \d[15]_i_6_n_0\
    );
\d[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(15),
      I1 => \STAGE1.x[6]__0\(15),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(15),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(15),
      O => \d[15]_i_7_n_0\
    );
\d[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(15),
      I1 => \STAGE1.x[2]__0\(15),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(15),
      O => \d[15]_i_8_n_0\
    );
\d[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503050305F3F5F"
    )
        port map (
      I0 => \d[16]_i_5_n_0\,
      I1 => \d[16]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[16]_i_7_n_0\,
      I5 => \d[16]_i_8_n_0\,
      O => \d_reg[98]\
    );
\d[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(16),
      I1 => \STAGE1.x[10]__0\(16),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(16),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(16),
      O => \d[16]_i_5_n_0\
    );
\d[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(16),
      I1 => \STAGE1.x[14]__0\(16),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(16),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(16),
      O => \d[16]_i_6_n_0\
    );
\d[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(16),
      I1 => \STAGE1.x[6]__0\(16),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(16),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(16),
      O => \d[16]_i_7_n_0\
    );
\d[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(16),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(16),
      I4 => \STAGE1.x[3]__0\(16),
      I5 => p_8_in,
      O => \d[16]_i_8_n_0\
    );
\d[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503050305F3F5F"
    )
        port map (
      I0 => \d[17]_i_5_n_0\,
      I1 => \d[17]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[17]_i_7_n_0\,
      I5 => \d[17]_i_8_n_0\,
      O => \d_reg[99]\
    );
\d[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(17),
      I1 => \STAGE1.x[10]__0\(17),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(17),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(17),
      O => \d[17]_i_5_n_0\
    );
\d[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(17),
      I1 => \STAGE1.x[14]__0\(17),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(17),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(17),
      O => \d[17]_i_6_n_0\
    );
\d[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(17),
      I1 => \STAGE1.x[6]__0\(17),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(17),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(17),
      O => \d[17]_i_7_n_0\
    );
\d[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(17),
      I1 => \s1_reg[54]\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(17),
      I4 => \STAGE1.x[3]__0\(17),
      I5 => p_8_in,
      O => \d[17]_i_8_n_0\
    );
\d[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[18]_i_5_n_0\,
      I1 => \d[18]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[18]_i_7_n_0\,
      I4 => p_8_in,
      I5 => \d[18]_i_8_n_0\,
      O => \d_reg[100]\
    );
\d[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(18),
      I1 => \STAGE1.x[14]__0\(18),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(18),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(18),
      O => \d[18]_i_5_n_0\
    );
\d[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(18),
      I1 => \STAGE1.x[10]__0\(18),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(18),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(18),
      O => \d[18]_i_6_n_0\
    );
\d[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(18),
      I1 => \STAGE1.x[6]__0\(18),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(18),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(18),
      O => \d[18]_i_7_n_0\
    );
\d[18]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(18),
      I1 => \STAGE1.x[2]__0\(18),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(18),
      O => \d[18]_i_8_n_0\
    );
\d[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[19]_i_6_n_0\,
      I1 => \d[19]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[19]_i_8_n_0\,
      I4 => p_8_in,
      I5 => \d[19]_i_9_n_0\,
      O => \d_reg[101]\
    );
\d[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(19),
      I1 => \STAGE1.x[14]__0\(19),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(19),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(19),
      O => \d[19]_i_6_n_0\
    );
\d[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(19),
      I1 => \STAGE1.x[10]__0\(19),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(19),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(19),
      O => \d[19]_i_7_n_0\
    );
\d[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(19),
      I1 => \STAGE1.x[6]__0\(19),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(19),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(19),
      O => \d[19]_i_8_n_0\
    );
\d[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(19),
      I1 => \STAGE1.x[2]__0\(19),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(19),
      O => \d[19]_i_9_n_0\
    );
\d[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503030505F3F3F"
    )
        port map (
      I0 => \d[1]_i_4_n_0\,
      I1 => \d[1]_i_5_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[1]_i_6_n_0\,
      I4 => p_8_in,
      I5 => \d[1]_i_7_n_0\,
      O => \d_reg[1]\
    );
\d[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(1),
      I1 => \STAGE1.x[14]__0\(1),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(1),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(1),
      O => \d[1]_i_4_n_0\
    );
\d[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(1),
      I1 => \STAGE1.x[10]__0\(1),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(1),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(1),
      O => \d[1]_i_5_n_0\
    );
\d[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(1),
      I1 => \STAGE1.x[6]__0\(1),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(1),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(1),
      O => \d[1]_i_6_n_0\
    );
\d[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(1),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(1),
      I4 => \STAGE1.x[3]__0\(1),
      I5 => p_8_in,
      O => \d[1]_i_7_n_0\
    );
\d[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503050305F3F5F"
    )
        port map (
      I0 => \d[20]_i_5_n_0\,
      I1 => \d[20]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[20]_i_7_n_0\,
      I5 => \d[20]_i_8_n_0\,
      O => \d_reg[102]\
    );
\d[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(20),
      I1 => \STAGE1.x[10]__0\(20),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(20),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(20),
      O => \d[20]_i_5_n_0\
    );
\d[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(20),
      I1 => \STAGE1.x[14]__0\(20),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(20),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(20),
      O => \d[20]_i_6_n_0\
    );
\d[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(20),
      I1 => \STAGE1.x[6]__0\(20),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(20),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(20),
      O => \d[20]_i_7_n_0\
    );
\d[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(20),
      I1 => \s1_reg[54]\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(20),
      I4 => \STAGE1.x[3]__0\(20),
      I5 => p_8_in,
      O => \d[20]_i_8_n_0\
    );
\d[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[21]_i_6_n_0\,
      I1 => \d[21]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[21]_i_8_n_0\,
      I4 => p_8_in,
      I5 => \d[21]_i_9_n_0\,
      O => \d_reg[103]\
    );
\d[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(21),
      I1 => \STAGE1.x[14]__0\(21),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(21),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(21),
      O => \d[21]_i_6_n_0\
    );
\d[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(21),
      I1 => \STAGE1.x[10]__0\(21),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(21),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(21),
      O => \d[21]_i_7_n_0\
    );
\d[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(21),
      I1 => \STAGE1.x[6]__0\(21),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(21),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(21),
      O => \d[21]_i_8_n_0\
    );
\d[21]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(21),
      I1 => \STAGE1.x[2]__0\(21),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(21),
      O => \d[21]_i_9_n_0\
    );
\d[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[22]_i_5_n_0\,
      I1 => \d[22]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[22]_i_7_n_0\,
      I5 => \d[22]_i_8_n_0\,
      O => \d_reg[104]\
    );
\d[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(22),
      I1 => \STAGE1.x[14]__0\(22),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(22),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(22),
      O => \d[22]_i_5_n_0\
    );
\d[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(22),
      I1 => \STAGE1.x[10]__0\(22),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(22),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(22),
      O => \d[22]_i_6_n_0\
    );
\d[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(22),
      I1 => \STAGE1.x[6]__0\(22),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(22),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(22),
      O => \d[22]_i_7_n_0\
    );
\d[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(22),
      I1 => \s1_reg[54]\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(22),
      I4 => \STAGE1.x[3]__0\(22),
      I5 => p_8_in,
      O => \d[22]_i_8_n_0\
    );
\d[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(23),
      I1 => \STAGE1.x[10]__0\(23),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(23),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(23),
      O => \d[23]_i_6_n_0\
    );
\d[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(23),
      I1 => \STAGE1.x[14]__0\(23),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(23),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(23),
      O => \d[23]_i_7_n_0\
    );
\d[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(23),
      I1 => \STAGE1.x[2]__0\(23),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(23),
      O => \d[23]_i_8_n_0\
    );
\d[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(23),
      I1 => \STAGE1.x[6]__0\(23),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(23),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(23),
      O => \d[23]_i_9_n_0\
    );
\d[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \d[24]_i_5_n_0\,
      I1 => \d[24]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[24]_i_7_n_0\,
      I4 => p_8_in,
      I5 => \d[24]_i_8_n_0\,
      O => \d_reg[24]\
    );
\d[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(24),
      I1 => \STAGE1.x[10]__0\(24),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(24),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(24),
      O => \d[24]_i_5_n_0\
    );
\d[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(24),
      I1 => \STAGE1.x[14]__0\(24),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(24),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(24),
      O => \d[24]_i_6_n_0\
    );
\d[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(24),
      I1 => \STAGE1.x[6]__0\(24),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(24),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(24),
      O => \d[24]_i_7_n_0\
    );
\d[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(24),
      I1 => \STAGE1.x[2]__0\(24),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(24),
      O => \d[24]_i_8_n_0\
    );
\d[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[25]_i_5_n_0\,
      I1 => \d[25]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[25]_i_7_n_0\,
      I5 => \d[25]_i_8_n_0\,
      O => \d_reg[25]\
    );
\d[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(25),
      I1 => \STAGE1.x[14]__0\(25),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(25),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(25),
      O => \d[25]_i_5_n_0\
    );
\d[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(25),
      I1 => \STAGE1.x[10]__0\(25),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(25),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(25),
      O => \d[25]_i_6_n_0\
    );
\d[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(25),
      I1 => \STAGE1.x[6]__0\(25),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(25),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(25),
      O => \d[25]_i_7_n_0\
    );
\d[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(25),
      I1 => \s1_reg[54]\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(25),
      I4 => \STAGE1.x[3]__0\(25),
      I5 => p_8_in,
      O => \d[25]_i_8_n_0\
    );
\d[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503050305F3F5F"
    )
        port map (
      I0 => \d[26]_i_5_n_0\,
      I1 => \d[26]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[26]_i_7_n_0\,
      I5 => \d[26]_i_8_n_0\,
      O => \d_reg[26]\
    );
\d[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(26),
      I1 => \STAGE1.x[10]__0\(26),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(26),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(26),
      O => \d[26]_i_5_n_0\
    );
\d[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(26),
      I1 => \STAGE1.x[14]__0\(26),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(26),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(26),
      O => \d[26]_i_6_n_0\
    );
\d[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(26),
      I1 => \STAGE1.x[6]__0\(26),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(26),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(26),
      O => \d[26]_i_7_n_0\
    );
\d[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(26),
      I1 => \s1_reg[54]\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(26),
      I4 => \STAGE1.x[3]__0\(26),
      I5 => p_8_in,
      O => \d[26]_i_8_n_0\
    );
\d[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(27),
      I1 => \STAGE1.x[10]__0\(27),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(27),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(27),
      O => \d[27]_i_6_n_0\
    );
\d[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(27),
      I1 => \STAGE1.x[14]__0\(27),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(27),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(27),
      O => \d[27]_i_7_n_0\
    );
\d[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(27),
      I1 => \STAGE1.x[2]__0\(27),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(27),
      O => \d[27]_i_8_n_0\
    );
\d[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(27),
      I1 => \STAGE1.x[6]__0\(27),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(27),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(27),
      O => \d[27]_i_9_n_0\
    );
\d[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[28]_i_6_n_0\,
      I1 => \d[28]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[28]_i_8_n_0\,
      I4 => p_8_in,
      I5 => \d[28]_i_9_n_0\,
      O => \d_reg[110]\
    );
\d[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(28),
      I1 => \STAGE1.x[14]__0\(28),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(28),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(28),
      O => \d[28]_i_6_n_0\
    );
\d[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(28),
      I1 => \STAGE1.x[10]__0\(28),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(28),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(28),
      O => \d[28]_i_7_n_0\
    );
\d[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(28),
      I1 => \STAGE1.x[6]__0\(28),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(28),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(28),
      O => \d[28]_i_8_n_0\
    );
\d[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(28),
      I1 => \STAGE1.x[2]__0\(28),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(28),
      O => \d[28]_i_9_n_0\
    );
\d[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[29]_i_6_n_0\,
      I1 => \d[29]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[29]_i_8_n_0\,
      I4 => p_8_in,
      I5 => \d[29]_i_9_n_0\,
      O => \d_reg[111]\
    );
\d[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(29),
      I1 => \STAGE1.x[14]__0\(29),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(29),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(29),
      O => \d[29]_i_6_n_0\
    );
\d[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(29),
      I1 => \STAGE1.x[10]__0\(29),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(29),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(29),
      O => \d[29]_i_7_n_0\
    );
\d[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(29),
      I1 => \STAGE1.x[6]__0\(29),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(29),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(29),
      O => \d[29]_i_8_n_0\
    );
\d[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(29),
      I1 => \STAGE1.x[2]__0\(29),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(29),
      O => \d[29]_i_9_n_0\
    );
\d[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[2]_i_5_n_0\,
      I1 => \d[2]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[2]_i_7_n_0\,
      I5 => \d[2]_i_8_n_0\,
      O => \d_reg[2]\
    );
\d[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(2),
      I1 => \STAGE1.x[14]__0\(2),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(2),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(2),
      O => \d[2]_i_5_n_0\
    );
\d[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(2),
      I1 => \STAGE1.x[10]__0\(2),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(2),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(2),
      O => \d[2]_i_6_n_0\
    );
\d[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(2),
      I1 => \STAGE1.x[6]__0\(2),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(2),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(2),
      O => \d[2]_i_7_n_0\
    );
\d[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(2),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(2),
      I4 => \STAGE1.x[3]__0\(2),
      I5 => p_8_in,
      O => \d[2]_i_8_n_0\
    );
\d[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[30]_i_6_n_0\,
      I1 => \d[30]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[30]_i_8_n_0\,
      I4 => p_8_in,
      I5 => \d[30]_i_9_n_0\,
      O => \d_reg[112]\
    );
\d[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(30),
      I1 => \STAGE1.x[14]__0\(30),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(30),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(30),
      O => \d[30]_i_6_n_0\
    );
\d[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(30),
      I1 => \STAGE1.x[10]__0\(30),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(30),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(30),
      O => \d[30]_i_7_n_0\
    );
\d[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(30),
      I1 => \STAGE1.x[6]__0\(30),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(30),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(30),
      O => \d[30]_i_8_n_0\
    );
\d[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(30),
      I1 => \STAGE1.x[2]__0\(30),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(30),
      O => \d[30]_i_9_n_0\
    );
\d[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(31),
      I1 => \STAGE1.x[6]__0\(31),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(31),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[4]__0\(31),
      O => \d[31]_i_10_n_0\
    );
\d[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(31),
      I1 => \STAGE1.x[2]__0\(31),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]\,
      I4 => \STAGE1.x[1]__0\(31),
      O => \d[31]_i_11_n_0\
    );
\d[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[31]_i_8_n_0\,
      I1 => \d[31]_i_9_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[31]_i_10_n_0\,
      I4 => p_8_in,
      I5 => \d[31]_i_11_n_0\,
      O => \d_reg[113]\
    );
\d[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(31),
      I1 => \STAGE1.x[14]__0\(31),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(31),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[12]__0\(31),
      O => \d[31]_i_8_n_0\
    );
\d[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(31),
      I1 => \STAGE1.x[10]__0\(31),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(31),
      I4 => \s1_reg[54]\,
      I5 => \STAGE1.x[8]__0\(31),
      O => \d[31]_i_9_n_0\
    );
\d[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[3]_i_4_n_0\,
      I1 => \d[3]_i_5_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[3]_i_6_n_0\,
      I5 => \d[3]_i_7_n_0\,
      O => \d_reg[3]\
    );
\d[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(3),
      I1 => \STAGE1.x[14]__0\(3),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(3),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(3),
      O => \d[3]_i_4_n_0\
    );
\d[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(3),
      I1 => \STAGE1.x[10]__0\(3),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(3),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(3),
      O => \d[3]_i_5_n_0\
    );
\d[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(3),
      I1 => \STAGE1.x[6]__0\(3),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(3),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(3),
      O => \d[3]_i_6_n_0\
    );
\d[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(3),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(3),
      I4 => \STAGE1.x[3]__0\(3),
      I5 => p_8_in,
      O => \d[3]_i_7_n_0\
    );
\d[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[4]_i_5_n_0\,
      I1 => \d[4]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[4]_i_7_n_0\,
      I5 => \d[4]_i_8_n_0\,
      O => \d_reg[4]\
    );
\d[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(4),
      I1 => \STAGE1.x[14]__0\(4),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(4),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(4),
      O => \d[4]_i_5_n_0\
    );
\d[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(4),
      I1 => \STAGE1.x[10]__0\(4),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(4),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(4),
      O => \d[4]_i_6_n_0\
    );
\d[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(4),
      I1 => \STAGE1.x[6]__0\(4),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(4),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(4),
      O => \d[4]_i_7_n_0\
    );
\d[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(4),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(4),
      I4 => \STAGE1.x[3]__0\(4),
      I5 => p_8_in,
      O => \d[4]_i_8_n_0\
    );
\d[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[5]_i_4_n_0\,
      I1 => \d[5]_i_5_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[5]_i_6_n_0\,
      I5 => \d[5]_i_7_n_0\,
      O => \d_reg[5]\
    );
\d[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(5),
      I1 => \STAGE1.x[14]__0\(5),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(5),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(5),
      O => \d[5]_i_4_n_0\
    );
\d[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(5),
      I1 => \STAGE1.x[10]__0\(5),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(5),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(5),
      O => \d[5]_i_5_n_0\
    );
\d[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(5),
      I1 => \STAGE1.x[6]__0\(5),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(5),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(5),
      O => \d[5]_i_6_n_0\
    );
\d[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(5),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(5),
      I4 => \STAGE1.x[3]__0\(5),
      I5 => p_8_in,
      O => \d[5]_i_7_n_0\
    );
\d[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[6]_i_4_n_0\,
      I1 => \d[6]_i_5_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[6]_i_6_n_0\,
      I4 => p_8_in,
      I5 => \d[6]_i_7_n_0\,
      O => \d_reg[6]\
    );
\d[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(6),
      I1 => \STAGE1.x[14]__0\(6),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(6),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(6),
      O => \d[6]_i_4_n_0\
    );
\d[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(6),
      I1 => \STAGE1.x[10]__0\(6),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(6),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(6),
      O => \d[6]_i_5_n_0\
    );
\d[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(6),
      I1 => \STAGE1.x[6]__0\(6),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(6),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(6),
      O => \d[6]_i_6_n_0\
    );
\d[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(6),
      I1 => \STAGE1.x[2]__0\(6),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(6),
      O => \d[6]_i_7_n_0\
    );
\d[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503050305F3F5F"
    )
        port map (
      I0 => \d[7]_i_4_n_0\,
      I1 => \d[7]_i_5_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[7]_i_6_n_0\,
      I5 => \d[7]_i_7_n_0\,
      O => \d_reg[7]\
    );
\d[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(7),
      I1 => \STAGE1.x[10]__0\(7),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(7),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(7),
      O => \d[7]_i_4_n_0\
    );
\d[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(7),
      I1 => \STAGE1.x[14]__0\(7),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(7),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(7),
      O => \d[7]_i_5_n_0\
    );
\d[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(7),
      I1 => \STAGE1.x[6]__0\(7),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(7),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(7),
      O => \d[7]_i_6_n_0\
    );
\d[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(7),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(7),
      I4 => \STAGE1.x[3]__0\(7),
      I5 => p_8_in,
      O => \d[7]_i_7_n_0\
    );
\d[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305030503F5F3F"
    )
        port map (
      I0 => \d[8]_i_5_n_0\,
      I1 => \d[8]_i_6_n_0\,
      I2 => \s1_reg[57]\,
      I3 => p_8_in,
      I4 => \d[8]_i_7_n_0\,
      I5 => \d[8]_i_8_n_0\,
      O => \d_reg[90]\
    );
\d[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(8),
      I1 => \STAGE1.x[14]__0\(8),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(8),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(8),
      O => \d[8]_i_5_n_0\
    );
\d[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(8),
      I1 => \STAGE1.x[10]__0\(8),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(8),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(8),
      O => \d[8]_i_6_n_0\
    );
\d[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(8),
      I1 => \STAGE1.x[6]__0\(8),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(8),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(8),
      O => \d[8]_i_7_n_0\
    );
\d[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \STAGE1.x[1]__0\(8),
      I1 => \s1_reg[54]_rep\,
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[2]__0\(8),
      I4 => \STAGE1.x[3]__0\(8),
      I5 => p_8_in,
      O => \d[8]_i_8_n_0\
    );
\d[91]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[9]_i_8_n_0\,
      I1 => \d[9]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[9]_i_10_n_0\,
      I4 => p_8_in,
      I5 => \d[9]_i_9_n_0\,
      O => \d_reg[91]\
    );
\d[92]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[10]_i_8_n_0\,
      I1 => \d[10]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[10]_i_10_n_0\,
      I4 => p_8_in,
      I5 => \d[10]_i_9_n_0\,
      O => \d_reg[92]\
    );
\d[96]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[128]_i_10_n_0\,
      I1 => \d[128]_i_9_n_0\,
      I2 => \s1_reg[52]\,
      I3 => \d[128]_i_12_n_0\,
      I4 => \s1_reg[51]\,
      I5 => \d[128]_i_11_n_0\,
      O => \d_reg[96]_0\
    );
\d[96]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \d[14]_i_8_n_0\,
      I1 => \d[14]_i_7_n_0\,
      I2 => \s1_reg[57]\,
      I3 => \d[14]_i_10_n_0\,
      I4 => p_8_in,
      I5 => \d[14]_i_9_n_0\,
      O => \d_reg[96]\
    );
\d[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[7]__0\(9),
      I1 => \STAGE1.x[6]__0\(9),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[5]__0\(9),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[4]__0\(9),
      O => \d[9]_i_10_n_0\
    );
\d[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[11]__0\(9),
      I1 => \STAGE1.x[10]__0\(9),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[9]__0\(9),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[8]__0\(9),
      O => \d[9]_i_7_n_0\
    );
\d[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \STAGE1.x[15]__0\(9),
      I1 => \STAGE1.x[14]__0\(9),
      I2 => \s1_reg[55]\,
      I3 => \STAGE1.x[13]__0\(9),
      I4 => \s1_reg[54]_rep\,
      I5 => \STAGE1.x[12]__0\(9),
      O => \d[9]_i_8_n_0\
    );
\d[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \STAGE1.x[3]__0\(9),
      I1 => \STAGE1.x[2]__0\(9),
      I2 => \s1_reg[55]\,
      I3 => \s1_reg[54]_rep\,
      I4 => \STAGE1.x[1]__0\(9),
      O => \d[9]_i_9_n_0\
    );
\d_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[10]_i_7_n_0\,
      I1 => \d[10]_i_8_n_0\,
      O => \d_reg[10]_0\,
      S => p_8_in
    );
\d_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[10]_i_9_n_0\,
      I1 => \d[10]_i_10_n_0\,
      O => \d_reg[10]\,
      S => p_8_in
    );
\d_reg[128]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[128]_i_9_n_0\,
      I1 => \d[128]_i_10_n_0\,
      O => \d_reg[128]_0\,
      S => \s1_reg[51]\
    );
\d_reg[128]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[128]_i_11_n_0\,
      I1 => \d[128]_i_12_n_0\,
      O => \d_reg[128]\,
      S => \s1_reg[51]\
    );
\d_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[13]_i_7_n_0\,
      I1 => \d[13]_i_8_n_0\,
      O => \d_reg[13]_0\,
      S => p_8_in
    );
\d_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[13]_i_9_n_0\,
      I1 => \d[13]_i_10_n_0\,
      O => \d_reg[13]\,
      S => p_8_in
    );
\d_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[14]_i_7_n_0\,
      I1 => \d[14]_i_8_n_0\,
      O => \d_reg[14]_0\,
      S => p_8_in
    );
\d_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[14]_i_9_n_0\,
      I1 => \d[14]_i_10_n_0\,
      O => \d_reg[14]\,
      S => p_8_in
    );
\d_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[23]_i_6_n_0\,
      I1 => \d[23]_i_7_n_0\,
      O => \d_reg[23]_0\,
      S => p_8_in
    );
\d_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[23]_i_8_n_0\,
      I1 => \d[23]_i_9_n_0\,
      O => \d_reg[23]\,
      S => p_8_in
    );
\d_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[27]_i_6_n_0\,
      I1 => \d[27]_i_7_n_0\,
      O => \d_reg[27]_0\,
      S => p_8_in
    );
\d_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[27]_i_8_n_0\,
      I1 => \d[27]_i_9_n_0\,
      O => \d_reg[27]\,
      S => p_8_in
    );
\d_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[9]_i_7_n_0\,
      I1 => \d[9]_i_8_n_0\,
      O => \d_reg[9]_0\,
      S => p_8_in
    );
\d_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \d[9]_i_9_n_0\,
      I1 => \d[9]_i_10_n_0\,
      O => \d_reg[9]\,
      S => p_8_in
    );
\xr_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(0),
      Q => \STAGE1.x[10]__0\(0),
      R => '0'
    );
\xr_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(10),
      Q => \STAGE1.x[10]__0\(10),
      R => '0'
    );
\xr_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(11),
      Q => \STAGE1.x[10]__0\(11),
      R => '0'
    );
\xr_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(12),
      Q => \STAGE1.x[10]__0\(12),
      R => '0'
    );
\xr_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(13),
      Q => \STAGE1.x[10]__0\(13),
      R => '0'
    );
\xr_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(14),
      Q => \STAGE1.x[10]__0\(14),
      R => '0'
    );
\xr_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(15),
      Q => \STAGE1.x[10]__0\(15),
      R => '0'
    );
\xr_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(16),
      Q => \STAGE1.x[10]__0\(16),
      R => '0'
    );
\xr_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(17),
      Q => \STAGE1.x[10]__0\(17),
      R => '0'
    );
\xr_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(18),
      Q => \STAGE1.x[10]__0\(18),
      R => '0'
    );
\xr_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(19),
      Q => \STAGE1.x[10]__0\(19),
      R => '0'
    );
\xr_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(1),
      Q => \STAGE1.x[10]__0\(1),
      R => '0'
    );
\xr_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(20),
      Q => \STAGE1.x[10]__0\(20),
      R => '0'
    );
\xr_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(21),
      Q => \STAGE1.x[10]__0\(21),
      R => '0'
    );
\xr_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(22),
      Q => \STAGE1.x[10]__0\(22),
      R => '0'
    );
\xr_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(23),
      Q => \STAGE1.x[10]__0\(23),
      R => '0'
    );
\xr_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(24),
      Q => \STAGE1.x[10]__0\(24),
      R => '0'
    );
\xr_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(25),
      Q => \STAGE1.x[10]__0\(25),
      R => '0'
    );
\xr_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(26),
      Q => \STAGE1.x[10]__0\(26),
      R => '0'
    );
\xr_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(27),
      Q => \STAGE1.x[10]__0\(27),
      R => '0'
    );
\xr_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(28),
      Q => \STAGE1.x[10]__0\(28),
      R => '0'
    );
\xr_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(29),
      Q => \STAGE1.x[10]__0\(29),
      R => '0'
    );
\xr_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(2),
      Q => \STAGE1.x[10]__0\(2),
      R => '0'
    );
\xr_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(30),
      Q => \STAGE1.x[10]__0\(30),
      R => '0'
    );
\xr_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(31),
      Q => \STAGE1.x[10]__0\(31),
      R => '0'
    );
\xr_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(3),
      Q => \STAGE1.x[10]__0\(3),
      R => '0'
    );
\xr_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(4),
      Q => \STAGE1.x[10]__0\(4),
      R => '0'
    );
\xr_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(5),
      Q => \STAGE1.x[10]__0\(5),
      R => '0'
    );
\xr_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(6),
      Q => \STAGE1.x[10]__0\(6),
      R => '0'
    );
\xr_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(7),
      Q => \STAGE1.x[10]__0\(7),
      R => '0'
    );
\xr_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(8),
      Q => \STAGE1.x[10]__0\(8),
      R => '0'
    );
\xr_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_7\(0),
      D => D(9),
      Q => \STAGE1.x[10]__0\(9),
      R => '0'
    );
\xr_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(0),
      Q => \STAGE1.x[11]__0\(0),
      R => '0'
    );
\xr_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(10),
      Q => \STAGE1.x[11]__0\(10),
      R => '0'
    );
\xr_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(11),
      Q => \STAGE1.x[11]__0\(11),
      R => '0'
    );
\xr_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(12),
      Q => \STAGE1.x[11]__0\(12),
      R => '0'
    );
\xr_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(13),
      Q => \STAGE1.x[11]__0\(13),
      R => '0'
    );
\xr_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(14),
      Q => \STAGE1.x[11]__0\(14),
      R => '0'
    );
\xr_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(15),
      Q => \STAGE1.x[11]__0\(15),
      R => '0'
    );
\xr_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(16),
      Q => \STAGE1.x[11]__0\(16),
      R => '0'
    );
\xr_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(17),
      Q => \STAGE1.x[11]__0\(17),
      R => '0'
    );
\xr_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(18),
      Q => \STAGE1.x[11]__0\(18),
      R => '0'
    );
\xr_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(19),
      Q => \STAGE1.x[11]__0\(19),
      R => '0'
    );
\xr_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(1),
      Q => \STAGE1.x[11]__0\(1),
      R => '0'
    );
\xr_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(20),
      Q => \STAGE1.x[11]__0\(20),
      R => '0'
    );
\xr_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(21),
      Q => \STAGE1.x[11]__0\(21),
      R => '0'
    );
\xr_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(22),
      Q => \STAGE1.x[11]__0\(22),
      R => '0'
    );
\xr_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(23),
      Q => \STAGE1.x[11]__0\(23),
      R => '0'
    );
\xr_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(24),
      Q => \STAGE1.x[11]__0\(24),
      R => '0'
    );
\xr_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(25),
      Q => \STAGE1.x[11]__0\(25),
      R => '0'
    );
\xr_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(26),
      Q => \STAGE1.x[11]__0\(26),
      R => '0'
    );
\xr_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(27),
      Q => \STAGE1.x[11]__0\(27),
      R => '0'
    );
\xr_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(28),
      Q => \STAGE1.x[11]__0\(28),
      R => '0'
    );
\xr_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(29),
      Q => \STAGE1.x[11]__0\(29),
      R => '0'
    );
\xr_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(2),
      Q => \STAGE1.x[11]__0\(2),
      R => '0'
    );
\xr_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(30),
      Q => \STAGE1.x[11]__0\(30),
      R => '0'
    );
\xr_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(31),
      Q => \STAGE1.x[11]__0\(31),
      R => '0'
    );
\xr_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(3),
      Q => \STAGE1.x[11]__0\(3),
      R => '0'
    );
\xr_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(4),
      Q => \STAGE1.x[11]__0\(4),
      R => '0'
    );
\xr_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(5),
      Q => \STAGE1.x[11]__0\(5),
      R => '0'
    );
\xr_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(6),
      Q => \STAGE1.x[11]__0\(6),
      R => '0'
    );
\xr_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(7),
      Q => \STAGE1.x[11]__0\(7),
      R => '0'
    );
\xr_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(8),
      Q => \STAGE1.x[11]__0\(8),
      R => '0'
    );
\xr_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_8\(0),
      D => D(9),
      Q => \STAGE1.x[11]__0\(9),
      R => '0'
    );
\xr_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(0),
      Q => \STAGE1.x[12]__0\(0),
      R => '0'
    );
\xr_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(10),
      Q => \STAGE1.x[12]__0\(10),
      R => '0'
    );
\xr_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(11),
      Q => \STAGE1.x[12]__0\(11),
      R => '0'
    );
\xr_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(12),
      Q => \STAGE1.x[12]__0\(12),
      R => '0'
    );
\xr_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(13),
      Q => \STAGE1.x[12]__0\(13),
      R => '0'
    );
\xr_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(14),
      Q => \STAGE1.x[12]__0\(14),
      R => '0'
    );
\xr_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(15),
      Q => \STAGE1.x[12]__0\(15),
      R => '0'
    );
\xr_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(16),
      Q => \STAGE1.x[12]__0\(16),
      R => '0'
    );
\xr_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(17),
      Q => \STAGE1.x[12]__0\(17),
      R => '0'
    );
\xr_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(18),
      Q => \STAGE1.x[12]__0\(18),
      R => '0'
    );
\xr_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(19),
      Q => \STAGE1.x[12]__0\(19),
      R => '0'
    );
\xr_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(1),
      Q => \STAGE1.x[12]__0\(1),
      R => '0'
    );
\xr_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(20),
      Q => \STAGE1.x[12]__0\(20),
      R => '0'
    );
\xr_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(21),
      Q => \STAGE1.x[12]__0\(21),
      R => '0'
    );
\xr_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(22),
      Q => \STAGE1.x[12]__0\(22),
      R => '0'
    );
\xr_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(23),
      Q => \STAGE1.x[12]__0\(23),
      R => '0'
    );
\xr_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(24),
      Q => \STAGE1.x[12]__0\(24),
      R => '0'
    );
\xr_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(25),
      Q => \STAGE1.x[12]__0\(25),
      R => '0'
    );
\xr_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(26),
      Q => \STAGE1.x[12]__0\(26),
      R => '0'
    );
\xr_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(27),
      Q => \STAGE1.x[12]__0\(27),
      R => '0'
    );
\xr_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(28),
      Q => \STAGE1.x[12]__0\(28),
      R => '0'
    );
\xr_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(29),
      Q => \STAGE1.x[12]__0\(29),
      R => '0'
    );
\xr_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(2),
      Q => \STAGE1.x[12]__0\(2),
      R => '0'
    );
\xr_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(30),
      Q => \STAGE1.x[12]__0\(30),
      R => '0'
    );
\xr_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(31),
      Q => \STAGE1.x[12]__0\(31),
      R => '0'
    );
\xr_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(3),
      Q => \STAGE1.x[12]__0\(3),
      R => '0'
    );
\xr_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(4),
      Q => \STAGE1.x[12]__0\(4),
      R => '0'
    );
\xr_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(5),
      Q => \STAGE1.x[12]__0\(5),
      R => '0'
    );
\xr_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(6),
      Q => \STAGE1.x[12]__0\(6),
      R => '0'
    );
\xr_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(7),
      Q => \STAGE1.x[12]__0\(7),
      R => '0'
    );
\xr_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(8),
      Q => \STAGE1.x[12]__0\(8),
      R => '0'
    );
\xr_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_9\(0),
      D => D(9),
      Q => \STAGE1.x[12]__0\(9),
      R => '0'
    );
\xr_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(0),
      Q => \STAGE1.x[13]__0\(0),
      R => '0'
    );
\xr_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(10),
      Q => \STAGE1.x[13]__0\(10),
      R => '0'
    );
\xr_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(11),
      Q => \STAGE1.x[13]__0\(11),
      R => '0'
    );
\xr_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(12),
      Q => \STAGE1.x[13]__0\(12),
      R => '0'
    );
\xr_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(13),
      Q => \STAGE1.x[13]__0\(13),
      R => '0'
    );
\xr_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(14),
      Q => \STAGE1.x[13]__0\(14),
      R => '0'
    );
\xr_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(15),
      Q => \STAGE1.x[13]__0\(15),
      R => '0'
    );
\xr_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(16),
      Q => \STAGE1.x[13]__0\(16),
      R => '0'
    );
\xr_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(17),
      Q => \STAGE1.x[13]__0\(17),
      R => '0'
    );
\xr_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(18),
      Q => \STAGE1.x[13]__0\(18),
      R => '0'
    );
\xr_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(19),
      Q => \STAGE1.x[13]__0\(19),
      R => '0'
    );
\xr_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(1),
      Q => \STAGE1.x[13]__0\(1),
      R => '0'
    );
\xr_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(20),
      Q => \STAGE1.x[13]__0\(20),
      R => '0'
    );
\xr_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(21),
      Q => \STAGE1.x[13]__0\(21),
      R => '0'
    );
\xr_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(22),
      Q => \STAGE1.x[13]__0\(22),
      R => '0'
    );
\xr_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(23),
      Q => \STAGE1.x[13]__0\(23),
      R => '0'
    );
\xr_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(24),
      Q => \STAGE1.x[13]__0\(24),
      R => '0'
    );
\xr_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(25),
      Q => \STAGE1.x[13]__0\(25),
      R => '0'
    );
\xr_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(26),
      Q => \STAGE1.x[13]__0\(26),
      R => '0'
    );
\xr_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(27),
      Q => \STAGE1.x[13]__0\(27),
      R => '0'
    );
\xr_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(28),
      Q => \STAGE1.x[13]__0\(28),
      R => '0'
    );
\xr_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(29),
      Q => \STAGE1.x[13]__0\(29),
      R => '0'
    );
\xr_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(2),
      Q => \STAGE1.x[13]__0\(2),
      R => '0'
    );
\xr_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(30),
      Q => \STAGE1.x[13]__0\(30),
      R => '0'
    );
\xr_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(31),
      Q => \STAGE1.x[13]__0\(31),
      R => '0'
    );
\xr_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(3),
      Q => \STAGE1.x[13]__0\(3),
      R => '0'
    );
\xr_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(4),
      Q => \STAGE1.x[13]__0\(4),
      R => '0'
    );
\xr_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(5),
      Q => \STAGE1.x[13]__0\(5),
      R => '0'
    );
\xr_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(6),
      Q => \STAGE1.x[13]__0\(6),
      R => '0'
    );
\xr_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(7),
      Q => \STAGE1.x[13]__0\(7),
      R => '0'
    );
\xr_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(8),
      Q => \STAGE1.x[13]__0\(8),
      R => '0'
    );
\xr_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_10\(0),
      D => D(9),
      Q => \STAGE1.x[13]__0\(9),
      R => '0'
    );
\xr_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(0),
      Q => \STAGE1.x[14]__0\(0),
      R => '0'
    );
\xr_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(10),
      Q => \STAGE1.x[14]__0\(10),
      R => '0'
    );
\xr_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(11),
      Q => \STAGE1.x[14]__0\(11),
      R => '0'
    );
\xr_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(12),
      Q => \STAGE1.x[14]__0\(12),
      R => '0'
    );
\xr_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(13),
      Q => \STAGE1.x[14]__0\(13),
      R => '0'
    );
\xr_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(14),
      Q => \STAGE1.x[14]__0\(14),
      R => '0'
    );
\xr_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(15),
      Q => \STAGE1.x[14]__0\(15),
      R => '0'
    );
\xr_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(16),
      Q => \STAGE1.x[14]__0\(16),
      R => '0'
    );
\xr_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(17),
      Q => \STAGE1.x[14]__0\(17),
      R => '0'
    );
\xr_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(18),
      Q => \STAGE1.x[14]__0\(18),
      R => '0'
    );
\xr_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(19),
      Q => \STAGE1.x[14]__0\(19),
      R => '0'
    );
\xr_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(1),
      Q => \STAGE1.x[14]__0\(1),
      R => '0'
    );
\xr_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(20),
      Q => \STAGE1.x[14]__0\(20),
      R => '0'
    );
\xr_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(21),
      Q => \STAGE1.x[14]__0\(21),
      R => '0'
    );
\xr_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(22),
      Q => \STAGE1.x[14]__0\(22),
      R => '0'
    );
\xr_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(23),
      Q => \STAGE1.x[14]__0\(23),
      R => '0'
    );
\xr_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(24),
      Q => \STAGE1.x[14]__0\(24),
      R => '0'
    );
\xr_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(25),
      Q => \STAGE1.x[14]__0\(25),
      R => '0'
    );
\xr_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(26),
      Q => \STAGE1.x[14]__0\(26),
      R => '0'
    );
\xr_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(27),
      Q => \STAGE1.x[14]__0\(27),
      R => '0'
    );
\xr_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(28),
      Q => \STAGE1.x[14]__0\(28),
      R => '0'
    );
\xr_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(29),
      Q => \STAGE1.x[14]__0\(29),
      R => '0'
    );
\xr_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(2),
      Q => \STAGE1.x[14]__0\(2),
      R => '0'
    );
\xr_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(30),
      Q => \STAGE1.x[14]__0\(30),
      R => '0'
    );
\xr_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(31),
      Q => \STAGE1.x[14]__0\(31),
      R => '0'
    );
\xr_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(3),
      Q => \STAGE1.x[14]__0\(3),
      R => '0'
    );
\xr_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(4),
      Q => \STAGE1.x[14]__0\(4),
      R => '0'
    );
\xr_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(5),
      Q => \STAGE1.x[14]__0\(5),
      R => '0'
    );
\xr_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(6),
      Q => \STAGE1.x[14]__0\(6),
      R => '0'
    );
\xr_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(7),
      Q => \STAGE1.x[14]__0\(7),
      R => '0'
    );
\xr_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(8),
      Q => \STAGE1.x[14]__0\(8),
      R => '0'
    );
\xr_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_11\(0),
      D => D(9),
      Q => \STAGE1.x[14]__0\(9),
      R => '0'
    );
\xr_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(0),
      Q => \STAGE1.x[15]__0\(0),
      R => '0'
    );
\xr_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(10),
      Q => \STAGE1.x[15]__0\(10),
      R => '0'
    );
\xr_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(11),
      Q => \STAGE1.x[15]__0\(11),
      R => '0'
    );
\xr_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(12),
      Q => \STAGE1.x[15]__0\(12),
      R => '0'
    );
\xr_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(13),
      Q => \STAGE1.x[15]__0\(13),
      R => '0'
    );
\xr_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(14),
      Q => \STAGE1.x[15]__0\(14),
      R => '0'
    );
\xr_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(15),
      Q => \STAGE1.x[15]__0\(15),
      R => '0'
    );
\xr_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(16),
      Q => \STAGE1.x[15]__0\(16),
      R => '0'
    );
\xr_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(17),
      Q => \STAGE1.x[15]__0\(17),
      R => '0'
    );
\xr_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(18),
      Q => \STAGE1.x[15]__0\(18),
      R => '0'
    );
\xr_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(19),
      Q => \STAGE1.x[15]__0\(19),
      R => '0'
    );
\xr_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(1),
      Q => \STAGE1.x[15]__0\(1),
      R => '0'
    );
\xr_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(20),
      Q => \STAGE1.x[15]__0\(20),
      R => '0'
    );
\xr_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(21),
      Q => \STAGE1.x[15]__0\(21),
      R => '0'
    );
\xr_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(22),
      Q => \STAGE1.x[15]__0\(22),
      R => '0'
    );
\xr_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(23),
      Q => \STAGE1.x[15]__0\(23),
      R => '0'
    );
\xr_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(24),
      Q => \STAGE1.x[15]__0\(24),
      R => '0'
    );
\xr_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(25),
      Q => \STAGE1.x[15]__0\(25),
      R => '0'
    );
\xr_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(26),
      Q => \STAGE1.x[15]__0\(26),
      R => '0'
    );
\xr_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(27),
      Q => \STAGE1.x[15]__0\(27),
      R => '0'
    );
\xr_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(28),
      Q => \STAGE1.x[15]__0\(28),
      R => '0'
    );
\xr_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(29),
      Q => \STAGE1.x[15]__0\(29),
      R => '0'
    );
\xr_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(2),
      Q => \STAGE1.x[15]__0\(2),
      R => '0'
    );
\xr_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(30),
      Q => \STAGE1.x[15]__0\(30),
      R => '0'
    );
\xr_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(31),
      Q => \STAGE1.x[15]__0\(31),
      R => '0'
    );
\xr_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(3),
      Q => \STAGE1.x[15]__0\(3),
      R => '0'
    );
\xr_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(4),
      Q => \STAGE1.x[15]__0\(4),
      R => '0'
    );
\xr_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(5),
      Q => \STAGE1.x[15]__0\(5),
      R => '0'
    );
\xr_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(6),
      Q => \STAGE1.x[15]__0\(6),
      R => '0'
    );
\xr_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(7),
      Q => \STAGE1.x[15]__0\(7),
      R => '0'
    );
\xr_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(8),
      Q => \STAGE1.x[15]__0\(8),
      R => '0'
    );
\xr_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_12\(0),
      D => D(9),
      Q => \STAGE1.x[15]__0\(9),
      R => '0'
    );
\xr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(0),
      Q => \STAGE1.x[1]__0\(0),
      R => '0'
    );
\xr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(10),
      Q => \STAGE1.x[1]__0\(10),
      R => '0'
    );
\xr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(11),
      Q => \STAGE1.x[1]__0\(11),
      R => '0'
    );
\xr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(12),
      Q => \STAGE1.x[1]__0\(12),
      R => '0'
    );
\xr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(13),
      Q => \STAGE1.x[1]__0\(13),
      R => '0'
    );
\xr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(14),
      Q => \STAGE1.x[1]__0\(14),
      R => '0'
    );
\xr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(15),
      Q => \STAGE1.x[1]__0\(15),
      R => '0'
    );
\xr_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(16),
      Q => \STAGE1.x[1]__0\(16),
      R => '0'
    );
\xr_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(17),
      Q => \STAGE1.x[1]__0\(17),
      R => '0'
    );
\xr_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(18),
      Q => \STAGE1.x[1]__0\(18),
      R => '0'
    );
\xr_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(19),
      Q => \STAGE1.x[1]__0\(19),
      R => '0'
    );
\xr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(1),
      Q => \STAGE1.x[1]__0\(1),
      R => '0'
    );
\xr_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(20),
      Q => \STAGE1.x[1]__0\(20),
      R => '0'
    );
\xr_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(21),
      Q => \STAGE1.x[1]__0\(21),
      R => '0'
    );
\xr_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(22),
      Q => \STAGE1.x[1]__0\(22),
      R => '0'
    );
\xr_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(23),
      Q => \STAGE1.x[1]__0\(23),
      R => '0'
    );
\xr_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(24),
      Q => \STAGE1.x[1]__0\(24),
      R => '0'
    );
\xr_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(25),
      Q => \STAGE1.x[1]__0\(25),
      R => '0'
    );
\xr_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(26),
      Q => \STAGE1.x[1]__0\(26),
      R => '0'
    );
\xr_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(27),
      Q => \STAGE1.x[1]__0\(27),
      R => '0'
    );
\xr_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(28),
      Q => \STAGE1.x[1]__0\(28),
      R => '0'
    );
\xr_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(29),
      Q => \STAGE1.x[1]__0\(29),
      R => '0'
    );
\xr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(2),
      Q => \STAGE1.x[1]__0\(2),
      R => '0'
    );
\xr_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(30),
      Q => \STAGE1.x[1]__0\(30),
      R => '0'
    );
\xr_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(31),
      Q => \STAGE1.x[1]__0\(31),
      R => '0'
    );
\xr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(3),
      Q => \STAGE1.x[1]__0\(3),
      R => '0'
    );
\xr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(4),
      Q => \STAGE1.x[1]__0\(4),
      R => '0'
    );
\xr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(5),
      Q => \STAGE1.x[1]__0\(5),
      R => '0'
    );
\xr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(6),
      Q => \STAGE1.x[1]__0\(6),
      R => '0'
    );
\xr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(7),
      Q => \STAGE1.x[1]__0\(7),
      R => '0'
    );
\xr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(8),
      Q => \STAGE1.x[1]__0\(8),
      R => '0'
    );
\xr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => D(9),
      Q => \STAGE1.x[1]__0\(9),
      R => '0'
    );
\xr_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(0),
      Q => \STAGE1.x[2]__0\(0),
      R => '0'
    );
\xr_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(10),
      Q => \STAGE1.x[2]__0\(10),
      R => '0'
    );
\xr_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(11),
      Q => \STAGE1.x[2]__0\(11),
      R => '0'
    );
\xr_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(12),
      Q => \STAGE1.x[2]__0\(12),
      R => '0'
    );
\xr_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(13),
      Q => \STAGE1.x[2]__0\(13),
      R => '0'
    );
\xr_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(14),
      Q => \STAGE1.x[2]__0\(14),
      R => '0'
    );
\xr_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(15),
      Q => \STAGE1.x[2]__0\(15),
      R => '0'
    );
\xr_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(16),
      Q => \STAGE1.x[2]__0\(16),
      R => '0'
    );
\xr_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(17),
      Q => \STAGE1.x[2]__0\(17),
      R => '0'
    );
\xr_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(18),
      Q => \STAGE1.x[2]__0\(18),
      R => '0'
    );
\xr_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(19),
      Q => \STAGE1.x[2]__0\(19),
      R => '0'
    );
\xr_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(1),
      Q => \STAGE1.x[2]__0\(1),
      R => '0'
    );
\xr_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(20),
      Q => \STAGE1.x[2]__0\(20),
      R => '0'
    );
\xr_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(21),
      Q => \STAGE1.x[2]__0\(21),
      R => '0'
    );
\xr_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(22),
      Q => \STAGE1.x[2]__0\(22),
      R => '0'
    );
\xr_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(23),
      Q => \STAGE1.x[2]__0\(23),
      R => '0'
    );
\xr_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(24),
      Q => \STAGE1.x[2]__0\(24),
      R => '0'
    );
\xr_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(25),
      Q => \STAGE1.x[2]__0\(25),
      R => '0'
    );
\xr_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(26),
      Q => \STAGE1.x[2]__0\(26),
      R => '0'
    );
\xr_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(27),
      Q => \STAGE1.x[2]__0\(27),
      R => '0'
    );
\xr_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(28),
      Q => \STAGE1.x[2]__0\(28),
      R => '0'
    );
\xr_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(29),
      Q => \STAGE1.x[2]__0\(29),
      R => '0'
    );
\xr_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(2),
      Q => \STAGE1.x[2]__0\(2),
      R => '0'
    );
\xr_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(30),
      Q => \STAGE1.x[2]__0\(30),
      R => '0'
    );
\xr_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(31),
      Q => \STAGE1.x[2]__0\(31),
      R => '0'
    );
\xr_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(3),
      Q => \STAGE1.x[2]__0\(3),
      R => '0'
    );
\xr_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(4),
      Q => \STAGE1.x[2]__0\(4),
      R => '0'
    );
\xr_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(5),
      Q => \STAGE1.x[2]__0\(5),
      R => '0'
    );
\xr_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(6),
      Q => \STAGE1.x[2]__0\(6),
      R => '0'
    );
\xr_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(7),
      Q => \STAGE1.x[2]__0\(7),
      R => '0'
    );
\xr_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(8),
      Q => \STAGE1.x[2]__0\(8),
      R => '0'
    );
\xr_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]\(0),
      D => D(9),
      Q => \STAGE1.x[2]__0\(9),
      R => '0'
    );
\xr_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(0),
      Q => \STAGE1.x[3]__0\(0),
      R => '0'
    );
\xr_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(10),
      Q => \STAGE1.x[3]__0\(10),
      R => '0'
    );
\xr_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(11),
      Q => \STAGE1.x[3]__0\(11),
      R => '0'
    );
\xr_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(12),
      Q => \STAGE1.x[3]__0\(12),
      R => '0'
    );
\xr_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(13),
      Q => \STAGE1.x[3]__0\(13),
      R => '0'
    );
\xr_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(14),
      Q => \STAGE1.x[3]__0\(14),
      R => '0'
    );
\xr_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(15),
      Q => \STAGE1.x[3]__0\(15),
      R => '0'
    );
\xr_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(16),
      Q => \STAGE1.x[3]__0\(16),
      R => '0'
    );
\xr_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(17),
      Q => \STAGE1.x[3]__0\(17),
      R => '0'
    );
\xr_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(18),
      Q => \STAGE1.x[3]__0\(18),
      R => '0'
    );
\xr_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(19),
      Q => \STAGE1.x[3]__0\(19),
      R => '0'
    );
\xr_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(1),
      Q => \STAGE1.x[3]__0\(1),
      R => '0'
    );
\xr_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(20),
      Q => \STAGE1.x[3]__0\(20),
      R => '0'
    );
\xr_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(21),
      Q => \STAGE1.x[3]__0\(21),
      R => '0'
    );
\xr_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(22),
      Q => \STAGE1.x[3]__0\(22),
      R => '0'
    );
\xr_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(23),
      Q => \STAGE1.x[3]__0\(23),
      R => '0'
    );
\xr_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(24),
      Q => \STAGE1.x[3]__0\(24),
      R => '0'
    );
\xr_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(25),
      Q => \STAGE1.x[3]__0\(25),
      R => '0'
    );
\xr_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(26),
      Q => \STAGE1.x[3]__0\(26),
      R => '0'
    );
\xr_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(27),
      Q => \STAGE1.x[3]__0\(27),
      R => '0'
    );
\xr_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(28),
      Q => \STAGE1.x[3]__0\(28),
      R => '0'
    );
\xr_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(29),
      Q => \STAGE1.x[3]__0\(29),
      R => '0'
    );
\xr_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(2),
      Q => \STAGE1.x[3]__0\(2),
      R => '0'
    );
\xr_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(30),
      Q => \STAGE1.x[3]__0\(30),
      R => '0'
    );
\xr_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(31),
      Q => \STAGE1.x[3]__0\(31),
      R => '0'
    );
\xr_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(3),
      Q => \STAGE1.x[3]__0\(3),
      R => '0'
    );
\xr_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(4),
      Q => \STAGE1.x[3]__0\(4),
      R => '0'
    );
\xr_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(5),
      Q => \STAGE1.x[3]__0\(5),
      R => '0'
    );
\xr_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(6),
      Q => \STAGE1.x[3]__0\(6),
      R => '0'
    );
\xr_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(7),
      Q => \STAGE1.x[3]__0\(7),
      R => '0'
    );
\xr_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(8),
      Q => \STAGE1.x[3]__0\(8),
      R => '0'
    );
\xr_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_0\(0),
      D => D(9),
      Q => \STAGE1.x[3]__0\(9),
      R => '0'
    );
\xr_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(0),
      Q => \STAGE1.x[4]__0\(0),
      R => '0'
    );
\xr_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(10),
      Q => \STAGE1.x[4]__0\(10),
      R => '0'
    );
\xr_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(11),
      Q => \STAGE1.x[4]__0\(11),
      R => '0'
    );
\xr_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(12),
      Q => \STAGE1.x[4]__0\(12),
      R => '0'
    );
\xr_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(13),
      Q => \STAGE1.x[4]__0\(13),
      R => '0'
    );
\xr_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(14),
      Q => \STAGE1.x[4]__0\(14),
      R => '0'
    );
\xr_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(15),
      Q => \STAGE1.x[4]__0\(15),
      R => '0'
    );
\xr_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(16),
      Q => \STAGE1.x[4]__0\(16),
      R => '0'
    );
\xr_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(17),
      Q => \STAGE1.x[4]__0\(17),
      R => '0'
    );
\xr_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(18),
      Q => \STAGE1.x[4]__0\(18),
      R => '0'
    );
\xr_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(19),
      Q => \STAGE1.x[4]__0\(19),
      R => '0'
    );
\xr_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(1),
      Q => \STAGE1.x[4]__0\(1),
      R => '0'
    );
\xr_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(20),
      Q => \STAGE1.x[4]__0\(20),
      R => '0'
    );
\xr_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(21),
      Q => \STAGE1.x[4]__0\(21),
      R => '0'
    );
\xr_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(22),
      Q => \STAGE1.x[4]__0\(22),
      R => '0'
    );
\xr_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(23),
      Q => \STAGE1.x[4]__0\(23),
      R => '0'
    );
\xr_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(24),
      Q => \STAGE1.x[4]__0\(24),
      R => '0'
    );
\xr_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(25),
      Q => \STAGE1.x[4]__0\(25),
      R => '0'
    );
\xr_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(26),
      Q => \STAGE1.x[4]__0\(26),
      R => '0'
    );
\xr_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(27),
      Q => \STAGE1.x[4]__0\(27),
      R => '0'
    );
\xr_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(28),
      Q => \STAGE1.x[4]__0\(28),
      R => '0'
    );
\xr_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(29),
      Q => \STAGE1.x[4]__0\(29),
      R => '0'
    );
\xr_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(2),
      Q => \STAGE1.x[4]__0\(2),
      R => '0'
    );
\xr_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(30),
      Q => \STAGE1.x[4]__0\(30),
      R => '0'
    );
\xr_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(31),
      Q => \STAGE1.x[4]__0\(31),
      R => '0'
    );
\xr_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(3),
      Q => \STAGE1.x[4]__0\(3),
      R => '0'
    );
\xr_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(4),
      Q => \STAGE1.x[4]__0\(4),
      R => '0'
    );
\xr_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(5),
      Q => \STAGE1.x[4]__0\(5),
      R => '0'
    );
\xr_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(6),
      Q => \STAGE1.x[4]__0\(6),
      R => '0'
    );
\xr_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(7),
      Q => \STAGE1.x[4]__0\(7),
      R => '0'
    );
\xr_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(8),
      Q => \STAGE1.x[4]__0\(8),
      R => '0'
    );
\xr_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_1\(0),
      D => D(9),
      Q => \STAGE1.x[4]__0\(9),
      R => '0'
    );
\xr_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(0),
      Q => \STAGE1.x[5]__0\(0),
      R => '0'
    );
\xr_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(10),
      Q => \STAGE1.x[5]__0\(10),
      R => '0'
    );
\xr_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(11),
      Q => \STAGE1.x[5]__0\(11),
      R => '0'
    );
\xr_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(12),
      Q => \STAGE1.x[5]__0\(12),
      R => '0'
    );
\xr_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(13),
      Q => \STAGE1.x[5]__0\(13),
      R => '0'
    );
\xr_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(14),
      Q => \STAGE1.x[5]__0\(14),
      R => '0'
    );
\xr_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(15),
      Q => \STAGE1.x[5]__0\(15),
      R => '0'
    );
\xr_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(16),
      Q => \STAGE1.x[5]__0\(16),
      R => '0'
    );
\xr_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(17),
      Q => \STAGE1.x[5]__0\(17),
      R => '0'
    );
\xr_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(18),
      Q => \STAGE1.x[5]__0\(18),
      R => '0'
    );
\xr_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(19),
      Q => \STAGE1.x[5]__0\(19),
      R => '0'
    );
\xr_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(1),
      Q => \STAGE1.x[5]__0\(1),
      R => '0'
    );
\xr_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(20),
      Q => \STAGE1.x[5]__0\(20),
      R => '0'
    );
\xr_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(21),
      Q => \STAGE1.x[5]__0\(21),
      R => '0'
    );
\xr_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(22),
      Q => \STAGE1.x[5]__0\(22),
      R => '0'
    );
\xr_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(23),
      Q => \STAGE1.x[5]__0\(23),
      R => '0'
    );
\xr_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(24),
      Q => \STAGE1.x[5]__0\(24),
      R => '0'
    );
\xr_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(25),
      Q => \STAGE1.x[5]__0\(25),
      R => '0'
    );
\xr_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(26),
      Q => \STAGE1.x[5]__0\(26),
      R => '0'
    );
\xr_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(27),
      Q => \STAGE1.x[5]__0\(27),
      R => '0'
    );
\xr_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(28),
      Q => \STAGE1.x[5]__0\(28),
      R => '0'
    );
\xr_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(29),
      Q => \STAGE1.x[5]__0\(29),
      R => '0'
    );
\xr_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(2),
      Q => \STAGE1.x[5]__0\(2),
      R => '0'
    );
\xr_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(30),
      Q => \STAGE1.x[5]__0\(30),
      R => '0'
    );
\xr_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(31),
      Q => \STAGE1.x[5]__0\(31),
      R => '0'
    );
\xr_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(3),
      Q => \STAGE1.x[5]__0\(3),
      R => '0'
    );
\xr_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(4),
      Q => \STAGE1.x[5]__0\(4),
      R => '0'
    );
\xr_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(5),
      Q => \STAGE1.x[5]__0\(5),
      R => '0'
    );
\xr_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(6),
      Q => \STAGE1.x[5]__0\(6),
      R => '0'
    );
\xr_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(7),
      Q => \STAGE1.x[5]__0\(7),
      R => '0'
    );
\xr_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(8),
      Q => \STAGE1.x[5]__0\(8),
      R => '0'
    );
\xr_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_2\(0),
      D => D(9),
      Q => \STAGE1.x[5]__0\(9),
      R => '0'
    );
\xr_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(0),
      Q => \STAGE1.x[6]__0\(0),
      R => '0'
    );
\xr_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(10),
      Q => \STAGE1.x[6]__0\(10),
      R => '0'
    );
\xr_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(11),
      Q => \STAGE1.x[6]__0\(11),
      R => '0'
    );
\xr_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(12),
      Q => \STAGE1.x[6]__0\(12),
      R => '0'
    );
\xr_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(13),
      Q => \STAGE1.x[6]__0\(13),
      R => '0'
    );
\xr_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(14),
      Q => \STAGE1.x[6]__0\(14),
      R => '0'
    );
\xr_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(15),
      Q => \STAGE1.x[6]__0\(15),
      R => '0'
    );
\xr_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(16),
      Q => \STAGE1.x[6]__0\(16),
      R => '0'
    );
\xr_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(17),
      Q => \STAGE1.x[6]__0\(17),
      R => '0'
    );
\xr_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(18),
      Q => \STAGE1.x[6]__0\(18),
      R => '0'
    );
\xr_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(19),
      Q => \STAGE1.x[6]__0\(19),
      R => '0'
    );
\xr_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(1),
      Q => \STAGE1.x[6]__0\(1),
      R => '0'
    );
\xr_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(20),
      Q => \STAGE1.x[6]__0\(20),
      R => '0'
    );
\xr_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(21),
      Q => \STAGE1.x[6]__0\(21),
      R => '0'
    );
\xr_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(22),
      Q => \STAGE1.x[6]__0\(22),
      R => '0'
    );
\xr_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(23),
      Q => \STAGE1.x[6]__0\(23),
      R => '0'
    );
\xr_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(24),
      Q => \STAGE1.x[6]__0\(24),
      R => '0'
    );
\xr_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(25),
      Q => \STAGE1.x[6]__0\(25),
      R => '0'
    );
\xr_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(26),
      Q => \STAGE1.x[6]__0\(26),
      R => '0'
    );
\xr_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(27),
      Q => \STAGE1.x[6]__0\(27),
      R => '0'
    );
\xr_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(28),
      Q => \STAGE1.x[6]__0\(28),
      R => '0'
    );
\xr_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(29),
      Q => \STAGE1.x[6]__0\(29),
      R => '0'
    );
\xr_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(2),
      Q => \STAGE1.x[6]__0\(2),
      R => '0'
    );
\xr_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(30),
      Q => \STAGE1.x[6]__0\(30),
      R => '0'
    );
\xr_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(31),
      Q => \STAGE1.x[6]__0\(31),
      R => '0'
    );
\xr_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(3),
      Q => \STAGE1.x[6]__0\(3),
      R => '0'
    );
\xr_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(4),
      Q => \STAGE1.x[6]__0\(4),
      R => '0'
    );
\xr_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(5),
      Q => \STAGE1.x[6]__0\(5),
      R => '0'
    );
\xr_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(6),
      Q => \STAGE1.x[6]__0\(6),
      R => '0'
    );
\xr_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(7),
      Q => \STAGE1.x[6]__0\(7),
      R => '0'
    );
\xr_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(8),
      Q => \STAGE1.x[6]__0\(8),
      R => '0'
    );
\xr_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_3\(0),
      D => D(9),
      Q => \STAGE1.x[6]__0\(9),
      R => '0'
    );
\xr_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(0),
      Q => \STAGE1.x[7]__0\(0),
      R => '0'
    );
\xr_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(10),
      Q => \STAGE1.x[7]__0\(10),
      R => '0'
    );
\xr_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(11),
      Q => \STAGE1.x[7]__0\(11),
      R => '0'
    );
\xr_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(12),
      Q => \STAGE1.x[7]__0\(12),
      R => '0'
    );
\xr_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(13),
      Q => \STAGE1.x[7]__0\(13),
      R => '0'
    );
\xr_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(14),
      Q => \STAGE1.x[7]__0\(14),
      R => '0'
    );
\xr_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(15),
      Q => \STAGE1.x[7]__0\(15),
      R => '0'
    );
\xr_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(16),
      Q => \STAGE1.x[7]__0\(16),
      R => '0'
    );
\xr_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(17),
      Q => \STAGE1.x[7]__0\(17),
      R => '0'
    );
\xr_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(18),
      Q => \STAGE1.x[7]__0\(18),
      R => '0'
    );
\xr_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(19),
      Q => \STAGE1.x[7]__0\(19),
      R => '0'
    );
\xr_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(1),
      Q => \STAGE1.x[7]__0\(1),
      R => '0'
    );
\xr_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(20),
      Q => \STAGE1.x[7]__0\(20),
      R => '0'
    );
\xr_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(21),
      Q => \STAGE1.x[7]__0\(21),
      R => '0'
    );
\xr_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(22),
      Q => \STAGE1.x[7]__0\(22),
      R => '0'
    );
\xr_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(23),
      Q => \STAGE1.x[7]__0\(23),
      R => '0'
    );
\xr_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(24),
      Q => \STAGE1.x[7]__0\(24),
      R => '0'
    );
\xr_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(25),
      Q => \STAGE1.x[7]__0\(25),
      R => '0'
    );
\xr_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(26),
      Q => \STAGE1.x[7]__0\(26),
      R => '0'
    );
\xr_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(27),
      Q => \STAGE1.x[7]__0\(27),
      R => '0'
    );
\xr_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(28),
      Q => \STAGE1.x[7]__0\(28),
      R => '0'
    );
\xr_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(29),
      Q => \STAGE1.x[7]__0\(29),
      R => '0'
    );
\xr_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(2),
      Q => \STAGE1.x[7]__0\(2),
      R => '0'
    );
\xr_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(30),
      Q => \STAGE1.x[7]__0\(30),
      R => '0'
    );
\xr_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(31),
      Q => \STAGE1.x[7]__0\(31),
      R => '0'
    );
\xr_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(3),
      Q => \STAGE1.x[7]__0\(3),
      R => '0'
    );
\xr_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(4),
      Q => \STAGE1.x[7]__0\(4),
      R => '0'
    );
\xr_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(5),
      Q => \STAGE1.x[7]__0\(5),
      R => '0'
    );
\xr_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(6),
      Q => \STAGE1.x[7]__0\(6),
      R => '0'
    );
\xr_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(7),
      Q => \STAGE1.x[7]__0\(7),
      R => '0'
    );
\xr_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(8),
      Q => \STAGE1.x[7]__0\(8),
      R => '0'
    );
\xr_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_4\(0),
      D => D(9),
      Q => \STAGE1.x[7]__0\(9),
      R => '0'
    );
\xr_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(0),
      Q => \STAGE1.x[8]__0\(0),
      R => '0'
    );
\xr_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(10),
      Q => \STAGE1.x[8]__0\(10),
      R => '0'
    );
\xr_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(11),
      Q => \STAGE1.x[8]__0\(11),
      R => '0'
    );
\xr_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(12),
      Q => \STAGE1.x[8]__0\(12),
      R => '0'
    );
\xr_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(13),
      Q => \STAGE1.x[8]__0\(13),
      R => '0'
    );
\xr_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(14),
      Q => \STAGE1.x[8]__0\(14),
      R => '0'
    );
\xr_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(15),
      Q => \STAGE1.x[8]__0\(15),
      R => '0'
    );
\xr_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(16),
      Q => \STAGE1.x[8]__0\(16),
      R => '0'
    );
\xr_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(17),
      Q => \STAGE1.x[8]__0\(17),
      R => '0'
    );
\xr_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(18),
      Q => \STAGE1.x[8]__0\(18),
      R => '0'
    );
\xr_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(19),
      Q => \STAGE1.x[8]__0\(19),
      R => '0'
    );
\xr_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(1),
      Q => \STAGE1.x[8]__0\(1),
      R => '0'
    );
\xr_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(20),
      Q => \STAGE1.x[8]__0\(20),
      R => '0'
    );
\xr_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(21),
      Q => \STAGE1.x[8]__0\(21),
      R => '0'
    );
\xr_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(22),
      Q => \STAGE1.x[8]__0\(22),
      R => '0'
    );
\xr_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(23),
      Q => \STAGE1.x[8]__0\(23),
      R => '0'
    );
\xr_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(24),
      Q => \STAGE1.x[8]__0\(24),
      R => '0'
    );
\xr_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(25),
      Q => \STAGE1.x[8]__0\(25),
      R => '0'
    );
\xr_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(26),
      Q => \STAGE1.x[8]__0\(26),
      R => '0'
    );
\xr_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(27),
      Q => \STAGE1.x[8]__0\(27),
      R => '0'
    );
\xr_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(28),
      Q => \STAGE1.x[8]__0\(28),
      R => '0'
    );
\xr_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(29),
      Q => \STAGE1.x[8]__0\(29),
      R => '0'
    );
\xr_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(2),
      Q => \STAGE1.x[8]__0\(2),
      R => '0'
    );
\xr_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(30),
      Q => \STAGE1.x[8]__0\(30),
      R => '0'
    );
\xr_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(31),
      Q => \STAGE1.x[8]__0\(31),
      R => '0'
    );
\xr_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(3),
      Q => \STAGE1.x[8]__0\(3),
      R => '0'
    );
\xr_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(4),
      Q => \STAGE1.x[8]__0\(4),
      R => '0'
    );
\xr_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(5),
      Q => \STAGE1.x[8]__0\(5),
      R => '0'
    );
\xr_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(6),
      Q => \STAGE1.x[8]__0\(6),
      R => '0'
    );
\xr_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(7),
      Q => \STAGE1.x[8]__0\(7),
      R => '0'
    );
\xr_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(8),
      Q => \STAGE1.x[8]__0\(8),
      R => '0'
    );
\xr_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_5\(0),
      D => D(9),
      Q => \STAGE1.x[8]__0\(9),
      R => '0'
    );
\xr_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(0),
      Q => \STAGE1.x[9]__0\(0),
      R => '0'
    );
\xr_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(10),
      Q => \STAGE1.x[9]__0\(10),
      R => '0'
    );
\xr_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(11),
      Q => \STAGE1.x[9]__0\(11),
      R => '0'
    );
\xr_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(12),
      Q => \STAGE1.x[9]__0\(12),
      R => '0'
    );
\xr_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(13),
      Q => \STAGE1.x[9]__0\(13),
      R => '0'
    );
\xr_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(14),
      Q => \STAGE1.x[9]__0\(14),
      R => '0'
    );
\xr_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(15),
      Q => \STAGE1.x[9]__0\(15),
      R => '0'
    );
\xr_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(16),
      Q => \STAGE1.x[9]__0\(16),
      R => '0'
    );
\xr_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(17),
      Q => \STAGE1.x[9]__0\(17),
      R => '0'
    );
\xr_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(18),
      Q => \STAGE1.x[9]__0\(18),
      R => '0'
    );
\xr_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(19),
      Q => \STAGE1.x[9]__0\(19),
      R => '0'
    );
\xr_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(1),
      Q => \STAGE1.x[9]__0\(1),
      R => '0'
    );
\xr_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(20),
      Q => \STAGE1.x[9]__0\(20),
      R => '0'
    );
\xr_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(21),
      Q => \STAGE1.x[9]__0\(21),
      R => '0'
    );
\xr_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(22),
      Q => \STAGE1.x[9]__0\(22),
      R => '0'
    );
\xr_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(23),
      Q => \STAGE1.x[9]__0\(23),
      R => '0'
    );
\xr_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(24),
      Q => \STAGE1.x[9]__0\(24),
      R => '0'
    );
\xr_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(25),
      Q => \STAGE1.x[9]__0\(25),
      R => '0'
    );
\xr_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(26),
      Q => \STAGE1.x[9]__0\(26),
      R => '0'
    );
\xr_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(27),
      Q => \STAGE1.x[9]__0\(27),
      R => '0'
    );
\xr_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(28),
      Q => \STAGE1.x[9]__0\(28),
      R => '0'
    );
\xr_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(29),
      Q => \STAGE1.x[9]__0\(29),
      R => '0'
    );
\xr_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(2),
      Q => \STAGE1.x[9]__0\(2),
      R => '0'
    );
\xr_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(30),
      Q => \STAGE1.x[9]__0\(30),
      R => '0'
    );
\xr_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(31),
      Q => \STAGE1.x[9]__0\(31),
      R => '0'
    );
\xr_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(3),
      Q => \STAGE1.x[9]__0\(3),
      R => '0'
    );
\xr_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(4),
      Q => \STAGE1.x[9]__0\(4),
      R => '0'
    );
\xr_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(5),
      Q => \STAGE1.x[9]__0\(5),
      R => '0'
    );
\xr_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(6),
      Q => \STAGE1.x[9]__0\(6),
      R => '0'
    );
\xr_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(7),
      Q => \STAGE1.x[9]__0\(7),
      R => '0'
    );
\xr_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(8),
      Q => \STAGE1.x[9]__0\(8),
      R => '0'
    );
\xr_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s2_reg[0]_6\(0),
      D => D(9),
      Q => \STAGE1.x[9]__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_rom_controller is
  port (
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC;
    req : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rdata0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[46]\ : in STD_LOGIC;
    \d_reg[44]\ : in STD_LOGIC;
    \d_reg[44]_0\ : in STD_LOGIC;
    \d_reg[44]_1\ : in STD_LOGIC;
    \d_reg[44]_2\ : in STD_LOGIC;
    \d_reg[44]_3\ : in STD_LOGIC;
    \d_reg[44]_4\ : in STD_LOGIC;
    \d_reg[44]_5\ : in STD_LOGIC;
    \d_reg[44]_6\ : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_rom_controller : entity is "rom_controller";
end femto_bd_rom_controller;

architecture STRUCTURE of femto_bd_rom_controller is
begin
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(0),
      Q => d_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(2),
      Q => d_rdata(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(3),
      Q => d_rdata(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(4),
      Q => d_rdata(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(5),
      Q => d_rdata(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(6),
      Q => d_rdata(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(7),
      Q => d_rdata(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(8),
      Q => d_rdata(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(9),
      Q => d_rdata(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(10),
      Q => d_rdata(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(11),
      Q => d_rdata(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(1),
      Q => d_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(12),
      Q => d_rdata(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(13),
      Q => d_rdata(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(14),
      Q => d_rdata(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(15),
      Q => d_rdata(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_6\,
      Q => d_rdata(24),
      R => \d_reg[46]\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_5\,
      Q => d_rdata(25),
      R => \d_reg[46]\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_4\,
      Q => d_rdata(26),
      R => \d_reg[46]\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_3\,
      Q => d_rdata(27),
      R => \d_reg[46]\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_2\,
      Q => d_rdata(28),
      R => \d_reg[46]\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_1\,
      Q => d_rdata(29),
      R => \d_reg[46]\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(2),
      Q => d_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]_0\,
      Q => d_rdata(30),
      R => \d_reg[46]\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => \d_reg[44]\,
      Q => d_rdata(31),
      R => \d_reg[46]\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(3),
      Q => d_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(4),
      Q => d_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(5),
      Q => d_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(6),
      Q => d_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => rdata0(7),
      Q => d_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(0),
      Q => d_rdata(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => req,
      D => p_0_in(1),
      Q => d_rdata(9),
      R => '0'
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rst_r_reg[9]\,
      Q => resp,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_rst_controller is
  port (
    p_resp : out STD_LOGIC;
    rst_ob : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[8]_0\ : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    soc_fault_cause : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_ib : in STD_LOGIC;
    soc_fault : in STD_LOGIC;
    p_req : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_w_rb : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    soc_fault_addr : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_rst_controller : entity is "rst_controller";
end femto_bd_rst_controller;

architecture STRUCTURE of femto_bd_rst_controller is
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \^rdata_reg[8]_0\ : STD_LOGIC;
  signal rst_cause_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rst_cause_r1__0\ : STD_LOGIC;
  signal \rst_cause_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cause_r[7]_i_3_n_0\ : STD_LOGIC;
  signal rst_info_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rst_info_r_0 : STD_LOGIC;
  signal rst_r : STD_LOGIC;
  signal \rst_r[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rdata[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of resp_r_i_1 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rst_cause_r[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rst_cause_r[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rst_cause_r[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rst_cause_r[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rst_cause_r[5]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rst_cause_r[6]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rst_cause_r[7]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rst_r[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rst_r[9]_i_2\ : label is "soft_lutpair311";
begin
  \rdata_reg[8]_0\ <= \^rdata_reg[8]_0\;
\rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(0),
      I1 => rst_info_r(0),
      I2 => p_addr(1),
      O => p_1_in(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(10),
      I1 => p_addr(1),
      O => p_1_in(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(11),
      I1 => p_addr(1),
      O => p_1_in(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(12),
      I1 => p_addr(1),
      O => p_1_in(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(13),
      I1 => p_addr(1),
      O => p_1_in(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(14),
      I1 => p_addr(1),
      O => p_1_in(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(15),
      I1 => p_addr(1),
      O => p_1_in(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(16),
      I1 => p_addr(1),
      O => p_1_in(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(17),
      I1 => p_addr(1),
      O => p_1_in(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(18),
      I1 => p_addr(1),
      O => p_1_in(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(19),
      I1 => p_addr(1),
      O => p_1_in(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(1),
      I1 => rst_info_r(1),
      I2 => p_addr(1),
      O => p_1_in(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(20),
      I1 => p_addr(1),
      O => p_1_in(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(21),
      I1 => p_addr(1),
      O => p_1_in(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(22),
      I1 => p_addr(1),
      O => p_1_in(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(23),
      I1 => p_addr(1),
      O => p_1_in(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(24),
      I1 => p_addr(1),
      O => p_1_in(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(25),
      I1 => p_addr(1),
      O => p_1_in(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(26),
      I1 => p_addr(1),
      O => p_1_in(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(27),
      I1 => p_addr(1),
      O => p_1_in(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(28),
      I1 => p_addr(1),
      O => p_1_in(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(29),
      I1 => p_addr(1),
      O => p_1_in(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(2),
      I1 => rst_info_r(2),
      I2 => p_addr(1),
      O => p_1_in(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(30),
      I1 => p_addr(1),
      O => p_1_in(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_req,
      I1 => \^rdata_reg[8]_0\,
      I2 => p_addr(1),
      O => rdata(31)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => p_req,
      I1 => \^rdata_reg[8]_0\,
      I2 => p_addr(2),
      I3 => p_addr(1),
      O => \rdata[31]_i_2_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(31),
      I1 => p_addr(1),
      O => p_1_in(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(3),
      I1 => rst_info_r(3),
      I2 => p_addr(1),
      O => p_1_in(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(4),
      I1 => rst_info_r(4),
      I2 => p_addr(1),
      O => p_1_in(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(5),
      I1 => rst_info_r(5),
      I2 => p_addr(1),
      O => p_1_in(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(6),
      I1 => rst_info_r(6),
      I2 => p_addr(1),
      O => p_1_in(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rst_cause_r(7),
      I1 => rst_info_r(7),
      I2 => p_addr(1),
      O => p_1_in(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(8),
      I1 => p_addr(1),
      O => p_1_in(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_info_r(9),
      I1 => p_addr(1),
      O => p_1_in(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(0),
      Q => p_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(10),
      Q => p_rdata(10),
      R => rdata(31)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(11),
      Q => p_rdata(11),
      R => rdata(31)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(12),
      Q => p_rdata(12),
      R => rdata(31)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(13),
      Q => p_rdata(13),
      R => rdata(31)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(14),
      Q => p_rdata(14),
      R => rdata(31)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(15),
      Q => p_rdata(15),
      R => rdata(31)
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(16),
      Q => p_rdata(16),
      R => rdata(31)
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(17),
      Q => p_rdata(17),
      R => rdata(31)
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(18),
      Q => p_rdata(18),
      R => rdata(31)
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(19),
      Q => p_rdata(19),
      R => rdata(31)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(1),
      Q => p_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(20),
      Q => p_rdata(20),
      R => rdata(31)
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(21),
      Q => p_rdata(21),
      R => rdata(31)
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(22),
      Q => p_rdata(22),
      R => rdata(31)
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(23),
      Q => p_rdata(23),
      R => rdata(31)
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(24),
      Q => p_rdata(24),
      R => rdata(31)
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(25),
      Q => p_rdata(25),
      R => rdata(31)
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(26),
      Q => p_rdata(26),
      R => rdata(31)
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(27),
      Q => p_rdata(27),
      R => rdata(31)
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(28),
      Q => p_rdata(28),
      R => rdata(31)
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(29),
      Q => p_rdata(29),
      R => rdata(31)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(2),
      Q => p_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(30),
      Q => p_rdata(30),
      R => rdata(31)
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(31),
      Q => p_rdata(31),
      R => rdata(31)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(3),
      Q => p_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(4),
      Q => p_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(5),
      Q => p_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(6),
      Q => p_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(7),
      Q => p_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(8),
      Q => p_rdata(8),
      R => rdata(31)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_2_n_0\,
      D => p_1_in(9),
      Q => p_rdata(9),
      R => rdata(31)
    );
resp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_req,
      I1 => \^rdata_reg[8]_0\,
      O => p_0_in
    );
resp_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in,
      Q => p_resp,
      R => '0'
    );
\rst_cause_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF08FF"
    )
        port map (
      I0 => soc_fault_cause(0),
      I1 => soc_fault,
      I2 => \rst_cause_r1__0\,
      I3 => rst_ib,
      I4 => rst_cause_r(0),
      O => \rst_cause_r[0]_i_1_n_0\
    );
\rst_cause_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rst_cause_r1__0\,
      I1 => soc_fault_cause(1),
      O => \rst_cause_r[1]_i_1_n_0\
    );
\rst_cause_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(2),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[2]_i_1_n_0\
    );
\rst_cause_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(3),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[3]_i_1_n_0\
    );
\rst_cause_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(4),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[4]_i_1_n_0\
    );
\rst_cause_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(5),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[5]_i_1_n_0\
    );
\rst_cause_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(6),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[6]_i_1_n_0\
    );
\rst_cause_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_ib,
      O => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soc_fault,
      I1 => \rst_cause_r1__0\,
      O => rst_r
    );
\rst_cause_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => soc_fault_cause(7),
      I1 => \rst_cause_r1__0\,
      O => \rst_cause_r[7]_i_3_n_0\
    );
\rst_cause_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cause_r[0]_i_1_n_0\,
      Q => rst_cause_r(0),
      R => '0'
    );
\rst_cause_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[1]_i_1_n_0\,
      Q => rst_cause_r(1),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[2]_i_1_n_0\,
      Q => rst_cause_r(2),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[3]_i_1_n_0\,
      Q => rst_cause_r(3),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[4]_i_1_n_0\,
      Q => rst_cause_r(4),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[5]_i_1_n_0\,
      Q => rst_cause_r(5),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[6]_i_1_n_0\,
      Q => rst_cause_r(6),
      R => \rst_cause_r[7]_i_1_n_0\
    );
\rst_cause_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rst_r,
      D => \rst_cause_r[7]_i_3_n_0\,
      Q => rst_cause_r(7),
      R => \rst_cause_r[7]_i_1_n_0\
    );
rst_fault_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FEFFFFFF"
    )
        port map (
      I0 => p_w_rb,
      I1 => p_addr(1),
      I2 => p_addr(0),
      I3 => p_addr(2),
      I4 => p_acc(1),
      I5 => p_acc(0),
      O => \^rdata_reg[8]_0\
    );
\rst_info_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => rst_ib,
      I1 => \rst_cause_r1__0\,
      I2 => soc_fault,
      O => rst_info_r_0
    );
\rst_info_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(0),
      Q => rst_info_r(0),
      R => '0'
    );
\rst_info_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(10),
      Q => rst_info_r(10),
      R => '0'
    );
\rst_info_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(11),
      Q => rst_info_r(11),
      R => '0'
    );
\rst_info_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(12),
      Q => rst_info_r(12),
      R => '0'
    );
\rst_info_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(13),
      Q => rst_info_r(13),
      R => '0'
    );
\rst_info_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(14),
      Q => rst_info_r(14),
      R => '0'
    );
\rst_info_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(15),
      Q => rst_info_r(15),
      R => '0'
    );
\rst_info_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(16),
      Q => rst_info_r(16),
      R => '0'
    );
\rst_info_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(17),
      Q => rst_info_r(17),
      R => '0'
    );
\rst_info_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(18),
      Q => rst_info_r(18),
      R => '0'
    );
\rst_info_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(19),
      Q => rst_info_r(19),
      R => '0'
    );
\rst_info_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(1),
      Q => rst_info_r(1),
      R => '0'
    );
\rst_info_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(20),
      Q => rst_info_r(20),
      R => '0'
    );
\rst_info_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(21),
      Q => rst_info_r(21),
      R => '0'
    );
\rst_info_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(22),
      Q => rst_info_r(22),
      R => '0'
    );
\rst_info_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(23),
      Q => rst_info_r(23),
      R => '0'
    );
\rst_info_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(24),
      Q => rst_info_r(24),
      R => '0'
    );
\rst_info_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(25),
      Q => rst_info_r(25),
      R => '0'
    );
\rst_info_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(26),
      Q => rst_info_r(26),
      R => '0'
    );
\rst_info_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(27),
      Q => rst_info_r(27),
      R => '0'
    );
\rst_info_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(28),
      Q => rst_info_r(28),
      R => '0'
    );
\rst_info_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(29),
      Q => rst_info_r(29),
      R => '0'
    );
\rst_info_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(2),
      Q => rst_info_r(2),
      R => '0'
    );
\rst_info_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(30),
      Q => rst_info_r(30),
      R => '0'
    );
\rst_info_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(31),
      Q => rst_info_r(31),
      R => '0'
    );
\rst_info_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(3),
      Q => rst_info_r(3),
      R => '0'
    );
\rst_info_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(4),
      Q => rst_info_r(4),
      R => '0'
    );
\rst_info_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(5),
      Q => rst_info_r(5),
      R => '0'
    );
\rst_info_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(6),
      Q => rst_info_r(6),
      R => '0'
    );
\rst_info_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(7),
      Q => rst_info_r(7),
      R => '0'
    );
\rst_info_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(8),
      Q => rst_info_r(8),
      R => '0'
    );
\rst_info_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_info_r_0,
      D => soc_fault_addr(9),
      Q => rst_info_r(9),
      R => '0'
    );
\rst_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rst_ib,
      I1 => \rst_cause_r1__0\,
      I2 => soc_fault,
      O => \rst_r[9]_i_1_n_0\
    );
\rst_r[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^rdata_reg[8]_0\,
      I1 => p_req,
      I2 => p_wdata(0),
      O => \rst_cause_r1__0\
    );
\rst_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_r[9]_i_1_n_0\,
      Q => rst_ob(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_tcm_controller is
  port (
    resp : out STD_LOGIC;
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    p_0_in1_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[45]\ : in STD_LOGIC;
    cell_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \d_reg[46]\ : in STD_LOGIC;
    \d_reg[45]_0\ : in STD_LOGIC;
    \d_reg[45]_1\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[44]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[45]_2\ : in STD_LOGIC;
    \d_reg[46]_0\ : in STD_LOGIC;
    \d_reg[45]_3\ : in STD_LOGIC;
    \d_reg[45]_4\ : in STD_LOGIC;
    \d_reg[45]_5\ : in STD_LOGIC;
    \d_reg[46]_1\ : in STD_LOGIC;
    \d_reg[45]_6\ : in STD_LOGIC;
    \d_reg[45]_7\ : in STD_LOGIC;
    \d_reg[45]_8\ : in STD_LOGIC;
    \d_reg[46]_2\ : in STD_LOGIC;
    \d_reg[45]_9\ : in STD_LOGIC;
    \d_reg[45]_10\ : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    \d_reg[35]\ : in STD_LOGIC;
    \d_reg[34]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_tcm_controller : entity is "tcm_controller";
end femto_bd_tcm_controller;

architecture STRUCTURE of femto_bd_tcm_controller is
  signal array_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal array_reg_0_255_10_10_n_0 : STD_LOGIC;
  signal array_reg_0_255_11_11_n_0 : STD_LOGIC;
  signal array_reg_0_255_12_12_n_0 : STD_LOGIC;
  signal array_reg_0_255_13_13_n_0 : STD_LOGIC;
  signal array_reg_0_255_14_14_n_0 : STD_LOGIC;
  signal array_reg_0_255_15_15_n_0 : STD_LOGIC;
  signal array_reg_0_255_16_16_n_0 : STD_LOGIC;
  signal array_reg_0_255_17_17_n_0 : STD_LOGIC;
  signal array_reg_0_255_18_18_n_0 : STD_LOGIC;
  signal array_reg_0_255_19_19_n_0 : STD_LOGIC;
  signal array_reg_0_255_1_1_n_0 : STD_LOGIC;
  signal array_reg_0_255_20_20_n_0 : STD_LOGIC;
  signal array_reg_0_255_21_21_n_0 : STD_LOGIC;
  signal array_reg_0_255_22_22_n_0 : STD_LOGIC;
  signal array_reg_0_255_23_23_n_0 : STD_LOGIC;
  signal array_reg_0_255_24_24_n_0 : STD_LOGIC;
  signal array_reg_0_255_25_25_n_0 : STD_LOGIC;
  signal array_reg_0_255_26_26_n_0 : STD_LOGIC;
  signal array_reg_0_255_27_27_n_0 : STD_LOGIC;
  signal array_reg_0_255_28_28_n_0 : STD_LOGIC;
  signal array_reg_0_255_29_29_n_0 : STD_LOGIC;
  signal array_reg_0_255_2_2_n_0 : STD_LOGIC;
  signal array_reg_0_255_30_30_n_0 : STD_LOGIC;
  signal array_reg_0_255_31_31_n_0 : STD_LOGIC;
  signal array_reg_0_255_3_3_n_0 : STD_LOGIC;
  signal array_reg_0_255_4_4_n_0 : STD_LOGIC;
  signal array_reg_0_255_5_5_n_0 : STD_LOGIC;
  signal array_reg_0_255_6_6_n_0 : STD_LOGIC;
  signal array_reg_0_255_7_7_n_0 : STD_LOGIC;
  signal array_reg_0_255_8_8_n_0 : STD_LOGIC;
  signal array_reg_0_255_9_9_n_0 : STD_LOGIC;
  signal array_reg_256_511_0_0_n_0 : STD_LOGIC;
  signal array_reg_256_511_10_10_n_0 : STD_LOGIC;
  signal array_reg_256_511_11_11_n_0 : STD_LOGIC;
  signal array_reg_256_511_12_12_n_0 : STD_LOGIC;
  signal array_reg_256_511_13_13_n_0 : STD_LOGIC;
  signal array_reg_256_511_14_14_n_0 : STD_LOGIC;
  signal array_reg_256_511_15_15_n_0 : STD_LOGIC;
  signal array_reg_256_511_16_16_n_0 : STD_LOGIC;
  signal array_reg_256_511_17_17_n_0 : STD_LOGIC;
  signal array_reg_256_511_18_18_n_0 : STD_LOGIC;
  signal array_reg_256_511_19_19_n_0 : STD_LOGIC;
  signal array_reg_256_511_1_1_n_0 : STD_LOGIC;
  signal array_reg_256_511_20_20_n_0 : STD_LOGIC;
  signal array_reg_256_511_21_21_n_0 : STD_LOGIC;
  signal array_reg_256_511_22_22_n_0 : STD_LOGIC;
  signal array_reg_256_511_23_23_n_0 : STD_LOGIC;
  signal array_reg_256_511_24_24_n_0 : STD_LOGIC;
  signal array_reg_256_511_25_25_n_0 : STD_LOGIC;
  signal array_reg_256_511_26_26_n_0 : STD_LOGIC;
  signal array_reg_256_511_27_27_n_0 : STD_LOGIC;
  signal array_reg_256_511_28_28_n_0 : STD_LOGIC;
  signal array_reg_256_511_29_29_n_0 : STD_LOGIC;
  signal array_reg_256_511_2_2_n_0 : STD_LOGIC;
  signal array_reg_256_511_30_30_n_0 : STD_LOGIC;
  signal array_reg_256_511_31_31_n_0 : STD_LOGIC;
  signal array_reg_256_511_3_3_n_0 : STD_LOGIC;
  signal array_reg_256_511_4_4_n_0 : STD_LOGIC;
  signal array_reg_256_511_5_5_n_0 : STD_LOGIC;
  signal array_reg_256_511_6_6_n_0 : STD_LOGIC;
  signal array_reg_256_511_7_7_n_0 : STD_LOGIC;
  signal array_reg_256_511_8_8_n_0 : STD_LOGIC;
  signal array_reg_256_511_9_9_n_0 : STD_LOGIC;
  signal array_reg_512_767_0_0_n_0 : STD_LOGIC;
  signal array_reg_512_767_10_10_n_0 : STD_LOGIC;
  signal array_reg_512_767_11_11_n_0 : STD_LOGIC;
  signal array_reg_512_767_12_12_n_0 : STD_LOGIC;
  signal array_reg_512_767_13_13_n_0 : STD_LOGIC;
  signal array_reg_512_767_14_14_n_0 : STD_LOGIC;
  signal array_reg_512_767_15_15_n_0 : STD_LOGIC;
  signal array_reg_512_767_16_16_n_0 : STD_LOGIC;
  signal array_reg_512_767_17_17_n_0 : STD_LOGIC;
  signal array_reg_512_767_18_18_n_0 : STD_LOGIC;
  signal array_reg_512_767_19_19_n_0 : STD_LOGIC;
  signal array_reg_512_767_1_1_n_0 : STD_LOGIC;
  signal array_reg_512_767_20_20_n_0 : STD_LOGIC;
  signal array_reg_512_767_21_21_n_0 : STD_LOGIC;
  signal array_reg_512_767_22_22_n_0 : STD_LOGIC;
  signal array_reg_512_767_23_23_n_0 : STD_LOGIC;
  signal array_reg_512_767_24_24_n_0 : STD_LOGIC;
  signal array_reg_512_767_25_25_n_0 : STD_LOGIC;
  signal array_reg_512_767_26_26_n_0 : STD_LOGIC;
  signal array_reg_512_767_27_27_n_0 : STD_LOGIC;
  signal array_reg_512_767_28_28_n_0 : STD_LOGIC;
  signal array_reg_512_767_29_29_n_0 : STD_LOGIC;
  signal array_reg_512_767_2_2_n_0 : STD_LOGIC;
  signal array_reg_512_767_30_30_n_0 : STD_LOGIC;
  signal array_reg_512_767_31_31_n_0 : STD_LOGIC;
  signal array_reg_512_767_3_3_n_0 : STD_LOGIC;
  signal array_reg_512_767_4_4_n_0 : STD_LOGIC;
  signal array_reg_512_767_5_5_n_0 : STD_LOGIC;
  signal array_reg_512_767_6_6_n_0 : STD_LOGIC;
  signal array_reg_512_767_7_7_n_0 : STD_LOGIC;
  signal array_reg_512_767_8_8_n_0 : STD_LOGIC;
  signal array_reg_512_767_9_9_n_0 : STD_LOGIC;
  signal array_reg_768_1023_0_0_n_0 : STD_LOGIC;
  signal array_reg_768_1023_10_10_n_0 : STD_LOGIC;
  signal array_reg_768_1023_11_11_n_0 : STD_LOGIC;
  signal array_reg_768_1023_12_12_n_0 : STD_LOGIC;
  signal array_reg_768_1023_13_13_n_0 : STD_LOGIC;
  signal array_reg_768_1023_14_14_n_0 : STD_LOGIC;
  signal array_reg_768_1023_15_15_n_0 : STD_LOGIC;
  signal array_reg_768_1023_16_16_n_0 : STD_LOGIC;
  signal array_reg_768_1023_17_17_n_0 : STD_LOGIC;
  signal array_reg_768_1023_18_18_n_0 : STD_LOGIC;
  signal array_reg_768_1023_19_19_n_0 : STD_LOGIC;
  signal array_reg_768_1023_1_1_n_0 : STD_LOGIC;
  signal array_reg_768_1023_20_20_n_0 : STD_LOGIC;
  signal array_reg_768_1023_21_21_n_0 : STD_LOGIC;
  signal array_reg_768_1023_22_22_n_0 : STD_LOGIC;
  signal array_reg_768_1023_23_23_n_0 : STD_LOGIC;
  signal array_reg_768_1023_24_24_n_0 : STD_LOGIC;
  signal array_reg_768_1023_25_25_n_0 : STD_LOGIC;
  signal array_reg_768_1023_26_26_n_0 : STD_LOGIC;
  signal array_reg_768_1023_27_27_n_0 : STD_LOGIC;
  signal array_reg_768_1023_28_28_n_0 : STD_LOGIC;
  signal array_reg_768_1023_29_29_n_0 : STD_LOGIC;
  signal array_reg_768_1023_2_2_n_0 : STD_LOGIC;
  signal array_reg_768_1023_30_30_n_0 : STD_LOGIC;
  signal array_reg_768_1023_31_31_n_0 : STD_LOGIC;
  signal array_reg_768_1023_3_3_n_0 : STD_LOGIC;
  signal array_reg_768_1023_4_4_n_0 : STD_LOGIC;
  signal array_reg_768_1023_5_5_n_0 : STD_LOGIC;
  signal array_reg_768_1023_6_6_n_0 : STD_LOGIC;
  signal array_reg_768_1023_7_7_n_0 : STD_LOGIC;
  signal array_reg_768_1023_8_8_n_0 : STD_LOGIC;
  signal array_reg_768_1023_9_9_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal rdata0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_10_10 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_11_11 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_12_12 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_13_13 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_14_14 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_15_15 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_16_16 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_17_17 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_18_18 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_19_19 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_20_20 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_21_21 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_22_22 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_23_23 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_24_24 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_25_25 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_26_26 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_27_27 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_28_28 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_29_29 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_30_30 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_31_31 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_8_8 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_0_255_9_9 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_10_10 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_11_11 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_12_12 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_13_13 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_14_14 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_15_15 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_16_16 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_17_17 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_18_18 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_19_19 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_20_20 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_21_21 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_22_22 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_23_23 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_24_24 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_25_25 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_26_26 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_27_27 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_28_28 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_29_29 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_30_30 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_31_31 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_8_8 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_256_511_9_9 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_10_10 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_11_11 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_12_12 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_13_13 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_14_14 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_15_15 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_16_16 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_17_17 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_18_18 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_19_19 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_20_20 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_21_21 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_22_22 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_23_23 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_24_24 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_25_25 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_26_26 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_27_27 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_28_28 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_29_29 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_30_30 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_31_31 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_8_8 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_512_767_9_9 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_10_10 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_11_11 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_12_12 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_13_13 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_14_14 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_15_15 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_16_16 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_17_17 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_18_18 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_19_19 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_1_1 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_20_20 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_21_21 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_22_22 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_23_23 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_24_24 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_25_25 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_26_26 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_27_27 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_28_28 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_29_29 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_2_2 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_30_30 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_31_31 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_3_3 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_4_4 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_5_5 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_6_6 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_7_7 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_8_8 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of array_reg_768_1023_9_9 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair81";
begin
array_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(0),
      O => array_reg_0_255_0_0_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_10_10: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(10),
      O => array_reg_0_255_10_10_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_11_11: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(11),
      O => array_reg_0_255_11_11_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_12_12: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(12),
      O => array_reg_0_255_12_12_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_13_13: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(13),
      O => array_reg_0_255_13_13_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_14_14: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(14),
      O => array_reg_0_255_14_14_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_15_15: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(15),
      O => array_reg_0_255_15_15_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_16_16: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(16),
      O => array_reg_0_255_16_16_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_17_17: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(17),
      O => array_reg_0_255_17_17_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_18_18: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(18),
      O => array_reg_0_255_18_18_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_19_19: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(19),
      O => array_reg_0_255_19_19_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(1),
      O => array_reg_0_255_1_1_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_20_20: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(20),
      O => array_reg_0_255_20_20_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_21_21: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(21),
      O => array_reg_0_255_21_21_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_22_22: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(22),
      O => array_reg_0_255_22_22_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_23_23: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(23),
      O => array_reg_0_255_23_23_n_0,
      WCLK => clk,
      WE => \d_reg[45]_5\
    );
array_reg_0_255_24_24: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(24),
      O => array_reg_0_255_24_24_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_25_25: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(25),
      O => array_reg_0_255_25_25_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_26_26: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(26),
      O => array_reg_0_255_26_26_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_27_27: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(27),
      O => array_reg_0_255_27_27_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_28_28: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(28),
      O => array_reg_0_255_28_28_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_29_29: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(29),
      O => array_reg_0_255_29_29_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(2),
      O => array_reg_0_255_2_2_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_30_30: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(30),
      O => array_reg_0_255_30_30_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_31_31: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(31),
      O => array_reg_0_255_31_31_n_0,
      WCLK => clk,
      WE => \d_reg[45]_8\
    );
array_reg_0_255_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(3),
      O => array_reg_0_255_3_3_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(4),
      O => array_reg_0_255_4_4_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(5),
      O => array_reg_0_255_5_5_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(6),
      O => array_reg_0_255_6_6_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(7),
      O => array_reg_0_255_7_7_n_0,
      WCLK => clk,
      WE => \d_reg[45]\
    );
array_reg_0_255_8_8: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(8),
      O => array_reg_0_255_8_8_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_0_255_9_9: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(9),
      O => array_reg_0_255_9_9_n_0,
      WCLK => clk,
      WE => \d_reg[45]_2\
    );
array_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(0),
      O => array_reg_256_511_0_0_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_10_10: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(10),
      O => array_reg_256_511_10_10_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_11_11: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(11),
      O => array_reg_256_511_11_11_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_12_12: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(12),
      O => array_reg_256_511_12_12_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_13_13: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(13),
      O => array_reg_256_511_13_13_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_14_14: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(14),
      O => array_reg_256_511_14_14_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_15_15: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(15),
      O => array_reg_256_511_15_15_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_16_16: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(16),
      O => array_reg_256_511_16_16_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_17_17: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(17),
      O => array_reg_256_511_17_17_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_18_18: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(18),
      O => array_reg_256_511_18_18_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_19_19: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(19),
      O => array_reg_256_511_19_19_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(1),
      O => array_reg_256_511_1_1_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_20_20: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(20),
      O => array_reg_256_511_20_20_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_21_21: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(21),
      O => array_reg_256_511_21_21_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_22_22: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(22),
      O => array_reg_256_511_22_22_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_23_23: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(23),
      O => array_reg_256_511_23_23_n_0,
      WCLK => clk,
      WE => \d_reg[46]_1\
    );
array_reg_256_511_24_24: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(24),
      O => array_reg_256_511_24_24_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_25_25: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(25),
      O => array_reg_256_511_25_25_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_26_26: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(26),
      O => array_reg_256_511_26_26_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_27_27: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(27),
      O => array_reg_256_511_27_27_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_28_28: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(28),
      O => array_reg_256_511_28_28_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_29_29: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(29),
      O => array_reg_256_511_29_29_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(2),
      O => array_reg_256_511_2_2_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_30_30: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(30),
      O => array_reg_256_511_30_30_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_31_31: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(31),
      O => array_reg_256_511_31_31_n_0,
      WCLK => clk,
      WE => \d_reg[46]_2\
    );
array_reg_256_511_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(3),
      O => array_reg_256_511_3_3_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(4),
      O => array_reg_256_511_4_4_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(5),
      O => array_reg_256_511_5_5_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(6),
      O => array_reg_256_511_6_6_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(7),
      O => array_reg_256_511_7_7_n_0,
      WCLK => clk,
      WE => \d_reg[46]\
    );
array_reg_256_511_8_8: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(8),
      O => array_reg_256_511_8_8_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_256_511_9_9: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(9),
      O => array_reg_256_511_9_9_n_0,
      WCLK => clk,
      WE => \d_reg[46]_0\
    );
array_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(0),
      O => array_reg_512_767_0_0_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_10_10: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(10),
      O => array_reg_512_767_10_10_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_11_11: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(11),
      O => array_reg_512_767_11_11_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_12_12: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(12),
      O => array_reg_512_767_12_12_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_13_13: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(13),
      O => array_reg_512_767_13_13_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_14_14: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(14),
      O => array_reg_512_767_14_14_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_15_15: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(15),
      O => array_reg_512_767_15_15_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_16_16: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(16),
      O => array_reg_512_767_16_16_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_17_17: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(17),
      O => array_reg_512_767_17_17_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_18_18: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(18),
      O => array_reg_512_767_18_18_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_19_19: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(19),
      O => array_reg_512_767_19_19_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(1),
      O => array_reg_512_767_1_1_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_20_20: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(20),
      O => array_reg_512_767_20_20_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_21_21: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(21),
      O => array_reg_512_767_21_21_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_22_22: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(22),
      O => array_reg_512_767_22_22_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_23_23: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(23),
      O => array_reg_512_767_23_23_n_0,
      WCLK => clk,
      WE => \d_reg[45]_6\
    );
array_reg_512_767_24_24: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(24),
      O => array_reg_512_767_24_24_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_25_25: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(25),
      O => array_reg_512_767_25_25_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_26_26: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(26),
      O => array_reg_512_767_26_26_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_27_27: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(27),
      O => array_reg_512_767_27_27_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_28_28: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(28),
      O => array_reg_512_767_28_28_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_29_29: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(29),
      O => array_reg_512_767_29_29_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(2),
      O => array_reg_512_767_2_2_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_30_30: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(30),
      O => array_reg_512_767_30_30_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_31_31: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(31),
      O => array_reg_512_767_31_31_n_0,
      WCLK => clk,
      WE => \d_reg[45]_9\
    );
array_reg_512_767_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(3),
      O => array_reg_512_767_3_3_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(4),
      O => array_reg_512_767_4_4_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(5),
      O => array_reg_512_767_5_5_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(6),
      O => array_reg_512_767_6_6_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(7),
      O => array_reg_512_767_7_7_n_0,
      WCLK => clk,
      WE => \d_reg[45]_0\
    );
array_reg_512_767_8_8: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(8),
      O => array_reg_512_767_8_8_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_512_767_9_9: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(9),
      O => array_reg_512_767_9_9_n_0,
      WCLK => clk,
      WE => \d_reg[45]_3\
    );
array_reg_768_1023_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(0),
      O => array_reg_768_1023_0_0_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_10_10: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(10),
      O => array_reg_768_1023_10_10_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_11_11: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(11),
      O => array_reg_768_1023_11_11_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_12_12: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(12),
      O => array_reg_768_1023_12_12_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_13_13: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(13),
      O => array_reg_768_1023_13_13_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_14_14: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(14),
      O => array_reg_768_1023_14_14_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_15_15: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(15),
      O => array_reg_768_1023_15_15_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_16_16: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(16),
      O => array_reg_768_1023_16_16_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_17_17: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(17),
      O => array_reg_768_1023_17_17_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_18_18: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(18),
      O => array_reg_768_1023_18_18_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_19_19: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(19),
      O => array_reg_768_1023_19_19_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_1_1: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(1),
      O => array_reg_768_1023_1_1_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_20_20: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(20),
      O => array_reg_768_1023_20_20_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_21_21: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(21),
      O => array_reg_768_1023_21_21_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_22_22: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(22),
      O => array_reg_768_1023_22_22_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_23_23: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(23),
      O => array_reg_768_1023_23_23_n_0,
      WCLK => clk,
      WE => \d_reg[45]_7\
    );
array_reg_768_1023_24_24: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(24),
      O => array_reg_768_1023_24_24_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_25_25: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(25),
      O => array_reg_768_1023_25_25_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_26_26: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(26),
      O => array_reg_768_1023_26_26_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_27_27: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(27),
      O => array_reg_768_1023_27_27_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_28_28: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(28),
      O => array_reg_768_1023_28_28_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_29_29: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(29),
      O => array_reg_768_1023_29_29_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_2_2: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(2),
      O => array_reg_768_1023_2_2_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_30_30: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(30),
      O => array_reg_768_1023_30_30_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_31_31: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(31),
      O => array_reg_768_1023_31_31_n_0,
      WCLK => clk,
      WE => \d_reg[45]_10\
    );
array_reg_768_1023_3_3: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(3),
      O => array_reg_768_1023_3_3_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_4_4: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(4),
      O => array_reg_768_1023_4_4_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_5_5: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => p_0_in1_in(5),
      O => array_reg_768_1023_5_5_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_6_6: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(6),
      O => array_reg_768_1023_6_6_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_7_7: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => \d_reg[44]\(7 downto 0),
      D => p_0_in1_in(7),
      O => array_reg_768_1023_7_7_n_0,
      WCLK => clk,
      WE => \d_reg[45]_1\
    );
array_reg_768_1023_8_8: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(8),
      O => array_reg_768_1023_8_8_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
array_reg_768_1023_9_9: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => cell_addr(7 downto 0),
      D => p_0_in1_in(9),
      O => array_reg_768_1023_9_9_n_0,
      WCLK => clk,
      WE => \d_reg[45]_4\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(16),
      I1 => rdata1(24),
      I2 => \d_reg[35]\,
      I3 => rdata1(0),
      I4 => \d_reg[34]\,
      I5 => rdata1(8),
      O => rdata0(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_0_0_n_0,
      I1 => array_reg_512_767_0_0_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_0_0_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_0_0_n_0,
      O => rdata1(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(26),
      I1 => \d_reg[35]\,
      I2 => rdata1(10),
      O => p_0_in(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_10_10_n_0,
      I1 => array_reg_512_767_10_10_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_10_10_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_10_10_n_0,
      O => rdata1(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(27),
      I1 => \d_reg[35]\,
      I2 => rdata1(11),
      O => p_0_in(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_11_11_n_0,
      I1 => array_reg_512_767_11_11_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_11_11_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_11_11_n_0,
      O => rdata1(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(28),
      I1 => \d_reg[35]\,
      I2 => rdata1(12),
      O => p_0_in(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_12_12_n_0,
      I1 => array_reg_512_767_12_12_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_12_12_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_12_12_n_0,
      O => rdata1(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(29),
      I1 => \d_reg[35]\,
      I2 => rdata1(13),
      O => p_0_in(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_13_13_n_0,
      I1 => array_reg_512_767_13_13_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_13_13_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_13_13_n_0,
      O => rdata1(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(30),
      I1 => \d_reg[35]\,
      I2 => rdata1(14),
      O => p_0_in(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_14_14_n_0,
      I1 => array_reg_512_767_14_14_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_14_14_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_14_14_n_0,
      O => rdata1(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(31),
      I1 => \d_reg[35]\,
      I2 => rdata1(15),
      O => p_0_in(15)
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_15_15_n_0,
      I1 => array_reg_512_767_15_15_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_15_15_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_15_15_n_0,
      O => rdata1(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(16),
      I1 => \d_reg[34]\,
      I2 => rdata1(24),
      O => p_0_in(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_16_16_n_0,
      I1 => array_reg_512_767_16_16_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_16_16_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_16_16_n_0,
      O => rdata1(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(17),
      I1 => \d_reg[34]\,
      I2 => rdata1(25),
      O => p_0_in(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_17_17_n_0,
      I1 => array_reg_512_767_17_17_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_17_17_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_17_17_n_0,
      O => rdata1(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(18),
      I1 => \d_reg[34]\,
      I2 => rdata1(26),
      O => p_0_in(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_18_18_n_0,
      I1 => array_reg_512_767_18_18_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_18_18_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_18_18_n_0,
      O => rdata1(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(19),
      I1 => \d_reg[34]\,
      I2 => rdata1(27),
      O => p_0_in(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_19_19_n_0,
      I1 => array_reg_512_767_19_19_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_19_19_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_19_19_n_0,
      O => rdata1(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(17),
      I1 => rdata1(25),
      I2 => \d_reg[35]\,
      I3 => rdata1(1),
      I4 => \d_reg[34]\,
      I5 => rdata1(9),
      O => rdata0(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_1_1_n_0,
      I1 => array_reg_512_767_1_1_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_1_1_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_1_1_n_0,
      O => rdata1(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(20),
      I1 => \d_reg[34]\,
      I2 => rdata1(28),
      O => p_0_in(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_20_20_n_0,
      I1 => array_reg_512_767_20_20_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_20_20_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_20_20_n_0,
      O => rdata1(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(21),
      I1 => \d_reg[34]\,
      I2 => rdata1(29),
      O => p_0_in(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_21_21_n_0,
      I1 => array_reg_512_767_21_21_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_21_21_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_21_21_n_0,
      O => rdata1(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(22),
      I1 => \d_reg[34]\,
      I2 => rdata1(30),
      O => p_0_in(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_22_22_n_0,
      I1 => array_reg_512_767_22_22_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_22_22_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_22_22_n_0,
      O => rdata1(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(23),
      I1 => \d_reg[34]\,
      I2 => rdata1(31),
      O => p_0_in(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_23_23_n_0,
      I1 => array_reg_512_767_23_23_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_23_23_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_23_23_n_0,
      O => rdata1(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_24_24_n_0,
      I1 => array_reg_512_767_24_24_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_24_24_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_24_24_n_0,
      O => rdata1(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_25_25_n_0,
      I1 => array_reg_512_767_25_25_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_25_25_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_25_25_n_0,
      O => rdata1(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_26_26_n_0,
      I1 => array_reg_512_767_26_26_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_26_26_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_26_26_n_0,
      O => rdata1(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_27_27_n_0,
      I1 => array_reg_512_767_27_27_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_27_27_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_27_27_n_0,
      O => rdata1(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_28_28_n_0,
      I1 => array_reg_512_767_28_28_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_28_28_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_28_28_n_0,
      O => rdata1(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_29_29_n_0,
      I1 => array_reg_512_767_29_29_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_29_29_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_29_29_n_0,
      O => rdata1(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(18),
      I1 => rdata1(26),
      I2 => \d_reg[35]\,
      I3 => rdata1(2),
      I4 => \d_reg[34]\,
      I5 => rdata1(10),
      O => rdata0(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_2_2_n_0,
      I1 => array_reg_512_767_2_2_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_2_2_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_2_2_n_0,
      O => rdata1(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_30_30_n_0,
      I1 => array_reg_512_767_30_30_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_30_30_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_30_30_n_0,
      O => rdata1(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_31_31_n_0,
      I1 => array_reg_512_767_31_31_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_31_31_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_31_31_n_0,
      O => rdata1(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(19),
      I1 => rdata1(27),
      I2 => \d_reg[35]\,
      I3 => rdata1(3),
      I4 => \d_reg[34]\,
      I5 => rdata1(11),
      O => rdata0(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_3_3_n_0,
      I1 => array_reg_512_767_3_3_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_3_3_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_3_3_n_0,
      O => rdata1(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(20),
      I1 => rdata1(28),
      I2 => \d_reg[35]\,
      I3 => rdata1(4),
      I4 => \d_reg[34]\,
      I5 => rdata1(12),
      O => rdata0(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_4_4_n_0,
      I1 => array_reg_512_767_4_4_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_4_4_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_4_4_n_0,
      O => rdata1(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(21),
      I1 => rdata1(29),
      I2 => \d_reg[35]\,
      I3 => rdata1(5),
      I4 => \d_reg[34]\,
      I5 => rdata1(13),
      O => rdata0(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_5_5_n_0,
      I1 => array_reg_512_767_5_5_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_5_5_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_5_5_n_0,
      O => rdata1(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(22),
      I1 => rdata1(30),
      I2 => \d_reg[35]\,
      I3 => rdata1(6),
      I4 => \d_reg[34]\,
      I5 => rdata1(14),
      O => rdata0(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_6_6_n_0,
      I1 => array_reg_512_767_6_6_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_6_6_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_6_6_n_0,
      O => rdata1(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rdata1(23),
      I1 => rdata1(31),
      I2 => \d_reg[35]\,
      I3 => rdata1(7),
      I4 => \d_reg[34]\,
      I5 => rdata1(15),
      O => rdata0(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_7_7_n_0,
      I1 => array_reg_512_767_7_7_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_7_7_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_7_7_n_0,
      O => rdata1(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(24),
      I1 => \d_reg[35]\,
      I2 => rdata1(8),
      O => p_0_in(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_8_8_n_0,
      I1 => array_reg_512_767_8_8_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_8_8_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_8_8_n_0,
      O => rdata1(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata1(25),
      I1 => \d_reg[35]\,
      I2 => rdata1(9),
      O => p_0_in(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => array_reg_768_1023_9_9_n_0,
      I1 => array_reg_512_767_9_9_n_0,
      I2 => cell_addr(9),
      I3 => array_reg_256_511_9_9_n_0,
      I4 => cell_addr(8),
      I5 => array_reg_0_255_9_9_n_0,
      O => rdata1(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(0),
      Q => i_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(10),
      Q => i_rdata(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(11),
      Q => i_rdata(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(12),
      Q => i_rdata(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(13),
      Q => i_rdata(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(14),
      Q => i_rdata(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(15),
      Q => i_rdata(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(16),
      Q => i_rdata(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(17),
      Q => i_rdata(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(18),
      Q => i_rdata(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(19),
      Q => i_rdata(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(1),
      Q => i_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(20),
      Q => i_rdata(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(21),
      Q => i_rdata(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(22),
      Q => i_rdata(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(23),
      Q => i_rdata(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(24),
      Q => i_rdata(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(25),
      Q => i_rdata(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(26),
      Q => i_rdata(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(27),
      Q => i_rdata(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(28),
      Q => i_rdata(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(29),
      Q => i_rdata(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(2),
      Q => i_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(30),
      Q => i_rdata(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata1(31),
      Q => i_rdata(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(3),
      Q => i_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(4),
      Q => i_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(5),
      Q => i_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(6),
      Q => i_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => rdata0(7),
      Q => i_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(8),
      Q => i_rdata(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in(9),
      Q => i_rdata(9),
      R => '0'
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rst_r_reg[9]\,
      Q => resp,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_timer_controller is
  port (
    p_resp : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    p_w_rb : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_req : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_timer_controller : entity is "timer_controller";
end femto_bd_timer_controller;

architecture STRUCTURE of femto_bd_timer_controller is
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal div : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \div0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \div0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \div0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \div0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \div0_carry__0_n_0\ : STD_LOGIC;
  signal \div0_carry__0_n_1\ : STD_LOGIC;
  signal \div0_carry__0_n_2\ : STD_LOGIC;
  signal \div0_carry__0_n_3\ : STD_LOGIC;
  signal \div0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \div0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \div0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \div0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \div0_carry__1_n_0\ : STD_LOGIC;
  signal \div0_carry__1_n_1\ : STD_LOGIC;
  signal \div0_carry__1_n_2\ : STD_LOGIC;
  signal \div0_carry__1_n_3\ : STD_LOGIC;
  signal \div0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \div0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \div0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \div0_carry__2_n_2\ : STD_LOGIC;
  signal \div0_carry__2_n_3\ : STD_LOGIC;
  signal div0_carry_i_1_n_0 : STD_LOGIC;
  signal div0_carry_i_2_n_0 : STD_LOGIC;
  signal div0_carry_i_3_n_0 : STD_LOGIC;
  signal div0_carry_i_4_n_0 : STD_LOGIC;
  signal div0_carry_n_0 : STD_LOGIC;
  signal div0_carry_n_1 : STD_LOGIC;
  signal div0_carry_n_2 : STD_LOGIC;
  signal div0_carry_n_3 : STD_LOGIC;
  signal \div[0]_i_1_n_0\ : STD_LOGIC;
  signal \div[1]_i_1_n_0\ : STD_LOGIC;
  signal \div[2]_i_1_n_0\ : STD_LOGIC;
  signal \div[4]_i_1_n_0\ : STD_LOGIC;
  signal \div[4]_i_2_n_0\ : STD_LOGIC;
  signal div_1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \div_reg_n_0_[0]\ : STD_LOGIC;
  signal \div_reg_n_0_[10]\ : STD_LOGIC;
  signal \div_reg_n_0_[11]\ : STD_LOGIC;
  signal \div_reg_n_0_[12]\ : STD_LOGIC;
  signal \div_reg_n_0_[13]\ : STD_LOGIC;
  signal \div_reg_n_0_[14]\ : STD_LOGIC;
  signal \div_reg_n_0_[15]\ : STD_LOGIC;
  signal \div_reg_n_0_[1]\ : STD_LOGIC;
  signal \div_reg_n_0_[2]\ : STD_LOGIC;
  signal \div_reg_n_0_[3]\ : STD_LOGIC;
  signal \div_reg_n_0_[4]\ : STD_LOGIC;
  signal \div_reg_n_0_[5]\ : STD_LOGIC;
  signal \div_reg_n_0_[6]\ : STD_LOGIC;
  signal \div_reg_n_0_[7]\ : STD_LOGIC;
  signal \div_reg_n_0_[8]\ : STD_LOGIC;
  signal \div_reg_n_0_[9]\ : STD_LOGIC;
  signal inten_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_10_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_11_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_12_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_13_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_7_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_8_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_9_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata : STD_LOGIC_VECTOR ( 31 to 31 );
  signal rdata0 : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal resp_i_1_n_0 : STD_LOGIC;
  signal tr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tr0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__0_n_0\ : STD_LOGIC;
  signal \tr0_carry__0_n_1\ : STD_LOGIC;
  signal \tr0_carry__0_n_2\ : STD_LOGIC;
  signal \tr0_carry__0_n_3\ : STD_LOGIC;
  signal \tr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__1_n_0\ : STD_LOGIC;
  signal \tr0_carry__1_n_1\ : STD_LOGIC;
  signal \tr0_carry__1_n_2\ : STD_LOGIC;
  signal \tr0_carry__1_n_3\ : STD_LOGIC;
  signal \tr0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__2_n_0\ : STD_LOGIC;
  signal \tr0_carry__2_n_1\ : STD_LOGIC;
  signal \tr0_carry__2_n_2\ : STD_LOGIC;
  signal \tr0_carry__2_n_3\ : STD_LOGIC;
  signal \tr0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__3_n_0\ : STD_LOGIC;
  signal \tr0_carry__3_n_1\ : STD_LOGIC;
  signal \tr0_carry__3_n_2\ : STD_LOGIC;
  signal \tr0_carry__3_n_3\ : STD_LOGIC;
  signal \tr0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__4_n_0\ : STD_LOGIC;
  signal \tr0_carry__4_n_1\ : STD_LOGIC;
  signal \tr0_carry__4_n_2\ : STD_LOGIC;
  signal \tr0_carry__4_n_3\ : STD_LOGIC;
  signal \tr0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \tr0_carry__5_n_0\ : STD_LOGIC;
  signal \tr0_carry__5_n_1\ : STD_LOGIC;
  signal \tr0_carry__5_n_2\ : STD_LOGIC;
  signal \tr0_carry__5_n_3\ : STD_LOGIC;
  signal \tr0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \tr0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \tr0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \tr0_carry__6_n_2\ : STD_LOGIC;
  signal \tr0_carry__6_n_3\ : STD_LOGIC;
  signal tr0_carry_i_1_n_0 : STD_LOGIC;
  signal tr0_carry_i_2_n_0 : STD_LOGIC;
  signal tr0_carry_i_3_n_0 : STD_LOGIC;
  signal tr0_carry_i_4_n_0 : STD_LOGIC;
  signal tr0_carry_n_0 : STD_LOGIC;
  signal tr0_carry_n_1 : STD_LOGIC;
  signal tr0_carry_n_2 : STD_LOGIC;
  signal tr0_carry_n_3 : STD_LOGIC;
  signal \tr[31]_i_1_n_0\ : STD_LOGIC;
  signal \tr[31]_i_2_n_0\ : STD_LOGIC;
  signal \tr[31]_i_4_n_0\ : STD_LOGIC;
  signal \tr[31]_i_5_n_0\ : STD_LOGIC;
  signal \tr[31]_i_6_n_0\ : STD_LOGIC;
  signal \tr[31]_i_7_n_0\ : STD_LOGIC;
  signal \NLW_div0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_div0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tr0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tr0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div[0]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \div[10]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \div[11]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \div[12]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \div[13]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \div[14]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \div[15]_i_3\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \div[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \div[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \div[4]_i_2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \div[5]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \div[6]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \div[7]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \div[8]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \div[9]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_10 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_11 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_12 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_13 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_3 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_4 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_6 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_9 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \rdata[1]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \tr[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \tr[10]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \tr[11]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \tr[12]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \tr[13]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \tr[14]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \tr[15]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \tr[16]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \tr[17]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \tr[18]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \tr[19]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \tr[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tr[20]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \tr[21]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \tr[22]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tr[23]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tr[24]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \tr[25]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \tr[26]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \tr[27]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \tr[28]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \tr[29]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \tr[2]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tr[30]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \tr[31]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \tr[31]_i_6\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \tr[31]_i_7\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \tr[3]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \tr[4]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \tr[5]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \tr[6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \tr[7]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \tr[8]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \tr[9]_i_1\ : label is "soft_lutpair476";
begin
  p_rdata(31 downto 0) <= \^p_rdata\(31 downto 0);
div0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => div0_carry_n_0,
      CO(2) => div0_carry_n_1,
      CO(1) => div0_carry_n_2,
      CO(0) => div0_carry_n_3,
      CYINIT => \div_reg_n_0_[0]\,
      DI(3) => \div_reg_n_0_[4]\,
      DI(2) => \div_reg_n_0_[3]\,
      DI(1) => \div_reg_n_0_[2]\,
      DI(0) => \div_reg_n_0_[1]\,
      O(3 downto 0) => data0(4 downto 1),
      S(3) => div0_carry_i_1_n_0,
      S(2) => div0_carry_i_2_n_0,
      S(1) => div0_carry_i_3_n_0,
      S(0) => div0_carry_i_4_n_0
    );
\div0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => div0_carry_n_0,
      CO(3) => \div0_carry__0_n_0\,
      CO(2) => \div0_carry__0_n_1\,
      CO(1) => \div0_carry__0_n_2\,
      CO(0) => \div0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \div_reg_n_0_[8]\,
      DI(2) => \div_reg_n_0_[7]\,
      DI(1) => \div_reg_n_0_[6]\,
      DI(0) => \div_reg_n_0_[5]\,
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \div0_carry__0_i_1_n_0\,
      S(2) => \div0_carry__0_i_2_n_0\,
      S(1) => \div0_carry__0_i_3_n_0\,
      S(0) => \div0_carry__0_i_4_n_0\
    );
\div0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[8]\,
      O => \div0_carry__0_i_1_n_0\
    );
\div0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[7]\,
      O => \div0_carry__0_i_2_n_0\
    );
\div0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[6]\,
      O => \div0_carry__0_i_3_n_0\
    );
\div0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[5]\,
      O => \div0_carry__0_i_4_n_0\
    );
\div0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \div0_carry__0_n_0\,
      CO(3) => \div0_carry__1_n_0\,
      CO(2) => \div0_carry__1_n_1\,
      CO(1) => \div0_carry__1_n_2\,
      CO(0) => \div0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \div_reg_n_0_[12]\,
      DI(2) => \div_reg_n_0_[11]\,
      DI(1) => \div_reg_n_0_[10]\,
      DI(0) => \div_reg_n_0_[9]\,
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \div0_carry__1_i_1_n_0\,
      S(2) => \div0_carry__1_i_2_n_0\,
      S(1) => \div0_carry__1_i_3_n_0\,
      S(0) => \div0_carry__1_i_4_n_0\
    );
\div0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[12]\,
      O => \div0_carry__1_i_1_n_0\
    );
\div0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[11]\,
      O => \div0_carry__1_i_2_n_0\
    );
\div0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[10]\,
      O => \div0_carry__1_i_3_n_0\
    );
\div0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[9]\,
      O => \div0_carry__1_i_4_n_0\
    );
\div0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \div0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_div0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \div0_carry__2_n_2\,
      CO(0) => \div0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \div_reg_n_0_[14]\,
      DI(0) => \div_reg_n_0_[13]\,
      O(3) => \NLW_div0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(15 downto 13),
      S(3) => '0',
      S(2) => \div0_carry__2_i_1_n_0\,
      S(1) => \div0_carry__2_i_2_n_0\,
      S(0) => \div0_carry__2_i_3_n_0\
    );
\div0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[15]\,
      O => \div0_carry__2_i_1_n_0\
    );
\div0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[14]\,
      O => \div0_carry__2_i_2_n_0\
    );
\div0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[13]\,
      O => \div0_carry__2_i_3_n_0\
    );
div0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[4]\,
      O => div0_carry_i_1_n_0
    );
div0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[3]\,
      O => div0_carry_i_2_n_0
    );
div0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[2]\,
      O => div0_carry_i_3_n_0
    );
div0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \div_reg_n_0_[1]\,
      O => div0_carry_i_4_n_0
    );
\div[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \div_reg_n_0_[0]\,
      I1 => \tr[31]_i_5_n_0\,
      O => \div[0]_i_1_n_0\
    );
\div[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(10),
      O => div_1(10)
    );
\div[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(11),
      O => div_1(11)
    );
\div[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(12),
      O => div_1(12)
    );
\div[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(13),
      O => div_1(13)
    );
\div[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(14),
      O => div_1(14)
    );
\div[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tr[31]_i_5_n_0\,
      I1 => rstn,
      O => div(3)
    );
\div[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interrupt_INST_0_i_2_n_0,
      I1 => interrupt_INST_0_i_3_n_0,
      I2 => interrupt_INST_0_i_4_n_0,
      I3 => tr(0),
      O => p_1_in
    );
\div[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(15),
      O => div_1(15)
    );
\div[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(1),
      I2 => \tr[31]_i_5_n_0\,
      O => \div[1]_i_1_n_0\
    );
\div[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(2),
      I2 => \tr[31]_i_5_n_0\,
      O => \div[2]_i_1_n_0\
    );
\div[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(3),
      O => div_1(3)
    );
\div[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => tr(0),
      I1 => interrupt_INST_0_i_4_n_0,
      I2 => interrupt_INST_0_i_3_n_0,
      I3 => interrupt_INST_0_i_2_n_0,
      I4 => \tr[31]_i_5_n_0\,
      O => \div[4]_i_1_n_0\
    );
\div[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(4),
      I2 => \tr[31]_i_5_n_0\,
      O => \div[4]_i_2_n_0\
    );
\div[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(5),
      O => div_1(5)
    );
\div[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(6),
      O => div_1(6)
    );
\div[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(7),
      O => div_1(7)
    );
\div[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(8),
      O => div_1(8)
    );
\div[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => data0(9),
      O => div_1(9)
    );
\div_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \div[4]_i_1_n_0\,
      D => \div[0]_i_1_n_0\,
      Q => \div_reg_n_0_[0]\,
      R => \tr[31]_i_1_n_0\
    );
\div_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(10),
      Q => \div_reg_n_0_[10]\,
      R => div(3)
    );
\div_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(11),
      Q => \div_reg_n_0_[11]\,
      R => div(3)
    );
\div_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(12),
      Q => \div_reg_n_0_[12]\,
      R => div(3)
    );
\div_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(13),
      Q => \div_reg_n_0_[13]\,
      R => div(3)
    );
\div_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(14),
      Q => \div_reg_n_0_[14]\,
      R => div(3)
    );
\div_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(15),
      Q => \div_reg_n_0_[15]\,
      R => div(3)
    );
\div_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \div[4]_i_1_n_0\,
      D => \div[1]_i_1_n_0\,
      Q => \div_reg_n_0_[1]\,
      R => \tr[31]_i_1_n_0\
    );
\div_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \div[4]_i_1_n_0\,
      D => \div[2]_i_1_n_0\,
      Q => \div_reg_n_0_[2]\,
      R => \tr[31]_i_1_n_0\
    );
\div_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(3),
      Q => \div_reg_n_0_[3]\,
      R => div(3)
    );
\div_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \div[4]_i_1_n_0\,
      D => \div[4]_i_2_n_0\,
      Q => \div_reg_n_0_[4]\,
      R => \tr[31]_i_1_n_0\
    );
\div_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(5),
      Q => \div_reg_n_0_[5]\,
      R => div(3)
    );
\div_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(6),
      Q => \div_reg_n_0_[6]\,
      R => div(3)
    );
\div_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(7),
      Q => \div_reg_n_0_[7]\,
      R => div(3)
    );
\div_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(8),
      Q => \div_reg_n_0_[8]\,
      R => div(3)
    );
\div_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in,
      D => div_1(9),
      Q => \div_reg_n_0_[9]\,
      R => div(3)
    );
inten_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => p_1_in_0(7),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_addr(2),
      I3 => p_wdata(7),
      I4 => rstn,
      O => inten_i_1_n_0
    );
inten_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inten_i_1_n_0,
      Q => p_1_in_0(7),
      R => '0'
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => p_1_in_0(7),
      I2 => tr(0),
      I3 => interrupt_INST_0_i_2_n_0,
      I4 => interrupt_INST_0_i_3_n_0,
      I5 => interrupt_INST_0_i_4_n_0,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interrupt_INST_0_i_5_n_0,
      I1 => interrupt_INST_0_i_6_n_0,
      I2 => interrupt_INST_0_i_7_n_0,
      I3 => interrupt_INST_0_i_8_n_0,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(19),
      I1 => tr(18),
      I2 => tr(21),
      I3 => tr(20),
      O => interrupt_INST_0_i_10_n_0
    );
interrupt_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(27),
      I1 => tr(26),
      I2 => tr(29),
      I3 => tr(28),
      O => interrupt_INST_0_i_11_n_0
    );
interrupt_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(7),
      I1 => tr(6),
      I2 => tr(9),
      I3 => tr(8),
      O => interrupt_INST_0_i_12_n_0
    );
interrupt_INST_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(15),
      I1 => tr(14),
      I2 => tr(17),
      I3 => tr(16),
      O => interrupt_INST_0_i_13_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => interrupt_INST_0_i_9_n_0,
      I1 => interrupt_INST_0_i_10_n_0,
      I2 => tr(31),
      I3 => tr(30),
      I4 => tr(1),
      I5 => interrupt_INST_0_i_11_n_0,
      O => interrupt_INST_0_i_2_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tr(4),
      I1 => tr(5),
      I2 => tr(2),
      I3 => tr(3),
      I4 => interrupt_INST_0_i_12_n_0,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tr(12),
      I1 => tr(13),
      I2 => tr(10),
      I3 => tr(11),
      I4 => interrupt_INST_0_i_13_n_0,
      O => interrupt_INST_0_i_4_n_0
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \div_reg_n_0_[5]\,
      I1 => \div_reg_n_0_[4]\,
      I2 => \div_reg_n_0_[7]\,
      I3 => \div_reg_n_0_[6]\,
      O => interrupt_INST_0_i_5_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \div_reg_n_0_[1]\,
      I1 => \div_reg_n_0_[0]\,
      I2 => \div_reg_n_0_[3]\,
      I3 => \div_reg_n_0_[2]\,
      O => interrupt_INST_0_i_6_n_0
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \div_reg_n_0_[13]\,
      I1 => \div_reg_n_0_[12]\,
      I2 => \div_reg_n_0_[15]\,
      I3 => \div_reg_n_0_[14]\,
      O => interrupt_INST_0_i_7_n_0
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \div_reg_n_0_[9]\,
      I1 => \div_reg_n_0_[8]\,
      I2 => \div_reg_n_0_[11]\,
      I3 => \div_reg_n_0_[10]\,
      O => interrupt_INST_0_i_8_n_0
    );
interrupt_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(23),
      I1 => tr(22),
      I2 => tr(25),
      I3 => tr(24),
      O => interrupt_INST_0_i_9_n_0
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(0),
      I1 => p_addr(2),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(10),
      I1 => p_addr(2),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(11),
      I1 => p_addr(2),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(12),
      I1 => p_addr(2),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(13),
      I1 => p_addr(2),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(14),
      I1 => p_addr(2),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(15),
      I1 => p_addr(2),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(16),
      I1 => p_addr(2),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(17),
      I1 => p_addr(2),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(18),
      I1 => p_addr(2),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(19),
      I1 => p_addr(2),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(1),
      I1 => p_addr(2),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(20),
      I1 => p_addr(2),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(21),
      I1 => p_addr(2),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(22),
      I1 => p_addr(2),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(23),
      I1 => p_addr(2),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(24),
      I1 => p_addr(2),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(25),
      I1 => p_addr(2),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(26),
      I1 => p_addr(2),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(27),
      I1 => p_addr(2),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(28),
      I1 => p_addr(2),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(29),
      I1 => p_addr(2),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(2),
      I1 => p_addr(2),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(30),
      I1 => p_addr(2),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_w_rb,
      I1 => p_addr(2),
      I2 => \rdata[31]_i_4_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => p_req,
      I1 => p_acc(1),
      I2 => p_acc(0),
      I3 => p_addr(1),
      I4 => p_addr(0),
      I5 => p_w_rb,
      O => rdata0
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(31),
      I1 => p_addr(2),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => p_addr(0),
      I1 => p_addr(1),
      I2 => p_acc(0),
      I3 => p_acc(1),
      I4 => p_req,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(3),
      I1 => p_addr(2),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(4),
      I1 => p_addr(2),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(5),
      I1 => p_addr(2),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(6),
      I1 => p_addr(2),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_1_in_0(7),
      I1 => p_addr(2),
      I2 => tr(7),
      I3 => rdata0,
      I4 => \^p_rdata\(7),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(8),
      I1 => p_addr(2),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tr(9),
      I1 => p_addr(2),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[0]_i_1_n_0\,
      Q => \^p_rdata\(0),
      R => rdata(31)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[10]_i_1_n_0\,
      Q => \^p_rdata\(10),
      R => rdata(31)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[11]_i_1_n_0\,
      Q => \^p_rdata\(11),
      R => rdata(31)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[12]_i_1_n_0\,
      Q => \^p_rdata\(12),
      R => rdata(31)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[13]_i_1_n_0\,
      Q => \^p_rdata\(13),
      R => rdata(31)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[14]_i_1_n_0\,
      Q => \^p_rdata\(14),
      R => rdata(31)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[15]_i_1_n_0\,
      Q => \^p_rdata\(15),
      R => rdata(31)
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[16]_i_1_n_0\,
      Q => \^p_rdata\(16),
      R => rdata(31)
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[17]_i_1_n_0\,
      Q => \^p_rdata\(17),
      R => rdata(31)
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[18]_i_1_n_0\,
      Q => \^p_rdata\(18),
      R => rdata(31)
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[19]_i_1_n_0\,
      Q => \^p_rdata\(19),
      R => rdata(31)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[1]_i_1_n_0\,
      Q => \^p_rdata\(1),
      R => rdata(31)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[20]_i_1_n_0\,
      Q => \^p_rdata\(20),
      R => rdata(31)
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[21]_i_1_n_0\,
      Q => \^p_rdata\(21),
      R => rdata(31)
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[22]_i_1_n_0\,
      Q => \^p_rdata\(22),
      R => rdata(31)
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[23]_i_1_n_0\,
      Q => \^p_rdata\(23),
      R => rdata(31)
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[24]_i_1_n_0\,
      Q => \^p_rdata\(24),
      R => rdata(31)
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[25]_i_1_n_0\,
      Q => \^p_rdata\(25),
      R => rdata(31)
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[26]_i_1_n_0\,
      Q => \^p_rdata\(26),
      R => rdata(31)
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[27]_i_1_n_0\,
      Q => \^p_rdata\(27),
      R => rdata(31)
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[28]_i_1_n_0\,
      Q => \^p_rdata\(28),
      R => rdata(31)
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[29]_i_1_n_0\,
      Q => \^p_rdata\(29),
      R => rdata(31)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[2]_i_1_n_0\,
      Q => \^p_rdata\(2),
      R => rdata(31)
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[30]_i_1_n_0\,
      Q => \^p_rdata\(30),
      R => rdata(31)
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[31]_i_3_n_0\,
      Q => \^p_rdata\(31),
      R => rdata(31)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[3]_i_1_n_0\,
      Q => \^p_rdata\(3),
      R => rdata(31)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[4]_i_1_n_0\,
      Q => \^p_rdata\(4),
      R => rdata(31)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[5]_i_1_n_0\,
      Q => \^p_rdata\(5),
      R => rdata(31)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[6]_i_1_n_0\,
      Q => \^p_rdata\(6),
      R => rdata(31)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rdata[7]_i_1_n_0\,
      Q => \^p_rdata\(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[8]_i_1_n_0\,
      Q => \^p_rdata\(8),
      R => rdata(31)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rdata0,
      D => \rdata[9]_i_1_n_0\,
      Q => \^p_rdata\(9),
      R => rdata(31)
    );
resp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => p_addr(0),
      I1 => p_addr(1),
      I2 => p_acc(0),
      I3 => p_acc(1),
      I4 => p_req,
      I5 => rstn,
      O => resp_i_1_n_0
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => resp_i_1_n_0,
      Q => p_resp,
      R => '0'
    );
tr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tr0_carry_n_0,
      CO(2) => tr0_carry_n_1,
      CO(1) => tr0_carry_n_2,
      CO(0) => tr0_carry_n_3,
      CYINIT => tr(0),
      DI(3 downto 0) => tr(4 downto 1),
      O(3 downto 0) => tr0(4 downto 1),
      S(3) => tr0_carry_i_1_n_0,
      S(2) => tr0_carry_i_2_n_0,
      S(1) => tr0_carry_i_3_n_0,
      S(0) => tr0_carry_i_4_n_0
    );
\tr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tr0_carry_n_0,
      CO(3) => \tr0_carry__0_n_0\,
      CO(2) => \tr0_carry__0_n_1\,
      CO(1) => \tr0_carry__0_n_2\,
      CO(0) => \tr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(8 downto 5),
      O(3 downto 0) => tr0(8 downto 5),
      S(3) => \tr0_carry__0_i_1_n_0\,
      S(2) => \tr0_carry__0_i_2_n_0\,
      S(1) => \tr0_carry__0_i_3_n_0\,
      S(0) => \tr0_carry__0_i_4_n_0\
    );
\tr0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(8),
      O => \tr0_carry__0_i_1_n_0\
    );
\tr0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(7),
      O => \tr0_carry__0_i_2_n_0\
    );
\tr0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(6),
      O => \tr0_carry__0_i_3_n_0\
    );
\tr0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(5),
      O => \tr0_carry__0_i_4_n_0\
    );
\tr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__0_n_0\,
      CO(3) => \tr0_carry__1_n_0\,
      CO(2) => \tr0_carry__1_n_1\,
      CO(1) => \tr0_carry__1_n_2\,
      CO(0) => \tr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(12 downto 9),
      O(3 downto 0) => tr0(12 downto 9),
      S(3) => \tr0_carry__1_i_1_n_0\,
      S(2) => \tr0_carry__1_i_2_n_0\,
      S(1) => \tr0_carry__1_i_3_n_0\,
      S(0) => \tr0_carry__1_i_4_n_0\
    );
\tr0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(12),
      O => \tr0_carry__1_i_1_n_0\
    );
\tr0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(11),
      O => \tr0_carry__1_i_2_n_0\
    );
\tr0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(10),
      O => \tr0_carry__1_i_3_n_0\
    );
\tr0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(9),
      O => \tr0_carry__1_i_4_n_0\
    );
\tr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__1_n_0\,
      CO(3) => \tr0_carry__2_n_0\,
      CO(2) => \tr0_carry__2_n_1\,
      CO(1) => \tr0_carry__2_n_2\,
      CO(0) => \tr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(16 downto 13),
      O(3 downto 0) => tr0(16 downto 13),
      S(3) => \tr0_carry__2_i_1_n_0\,
      S(2) => \tr0_carry__2_i_2_n_0\,
      S(1) => \tr0_carry__2_i_3_n_0\,
      S(0) => \tr0_carry__2_i_4_n_0\
    );
\tr0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(16),
      O => \tr0_carry__2_i_1_n_0\
    );
\tr0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(15),
      O => \tr0_carry__2_i_2_n_0\
    );
\tr0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(14),
      O => \tr0_carry__2_i_3_n_0\
    );
\tr0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(13),
      O => \tr0_carry__2_i_4_n_0\
    );
\tr0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__2_n_0\,
      CO(3) => \tr0_carry__3_n_0\,
      CO(2) => \tr0_carry__3_n_1\,
      CO(1) => \tr0_carry__3_n_2\,
      CO(0) => \tr0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(20 downto 17),
      O(3 downto 0) => tr0(20 downto 17),
      S(3) => \tr0_carry__3_i_1_n_0\,
      S(2) => \tr0_carry__3_i_2_n_0\,
      S(1) => \tr0_carry__3_i_3_n_0\,
      S(0) => \tr0_carry__3_i_4_n_0\
    );
\tr0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(20),
      O => \tr0_carry__3_i_1_n_0\
    );
\tr0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(19),
      O => \tr0_carry__3_i_2_n_0\
    );
\tr0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(18),
      O => \tr0_carry__3_i_3_n_0\
    );
\tr0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(17),
      O => \tr0_carry__3_i_4_n_0\
    );
\tr0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__3_n_0\,
      CO(3) => \tr0_carry__4_n_0\,
      CO(2) => \tr0_carry__4_n_1\,
      CO(1) => \tr0_carry__4_n_2\,
      CO(0) => \tr0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(24 downto 21),
      O(3 downto 0) => tr0(24 downto 21),
      S(3) => \tr0_carry__4_i_1_n_0\,
      S(2) => \tr0_carry__4_i_2_n_0\,
      S(1) => \tr0_carry__4_i_3_n_0\,
      S(0) => \tr0_carry__4_i_4_n_0\
    );
\tr0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(24),
      O => \tr0_carry__4_i_1_n_0\
    );
\tr0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(23),
      O => \tr0_carry__4_i_2_n_0\
    );
\tr0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(22),
      O => \tr0_carry__4_i_3_n_0\
    );
\tr0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(21),
      O => \tr0_carry__4_i_4_n_0\
    );
\tr0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__4_n_0\,
      CO(3) => \tr0_carry__5_n_0\,
      CO(2) => \tr0_carry__5_n_1\,
      CO(1) => \tr0_carry__5_n_2\,
      CO(0) => \tr0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tr(28 downto 25),
      O(3 downto 0) => tr0(28 downto 25),
      S(3) => \tr0_carry__5_i_1_n_0\,
      S(2) => \tr0_carry__5_i_2_n_0\,
      S(1) => \tr0_carry__5_i_3_n_0\,
      S(0) => \tr0_carry__5_i_4_n_0\
    );
\tr0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(28),
      O => \tr0_carry__5_i_1_n_0\
    );
\tr0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(27),
      O => \tr0_carry__5_i_2_n_0\
    );
\tr0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(26),
      O => \tr0_carry__5_i_3_n_0\
    );
\tr0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(25),
      O => \tr0_carry__5_i_4_n_0\
    );
\tr0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tr0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_tr0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tr0_carry__6_n_2\,
      CO(0) => \tr0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tr(30 downto 29),
      O(3) => \NLW_tr0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => tr0(31 downto 29),
      S(3) => '0',
      S(2) => \tr0_carry__6_i_1_n_0\,
      S(1) => \tr0_carry__6_i_2_n_0\,
      S(0) => \tr0_carry__6_i_3_n_0\
    );
\tr0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(31),
      O => \tr0_carry__6_i_1_n_0\
    );
\tr0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(30),
      O => \tr0_carry__6_i_2_n_0\
    );
\tr0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(29),
      O => \tr0_carry__6_i_3_n_0\
    );
tr0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(4),
      O => tr0_carry_i_1_n_0
    );
tr0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(3),
      O => tr0_carry_i_2_n_0
    );
tr0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(2),
      O => tr0_carry_i_3_n_0
    );
tr0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tr(1),
      O => tr0_carry_i_4_n_0
    );
\tr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => tr(0),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(0),
      O => p_2_in(0)
    );
\tr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(10),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(10),
      O => p_2_in(10)
    );
\tr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(11),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(11),
      O => p_2_in(11)
    );
\tr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(12),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(12),
      O => p_2_in(12)
    );
\tr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(13),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(13),
      O => p_2_in(13)
    );
\tr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(14),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(14),
      O => p_2_in(14)
    );
\tr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(15),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(15),
      O => p_2_in(15)
    );
\tr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(16),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(16),
      O => p_2_in(16)
    );
\tr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(17),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(17),
      O => p_2_in(17)
    );
\tr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(18),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(18),
      O => p_2_in(18)
    );
\tr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(19),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(19),
      O => p_2_in(19)
    );
\tr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(1),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(1),
      O => p_2_in(1)
    );
\tr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(20),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(20),
      O => p_2_in(20)
    );
\tr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(21),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(21),
      O => p_2_in(21)
    );
\tr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(22),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(22),
      O => p_2_in(22)
    );
\tr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(23),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(23),
      O => p_2_in(23)
    );
\tr[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(24),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(24),
      O => p_2_in(24)
    );
\tr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(25),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(25),
      O => p_2_in(25)
    );
\tr[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(26),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(26),
      O => p_2_in(26)
    );
\tr[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(27),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(27),
      O => p_2_in(27)
    );
\tr[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(28),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(28),
      O => p_2_in(28)
    );
\tr[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(29),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(29),
      O => p_2_in(29)
    );
\tr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(2),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(2),
      O => p_2_in(2)
    );
\tr[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(30),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(30),
      O => p_2_in(30)
    );
\tr[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \tr[31]_i_1_n_0\
    );
\tr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555455540000FFFF"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => interrupt_INST_0_i_2_n_0,
      I2 => \tr[31]_i_4_n_0\,
      I3 => tr(0),
      I4 => p_addr(2),
      I5 => \tr[31]_i_5_n_0\,
      O => \tr[31]_i_2_n_0\
    );
\tr[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(31),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(31),
      O => p_2_in(31)
    );
\tr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interrupt_INST_0_i_12_n_0,
      I1 => \tr[31]_i_6_n_0\,
      I2 => interrupt_INST_0_i_13_n_0,
      I3 => \tr[31]_i_7_n_0\,
      O => \tr[31]_i_4_n_0\
    );
\tr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => p_req,
      I1 => p_acc(1),
      I2 => p_acc(0),
      I3 => p_addr(1),
      I4 => p_addr(0),
      I5 => p_w_rb,
      O => \tr[31]_i_5_n_0\
    );
\tr[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(3),
      I1 => tr(2),
      I2 => tr(5),
      I3 => tr(4),
      O => \tr[31]_i_6_n_0\
    );
\tr[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tr(11),
      I1 => tr(10),
      I2 => tr(13),
      I3 => tr(12),
      O => \tr[31]_i_7_n_0\
    );
\tr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(3),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(3),
      O => p_2_in(3)
    );
\tr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(4),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(4),
      O => p_2_in(4)
    );
\tr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(5),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(5),
      O => p_2_in(5)
    );
\tr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(6),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(6),
      O => p_2_in(6)
    );
\tr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(7),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(7),
      O => p_2_in(7)
    );
\tr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(8),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(8),
      O => p_2_in(8)
    );
\tr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tr0(9),
      I1 => \tr[31]_i_5_n_0\,
      I2 => p_wdata(9),
      O => p_2_in(9)
    );
\tr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(0),
      Q => tr(0),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(10),
      Q => tr(10),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(11),
      Q => tr(11),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(12),
      Q => tr(12),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(13),
      Q => tr(13),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(14),
      Q => tr(14),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(15),
      Q => tr(15),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(16),
      Q => tr(16),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(17),
      Q => tr(17),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(18),
      Q => tr(18),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(19),
      Q => tr(19),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(1),
      Q => tr(1),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(20),
      Q => tr(20),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(21),
      Q => tr(21),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(22),
      Q => tr(22),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(23),
      Q => tr(23),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(24),
      Q => tr(24),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(25),
      Q => tr(25),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(26),
      Q => tr(26),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(27),
      Q => tr(27),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(28),
      Q => tr(28),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(29),
      Q => tr(29),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(2),
      Q => tr(2),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(30),
      Q => tr(30),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(31),
      Q => tr(31),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(3),
      Q => tr(3),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(4),
      Q => tr(4),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(5),
      Q => tr(5),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(6),
      Q => tr(6),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(7),
      Q => tr(7),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(8),
      Q => tr(8),
      R => \tr[31]_i_1_n_0\
    );
\tr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tr[31]_i_2_n_0\,
      D => p_2_in(9),
      Q => tr(9),
      R => \tr[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_uart_rx is
  port (
    uart_rx_fetch_trig : out STD_LOGIC;
    fetch_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    rx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_uart_rx : entity is "uart_rx";
end femto_bd_uart_rx;

architecture STRUCTURE of femto_bd_uart_rx is
  signal \^fetch_data\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fetch_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \fetch_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \fetch_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \fetch_data[7]_i_6_n_0\ : STD_LOGIC;
  signal fetch_trig_i_1_n_0 : STD_LOGIC;
  signal fetch_trig_i_2_n_0 : STD_LOGIC;
  signal fetch_trig_i_3_n_0 : STD_LOGIC;
  signal fetch_trig_i_4_n_0 : STD_LOGIC;
  signal fetch_trig_i_5_n_0 : STD_LOGIC;
  signal fetch_trig_i_6_n_0 : STD_LOGIC;
  signal p_7_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal prev_rx : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rx_bsy : STD_LOGIC;
  signal rx_bsy_i_1_n_0 : STD_LOGIC;
  signal rx_bsy_i_2_n_0 : STD_LOGIC;
  signal rx_bsy_i_3_n_0 : STD_LOGIC;
  signal rx_bsy_i_4_n_0 : STD_LOGIC;
  signal rx_bsy_i_5_n_0 : STD_LOGIC;
  signal rx_bsy_i_6_n_0 : STD_LOGIC;
  signal rx_bsy_i_7_n_0 : STD_LOGIC;
  signal \rx_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal rx_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rx_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sample[1]_i_10_n_0\ : STD_LOGIC;
  signal \sample[1]_i_11_n_0\ : STD_LOGIC;
  signal \sample[1]_i_1_n_0\ : STD_LOGIC;
  signal \sample[1]_i_2_n_0\ : STD_LOGIC;
  signal \sample[1]_i_3_n_0\ : STD_LOGIC;
  signal \sample[1]_i_4_n_0\ : STD_LOGIC;
  signal \sample[1]_i_5_n_0\ : STD_LOGIC;
  signal \sample[1]_i_6_n_0\ : STD_LOGIC;
  signal \sample[1]_i_7_n_0\ : STD_LOGIC;
  signal \sample[1]_i_8_n_0\ : STD_LOGIC;
  signal \sample[2]_i_1_n_0\ : STD_LOGIC;
  signal \sample[2]_i_2_n_0\ : STD_LOGIC;
  signal \sample[2]_i_3_n_0\ : STD_LOGIC;
  signal \sample[2]_i_4_n_0\ : STD_LOGIC;
  signal \sample[2]_i_5_n_0\ : STD_LOGIC;
  signal \sample[3]_i_1_n_0\ : STD_LOGIC;
  signal \sample[3]_i_2_n_0\ : STD_LOGIC;
  signal \sample[3]_i_3_n_0\ : STD_LOGIC;
  signal \sample[3]_i_4_n_0\ : STD_LOGIC;
  signal \sample[3]_i_5_n_0\ : STD_LOGIC;
  signal \sample[3]_i_6_n_0\ : STD_LOGIC;
  signal \sample[3]_i_7_n_0\ : STD_LOGIC;
  signal \sample[3]_i_8_n_0\ : STD_LOGIC;
  signal \sample_reg[1]__0\ : STD_LOGIC;
  signal \sample_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \sample_reg[2]__0\ : STD_LOGIC;
  signal \sample_reg[3]__0\ : STD_LOGIC;
  signal \^uart_rx_fetch_trig\ : STD_LOGIC;
  signal \NLW_rx_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fetch_data[1]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \fetch_data[1]_i_4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \fetch_data[2]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \fetch_data[2]_i_4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \fetch_data[3]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \fetch_data[3]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \fetch_data[3]_i_5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \fetch_data[3]_i_6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \fetch_data[4]_i_3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \fetch_data[4]_i_4\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \fetch_data[5]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \fetch_data[5]_i_4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \fetch_data[6]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \fetch_data[7]_i_4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \fetch_data[7]_i_5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \fetch_data[7]_i_6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of fetch_trig_i_4 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of fetch_trig_i_6 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of rx_bsy_i_5 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sample[1]_i_5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sample[1]_i_6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sample[2]_i_3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sample[2]_i_5\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sample[3]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sample[3]_i_4\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sample[3]_i_5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sample[3]_i_6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sample[3]_i_7\ : label is "soft_lutpair288";
begin
  fetch_data(7 downto 0) <= \^fetch_data\(7 downto 0);
  uart_rx_fetch_trig <= \^uart_rx_fetch_trig\;
fetch_data0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sample_reg[2]__0\,
      I1 => \sample_reg[1]__0\,
      I2 => \sample_reg[3]__0\,
      O => p_7_in(0)
    );
\fetch_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[3]_i_2_n_0\,
      I2 => \fetch_data[0]_i_2_n_0\,
      I3 => \fetch_data[1]_i_3_n_0\,
      I4 => \^fetch_data\(0),
      O => \fetch_data[0]_i_1_n_0\
    );
\fetch_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => rx_cnt_reg(4),
      I1 => rx_cnt_reg(10),
      I2 => rx_cnt_reg(6),
      I3 => \fetch_data[3]_i_5_n_0\,
      I4 => rx_cnt_reg(3),
      I5 => rx_cnt_reg(5),
      O => \fetch_data[0]_i_2_n_0\
    );
\fetch_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[3]_i_2_n_0\,
      I2 => \fetch_data[1]_i_2_n_0\,
      I3 => \fetch_data[1]_i_3_n_0\,
      I4 => \^fetch_data\(1),
      O => \fetch_data[1]_i_1_n_0\
    );
\fetch_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rx_cnt_reg(9),
      I1 => rx_cnt_reg(0),
      I2 => rx_cnt_reg(4),
      I3 => \fetch_data[1]_i_4_n_0\,
      I4 => rx_cnt_reg(3),
      I5 => rx_cnt_reg(10),
      O => \fetch_data[1]_i_2_n_0\
    );
\fetch_data[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rx_cnt_reg(2),
      I1 => rx_cnt_reg(1),
      I2 => rx_cnt_reg(8),
      I3 => rx_cnt_reg(7),
      O => \fetch_data[1]_i_3_n_0\
    );
\fetch_data[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(5),
      I1 => rx_cnt_reg(6),
      O => \fetch_data[1]_i_4_n_0\
    );
\fetch_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[3]_i_2_n_0\,
      I2 => \fetch_data[2]_i_2_n_0\,
      I3 => \fetch_data[2]_i_3_n_0\,
      I4 => rx_cnt_reg(8),
      I5 => \^fetch_data\(2),
      O => \fetch_data[2]_i_1_n_0\
    );
\fetch_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => rx_cnt_reg(0),
      I1 => rx_cnt_reg(9),
      I2 => rx_cnt_reg(7),
      I3 => rx_cnt_reg(10),
      I4 => \fetch_data[2]_i_4_n_0\,
      I5 => \fetch_data[4]_i_4_n_0\,
      O => \fetch_data[2]_i_2_n_0\
    );
\fetch_data[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_cnt_reg(2),
      I1 => rx_cnt_reg(6),
      O => \fetch_data[2]_i_3_n_0\
    );
\fetch_data[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_cnt_reg(3),
      I1 => rx_cnt_reg(1),
      O => \fetch_data[2]_i_4_n_0\
    );
\fetch_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[3]_i_2_n_0\,
      I2 => \fetch_data[3]_i_3_n_0\,
      I3 => \fetch_data[3]_i_4_n_0\,
      I4 => rx_cnt_reg(4),
      I5 => \^fetch_data\(3),
      O => \fetch_data[3]_i_1_n_0\
    );
\fetch_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_cnt_reg(11),
      I1 => rx_cnt_reg(14),
      I2 => rx_cnt_reg(15),
      I3 => rx_cnt_reg(12),
      I4 => rx_cnt_reg(13),
      O => \fetch_data[3]_i_2_n_0\
    );
\fetch_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \fetch_data[3]_i_5_n_0\,
      I1 => rx_cnt_reg(3),
      I2 => rx_cnt_reg(1),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(10),
      I5 => \fetch_data[3]_i_6_n_0\,
      O => \fetch_data[3]_i_3_n_0\
    );
\fetch_data[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_cnt_reg(2),
      I1 => rx_cnt_reg(5),
      O => \fetch_data[3]_i_4_n_0\
    );
\fetch_data[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_cnt_reg(0),
      I1 => rx_cnt_reg(9),
      O => \fetch_data[3]_i_5_n_0\
    );
\fetch_data[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_cnt_reg(8),
      I1 => rx_cnt_reg(6),
      O => \fetch_data[3]_i_6_n_0\
    );
\fetch_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE8FF0000E800"
    )
        port map (
      I0 => \sample_reg[2]__0\,
      I1 => \sample_reg[1]__0\,
      I2 => \sample_reg[3]__0\,
      I3 => \fetch_data[7]_i_2_n_0\,
      I4 => \fetch_data[4]_i_2_n_0\,
      I5 => \^fetch_data\(4),
      O => \fetch_data[4]_i_1_n_0\
    );
\fetch_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => rx_cnt_reg(0),
      I1 => rx_cnt_reg(1),
      I2 => rx_cnt_reg(11),
      I3 => \fetch_data[4]_i_3_n_0\,
      I4 => \fetch_data[4]_i_4_n_0\,
      I5 => \fetch_data[5]_i_4_n_0\,
      O => \fetch_data[4]_i_2_n_0\
    );
\fetch_data[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => rx_cnt_reg(6),
      I1 => rx_cnt_reg(7),
      I2 => rx_cnt_reg(10),
      I3 => rx_cnt_reg(9),
      O => \fetch_data[4]_i_3_n_0\
    );
\fetch_data[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_cnt_reg(5),
      I1 => rx_cnt_reg(4),
      O => \fetch_data[4]_i_4_n_0\
    );
\fetch_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[7]_i_2_n_0\,
      I2 => \fetch_data[5]_i_2_n_0\,
      I3 => \fetch_data[5]_i_3_n_0\,
      I4 => \^fetch_data\(5),
      O => \fetch_data[5]_i_1_n_0\
    );
\fetch_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => rx_cnt_reg(0),
      I1 => rx_cnt_reg(9),
      I2 => \fetch_data[7]_i_6_n_0\,
      I3 => rx_cnt_reg(5),
      I4 => rx_cnt_reg(6),
      I5 => \fetch_data[5]_i_4_n_0\,
      O => \fetch_data[5]_i_2_n_0\
    );
\fetch_data[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_cnt_reg(1),
      I1 => rx_cnt_reg(10),
      I2 => rx_cnt_reg(7),
      O => \fetch_data[5]_i_3_n_0\
    );
\fetch_data[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_cnt_reg(2),
      I1 => rx_cnt_reg(8),
      O => \fetch_data[5]_i_4_n_0\
    );
\fetch_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[7]_i_2_n_0\,
      I2 => \fetch_data[6]_i_2_n_0\,
      I3 => \fetch_data[6]_i_3_n_0\,
      I4 => \^fetch_data\(6),
      O => \fetch_data[6]_i_1_n_0\
    );
\fetch_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_cnt_reg(7),
      I1 => rx_cnt_reg(8),
      I2 => \fetch_data[7]_i_6_n_0\,
      I3 => rx_cnt_reg(0),
      I4 => rx_cnt_reg(9),
      I5 => \fetch_data[2]_i_3_n_0\,
      O => \fetch_data[6]_i_2_n_0\
    );
\fetch_data[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => rx_cnt_reg(10),
      I1 => rx_cnt_reg(5),
      I2 => rx_cnt_reg(1),
      O => \fetch_data[6]_i_3_n_0\
    );
\fetch_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \fetch_data[7]_i_2_n_0\,
      I2 => \fetch_data[7]_i_3_n_0\,
      I3 => \fetch_data[7]_i_4_n_0\,
      I4 => rx_cnt_reg(1),
      I5 => \^fetch_data\(7),
      O => \fetch_data[7]_i_1_n_0\
    );
\fetch_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_cnt_reg(3),
      I1 => rx_cnt_reg(14),
      I2 => rx_cnt_reg(15),
      I3 => rx_cnt_reg(12),
      I4 => rx_cnt_reg(13),
      O => \fetch_data[7]_i_2_n_0\
    );
\fetch_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => rx_cnt_reg(10),
      I1 => rx_cnt_reg(8),
      I2 => rx_cnt_reg(2),
      I3 => rx_cnt_reg(5),
      I4 => \fetch_data[7]_i_5_n_0\,
      I5 => \fetch_data[7]_i_6_n_0\,
      O => \fetch_data[7]_i_3_n_0\
    );
\fetch_data[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_cnt_reg(9),
      I1 => rx_cnt_reg(0),
      O => \fetch_data[7]_i_4_n_0\
    );
\fetch_data[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_cnt_reg(7),
      I1 => rx_cnt_reg(6),
      O => \fetch_data[7]_i_5_n_0\
    );
\fetch_data[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_cnt_reg(4),
      I1 => rx_cnt_reg(11),
      O => \fetch_data[7]_i_6_n_0\
    );
\fetch_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[0]_i_1_n_0\,
      Q => \^fetch_data\(0),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[1]_i_1_n_0\,
      Q => \^fetch_data\(1),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[2]_i_1_n_0\,
      Q => \^fetch_data\(2),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[3]_i_1_n_0\,
      Q => \^fetch_data\(3),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[4]_i_1_n_0\,
      Q => \^fetch_data\(4),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[5]_i_1_n_0\,
      Q => \^fetch_data\(5),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[6]_i_1_n_0\,
      Q => \^fetch_data\(6),
      R => \rst_r_reg[9]\
    );
\fetch_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_data[7]_i_1_n_0\,
      Q => \^fetch_data\(7),
      R => \rst_r_reg[9]\
    );
fetch_trig_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => rx,
      I1 => \^uart_rx_fetch_trig\,
      I2 => fetch_trig_i_2_n_0,
      I3 => fetch_trig_i_3_n_0,
      O => fetch_trig_i_1_n_0
    );
fetch_trig_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => fetch_trig_i_4_n_0,
      I1 => rx,
      I2 => rx_cnt_reg(1),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(0),
      I5 => fetch_trig_i_5_n_0,
      O => fetch_trig_i_2_n_0
    );
fetch_trig_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \fetch_data[4]_i_4_n_0\,
      I1 => rx_cnt_reg(8),
      I2 => rx_cnt_reg(6),
      I3 => rx_cnt_reg(3),
      I4 => rx_cnt_reg(2),
      I5 => fetch_trig_i_6_n_0,
      O => fetch_trig_i_3_n_0
    );
fetch_trig_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => rx_cnt_reg(9),
      I1 => rx_cnt_reg(10),
      I2 => rx_cnt_reg(11),
      O => fetch_trig_i_4_n_0
    );
fetch_trig_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rx_cnt_reg(15),
      I1 => rx_cnt_reg(14),
      I2 => rx_bsy,
      O => fetch_trig_i_5_n_0
    );
fetch_trig_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_cnt_reg(12),
      I1 => rx_cnt_reg(13),
      O => fetch_trig_i_6_n_0
    );
fetch_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => fetch_trig_i_1_n_0,
      Q => \^uart_rx_fetch_trig\,
      R => \rst_r_reg[9]\
    );
\prev_rx_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => rx,
      Q => prev_rx(1),
      S => \rst_r_reg[9]\
    );
\prev_rx_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => prev_rx(1),
      Q => prev_rx(2),
      S => \rst_r_reg[9]\
    );
\prev_rx_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => prev_rx(2),
      Q => prev_rx(3),
      S => \rst_r_reg[9]\
    );
\prev_rx_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => prev_rx(3),
      Q => prev_rx(4),
      S => \rst_r_reg[9]\
    );
\prev_rx_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => prev_rx(4),
      Q => prev_rx(5),
      S => \rst_r_reg[9]\
    );
rx_bsy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => rx_bsy_i_2_n_0,
      I1 => rx_bsy_i_3_n_0,
      I2 => rx_bsy_i_4_n_0,
      I3 => rx_bsy_i_5_n_0,
      I4 => rx_bsy,
      O => rx_bsy_i_1_n_0
    );
rx_bsy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prev_rx(2),
      I1 => prev_rx(5),
      I2 => rx_bsy,
      I3 => rx_bsy_i_6_n_0,
      O => rx_bsy_i_2_n_0
    );
rx_bsy_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => rx_cnt_reg(0),
      I1 => rx_cnt_reg(13),
      I2 => rx_cnt_reg(12),
      I3 => rx_cnt_reg(2),
      I4 => rx_cnt_reg(6),
      I5 => rx_bsy_i_7_n_0,
      O => rx_bsy_i_3_n_0
    );
rx_bsy_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFFFFDFFFF"
    )
        port map (
      I0 => rx_cnt_reg(7),
      I1 => rx_cnt_reg(8),
      I2 => rx_cnt_reg(10),
      I3 => rx_cnt_reg(9),
      I4 => rx,
      I5 => rx_cnt_reg(11),
      O => rx_bsy_i_4_n_0
    );
rx_bsy_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C2300"
    )
        port map (
      I0 => rx_cnt_reg(3),
      I1 => rx_cnt_reg(4),
      I2 => rx_cnt_reg(1),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(5),
      O => rx_bsy_i_5_n_0
    );
rx_bsy_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => prev_rx(4),
      I1 => prev_rx(1),
      I2 => prev_rx(3),
      I3 => rx,
      O => rx_bsy_i_6_n_0
    );
rx_bsy_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDFDFFFDFF"
    )
        port map (
      I0 => rx_bsy,
      I1 => rx_cnt_reg(14),
      I2 => rx_cnt_reg(15),
      I3 => rx_cnt_reg(1),
      I4 => rx_cnt_reg(3),
      I5 => rx_cnt_reg(4),
      O => rx_bsy_i_7_n_0
    );
rx_bsy_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rx_bsy_i_1_n_0,
      Q => rx_bsy,
      R => \rst_r_reg[9]\
    );
\rx_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_bsy,
      I1 => rstn,
      O => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cnt_reg(0),
      O => \rx_cnt[0]_i_3_n_0\
    );
\rx_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[0]_i_2_n_7\,
      Q => rx_cnt_reg(0),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cnt_reg[0]_i_2_n_0\,
      CO(2) => \rx_cnt_reg[0]_i_2_n_1\,
      CO(1) => \rx_cnt_reg[0]_i_2_n_2\,
      CO(0) => \rx_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_cnt_reg[0]_i_2_n_4\,
      O(2) => \rx_cnt_reg[0]_i_2_n_5\,
      O(1) => \rx_cnt_reg[0]_i_2_n_6\,
      O(0) => \rx_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => rx_cnt_reg(3 downto 1),
      S(0) => \rx_cnt[0]_i_3_n_0\
    );
\rx_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[8]_i_1_n_5\,
      Q => rx_cnt_reg(10),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[8]_i_1_n_4\,
      Q => rx_cnt_reg(11),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[12]_i_1_n_7\,
      Q => rx_cnt_reg(12),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_rx_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rx_cnt_reg[12]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[12]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[12]_i_1_n_4\,
      O(2) => \rx_cnt_reg[12]_i_1_n_5\,
      O(1) => \rx_cnt_reg[12]_i_1_n_6\,
      O(0) => \rx_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => rx_cnt_reg(15 downto 12)
    );
\rx_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[12]_i_1_n_6\,
      Q => rx_cnt_reg(13),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[12]_i_1_n_5\,
      Q => rx_cnt_reg(14),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[12]_i_1_n_4\,
      Q => rx_cnt_reg(15),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[0]_i_2_n_6\,
      Q => rx_cnt_reg(1),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[0]_i_2_n_5\,
      Q => rx_cnt_reg(2),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[0]_i_2_n_4\,
      Q => rx_cnt_reg(3),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[4]_i_1_n_7\,
      Q => rx_cnt_reg(4),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[0]_i_2_n_0\,
      CO(3) => \rx_cnt_reg[4]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[4]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[4]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[4]_i_1_n_4\,
      O(2) => \rx_cnt_reg[4]_i_1_n_5\,
      O(1) => \rx_cnt_reg[4]_i_1_n_6\,
      O(0) => \rx_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => rx_cnt_reg(7 downto 4)
    );
\rx_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[4]_i_1_n_6\,
      Q => rx_cnt_reg(5),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[4]_i_1_n_5\,
      Q => rx_cnt_reg(6),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[4]_i_1_n_4\,
      Q => rx_cnt_reg(7),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[8]_i_1_n_7\,
      Q => rx_cnt_reg(8),
      R => \rx_cnt[0]_i_1_n_0\
    );
\rx_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cnt_reg[4]_i_1_n_0\,
      CO(3) => \rx_cnt_reg[8]_i_1_n_0\,
      CO(2) => \rx_cnt_reg[8]_i_1_n_1\,
      CO(1) => \rx_cnt_reg[8]_i_1_n_2\,
      CO(0) => \rx_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cnt_reg[8]_i_1_n_4\,
      O(2) => \rx_cnt_reg[8]_i_1_n_5\,
      O(1) => \rx_cnt_reg[8]_i_1_n_6\,
      O(0) => \rx_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => rx_cnt_reg(11 downto 8)
    );
\rx_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_cnt_reg[8]_i_1_n_6\,
      Q => rx_cnt_reg(9),
      R => \rx_cnt[0]_i_1_n_0\
    );
\sample[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => rx,
      I1 => \sample[1]_i_2_n_0\,
      I2 => rx_cnt_reg(0),
      I3 => \sample[1]_i_3_n_0\,
      I4 => \sample[1]_i_4_n_0\,
      I5 => \sample_reg[1]__0\,
      O => \sample[1]_i_1_n_0\
    );
\sample[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400300030000"
    )
        port map (
      I0 => rx_cnt_reg(8),
      I1 => rx_cnt_reg(3),
      I2 => rx_cnt_reg(6),
      I3 => rx_cnt_reg(2),
      I4 => rx_cnt_reg(7),
      I5 => rx_cnt_reg(5),
      O => \sample[1]_i_10_n_0\
    );
\sample[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000000000"
    )
        port map (
      I0 => rx_cnt_reg(7),
      I1 => rx_cnt_reg(6),
      I2 => rx_cnt_reg(5),
      I3 => rx_cnt_reg(8),
      I4 => rx_cnt_reg(3),
      I5 => rx_cnt_reg(2),
      O => \sample[1]_i_11_n_0\
    );
\sample[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200002000000000"
    )
        port map (
      I0 => \sample[1]_i_5_n_0\,
      I1 => rx_cnt_reg(9),
      I2 => rx_cnt_reg(3),
      I3 => rx_cnt_reg(4),
      I4 => rx_cnt_reg(6),
      I5 => \sample[1]_i_6_n_0\,
      O => \sample[1]_i_2_n_0\
    );
\sample[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080BB00000000"
    )
        port map (
      I0 => \sample[1]_i_7_n_0\,
      I1 => rx_cnt_reg(3),
      I2 => rx_cnt_reg(10),
      I3 => rx_cnt_reg(8),
      I4 => \sample[1]_i_8_n_0\,
      I5 => \sample_reg[1]_i_9_n_0\,
      O => \sample[1]_i_3_n_0\
    );
\sample[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rx_cnt_reg(14),
      I1 => rx_cnt_reg(15),
      I2 => rx_cnt_reg(12),
      I3 => rx_cnt_reg(13),
      I4 => rstn,
      O => \sample[1]_i_4_n_0\
    );
\sample[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000210"
    )
        port map (
      I0 => rx_cnt_reg(8),
      I1 => rx_cnt_reg(2),
      I2 => rx_cnt_reg(5),
      I3 => rx_cnt_reg(1),
      I4 => rx_cnt_reg(3),
      O => \sample[1]_i_5_n_0\
    );
\sample[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080100"
    )
        port map (
      I0 => rx_cnt_reg(11),
      I1 => rx_cnt_reg(6),
      I2 => rx_cnt_reg(8),
      I3 => rx_cnt_reg(10),
      I4 => rx_cnt_reg(7),
      O => \sample[1]_i_6_n_0\
    );
\sample[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000050A2"
    )
        port map (
      I0 => rx_cnt_reg(9),
      I1 => rx_cnt_reg(10),
      I2 => rx_cnt_reg(8),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(4),
      I5 => rx_cnt_reg(11),
      O => \sample[1]_i_7_n_0\
    );
\sample[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555551555"
    )
        port map (
      I0 => rx_cnt_reg(3),
      I1 => rx_cnt_reg(11),
      I2 => rx_cnt_reg(4),
      I3 => rx_cnt_reg(10),
      I4 => rx_cnt_reg(9),
      I5 => rx_cnt_reg(7),
      O => \sample[1]_i_8_n_0\
    );
\sample[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => rx,
      I1 => \sample[1]_i_3_n_0\,
      I2 => rx_cnt_reg(0),
      I3 => \sample[2]_i_2_n_0\,
      I4 => \sample[1]_i_4_n_0\,
      I5 => \sample_reg[2]__0\,
      O => \sample[2]_i_1_n_0\
    );
\sample[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => \sample[1]_i_6_n_0\,
      I1 => \sample[2]_i_3_n_0\,
      I2 => rx_cnt_reg(1),
      I3 => \sample[2]_i_4_n_0\,
      I4 => rx_cnt_reg(9),
      I5 => \sample[2]_i_5_n_0\,
      O => \sample[2]_i_2_n_0\
    );
\sample[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB9B"
    )
        port map (
      I0 => rx_cnt_reg(4),
      I1 => rx_cnt_reg(3),
      I2 => rx_cnt_reg(8),
      I3 => rx_cnt_reg(6),
      O => \sample[2]_i_3_n_0\
    );
\sample[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_cnt_reg(2),
      I1 => rx_cnt_reg(6),
      O => \sample[2]_i_4_n_0\
    );
\sample[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFFFCFC"
    )
        port map (
      I0 => rx_cnt_reg(6),
      I1 => rx_cnt_reg(1),
      I2 => rx_cnt_reg(5),
      I3 => rx_cnt_reg(2),
      I4 => rx_cnt_reg(3),
      O => \sample[2]_i_5_n_0\
    );
\sample[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00008A80"
    )
        port map (
      I0 => rx,
      I1 => \sample[3]_i_2_n_0\,
      I2 => rx_cnt_reg(0),
      I3 => \sample[2]_i_2_n_0\,
      I4 => \sample[1]_i_4_n_0\,
      I5 => \sample_reg[3]__0\,
      O => \sample[3]_i_1_n_0\
    );
\sample[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \sample[3]_i_3_n_0\,
      I1 => \sample[3]_i_4_n_0\,
      I2 => \sample[3]_i_5_n_0\,
      I3 => \sample[3]_i_6_n_0\,
      I4 => \sample[3]_i_7_n_0\,
      I5 => \sample[3]_i_8_n_0\,
      O => \sample[3]_i_2_n_0\
    );
\sample[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000020"
    )
        port map (
      I0 => rx_cnt_reg(11),
      I1 => rx_cnt_reg(6),
      I2 => rx_cnt_reg(5),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(9),
      O => \sample[3]_i_3_n_0\
    );
\sample[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rx_cnt_reg(1),
      I1 => rx_cnt_reg(2),
      O => \sample[3]_i_4_n_0\
    );
\sample[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E3DD"
    )
        port map (
      I0 => rx_cnt_reg(9),
      I1 => rx_cnt_reg(8),
      I2 => rx_cnt_reg(11),
      I3 => rx_cnt_reg(10),
      O => \sample[3]_i_5_n_0\
    );
\sample[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => rx_cnt_reg(3),
      I1 => rx_cnt_reg(4),
      I2 => rx_cnt_reg(6),
      I3 => rx_cnt_reg(2),
      O => \sample[3]_i_6_n_0\
    );
\sample[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => rx_cnt_reg(5),
      I1 => rx_cnt_reg(11),
      I2 => rx_cnt_reg(7),
      I3 => rx_cnt_reg(8),
      I4 => rx_cnt_reg(2),
      O => \sample[3]_i_7_n_0\
    );
\sample[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551551555555"
    )
        port map (
      I0 => rx_cnt_reg(1),
      I1 => rx_cnt_reg(8),
      I2 => rx_cnt_reg(9),
      I3 => rx_cnt_reg(7),
      I4 => rx_cnt_reg(5),
      I5 => rx_cnt_reg(6),
      O => \sample[3]_i_8_n_0\
    );
\sample_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sample[1]_i_1_n_0\,
      Q => \sample_reg[1]__0\,
      R => '0'
    );
\sample_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sample[1]_i_10_n_0\,
      I1 => \sample[1]_i_11_n_0\,
      O => \sample_reg[1]_i_9_n_0\,
      S => rx_cnt_reg(1)
    );
\sample_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sample[2]_i_1_n_0\,
      Q => \sample_reg[2]__0\,
      R => '0'
    );
\sample_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sample[3]_i_1_n_0\,
      Q => \sample_reg[3]__0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_uart_tx is
  port (
    uart_tx_busy : out STD_LOGIC;
    \send_data_r_reg[0]_0\ : out STD_LOGIC;
    tx : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    uart_tx_send_trig : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_uart_tx : entity is "uart_tx";
end femto_bd_uart_tx;

architecture STRUCTURE of femto_bd_uart_tx is
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal \send_data_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \^send_data_r_reg[0]_0\ : STD_LOGIC;
  signal \send_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \^tx\ : STD_LOGIC;
  signal tx_1 : STD_LOGIC;
  signal tx_bsy_i_1_n_0 : STD_LOGIC;
  signal tx_bsy_i_2_n_0 : STD_LOGIC;
  signal tx_bsy_i_3_n_0 : STD_LOGIC;
  signal tx_bsy_i_4_n_0 : STD_LOGIC;
  signal tx_bsy_i_5_n_0 : STD_LOGIC;
  signal tx_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal tx_cnt_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tx_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal tx_i_10_n_0 : STD_LOGIC;
  signal tx_i_11_n_0 : STD_LOGIC;
  signal tx_i_12_n_0 : STD_LOGIC;
  signal tx_i_13_n_0 : STD_LOGIC;
  signal tx_i_14_n_0 : STD_LOGIC;
  signal tx_i_15_n_0 : STD_LOGIC;
  signal tx_i_17_n_0 : STD_LOGIC;
  signal tx_i_18_n_0 : STD_LOGIC;
  signal tx_i_19_n_0 : STD_LOGIC;
  signal tx_i_1_n_0 : STD_LOGIC;
  signal tx_i_3_n_0 : STD_LOGIC;
  signal tx_i_4_n_0 : STD_LOGIC;
  signal tx_i_5_n_0 : STD_LOGIC;
  signal tx_i_6_n_0 : STD_LOGIC;
  signal tx_i_7_n_0 : STD_LOGIC;
  signal tx_i_8_n_0 : STD_LOGIC;
  signal tx_i_9_n_0 : STD_LOGIC;
  signal tx_reg_i_16_n_0 : STD_LOGIC;
  signal \^uart_tx_busy\ : STD_LOGIC;
  signal \NLW_tx_cnt_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tx_cnt_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tx_bsy_i_2 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of tx_bsy_i_3 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tx_cnt[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tx_cnt[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tx_cnt[11]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tx_cnt[12]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tx_cnt[13]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tx_cnt[15]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \tx_cnt[15]_i_4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tx_cnt[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \tx_cnt[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tx_cnt[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tx_cnt[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tx_cnt[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tx_cnt[6]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tx_cnt[7]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tx_cnt[8]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tx_cnt[9]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of tx_i_13 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of tx_i_17 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of tx_i_5 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of tx_i_9 : label is "soft_lutpair296";
begin
  \send_data_r_reg[0]_0\ <= \^send_data_r_reg[0]_0\;
  tx <= \^tx\;
  uart_tx_busy <= \^uart_tx_busy\;
resp_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => \^send_data_r_reg[0]_0\
    );
\send_data_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_tx_send_trig,
      I1 => \^uart_tx_busy\,
      O => \send_data_r[7]_i_1_n_0\
    );
\send_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(0),
      Q => \send_data_r_reg_n_0_[0]\,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(1),
      Q => data1,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(2),
      Q => data2,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(3),
      Q => data3,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(4),
      Q => data4,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(5),
      Q => data5,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(6),
      Q => data6,
      R => \^send_data_r_reg[0]_0\
    );
\send_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data_r[7]_i_1_n_0\,
      D => D(7),
      Q => data7,
      R => \^send_data_r_reg[0]_0\
    );
tx_bsy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE4EEEEEEEE"
    )
        port map (
      I0 => \^uart_tx_busy\,
      I1 => uart_tx_send_trig,
      I2 => tx_bsy_i_2_n_0,
      I3 => tx_bsy_i_3_n_0,
      I4 => tx_bsy_i_4_n_0,
      I5 => tx_bsy_i_5_n_0,
      O => tx_bsy_i_1_n_0
    );
tx_bsy_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_cnt(3),
      I1 => tx_cnt(14),
      I2 => tx_cnt(15),
      O => tx_bsy_i_2_n_0
    );
tx_bsy_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => tx_cnt(10),
      I1 => tx_cnt(11),
      I2 => \^uart_tx_busy\,
      I3 => tx_cnt(7),
      O => tx_bsy_i_3_n_0
    );
tx_bsy_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => tx_cnt(4),
      I1 => tx_cnt(13),
      I2 => tx_cnt(12),
      I3 => tx_cnt(5),
      O => tx_bsy_i_4_n_0
    );
tx_bsy_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => tx_cnt(8),
      I1 => tx_cnt(9),
      I2 => tx_cnt(1),
      I3 => tx_cnt(0),
      I4 => tx_cnt(2),
      I5 => tx_cnt(6),
      O => tx_bsy_i_5_n_0
    );
tx_bsy_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_bsy_i_1_n_0,
      Q => \^uart_tx_busy\,
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_cnt(0),
      O => tx_cnt_0(0)
    );
\tx_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(10),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(10)
    );
\tx_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(11),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(11)
    );
\tx_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(12),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(12)
    );
\tx_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(13),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(13)
    );
\tx_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(14),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(14)
    );
\tx_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(15),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(15)
    );
\tx_cnt[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => tx_bsy_i_5_n_0,
      I1 => tx_cnt(12),
      I2 => tx_cnt(5),
      I3 => \tx_cnt[15]_i_4_n_0\,
      I4 => tx_cnt(11),
      I5 => tx_i_17_n_0,
      O => \tx_cnt[15]_i_3_n_0\
    );
\tx_cnt[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cnt(7),
      I1 => tx_cnt(10),
      O => \tx_cnt[15]_i_4_n_0\
    );
\tx_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(1),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(1)
    );
\tx_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(2),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(2)
    );
\tx_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(3),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(3)
    );
\tx_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(4)
    );
\tx_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(5)
    );
\tx_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(6)
    );
\tx_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(7),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(7)
    );
\tx_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(8)
    );
\tx_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(9),
      I1 => \tx_cnt[15]_i_3_n_0\,
      O => tx_cnt_0(9)
    );
\tx_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(0),
      Q => tx_cnt(0),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(10),
      Q => tx_cnt(10),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(11),
      Q => tx_cnt(11),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(12),
      Q => tx_cnt(12),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[8]_i_2_n_0\,
      CO(3) => \tx_cnt_reg[12]_i_2_n_0\,
      CO(2) => \tx_cnt_reg[12]_i_2_n_1\,
      CO(1) => \tx_cnt_reg[12]_i_2_n_2\,
      CO(0) => \tx_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => tx_cnt(12 downto 9)
    );
\tx_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(13),
      Q => tx_cnt(13),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(14),
      Q => tx_cnt(14),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(15),
      Q => tx_cnt(15),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tx_cnt_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tx_cnt_reg[15]_i_2_n_2\,
      CO(0) => \tx_cnt_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tx_cnt_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => tx_cnt(15 downto 13)
    );
\tx_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(1),
      Q => tx_cnt(1),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(2),
      Q => tx_cnt(2),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(3),
      Q => tx_cnt(3),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(4),
      Q => tx_cnt(4),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_cnt_reg[4]_i_2_n_0\,
      CO(2) => \tx_cnt_reg[4]_i_2_n_1\,
      CO(1) => \tx_cnt_reg[4]_i_2_n_2\,
      CO(0) => \tx_cnt_reg[4]_i_2_n_3\,
      CYINIT => tx_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => tx_cnt(4 downto 1)
    );
\tx_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(5),
      Q => tx_cnt(5),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(6),
      Q => tx_cnt(6),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(7),
      Q => tx_cnt(7),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(8),
      Q => tx_cnt(8),
      R => \^send_data_r_reg[0]_0\
    );
\tx_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_cnt_reg[4]_i_2_n_0\,
      CO(3) => \tx_cnt_reg[8]_i_2_n_0\,
      CO(2) => \tx_cnt_reg[8]_i_2_n_1\,
      CO(1) => \tx_cnt_reg[8]_i_2_n_2\,
      CO(0) => \tx_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => tx_cnt(8 downto 5)
    );
\tx_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^uart_tx_busy\,
      D => tx_cnt_0(9),
      Q => tx_cnt(9),
      R => \^send_data_r_reg[0]_0\
    );
tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => tx_1,
      I1 => tx_i_3_n_0,
      I2 => tx_i_4_n_0,
      I3 => tx_cnt(0),
      I4 => tx_i_5_n_0,
      I5 => \^tx\,
      O => tx_i_1_n_0
    );
tx_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8100FFFF"
    )
        port map (
      I0 => tx_cnt(5),
      I1 => tx_cnt(6),
      I2 => tx_cnt(9),
      I3 => tx_cnt(11),
      I4 => tx_cnt(2),
      O => tx_i_10_n_0
    );
tx_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => tx_cnt(5),
      I1 => tx_cnt(9),
      I2 => tx_cnt(7),
      O => tx_i_11_n_0
    );
tx_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => tx_cnt(9),
      I1 => tx_cnt(11),
      I2 => tx_cnt(6),
      I3 => tx_cnt(2),
      I4 => tx_cnt(8),
      O => tx_i_12_n_0
    );
tx_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tx_cnt(9),
      I1 => tx_cnt(10),
      I2 => tx_cnt(11),
      O => tx_i_13_n_0
    );
tx_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBB0FFF"
    )
        port map (
      I0 => tx_cnt(11),
      I1 => tx_cnt(9),
      I2 => tx_cnt(7),
      I3 => tx_cnt(5),
      I4 => tx_cnt(6),
      I5 => tx_cnt(2),
      O => tx_i_14_n_0
    );
tx_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => tx_cnt(6),
      I1 => tx_cnt(2),
      I2 => tx_cnt(1),
      I3 => tx_cnt(5),
      O => tx_i_15_n_0
    );
tx_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tx_cnt(15),
      I1 => tx_cnt(14),
      I2 => tx_cnt(3),
      I3 => tx_cnt(4),
      I4 => tx_cnt(13),
      O => tx_i_17_n_0
    );
tx_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_cnt(11),
      I1 => tx_cnt(9),
      I2 => tx_cnt(8),
      I3 => tx_cnt(6),
      I4 => tx_cnt(7),
      I5 => tx_cnt(10),
      O => tx_i_18_n_0
    );
tx_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFBFFFFFFF"
    )
        port map (
      I0 => tx_cnt(10),
      I1 => tx_cnt(8),
      I2 => tx_cnt(11),
      I3 => tx_cnt(7),
      I4 => tx_cnt(6),
      I5 => tx_cnt(9),
      O => tx_i_19_n_0
    );
tx_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FFFFFFFFFF"
    )
        port map (
      I0 => tx_cnt(1),
      I1 => data5,
      I2 => tx_cnt(6),
      I3 => tx_i_6_n_0,
      I4 => tx_i_7_n_0,
      I5 => tx_i_8_n_0,
      O => tx_1
    );
tx_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => tx_i_9_n_0,
      I1 => tx_i_10_n_0,
      I2 => tx_cnt(1),
      O => tx_i_3_n_0
    );
tx_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00FB"
    )
        port map (
      I0 => tx_i_11_n_0,
      I1 => tx_i_12_n_0,
      I2 => tx_i_13_n_0,
      I3 => tx_cnt(1),
      I4 => tx_i_14_n_0,
      O => tx_i_4_n_0
    );
tx_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => tx_i_15_n_0,
      I1 => tx_reg_i_16_n_0,
      I2 => tx_cnt(0),
      I3 => tx_i_17_n_0,
      I4 => tx_cnt(12),
      O => tx_i_5_n_0
    );
tx_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DF77DFDDDFFFDF"
    )
        port map (
      I0 => tx_cnt(1),
      I1 => tx_cnt(6),
      I2 => \send_data_r_reg_n_0_[0]\,
      I3 => tx_cnt(2),
      I4 => data7,
      I5 => data6,
      O => tx_i_6_n_0
    );
tx_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010441000"
    )
        port map (
      I0 => tx_cnt(5),
      I1 => tx_cnt(2),
      I2 => data1,
      I3 => tx_cnt(6),
      I4 => data3,
      I5 => tx_cnt(1),
      O => tx_i_7_n_0
    );
tx_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF57FFABFFFFFF"
    )
        port map (
      I0 => tx_cnt(6),
      I1 => data4,
      I2 => tx_cnt(1),
      I3 => tx_cnt(5),
      I4 => tx_cnt(2),
      I5 => data2,
      O => tx_i_8_n_0
    );
tx_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEC2FFFF"
    )
        port map (
      I0 => tx_cnt(11),
      I1 => tx_cnt(9),
      I2 => tx_cnt(10),
      I3 => tx_cnt(7),
      I4 => tx_cnt(8),
      O => tx_i_9_n_0
    );
tx_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => tx_i_1_n_0,
      Q => \^tx\,
      S => \^send_data_r_reg[0]_0\
    );
tx_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => tx_i_18_n_0,
      I1 => tx_i_19_n_0,
      O => tx_reg_i_16_n_0,
      S => tx_cnt(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_bus_duplexer is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_reg[0]\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    nor_d_resp : out STD_LOGIC;
    nor_i_resp : out STD_LOGIC;
    nor_d_fault : out STD_LOGIC;
    nor_i_fault : out STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    nor_d_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_d_req : in STD_LOGIC;
    nor_d_w_rb : in STD_LOGIC;
    nor_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_resp : in STD_LOGIC;
    nor_i_req : in STD_LOGIC;
    nor_i_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_bus_duplexer : entity is "bus_duplexer";
end femto_bd_bus_duplexer;

architecture STRUCTURE of femto_bd_bus_duplexer is
  signal d_access_ongoing : STD_LOGIC;
  signal d_req_dff_n_30 : STD_LOGIC;
  signal d_req_info_dff_n_0 : STD_LOGIC;
  signal d_req_info_dff_n_1 : STD_LOGIC;
  signal d_req_info_dff_n_10 : STD_LOGIC;
  signal d_req_info_dff_n_11 : STD_LOGIC;
  signal d_req_info_dff_n_12 : STD_LOGIC;
  signal d_req_info_dff_n_13 : STD_LOGIC;
  signal d_req_info_dff_n_14 : STD_LOGIC;
  signal d_req_info_dff_n_15 : STD_LOGIC;
  signal d_req_info_dff_n_16 : STD_LOGIC;
  signal d_req_info_dff_n_17 : STD_LOGIC;
  signal d_req_info_dff_n_18 : STD_LOGIC;
  signal d_req_info_dff_n_19 : STD_LOGIC;
  signal d_req_info_dff_n_2 : STD_LOGIC;
  signal d_req_info_dff_n_20 : STD_LOGIC;
  signal d_req_info_dff_n_21 : STD_LOGIC;
  signal d_req_info_dff_n_22 : STD_LOGIC;
  signal d_req_info_dff_n_23 : STD_LOGIC;
  signal d_req_info_dff_n_24 : STD_LOGIC;
  signal d_req_info_dff_n_25 : STD_LOGIC;
  signal d_req_info_dff_n_26 : STD_LOGIC;
  signal d_req_info_dff_n_3 : STD_LOGIC;
  signal d_req_info_dff_n_4 : STD_LOGIC;
  signal d_req_info_dff_n_5 : STD_LOGIC;
  signal d_req_info_dff_n_6 : STD_LOGIC;
  signal d_req_info_dff_n_7 : STD_LOGIC;
  signal d_req_info_dff_n_8 : STD_LOGIC;
  signal d_req_info_dff_n_9 : STD_LOGIC;
  signal i_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_req_dff_n_1 : STD_LOGIC;
  signal i_req_dff_n_2 : STD_LOGIC;
  signal i_req_info_dff_n_0 : STD_LOGIC;
  signal i_req_info_dff_n_1 : STD_LOGIC;
  signal i_req_info_dff_n_10 : STD_LOGIC;
  signal i_req_info_dff_n_11 : STD_LOGIC;
  signal i_req_info_dff_n_12 : STD_LOGIC;
  signal i_req_info_dff_n_13 : STD_LOGIC;
  signal i_req_info_dff_n_14 : STD_LOGIC;
  signal i_req_info_dff_n_15 : STD_LOGIC;
  signal i_req_info_dff_n_16 : STD_LOGIC;
  signal i_req_info_dff_n_17 : STD_LOGIC;
  signal i_req_info_dff_n_18 : STD_LOGIC;
  signal i_req_info_dff_n_19 : STD_LOGIC;
  signal i_req_info_dff_n_2 : STD_LOGIC;
  signal i_req_info_dff_n_20 : STD_LOGIC;
  signal i_req_info_dff_n_21 : STD_LOGIC;
  signal i_req_info_dff_n_22 : STD_LOGIC;
  signal i_req_info_dff_n_23 : STD_LOGIC;
  signal i_req_info_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_4 : STD_LOGIC;
  signal i_req_info_dff_n_5 : STD_LOGIC;
  signal i_req_info_dff_n_6 : STD_LOGIC;
  signal i_req_info_dff_n_7 : STD_LOGIC;
  signal i_req_info_dff_n_8 : STD_LOGIC;
  signal i_req_info_dff_n_9 : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nor_d_fault_INST_0_i_8_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(1),
      Q => state(1),
      R => SR(0)
    );
d_req_dff: entity work.femto_bd_dff_4
     port map (
      D(25 downto 0) => D(25 downto 0),
      \FSM_sequential_state_reg[0]\(0) => \next_state__0\(0),
      \FSM_sequential_state_reg[0]_0\ => nor_d_fault_INST_0_i_8_n_0,
      Q(25 downto 0) => Q(25 downto 0),
      clk => clk,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      d_access_ongoing => d_access_ongoing,
      \d_reg[0]_0\ => \d_reg[0]\,
      \d_reg[0]_1\ => d_req_dff_n_30,
      \d_reg[0]_2\ => i_req_dff_n_1,
      \d_reg[0]_3\ => i_req_dff_n_2,
      \d_reg[33]\ => d_req_info_dff_n_24,
      \d_reg[34]\ => d_req_info_dff_n_26,
      \d_reg[35]\ => d_req_info_dff_n_25,
      \d_reg[36]\ => d_req_info_dff_n_23,
      \d_reg[57]\(21) => i_req_info_dff_n_0,
      \d_reg[57]\(20) => i_req_info_dff_n_1,
      \d_reg[57]\(19) => i_req_info_dff_n_2,
      \d_reg[57]\(18) => i_req_info_dff_n_3,
      \d_reg[57]\(17) => i_req_info_dff_n_4,
      \d_reg[57]\(16) => i_req_info_dff_n_5,
      \d_reg[57]\(15) => i_req_info_dff_n_6,
      \d_reg[57]\(14) => i_req_info_dff_n_7,
      \d_reg[57]\(13) => i_req_info_dff_n_8,
      \d_reg[57]\(12) => i_req_info_dff_n_9,
      \d_reg[57]\(11) => i_req_info_dff_n_10,
      \d_reg[57]\(10) => i_req_info_dff_n_11,
      \d_reg[57]\(9) => i_req_info_dff_n_12,
      \d_reg[57]\(8) => i_req_info_dff_n_13,
      \d_reg[57]\(7) => i_req_info_dff_n_14,
      \d_reg[57]\(6) => i_req_info_dff_n_15,
      \d_reg[57]\(5) => i_req_info_dff_n_16,
      \d_reg[57]\(4) => i_req_info_dff_n_17,
      \d_reg[57]\(3) => i_req_info_dff_n_18,
      \d_reg[57]\(2) => i_req_info_dff_n_19,
      \d_reg[57]\(1) => i_req_info_dff_n_20,
      \d_reg[57]\(0) => i_req_info_dff_n_21,
      \d_reg[58]\(21) => d_req_info_dff_n_0,
      \d_reg[58]\(20) => d_req_info_dff_n_1,
      \d_reg[58]\(19) => d_req_info_dff_n_2,
      \d_reg[58]\(18) => d_req_info_dff_n_3,
      \d_reg[58]\(17) => d_req_info_dff_n_4,
      \d_reg[58]\(16) => d_req_info_dff_n_5,
      \d_reg[58]\(15) => d_req_info_dff_n_6,
      \d_reg[58]\(14) => d_req_info_dff_n_7,
      \d_reg[58]\(13) => d_req_info_dff_n_8,
      \d_reg[58]\(12) => d_req_info_dff_n_9,
      \d_reg[58]\(11) => d_req_info_dff_n_10,
      \d_reg[58]\(10) => d_req_info_dff_n_11,
      \d_reg[58]\(9) => d_req_info_dff_n_12,
      \d_reg[58]\(8) => d_req_info_dff_n_13,
      \d_reg[58]\(7) => d_req_info_dff_n_14,
      \d_reg[58]\(6) => d_req_info_dff_n_15,
      \d_reg[58]\(5) => d_req_info_dff_n_16,
      \d_reg[58]\(4) => d_req_info_dff_n_17,
      \d_reg[58]\(3) => d_req_info_dff_n_18,
      \d_reg[58]\(2) => d_req_info_dff_n_19,
      \d_reg[58]\(1) => d_req_info_dff_n_20,
      \d_reg[58]\(0) => d_req_info_dff_n_21,
      \next_state__0\(0) => \next_state__0\(1),
      nor_d_req => nor_d_req,
      nor_i_req => nor_i_req,
      nor_resp => nor_resp,
      \out\(1 downto 0) => state(1 downto 0),
      \rdata_reg[31]\ => \rdata_reg[31]\,
      resp_reg => d_req_info_dff_n_22,
      rstn => rstn
    );
d_req_info_dff: entity work.\femto_bd_dff__parameterized11\
     port map (
      D(21) => d_req_info_dff_n_0,
      D(20) => d_req_info_dff_n_1,
      D(19) => d_req_info_dff_n_2,
      D(18) => d_req_info_dff_n_3,
      D(17) => d_req_info_dff_n_4,
      D(16) => d_req_info_dff_n_5,
      D(15) => d_req_info_dff_n_6,
      D(14) => d_req_info_dff_n_7,
      D(13) => d_req_info_dff_n_8,
      D(12) => d_req_info_dff_n_9,
      D(11) => d_req_info_dff_n_10,
      D(10) => d_req_info_dff_n_11,
      D(9) => d_req_info_dff_n_12,
      D(8) => d_req_info_dff_n_13,
      D(7) => d_req_info_dff_n_14,
      D(6) => d_req_info_dff_n_15,
      D(5) => d_req_info_dff_n_16,
      D(4) => d_req_info_dff_n_17,
      D(3) => d_req_info_dff_n_18,
      D(2) => d_req_info_dff_n_19,
      D(1) => d_req_info_dff_n_20,
      D(0) => d_req_info_dff_n_21,
      clk => clk,
      \d_reg[0]\ => d_req_info_dff_n_22,
      \d_reg[0]_0\ => d_req_info_dff_n_24,
      \d_reg[0]_1\ => d_req_dff_n_30,
      \d_reg[1]\ => d_req_info_dff_n_26,
      \d_reg[2]\ => d_req_info_dff_n_25,
      \d_reg[35]_0\(3) => i_req_info_dff_n_22,
      \d_reg[35]_0\(2) => i_req_info_dff_n_23,
      \d_reg[35]_0\(1 downto 0) => i_req_acc(1 downto 0),
      \d_reg[3]\ => d_req_info_dff_n_23,
      \next_state__0\(0) => \next_state__0\(1),
      nor_d_acc(1 downto 0) => nor_d_acc(1 downto 0),
      nor_d_addr(23 downto 0) => nor_d_addr(23 downto 0),
      nor_d_fault => nor_d_fault,
      nor_d_req => nor_d_req,
      nor_d_w_rb => nor_d_w_rb,
      nor_i_fault => nor_i_fault
    );
i_req_dff: entity work.femto_bd_dff_5
     port map (
      D(0) => \next_state__0\(1),
      \FSM_sequential_state_reg[0]\ => i_req_dff_n_2,
      clk => clk,
      d_access_ongoing => d_access_ongoing,
      \d_reg[0]_0\ => i_req_dff_n_1,
      nor_d_req => nor_d_req,
      nor_i_req => nor_i_req,
      nor_resp => nor_resp,
      \out\(1 downto 0) => state(1 downto 0),
      rstn => rstn
    );
i_req_info_dff: entity work.\femto_bd_dff__parameterized10\
     port map (
      D(25) => i_req_info_dff_n_0,
      D(24) => i_req_info_dff_n_1,
      D(23) => i_req_info_dff_n_2,
      D(22) => i_req_info_dff_n_3,
      D(21) => i_req_info_dff_n_4,
      D(20) => i_req_info_dff_n_5,
      D(19) => i_req_info_dff_n_6,
      D(18) => i_req_info_dff_n_7,
      D(17) => i_req_info_dff_n_8,
      D(16) => i_req_info_dff_n_9,
      D(15) => i_req_info_dff_n_10,
      D(14) => i_req_info_dff_n_11,
      D(13) => i_req_info_dff_n_12,
      D(12) => i_req_info_dff_n_13,
      D(11) => i_req_info_dff_n_14,
      D(10) => i_req_info_dff_n_15,
      D(9) => i_req_info_dff_n_16,
      D(8) => i_req_info_dff_n_17,
      D(7) => i_req_info_dff_n_18,
      D(6) => i_req_info_dff_n_19,
      D(5) => i_req_info_dff_n_20,
      D(4) => i_req_info_dff_n_21,
      D(3) => i_req_info_dff_n_22,
      D(2) => i_req_info_dff_n_23,
      D(1 downto 0) => i_req_acc(1 downto 0),
      clk => clk,
      nor_i_acc(1 downto 0) => nor_i_acc(1 downto 0),
      nor_i_addr(23 downto 0) => nor_i_addr(23 downto 0),
      nor_i_req => nor_i_req
    );
nor_d_fault_INST_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => nor_resp,
      O => nor_d_fault_INST_0_i_8_n_0
    );
nor_d_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => nor_resp,
      I1 => state(1),
      I2 => state(0),
      O => nor_d_resp
    );
nor_i_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => nor_resp,
      I1 => state(1),
      I2 => state(0),
      O => nor_i_resp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_bus_duplexer_11 is
  port (
    \rdata_reg[0]\ : out STD_LOGIC;
    resp_reg : out STD_LOGIC;
    tcm_d_fault : out STD_LOGIC;
    tcm_i_fault : out STD_LOGIC;
    \rdata_reg[0]_0\ : out STD_LOGIC;
    cell_addr : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rdata_reg[0]_1\ : out STD_LOGIC;
    \rdata_reg[0]_2\ : out STD_LOGIC;
    \rdata_reg[0]_3\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[15]_0\ : out STD_LOGIC;
    \rdata_reg[15]_1\ : out STD_LOGIC;
    \rdata_reg[15]_2\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[23]_0\ : out STD_LOGIC;
    \rdata_reg[23]_1\ : out STD_LOGIC;
    \rdata_reg[23]_2\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[24]_0\ : out STD_LOGIC;
    \rdata_reg[24]_1\ : out STD_LOGIC;
    \rdata_reg[24]_2\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]_4\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_resp : out STD_LOGIC;
    i_resp : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d_req : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : in STD_LOGIC;
    i_req : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_bus_duplexer_11 : entity is "bus_duplexer";
end femto_bd_bus_duplexer_11;

architecture STRUCTURE of femto_bd_bus_duplexer_11 is
  signal d_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_req_dff_n_3 : STD_LOGIC;
  signal d_req_dff_n_4 : STD_LOGIC;
  signal d_req_dff_n_5 : STD_LOGIC;
  signal d_req_info_dff_n_62 : STD_LOGIC;
  signal d_req_info_dff_n_63 : STD_LOGIC;
  signal d_req_info_dff_n_66 : STD_LOGIC;
  signal i_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_req_dff_n_0 : STD_LOGIC;
  signal i_req_dff_n_1 : STD_LOGIC;
  signal i_req_dff_n_2 : STD_LOGIC;
  signal i_req_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_0 : STD_LOGIC;
  signal i_req_info_dff_n_1 : STD_LOGIC;
  signal i_req_info_dff_n_10 : STD_LOGIC;
  signal i_req_info_dff_n_11 : STD_LOGIC;
  signal i_req_info_dff_n_12 : STD_LOGIC;
  signal i_req_info_dff_n_13 : STD_LOGIC;
  signal i_req_info_dff_n_14 : STD_LOGIC;
  signal i_req_info_dff_n_15 : STD_LOGIC;
  signal i_req_info_dff_n_18 : STD_LOGIC;
  signal i_req_info_dff_n_19 : STD_LOGIC;
  signal i_req_info_dff_n_20 : STD_LOGIC;
  signal i_req_info_dff_n_21 : STD_LOGIC;
  signal i_req_info_dff_n_22 : STD_LOGIC;
  signal i_req_info_dff_n_23 : STD_LOGIC;
  signal i_req_info_dff_n_24 : STD_LOGIC;
  signal i_req_info_dff_n_25 : STD_LOGIC;
  signal i_req_info_dff_n_26 : STD_LOGIC;
  signal i_req_info_dff_n_27 : STD_LOGIC;
  signal i_req_info_dff_n_28 : STD_LOGIC;
  signal i_req_info_dff_n_29 : STD_LOGIC;
  signal i_req_info_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_30 : STD_LOGIC;
  signal i_req_info_dff_n_31 : STD_LOGIC;
  signal i_req_info_dff_n_32 : STD_LOGIC;
  signal i_req_info_dff_n_33 : STD_LOGIC;
  signal i_req_info_dff_n_34 : STD_LOGIC;
  signal i_req_info_dff_n_35 : STD_LOGIC;
  signal i_req_info_dff_n_36 : STD_LOGIC;
  signal i_req_info_dff_n_37 : STD_LOGIC;
  signal i_req_info_dff_n_38 : STD_LOGIC;
  signal i_req_info_dff_n_39 : STD_LOGIC;
  signal i_req_info_dff_n_4 : STD_LOGIC;
  signal i_req_info_dff_n_40 : STD_LOGIC;
  signal i_req_info_dff_n_41 : STD_LOGIC;
  signal i_req_info_dff_n_42 : STD_LOGIC;
  signal i_req_info_dff_n_43 : STD_LOGIC;
  signal i_req_info_dff_n_44 : STD_LOGIC;
  signal i_req_info_dff_n_45 : STD_LOGIC;
  signal i_req_info_dff_n_46 : STD_LOGIC;
  signal i_req_info_dff_n_47 : STD_LOGIC;
  signal i_req_info_dff_n_48 : STD_LOGIC;
  signal i_req_info_dff_n_49 : STD_LOGIC;
  signal i_req_info_dff_n_5 : STD_LOGIC;
  signal i_req_info_dff_n_6 : STD_LOGIC;
  signal i_req_info_dff_n_7 : STD_LOGIC;
  signal i_req_info_dff_n_8 : STD_LOGIC;
  signal i_req_info_dff_n_9 : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_reg[0]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal tcm_i_fault_INST_0_i_2_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  \rdata_reg[0]\ <= \^rdata_reg[0]\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_dff_n_5,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_dff_n_4,
      Q => state(1),
      R => '0'
    );
d_req_dff: entity work.femto_bd_dff_12
     port map (
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\ => d_req_dff_n_5,
      \FSM_sequential_state_reg[1]\ => d_req_dff_n_4,
      \FSM_sequential_state_reg[1]_0\ => i_req_dff_n_1,
      \FSM_sequential_state_reg[1]_1\ => tcm_i_fault_INST_0_i_2_n_0,
      Q(0) => d_req_info_dff_n_66,
      clk => clk,
      \d_reg[0]_0\ => i_req_dff_n_3,
      \d_reg[0]_1\ => i_req_dff_n_2,
      d_req => d_req,
      d_w_rb => d_w_rb,
      i_req => i_req,
      \next_state__0\(1 downto 0) => \next_state__0\(1 downto 0),
      \out\(1 downto 0) => state(1 downto 0),
      \rdata_reg[0]\ => d_req_dff_n_3,
      resp => resp,
      rstn => rstn
    );
d_req_info_dff: entity work.\femto_bd_dff__parameterized11_13\
     port map (
      A(7 downto 0) => A(7 downto 0),
      D(45) => i_req_info_dff_n_4,
      D(44) => i_req_info_dff_n_5,
      D(43) => i_req_info_dff_n_6,
      D(42) => i_req_info_dff_n_7,
      D(41) => i_req_info_dff_n_8,
      D(40) => i_req_info_dff_n_9,
      D(39) => i_req_info_dff_n_10,
      D(38) => i_req_info_dff_n_11,
      D(37) => i_req_info_dff_n_12,
      D(36) => i_req_info_dff_n_13,
      D(35) => i_req_info_dff_n_14,
      D(34) => i_req_info_dff_n_15,
      D(33 downto 32) => i_req_acc(1 downto 0),
      D(31) => i_req_info_dff_n_18,
      D(30) => i_req_info_dff_n_19,
      D(29) => i_req_info_dff_n_20,
      D(28) => i_req_info_dff_n_21,
      D(27) => i_req_info_dff_n_22,
      D(26) => i_req_info_dff_n_23,
      D(25) => i_req_info_dff_n_24,
      D(24) => i_req_info_dff_n_25,
      D(23) => i_req_info_dff_n_26,
      D(22) => i_req_info_dff_n_27,
      D(21) => i_req_info_dff_n_28,
      D(20) => i_req_info_dff_n_29,
      D(19) => i_req_info_dff_n_30,
      D(18) => i_req_info_dff_n_31,
      D(17) => i_req_info_dff_n_32,
      D(16) => i_req_info_dff_n_33,
      D(15) => i_req_info_dff_n_34,
      D(14) => i_req_info_dff_n_35,
      D(13) => i_req_info_dff_n_36,
      D(12) => i_req_info_dff_n_37,
      D(11) => i_req_info_dff_n_38,
      D(10) => i_req_info_dff_n_39,
      D(9) => i_req_info_dff_n_40,
      D(8) => i_req_info_dff_n_41,
      D(7) => i_req_info_dff_n_42,
      D(6) => i_req_info_dff_n_43,
      D(5) => i_req_info_dff_n_44,
      D(4) => i_req_info_dff_n_45,
      D(3) => i_req_info_dff_n_46,
      D(2) => i_req_info_dff_n_47,
      D(1) => i_req_info_dff_n_48,
      D(0) => i_req_info_dff_n_49,
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_1,
      \FSM_sequential_state_reg[1]_0\ => i_req_dff_n_0,
      Q(0) => d_req_info_dff_n_66,
      cell_addr(7 downto 0) => cell_addr(7 downto 0),
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      \d_reg[0]_0\ => d_req_dff_n_3,
      \d_reg[32]_0\ => i_req_info_dff_n_1,
      \d_reg[32]_1\ => i_req_info_dff_n_0,
      \d_reg[33]_0\ => i_req_info_dff_n_3,
      \d_reg[35]_0\ => \^rdata_reg[0]\,
      \d_reg[36]_0\(3) => d_req_info_dff_n_62,
      \d_reg[36]_0\(2) => d_req_info_dff_n_63,
      \d_reg[36]_0\(1 downto 0) => d_req_acc(1 downto 0),
      d_req => d_req,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      \next_state__0\(1 downto 0) => \next_state__0\(1 downto 0),
      p_0_in1_in(31 downto 0) => p_0_in1_in(31 downto 0),
      \rdata_reg[0]\ => \rdata_reg[0]_0\,
      \rdata_reg[0]_0\ => \rdata_reg[0]_1\,
      \rdata_reg[0]_1\ => \rdata_reg[0]_2\,
      \rdata_reg[0]_2\ => \rdata_reg[0]_3\,
      \rdata_reg[0]_3\ => \rdata_reg[0]_4\,
      \rdata_reg[15]\ => \rdata_reg[15]\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_0\,
      \rdata_reg[15]_1\ => \rdata_reg[15]_1\,
      \rdata_reg[15]_2\ => \rdata_reg[15]_2\,
      \rdata_reg[23]\ => \rdata_reg[23]\,
      \rdata_reg[23]_0\ => \rdata_reg[23]_0\,
      \rdata_reg[23]_1\ => \rdata_reg[23]_1\,
      \rdata_reg[23]_2\ => \rdata_reg[23]_2\,
      \rdata_reg[24]\ => cell_addr(8),
      \rdata_reg[24]_0\ => cell_addr(9),
      \rdata_reg[24]_1\ => \rdata_reg[24]\,
      \rdata_reg[24]_2\ => \rdata_reg[24]_0\,
      \rdata_reg[24]_3\ => \rdata_reg[24]_1\,
      \rdata_reg[24]_4\ => \rdata_reg[24]_2\,
      \rdata_reg[30]\(7 downto 0) => \rdata_reg[30]\(7 downto 0),
      resp_reg => resp_reg,
      rstn => rstn,
      tcm_d_fault => tcm_d_fault,
      tcm_i_fault => tcm_i_fault
    );
d_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => resp,
      I1 => state(1),
      I2 => state(0),
      O => d_resp
    );
i_req_dff: entity work.femto_bd_dff_14
     port map (
      \FSM_sequential_state_reg[0]\ => i_req_dff_n_2,
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_3,
      clk => clk,
      \d_reg[0]_0\ => d_req_dff_n_3,
      d_req => d_req,
      i_req => i_req,
      \out\(1 downto 0) => state(1 downto 0),
      \rdata_reg[0]\ => i_req_dff_n_0,
      resp => resp,
      resp_reg => i_req_dff_n_1,
      rstn => rstn
    );
i_req_info_dff: entity work.\femto_bd_dff__parameterized10_15\
     port map (
      D(45) => i_req_info_dff_n_4,
      D(44) => i_req_info_dff_n_5,
      D(43) => i_req_info_dff_n_6,
      D(42) => i_req_info_dff_n_7,
      D(41) => i_req_info_dff_n_8,
      D(40) => i_req_info_dff_n_9,
      D(39) => i_req_info_dff_n_10,
      D(38) => i_req_info_dff_n_11,
      D(37) => i_req_info_dff_n_12,
      D(36) => i_req_info_dff_n_13,
      D(35) => i_req_info_dff_n_14,
      D(34) => i_req_info_dff_n_15,
      D(33 downto 32) => i_req_acc(1 downto 0),
      D(31) => i_req_info_dff_n_18,
      D(30) => i_req_info_dff_n_19,
      D(29) => i_req_info_dff_n_20,
      D(28) => i_req_info_dff_n_21,
      D(27) => i_req_info_dff_n_22,
      D(26) => i_req_info_dff_n_23,
      D(25) => i_req_info_dff_n_24,
      D(24) => i_req_info_dff_n_25,
      D(23) => i_req_info_dff_n_26,
      D(22) => i_req_info_dff_n_27,
      D(21) => i_req_info_dff_n_28,
      D(20) => i_req_info_dff_n_29,
      D(19) => i_req_info_dff_n_30,
      D(18) => i_req_info_dff_n_31,
      D(17) => i_req_info_dff_n_32,
      D(16) => i_req_info_dff_n_33,
      D(15) => i_req_info_dff_n_34,
      D(14) => i_req_info_dff_n_35,
      D(13) => i_req_info_dff_n_36,
      D(12) => i_req_info_dff_n_37,
      D(11) => i_req_info_dff_n_38,
      D(10) => i_req_info_dff_n_39,
      D(9) => i_req_info_dff_n_40,
      D(8) => i_req_info_dff_n_41,
      D(7) => i_req_info_dff_n_42,
      D(6) => i_req_info_dff_n_43,
      D(5) => i_req_info_dff_n_44,
      D(4) => i_req_info_dff_n_45,
      D(3) => i_req_info_dff_n_46,
      D(2) => i_req_info_dff_n_47,
      D(1) => i_req_info_dff_n_48,
      D(0) => i_req_info_dff_n_49,
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_0,
      clk => clk,
      \d_reg[0]_0\ => d_req_dff_n_3,
      \d_reg[36]_0\(3) => d_req_info_dff_n_62,
      \d_reg[36]_0\(2) => d_req_info_dff_n_63,
      \d_reg[36]_0\(1 downto 0) => d_req_acc(1 downto 0),
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_req => i_req,
      i_wdata(31 downto 0) => i_wdata(31 downto 0),
      \rdata_reg[0]\ => i_req_info_dff_n_1,
      \rdata_reg[0]_0\ => \^rdata_reg[0]\,
      \rdata_reg[16]\ => i_req_info_dff_n_0,
      \rdata_reg[8]\ => i_req_info_dff_n_3
    );
i_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => resp,
      I1 => state(0),
      I2 => state(1),
      O => i_resp
    );
tcm_i_fault_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => tcm_i_fault_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_bus_duplexer_16 is
  port (
    resp_reg : out STD_LOGIC;
    req : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[31]_0\ : out STD_LOGIC;
    rdata0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rom_d_fault : out STD_LOGIC;
    rom_i_fault : out STD_LOGIC;
    d_resp : out STD_LOGIC;
    i_resp : out STD_LOGIC;
    rstn : in STD_LOGIC;
    d_req : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    i_req : in STD_LOGIC;
    resp : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_bus_duplexer_16 : entity is "bus_duplexer";
end femto_bd_bus_duplexer_16;

architecture STRUCTURE of femto_bd_bus_duplexer_16 is
  signal d_req_dff_n_0 : STD_LOGIC;
  signal d_req_dff_n_2 : STD_LOGIC;
  signal d_req_dff_n_3 : STD_LOGIC;
  signal i_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_req_dff_n_0 : STD_LOGIC;
  signal i_req_dff_n_3 : STD_LOGIC;
  signal i_req_dff_n_4 : STD_LOGIC;
  signal i_req_info_dff_n_0 : STD_LOGIC;
  signal i_req_info_dff_n_1 : STD_LOGIC;
  signal i_req_info_dff_n_10 : STD_LOGIC;
  signal i_req_info_dff_n_11 : STD_LOGIC;
  signal i_req_info_dff_n_2 : STD_LOGIC;
  signal i_req_info_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_4 : STD_LOGIC;
  signal i_req_info_dff_n_5 : STD_LOGIC;
  signal i_req_info_dff_n_6 : STD_LOGIC;
  signal i_req_info_dff_n_7 : STD_LOGIC;
  signal i_req_info_dff_n_8 : STD_LOGIC;
  signal i_req_info_dff_n_9 : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^req\ : STD_LOGIC;
  signal \rom_controller/invld\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  req <= \^req\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_req_dff_n_0,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_dff_n_0,
      Q => state(1),
      R => '0'
    );
d_req_dff: entity work.femto_bd_dff_17
     port map (
      \FSM_sequential_state_reg[0]\ => d_req_dff_n_3,
      \FSM_sequential_state_reg[1]\ => d_req_dff_n_0,
      clk => clk,
      \d_reg[0]_0\ => i_req_dff_n_4,
      d_req => d_req,
      i_req => i_req,
      \next_state__0\(0) => \next_state__0\(1),
      \out\(1 downto 0) => state(1 downto 0),
      \rdata_reg[23]\ => d_req_dff_n_2,
      resp => resp,
      rstn => rstn
    );
d_req_info_dff: entity work.\femto_bd_dff__parameterized11_18\
     port map (
      D(13) => i_req_info_dff_n_0,
      D(12) => i_req_info_dff_n_1,
      D(11) => i_req_info_dff_n_2,
      D(10) => i_req_info_dff_n_3,
      D(9) => i_req_info_dff_n_4,
      D(8) => i_req_info_dff_n_5,
      D(7) => i_req_info_dff_n_6,
      D(6) => i_req_info_dff_n_7,
      D(5) => i_req_info_dff_n_8,
      D(4) => i_req_info_dff_n_9,
      D(3) => i_req_info_dff_n_10,
      D(2) => i_req_info_dff_n_11,
      D(1 downto 0) => i_req_acc(1 downto 0),
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_3,
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      d_req => d_req,
      d_w_rb => d_w_rb,
      invld => \rom_controller/invld\,
      \next_state__0\(0) => \next_state__0\(1),
      p_0_in(15 downto 0) => p_0_in(15 downto 0),
      rdata0(7 downto 0) => rdata0(7 downto 0),
      \rdata_reg[24]\ => \rdata_reg[24]\,
      \rdata_reg[25]\ => \rdata_reg[25]\,
      \rdata_reg[26]\ => \rdata_reg[26]\,
      \rdata_reg[27]\ => \rdata_reg[27]\,
      \rdata_reg[28]\ => \rdata_reg[28]\,
      \rdata_reg[29]\ => \rdata_reg[29]\,
      \rdata_reg[30]\ => \rdata_reg[30]\,
      \rdata_reg[31]\ => \rdata_reg[31]\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_0\,
      resp_reg => resp_reg,
      resp_reg_0 => \^req\,
      resp_reg_1 => d_req_dff_n_2,
      rom_d_fault => rom_d_fault,
      rstn => rstn
    );
d_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => resp,
      I1 => state(0),
      I2 => state(1),
      O => d_resp
    );
i_req_dff: entity work.femto_bd_dff_19
     port map (
      \FSM_sequential_state_reg[0]\ => i_req_dff_n_0,
      \FSM_sequential_state_reg[0]_0\ => d_req_dff_n_3,
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_4,
      clk => clk,
      d_req => d_req,
      i_req => i_req,
      invld => \rom_controller/invld\,
      \out\(1 downto 0) => state(1 downto 0),
      \rdata_reg[31]\ => i_req_dff_n_3,
      req => \^req\,
      resp => resp,
      resp_reg => d_req_dff_n_2,
      rom_i_fault => rom_i_fault,
      rstn => rstn
    );
i_req_info_dff: entity work.\femto_bd_dff__parameterized10_20\
     port map (
      D(13) => i_req_info_dff_n_0,
      D(12) => i_req_info_dff_n_1,
      D(11) => i_req_info_dff_n_2,
      D(10) => i_req_info_dff_n_3,
      D(9) => i_req_info_dff_n_4,
      D(8) => i_req_info_dff_n_5,
      D(7) => i_req_info_dff_n_6,
      D(6) => i_req_info_dff_n_7,
      D(5) => i_req_info_dff_n_8,
      D(4) => i_req_info_dff_n_9,
      D(3) => i_req_info_dff_n_10,
      D(2) => i_req_info_dff_n_11,
      D(1 downto 0) => i_req_acc(1 downto 0),
      clk => clk,
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_req => i_req
    );
i_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => resp,
      I1 => state(1),
      I2 => state(0),
      O => i_resp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_bus_duplexer_6 is
  port (
    d_resp : out STD_LOGIC;
    sram_d_fault : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sram_i_fault : out STD_LOGIC;
    sram_addr : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \d_reg[53]\ : out STD_LOGIC;
    \d_reg[52]\ : out STD_LOGIC;
    \d_reg[51]\ : out STD_LOGIC;
    \d_reg[50]\ : out STD_LOGIC;
    \d_reg[49]\ : out STD_LOGIC;
    \d_reg[48]\ : out STD_LOGIC;
    \d_reg[47]\ : out STD_LOGIC;
    \d_reg[46]\ : out STD_LOGIC;
    \d_reg[45]\ : out STD_LOGIC;
    \d_reg[44]\ : out STD_LOGIC;
    \d_reg[43]\ : out STD_LOGIC;
    \d_reg[42]\ : out STD_LOGIC;
    \d_reg[41]\ : out STD_LOGIC;
    \d_reg[40]\ : out STD_LOGIC;
    \d_reg[39]\ : out STD_LOGIC;
    \d_reg[38]\ : out STD_LOGIC;
    \d_reg[37]\ : out STD_LOGIC;
    \d_reg[36]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 36 downto 0 );
    resp_reg : out STD_LOGIC;
    sram_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    offset_r0 : out STD_LOGIC;
    \d_reg[34]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_resp : out STD_LOGIC;
    clk : in STD_LOGIC;
    resp : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \offset_r_reg[0]\ : in STD_LOGIC;
    \d_reg[52]_0\ : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    d_req : in STD_LOGIC;
    \d_reg[51]_0\ : in STD_LOGIC;
    \d_reg[50]_0\ : in STD_LOGIC;
    \d_reg[49]_0\ : in STD_LOGIC;
    \d_reg[48]_0\ : in STD_LOGIC;
    \d_reg[47]_0\ : in STD_LOGIC;
    \d_reg[46]_0\ : in STD_LOGIC;
    \d_reg[45]_0\ : in STD_LOGIC;
    \d_reg[44]_0\ : in STD_LOGIC;
    \d_reg[43]_0\ : in STD_LOGIC;
    \d_reg[42]_0\ : in STD_LOGIC;
    \d_reg[41]_0\ : in STD_LOGIC;
    \d_reg[40]_0\ : in STD_LOGIC;
    \d_reg[39]_0\ : in STD_LOGIC;
    \d_reg[38]_0\ : in STD_LOGIC;
    \d_reg[37]_0\ : in STD_LOGIC;
    \d_reg[36]_0\ : in STD_LOGIC;
    offset_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \offset_r_reg[1]\ : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_req : in STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_bus_duplexer_6 : entity is "bus_duplexer";
end femto_bd_bus_duplexer_6;

architecture STRUCTURE of femto_bd_bus_duplexer_6 is
  signal \^fsm_sequential_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_req_dff_n_1 : STD_LOGIC;
  signal d_req_dff_n_4 : STD_LOGIC;
  signal d_req_dff_n_5 : STD_LOGIC;
  signal d_req_dff_n_6 : STD_LOGIC;
  signal d_req_info_dff_n_84 : STD_LOGIC;
  signal i_req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_req_dff_n_0 : STD_LOGIC;
  signal i_req_dff_n_1 : STD_LOGIC;
  signal i_req_dff_n_2 : STD_LOGIC;
  signal i_req_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_0 : STD_LOGIC;
  signal i_req_info_dff_n_1 : STD_LOGIC;
  signal i_req_info_dff_n_10 : STD_LOGIC;
  signal i_req_info_dff_n_11 : STD_LOGIC;
  signal i_req_info_dff_n_12 : STD_LOGIC;
  signal i_req_info_dff_n_13 : STD_LOGIC;
  signal i_req_info_dff_n_14 : STD_LOGIC;
  signal i_req_info_dff_n_15 : STD_LOGIC;
  signal i_req_info_dff_n_16 : STD_LOGIC;
  signal i_req_info_dff_n_17 : STD_LOGIC;
  signal i_req_info_dff_n_18 : STD_LOGIC;
  signal i_req_info_dff_n_2 : STD_LOGIC;
  signal i_req_info_dff_n_21 : STD_LOGIC;
  signal i_req_info_dff_n_22 : STD_LOGIC;
  signal i_req_info_dff_n_23 : STD_LOGIC;
  signal i_req_info_dff_n_24 : STD_LOGIC;
  signal i_req_info_dff_n_25 : STD_LOGIC;
  signal i_req_info_dff_n_26 : STD_LOGIC;
  signal i_req_info_dff_n_27 : STD_LOGIC;
  signal i_req_info_dff_n_28 : STD_LOGIC;
  signal i_req_info_dff_n_29 : STD_LOGIC;
  signal i_req_info_dff_n_3 : STD_LOGIC;
  signal i_req_info_dff_n_30 : STD_LOGIC;
  signal i_req_info_dff_n_31 : STD_LOGIC;
  signal i_req_info_dff_n_32 : STD_LOGIC;
  signal i_req_info_dff_n_33 : STD_LOGIC;
  signal i_req_info_dff_n_34 : STD_LOGIC;
  signal i_req_info_dff_n_35 : STD_LOGIC;
  signal i_req_info_dff_n_36 : STD_LOGIC;
  signal i_req_info_dff_n_37 : STD_LOGIC;
  signal i_req_info_dff_n_38 : STD_LOGIC;
  signal i_req_info_dff_n_39 : STD_LOGIC;
  signal i_req_info_dff_n_4 : STD_LOGIC;
  signal i_req_info_dff_n_40 : STD_LOGIC;
  signal i_req_info_dff_n_41 : STD_LOGIC;
  signal i_req_info_dff_n_42 : STD_LOGIC;
  signal i_req_info_dff_n_43 : STD_LOGIC;
  signal i_req_info_dff_n_44 : STD_LOGIC;
  signal i_req_info_dff_n_45 : STD_LOGIC;
  signal i_req_info_dff_n_46 : STD_LOGIC;
  signal i_req_info_dff_n_47 : STD_LOGIC;
  signal i_req_info_dff_n_48 : STD_LOGIC;
  signal i_req_info_dff_n_49 : STD_LOGIC;
  signal i_req_info_dff_n_5 : STD_LOGIC;
  signal i_req_info_dff_n_50 : STD_LOGIC;
  signal i_req_info_dff_n_51 : STD_LOGIC;
  signal i_req_info_dff_n_52 : STD_LOGIC;
  signal i_req_info_dff_n_6 : STD_LOGIC;
  signal i_req_info_dff_n_7 : STD_LOGIC;
  signal i_req_info_dff_n_8 : STD_LOGIC;
  signal i_req_info_dff_n_9 : STD_LOGIC;
  signal sram_i_fault_INST_0_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "D:10,iSTATE:00,I:01";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  \FSM_sequential_state_reg[1]_0\(0) <= \^fsm_sequential_state_reg[1]_0\(0);
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_dff_n_6,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => d_req_dff_n_5,
      Q => state(1),
      R => '0'
    );
d_req_dff: entity work.femto_bd_dff_7
     port map (
      \FSM_sequential_state_reg[0]\ => d_req_dff_n_6,
      \FSM_sequential_state_reg[1]\ => \^fsm_sequential_state_reg[1]_0\(0),
      \FSM_sequential_state_reg[1]_0\ => d_req_dff_n_5,
      \FSM_sequential_state_reg[1]_1\ => sram_i_fault_INST_0_i_2_n_0,
      clk => clk,
      \d_reg[0]_0\ => i_req_dff_n_0,
      \d_reg[0]_1\ => i_req_dff_n_3,
      \d_reg[33]\ => d_req_dff_n_1,
      \d_reg[33]_0\ => d_req_dff_n_4,
      \d_reg[34]\ => d_req_info_dff_n_84,
      d_req => d_req,
      i_req => i_req,
      \out\(1 downto 0) => state(1 downto 0),
      resp => resp,
      resp_reg => i_req_dff_n_1,
      rstn => rstn,
      sram_d_fault => sram_d_fault,
      sram_i_fault => sram_i_fault
    );
d_req_info_dff: entity work.\femto_bd_dff__parameterized11_8\
     port map (
      D(51) => i_req_info_dff_n_0,
      D(50) => i_req_info_dff_n_1,
      D(49) => i_req_info_dff_n_2,
      D(48) => i_req_info_dff_n_3,
      D(47) => i_req_info_dff_n_4,
      D(46) => i_req_info_dff_n_5,
      D(45) => i_req_info_dff_n_6,
      D(44) => i_req_info_dff_n_7,
      D(43) => i_req_info_dff_n_8,
      D(42) => i_req_info_dff_n_9,
      D(41) => i_req_info_dff_n_10,
      D(40) => i_req_info_dff_n_11,
      D(39) => i_req_info_dff_n_12,
      D(38) => i_req_info_dff_n_13,
      D(37) => i_req_info_dff_n_14,
      D(36) => i_req_info_dff_n_15,
      D(35) => i_req_info_dff_n_16,
      D(34) => i_req_info_dff_n_17,
      D(33 downto 32) => i_req_acc(1 downto 0),
      D(31) => i_req_info_dff_n_21,
      D(30) => i_req_info_dff_n_22,
      D(29) => i_req_info_dff_n_23,
      D(28) => i_req_info_dff_n_24,
      D(27) => i_req_info_dff_n_25,
      D(26) => i_req_info_dff_n_26,
      D(25) => i_req_info_dff_n_27,
      D(24) => i_req_info_dff_n_28,
      D(23) => i_req_info_dff_n_29,
      D(22) => i_req_info_dff_n_30,
      D(21) => i_req_info_dff_n_31,
      D(20) => i_req_info_dff_n_32,
      D(19) => i_req_info_dff_n_33,
      D(18) => i_req_info_dff_n_34,
      D(17) => i_req_info_dff_n_35,
      D(16) => i_req_info_dff_n_36,
      D(15) => i_req_info_dff_n_37,
      D(14) => i_req_info_dff_n_38,
      D(13) => i_req_info_dff_n_39,
      D(12) => i_req_info_dff_n_40,
      D(11) => i_req_info_dff_n_41,
      D(10) => i_req_info_dff_n_42,
      D(9) => i_req_info_dff_n_43,
      D(8) => i_req_info_dff_n_44,
      D(7) => i_req_info_dff_n_45,
      D(6) => i_req_info_dff_n_46,
      D(5) => i_req_info_dff_n_47,
      D(4) => i_req_info_dff_n_48,
      D(3) => i_req_info_dff_n_49,
      D(2) => i_req_info_dff_n_50,
      D(1) => i_req_info_dff_n_51,
      D(0) => i_req_info_dff_n_52,
      \FSM_sequential_state_reg[0]\ => i_req_dff_n_2,
      Q(36 downto 0) => Q(36 downto 0),
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(18 downto 0) => d_addr(18 downto 0),
      \d_reg[0]_0\ => \^fsm_sequential_state_reg[1]_0\(0),
      \d_reg[0]_1\ => d_req_dff_n_4,
      \d_reg[32]_0\ => d_req_info_dff_n_84,
      \d_reg[34]_0\(0) => \d_reg[34]\(0),
      \d_reg[34]_1\ => i_req_info_dff_n_18,
      \d_reg[36]_0\ => \d_reg[36]\,
      \d_reg[36]_1\ => \d_reg[36]_0\,
      \d_reg[37]_0\ => \d_reg[37]\,
      \d_reg[37]_1\ => \d_reg[37]_0\,
      \d_reg[38]_0\ => \d_reg[38]\,
      \d_reg[38]_1\ => \d_reg[38]_0\,
      \d_reg[39]_0\ => \d_reg[39]\,
      \d_reg[39]_1\ => \d_reg[39]_0\,
      \d_reg[40]_0\ => \d_reg[40]\,
      \d_reg[40]_1\ => \d_reg[40]_0\,
      \d_reg[41]_0\ => \d_reg[41]\,
      \d_reg[41]_1\ => \d_reg[41]_0\,
      \d_reg[42]_0\ => \d_reg[42]\,
      \d_reg[42]_1\ => \d_reg[42]_0\,
      \d_reg[43]_0\ => \d_reg[43]\,
      \d_reg[43]_1\ => \d_reg[43]_0\,
      \d_reg[44]_0\ => \d_reg[44]\,
      \d_reg[44]_1\ => \d_reg[44]_0\,
      \d_reg[45]_0\ => \d_reg[45]\,
      \d_reg[45]_1\ => \d_reg[45]_0\,
      \d_reg[46]_0\ => \d_reg[46]\,
      \d_reg[46]_1\ => \d_reg[46]_0\,
      \d_reg[47]_0\ => \d_reg[47]\,
      \d_reg[47]_1\ => \d_reg[47]_0\,
      \d_reg[48]_0\ => \d_reg[48]\,
      \d_reg[48]_1\ => \d_reg[48]_0\,
      \d_reg[49]_0\ => \d_reg[49]\,
      \d_reg[49]_1\ => \d_reg[49]_0\,
      \d_reg[50]_0\ => \d_reg[50]\,
      \d_reg[50]_1\ => \d_reg[50]_0\,
      \d_reg[51]_0\ => \d_reg[51]\,
      \d_reg[51]_1\ => \d_reg[51]_0\,
      \d_reg[52]_0\ => \d_reg[52]\,
      \d_reg[52]_1\ => \d_reg[52]_0\,
      \d_reg[53]_0\ => \d_reg[53]\,
      \d_reg[53]_1\(36 downto 0) => D(36 downto 0),
      d_req => d_req,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      offset_r(1 downto 0) => offset_r(1 downto 0),
      offset_r0 => offset_r0,
      \offset_r_reg[0]\ => \offset_r_reg[0]\,
      \offset_r_reg[1]\ => \offset_r_reg[1]\,
      resp_reg => resp_reg,
      resp_reg_0 => d_req_dff_n_1,
      sram_addr(18 downto 0) => sram_addr(18 downto 0),
      sram_data_out(7 downto 0) => sram_data_out(7 downto 0)
    );
d_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => resp,
      O => d_resp
    );
i_req_dff: entity work.femto_bd_dff_9
     port map (
      \FSM_sequential_state_reg[0]\ => i_req_dff_n_0,
      \FSM_sequential_state_reg[1]\ => i_req_dff_n_3,
      clk => clk,
      \d_reg[33]\ => i_req_dff_n_1,
      \d_reg[33]_0\ => i_req_dff_n_2,
      d_req => d_req,
      i_req => i_req,
      \out\(1 downto 0) => state(1 downto 0),
      resp => resp,
      rstn => rstn
    );
i_req_info_dff: entity work.\femto_bd_dff__parameterized10_10\
     port map (
      D(52) => i_req_info_dff_n_0,
      D(51) => i_req_info_dff_n_1,
      D(50) => i_req_info_dff_n_2,
      D(49) => i_req_info_dff_n_3,
      D(48) => i_req_info_dff_n_4,
      D(47) => i_req_info_dff_n_5,
      D(46) => i_req_info_dff_n_6,
      D(45) => i_req_info_dff_n_7,
      D(44) => i_req_info_dff_n_8,
      D(43) => i_req_info_dff_n_9,
      D(42) => i_req_info_dff_n_10,
      D(41) => i_req_info_dff_n_11,
      D(40) => i_req_info_dff_n_12,
      D(39) => i_req_info_dff_n_13,
      D(38) => i_req_info_dff_n_14,
      D(37) => i_req_info_dff_n_15,
      D(36) => i_req_info_dff_n_16,
      D(35) => i_req_info_dff_n_17,
      D(34) => i_req_info_dff_n_18,
      D(33 downto 32) => i_req_acc(1 downto 0),
      D(31) => i_req_info_dff_n_21,
      D(30) => i_req_info_dff_n_22,
      D(29) => i_req_info_dff_n_23,
      D(28) => i_req_info_dff_n_24,
      D(27) => i_req_info_dff_n_25,
      D(26) => i_req_info_dff_n_26,
      D(25) => i_req_info_dff_n_27,
      D(24) => i_req_info_dff_n_28,
      D(23) => i_req_info_dff_n_29,
      D(22) => i_req_info_dff_n_30,
      D(21) => i_req_info_dff_n_31,
      D(20) => i_req_info_dff_n_32,
      D(19) => i_req_info_dff_n_33,
      D(18) => i_req_info_dff_n_34,
      D(17) => i_req_info_dff_n_35,
      D(16) => i_req_info_dff_n_36,
      D(15) => i_req_info_dff_n_37,
      D(14) => i_req_info_dff_n_38,
      D(13) => i_req_info_dff_n_39,
      D(12) => i_req_info_dff_n_40,
      D(11) => i_req_info_dff_n_41,
      D(10) => i_req_info_dff_n_42,
      D(9) => i_req_info_dff_n_43,
      D(8) => i_req_info_dff_n_44,
      D(7) => i_req_info_dff_n_45,
      D(6) => i_req_info_dff_n_46,
      D(5) => i_req_info_dff_n_47,
      D(4) => i_req_info_dff_n_48,
      D(3) => i_req_info_dff_n_49,
      D(2) => i_req_info_dff_n_50,
      D(1) => i_req_info_dff_n_51,
      D(0) => i_req_info_dff_n_52,
      clk => clk,
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(18 downto 0) => i_addr(18 downto 0),
      i_req => i_req,
      i_wdata(31 downto 0) => i_wdata(31 downto 0)
    );
i_resp_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => resp,
      I1 => state(0),
      I2 => state(1),
      O => i_resp
    );
sram_i_fault_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => sram_i_fault_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_eic_wrapper is
  port (
    p_resp : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_int_trigger : out STD_LOGIC;
    clk : in STD_LOGIC;
    p_req : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstn : in STD_LOGIC;
    ext_int_src : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    ext_int_handled : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_eic_wrapper : entity is "eic_wrapper";
end femto_bd_eic_wrapper;

architecture STRUCTURE of femto_bd_eic_wrapper is
begin
extint_controller: entity work.femto_bd_extint_controller
     port map (
      clk => clk,
      ext_int_handled => ext_int_handled,
      ext_int_src(1 downto 0) => ext_int_src(1 downto 0),
      ext_int_trigger => ext_int_trigger,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_rdata(1 downto 0) => p_rdata(1 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(1 downto 0) => p_wdata(1 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_fault_encoder is
  port (
    fault_cause : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fault_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fault : out STD_LOGIC;
    ibus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_fault : in STD_LOGIC;
    pbus_fault : in STD_LOGIC;
    dbus_fault : in STD_LOGIC;
    rstn : in STD_LOGIC;
    rst_fault : in STD_LOGIC;
    clk : in STD_LOGIC;
    core_fault : in STD_LOGIC;
    core_fault_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sram_i_fault : in STD_LOGIC;
    nor_i_fault : in STD_LOGIC;
    rom_i_fault : in STD_LOGIC;
    tcm_i_fault : in STD_LOGIC;
    uart_fault : in STD_LOGIC;
    eic_fault : in STD_LOGIC;
    tmr_fault : in STD_LOGIC;
    gpio_fault : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_fault_encoder : entity is "fault_encoder";
end femto_bd_fault_encoder;

architecture STRUCTURE of femto_bd_fault_encoder is
begin
fault_dff: entity work.\femto_bd_dff__parameterized9\
     port map (
      clk => clk,
      core_fault => core_fault,
      core_fault_pc(31 downto 0) => core_fault_pc(31 downto 0),
      dbus_addr(31 downto 0) => dbus_addr(31 downto 0),
      dbus_fault => dbus_fault,
      eic_fault => eic_fault,
      fault => fault,
      fault_addr(31 downto 0) => fault_addr(31 downto 0),
      fault_cause(2 downto 0) => fault_cause(2 downto 0),
      gpio_fault => gpio_fault,
      ibus_addr(31 downto 0) => ibus_addr(31 downto 0),
      ibus_fault => ibus_fault,
      nor_i_fault => nor_i_fault,
      pbus_addr(31 downto 0) => pbus_addr(31 downto 0),
      pbus_fault => pbus_fault,
      rom_i_fault => rom_i_fault,
      rst_fault => rst_fault,
      rstn => rstn,
      sram_i_fault => sram_i_fault,
      tcm_i_fault => tcm_i_fault,
      tmr_fault => tmr_fault,
      uart_fault => uart_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_bus_bridge_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_req : in STD_LOGIC;
    d_resp : out STD_LOGIC;
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : out STD_LOGIC;
    p_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : out STD_LOGIC;
    p_resp : in STD_LOGIC;
    p_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_bus_bridge_0_0 : entity is "femto_bus_bridge_0_0,bus_bridge,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_bus_bridge_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_bus_bridge_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_bus_bridge_0_0 : entity is "femto_bus_bridge_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_bus_bridge_0_0 : entity is "bus_bridge,Vivado 2018.2";
end femto_bd_femto_bus_bridge_0_0;

architecture STRUCTURE of femto_bd_femto_bus_bridge_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^p_addr\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of d_req : signal is "ricynlee:user:femto_bus:1.0 d REQ";
  attribute X_INTERFACE_INFO of d_resp : signal is "ricynlee:user:femto_bus:1.0 d RESP";
  attribute X_INTERFACE_INFO of d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d W_RB";
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p W_RB";
  attribute X_INTERFACE_INFO of d_acc : signal is "ricynlee:user:femto_bus:1.0 d ACC";
  attribute X_INTERFACE_INFO of d_addr : signal is "ricynlee:user:femto_bus:1.0 d ADDR";
  attribute X_INTERFACE_INFO of d_rdata : signal is "ricynlee:user:femto_bus:1.0 d RDATA";
  attribute X_INTERFACE_INFO of d_wdata : signal is "ricynlee:user:femto_bus:1.0 d WDATA";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p WDATA";
begin
  p_addr(31) <= \<const0>\;
  p_addr(30 downto 0) <= \^p_addr\(30 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_bus_bridge
     port map (
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(30 downto 0) => d_addr(30 downto 0),
      d_rdata(31 downto 0) => d_rdata(31 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(30 downto 0) => \^p_addr\(30 downto 0),
      p_rdata(31 downto 0) => p_rdata(31 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(31 downto 0) => p_wdata(31 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_dbus_conn_0_0 is
  port (
    m_req : in STD_LOGIC;
    m_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_w_rb : in STD_LOGIC;
    m_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_resp : out STD_LOGIC;
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_req : out STD_LOGIC;
    s_rom_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_w_rb : out STD_LOGIC;
    s_rom_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_rom_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_resp : in STD_LOGIC;
    s_rom_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_req : out STD_LOGIC;
    s_tcm_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_w_rb : out STD_LOGIC;
    s_tcm_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_tcm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_resp : in STD_LOGIC;
    s_tcm_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_req : out STD_LOGIC;
    s_sram_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_w_rb : out STD_LOGIC;
    s_sram_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_sram_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_resp : in STD_LOGIC;
    s_sram_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_req : out STD_LOGIC;
    s_nor_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_w_rb : out STD_LOGIC;
    s_nor_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_nor_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_resp : in STD_LOGIC;
    s_nor_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_qspi_req : out STD_LOGIC;
    s_qspi_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_qspi_w_rb : out STD_LOGIC;
    s_qspi_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_qspi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_qspi_resp : in STD_LOGIC;
    s_qspi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_bridge_req : out STD_LOGIC;
    s_bridge_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_bridge_w_rb : out STD_LOGIC;
    s_bridge_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_bridge_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_bridge_resp : in STD_LOGIC;
    s_bridge_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus_fault : out STD_LOGIC;
    bus_halt : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_dbus_conn_0_0 : entity is "femto_dbus_conn_0_0,dbus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_dbus_conn_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_dbus_conn_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_dbus_conn_0_0 : entity is "femto_dbus_conn_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_dbus_conn_0_0 : entity is "dbus_conn,Vivado 2018.2";
end femto_bd_femto_dbus_conn_0_0;

architecture STRUCTURE of femto_bd_femto_dbus_conn_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_acc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_resp0__4\ : STD_LOGIC;
  signal \^m_w_rb\ : STD_LOGIC;
  signal \^m_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_rom_req_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_3_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s_nor_req_INST_0 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of s_sram_req_INST_0 : label is "soft_lutpair165";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_req : signal is "ricynlee:user:femto_bus:1.0 d REQ";
  attribute X_INTERFACE_INFO of m_resp : signal is "ricynlee:user:femto_bus:1.0 d RESP";
  attribute X_INTERFACE_INFO of m_w_rb : signal is "ricynlee:user:femto_bus:1.0 d W_RB";
  attribute X_INTERFACE_INFO of s_bridge_req : signal is "ricynlee:user:femto_bus:1.0 d_bridge REQ";
  attribute X_INTERFACE_INFO of s_bridge_resp : signal is "ricynlee:user:femto_bus:1.0 d_bridge RESP";
  attribute X_INTERFACE_INFO of s_bridge_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_bridge W_RB";
  attribute X_INTERFACE_INFO of s_nor_req : signal is "ricynlee:user:femto_bus:1.0 d_nor REQ";
  attribute X_INTERFACE_INFO of s_nor_resp : signal is "ricynlee:user:femto_bus:1.0 d_nor RESP";
  attribute X_INTERFACE_INFO of s_nor_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_nor W_RB";
  attribute X_INTERFACE_INFO of s_qspi_req : signal is "ricynlee:user:femto_bus:1.0 d_qspi REQ";
  attribute X_INTERFACE_INFO of s_qspi_resp : signal is "ricynlee:user:femto_bus:1.0 d_qspi RESP";
  attribute X_INTERFACE_INFO of s_qspi_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_qspi W_RB";
  attribute X_INTERFACE_INFO of s_rom_req : signal is "ricynlee:user:femto_bus:1.0 d_rom REQ";
  attribute X_INTERFACE_INFO of s_rom_resp : signal is "ricynlee:user:femto_bus:1.0 d_rom RESP";
  attribute X_INTERFACE_INFO of s_rom_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_rom W_RB";
  attribute X_INTERFACE_INFO of s_sram_req : signal is "ricynlee:user:femto_bus:1.0 d_sram REQ";
  attribute X_INTERFACE_INFO of s_sram_resp : signal is "ricynlee:user:femto_bus:1.0 d_sram RESP";
  attribute X_INTERFACE_INFO of s_sram_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_sram W_RB";
  attribute X_INTERFACE_INFO of s_tcm_req : signal is "ricynlee:user:femto_bus:1.0 d_tcm REQ";
  attribute X_INTERFACE_INFO of s_tcm_resp : signal is "ricynlee:user:femto_bus:1.0 d_tcm RESP";
  attribute X_INTERFACE_INFO of s_tcm_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_tcm W_RB";
  attribute X_INTERFACE_INFO of m_acc : signal is "ricynlee:user:femto_bus:1.0 d ACC";
  attribute X_INTERFACE_INFO of m_addr : signal is "ricynlee:user:femto_bus:1.0 d ADDR";
  attribute X_INTERFACE_INFO of m_rdata : signal is "ricynlee:user:femto_bus:1.0 d RDATA";
  attribute X_INTERFACE_INFO of m_wdata : signal is "ricynlee:user:femto_bus:1.0 d WDATA";
  attribute X_INTERFACE_INFO of s_bridge_acc : signal is "ricynlee:user:femto_bus:1.0 d_bridge ACC";
  attribute X_INTERFACE_INFO of s_bridge_addr : signal is "ricynlee:user:femto_bus:1.0 d_bridge ADDR";
  attribute X_INTERFACE_INFO of s_bridge_rdata : signal is "ricynlee:user:femto_bus:1.0 d_bridge RDATA";
  attribute X_INTERFACE_INFO of s_bridge_wdata : signal is "ricynlee:user:femto_bus:1.0 d_bridge WDATA";
  attribute X_INTERFACE_INFO of s_nor_acc : signal is "ricynlee:user:femto_bus:1.0 d_nor ACC";
  attribute X_INTERFACE_INFO of s_nor_addr : signal is "ricynlee:user:femto_bus:1.0 d_nor ADDR";
  attribute X_INTERFACE_INFO of s_nor_rdata : signal is "ricynlee:user:femto_bus:1.0 d_nor RDATA";
  attribute X_INTERFACE_INFO of s_nor_wdata : signal is "ricynlee:user:femto_bus:1.0 d_nor WDATA";
  attribute X_INTERFACE_INFO of s_qspi_acc : signal is "ricynlee:user:femto_bus:1.0 d_qspi ACC";
  attribute X_INTERFACE_INFO of s_qspi_addr : signal is "ricynlee:user:femto_bus:1.0 d_qspi ADDR";
  attribute X_INTERFACE_INFO of s_qspi_rdata : signal is "ricynlee:user:femto_bus:1.0 d_qspi RDATA";
  attribute X_INTERFACE_INFO of s_qspi_wdata : signal is "ricynlee:user:femto_bus:1.0 d_qspi WDATA";
  attribute X_INTERFACE_INFO of s_rom_acc : signal is "ricynlee:user:femto_bus:1.0 d_rom ACC";
  attribute X_INTERFACE_INFO of s_rom_addr : signal is "ricynlee:user:femto_bus:1.0 d_rom ADDR";
  attribute X_INTERFACE_INFO of s_rom_rdata : signal is "ricynlee:user:femto_bus:1.0 d_rom RDATA";
  attribute X_INTERFACE_INFO of s_rom_wdata : signal is "ricynlee:user:femto_bus:1.0 d_rom WDATA";
  attribute X_INTERFACE_INFO of s_sram_acc : signal is "ricynlee:user:femto_bus:1.0 d_sram ACC";
  attribute X_INTERFACE_INFO of s_sram_addr : signal is "ricynlee:user:femto_bus:1.0 d_sram ADDR";
  attribute X_INTERFACE_INFO of s_sram_rdata : signal is "ricynlee:user:femto_bus:1.0 d_sram RDATA";
  attribute X_INTERFACE_INFO of s_sram_wdata : signal is "ricynlee:user:femto_bus:1.0 d_sram WDATA";
  attribute X_INTERFACE_INFO of s_tcm_acc : signal is "ricynlee:user:femto_bus:1.0 d_tcm ACC";
  attribute X_INTERFACE_INFO of s_tcm_addr : signal is "ricynlee:user:femto_bus:1.0 d_tcm ADDR";
  attribute X_INTERFACE_INFO of s_tcm_rdata : signal is "ricynlee:user:femto_bus:1.0 d_tcm RDATA";
  attribute X_INTERFACE_INFO of s_tcm_wdata : signal is "ricynlee:user:femto_bus:1.0 d_tcm WDATA";
begin
  \^m_acc\(1 downto 0) <= m_acc(1 downto 0);
  \^m_addr\(31 downto 0) <= m_addr(31 downto 0);
  \^m_w_rb\ <= m_w_rb;
  \^m_wdata\(31 downto 0) <= m_wdata(31 downto 0);
  s_bridge_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_bridge_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_bridge_req <= \<const0>\;
  s_bridge_w_rb <= \^m_w_rb\;
  s_bridge_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_nor_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_nor_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_nor_w_rb <= \^m_w_rb\;
  s_nor_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_qspi_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_qspi_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_qspi_req <= \<const0>\;
  s_qspi_w_rb <= \^m_w_rb\;
  s_qspi_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_rom_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_rom_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_rom_w_rb <= \^m_w_rb\;
  s_rom_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_sram_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_sram_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_sram_w_rb <= \^m_w_rb\;
  s_sram_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_tcm_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_tcm_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_tcm_w_rb <= \^m_w_rb\;
  s_tcm_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
bus_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000073700000"
    )
        port map (
      I0 => \^m_addr\(28),
      I1 => \^m_addr\(29),
      I2 => s_rom_req_INST_0_i_1_n_0,
      I3 => s_rom_req_INST_0_i_2_n_0,
      I4 => m_req,
      I5 => s_rom_req_INST_0_i_3_n_0,
      O => bus_fault
    );
inst: entity work.femto_bd_dbus_conn
     port map (
      m_rdata(31 downto 0) => m_rdata(31 downto 0),
      s_bridge_rdata(31 downto 0) => s_bridge_rdata(31 downto 0),
      s_bridge_resp => s_bridge_resp,
      s_nor_rdata(31 downto 0) => s_nor_rdata(31 downto 0),
      s_nor_resp => s_nor_resp,
      s_qspi_rdata(31 downto 0) => s_qspi_rdata(31 downto 0),
      s_qspi_resp => s_qspi_resp,
      s_rom_rdata(31 downto 0) => s_rom_rdata(31 downto 0),
      s_rom_resp => s_rom_resp,
      s_sram_rdata(31 downto 0) => s_sram_rdata(31 downto 0),
      s_sram_resp => s_sram_resp,
      s_tcm_rdata(31 downto 0) => s_tcm_rdata(31 downto 0),
      s_tcm_resp => s_tcm_resp
    );
m_resp_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_resp0__4\,
      I1 => bus_halt,
      O => m_resp
    );
m_resp_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_qspi_resp,
      I1 => s_bridge_resp,
      I2 => s_tcm_resp,
      I3 => s_rom_resp,
      I4 => s_nor_resp,
      I5 => s_sram_resp,
      O => \m_resp0__4\
    );
s_nor_req_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^m_addr\(28),
      I1 => \^m_addr\(29),
      I2 => m_req,
      I3 => s_rom_req_INST_0_i_3_n_0,
      O => s_nor_req
    );
s_rom_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_rom_req_INST_0_i_1_n_0,
      I1 => s_rom_req_INST_0_i_2_n_0,
      I2 => s_rom_req_INST_0_i_3_n_0,
      I3 => \^m_addr\(29),
      I4 => m_req,
      I5 => \^m_addr\(28),
      O => s_rom_req
    );
s_rom_req_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^m_addr\(19),
      I1 => \^m_addr\(22),
      I2 => \^m_addr\(23),
      I3 => \^m_addr\(21),
      I4 => \^m_addr\(20),
      O => s_rom_req_INST_0_i_1_n_0
    );
s_rom_req_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rom_req_INST_0_i_4_n_0,
      I1 => \^m_addr\(12),
      I2 => \^m_addr\(17),
      I3 => \^m_addr\(18),
      O => s_rom_req_INST_0_i_2_n_0
    );
s_rom_req_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^m_addr\(30),
      I1 => \^m_addr\(31),
      I2 => \^m_addr\(26),
      I3 => \^m_addr\(27),
      I4 => \^m_addr\(25),
      I5 => \^m_addr\(24),
      O => s_rom_req_INST_0_i_3_n_0
    );
s_rom_req_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^m_addr\(14),
      I1 => \^m_addr\(13),
      I2 => \^m_addr\(16),
      I3 => \^m_addr\(15),
      O => s_rom_req_INST_0_i_4_n_0
    );
s_sram_req_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_rom_req_INST_0_i_3_n_0,
      I1 => m_req,
      I2 => \^m_addr\(29),
      I3 => \^m_addr\(28),
      I4 => s_rom_req_INST_0_i_1_n_0,
      O => s_sram_req
    );
s_tcm_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_rom_req_INST_0_i_1_n_0,
      I1 => s_rom_req_INST_0_i_2_n_0,
      I2 => s_rom_req_INST_0_i_3_n_0,
      I3 => \^m_addr\(29),
      I4 => m_req,
      I5 => \^m_addr\(28),
      O => s_tcm_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_ibus_conn_0_0 is
  port (
    m_req : in STD_LOGIC;
    m_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_w_rb : in STD_LOGIC;
    m_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_resp : out STD_LOGIC;
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_req : out STD_LOGIC;
    s_rom_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_w_rb : out STD_LOGIC;
    s_rom_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_rom_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rom_resp : in STD_LOGIC;
    s_rom_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_req : out STD_LOGIC;
    s_tcm_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_w_rb : out STD_LOGIC;
    s_tcm_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_tcm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tcm_resp : in STD_LOGIC;
    s_tcm_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_req : out STD_LOGIC;
    s_sram_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_w_rb : out STD_LOGIC;
    s_sram_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_sram_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_sram_resp : in STD_LOGIC;
    s_sram_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_req : out STD_LOGIC;
    s_nor_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_w_rb : out STD_LOGIC;
    s_nor_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_nor_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_nor_resp : in STD_LOGIC;
    s_nor_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus_fault : out STD_LOGIC;
    bus_halt : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_ibus_conn_0_0 : entity is "femto_ibus_conn_0_0,ibus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_ibus_conn_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_ibus_conn_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_ibus_conn_0_0 : entity is "femto_ibus_conn_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_ibus_conn_0_0 : entity is "ibus_conn,Vivado 2018.2";
end femto_bd_femto_ibus_conn_0_0;

architecture STRUCTURE of femto_bd_femto_ibus_conn_0_0 is
  signal \^m_acc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_w_rb\ : STD_LOGIC;
  signal \^m_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_rom_req_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_3_n_0 : STD_LOGIC;
  signal s_rom_req_INST_0_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s_nor_req_INST_0 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of s_sram_req_INST_0 : label is "soft_lutpair271";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_req : signal is "ricynlee:user:femto_bus:1.0 i REQ";
  attribute X_INTERFACE_INFO of m_resp : signal is "ricynlee:user:femto_bus:1.0 i RESP";
  attribute X_INTERFACE_INFO of m_w_rb : signal is "ricynlee:user:femto_bus:1.0 i W_RB";
  attribute X_INTERFACE_INFO of s_nor_req : signal is "ricynlee:user:femto_bus:1.0 i_nor REQ";
  attribute X_INTERFACE_INFO of s_nor_resp : signal is "ricynlee:user:femto_bus:1.0 i_nor RESP";
  attribute X_INTERFACE_INFO of s_nor_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_nor W_RB";
  attribute X_INTERFACE_INFO of s_rom_req : signal is "ricynlee:user:femto_bus:1.0 i_rom REQ";
  attribute X_INTERFACE_INFO of s_rom_resp : signal is "ricynlee:user:femto_bus:1.0 i_rom RESP";
  attribute X_INTERFACE_INFO of s_rom_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_rom W_RB";
  attribute X_INTERFACE_INFO of s_sram_req : signal is "ricynlee:user:femto_bus:1.0 i_sram REQ";
  attribute X_INTERFACE_INFO of s_sram_resp : signal is "ricynlee:user:femto_bus:1.0 i_sram RESP";
  attribute X_INTERFACE_INFO of s_sram_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_sram W_RB";
  attribute X_INTERFACE_INFO of s_tcm_req : signal is "ricynlee:user:femto_bus:1.0 i_tcm REQ";
  attribute X_INTERFACE_INFO of s_tcm_resp : signal is "ricynlee:user:femto_bus:1.0 i_tcm RESP";
  attribute X_INTERFACE_INFO of s_tcm_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_tcm W_RB";
  attribute X_INTERFACE_INFO of m_acc : signal is "ricynlee:user:femto_bus:1.0 i ACC";
  attribute X_INTERFACE_INFO of m_addr : signal is "ricynlee:user:femto_bus:1.0 i ADDR";
  attribute X_INTERFACE_INFO of m_rdata : signal is "ricynlee:user:femto_bus:1.0 i RDATA";
  attribute X_INTERFACE_INFO of m_wdata : signal is "ricynlee:user:femto_bus:1.0 i WDATA";
  attribute X_INTERFACE_INFO of s_nor_acc : signal is "ricynlee:user:femto_bus:1.0 i_nor ACC";
  attribute X_INTERFACE_INFO of s_nor_addr : signal is "ricynlee:user:femto_bus:1.0 i_nor ADDR";
  attribute X_INTERFACE_INFO of s_nor_rdata : signal is "ricynlee:user:femto_bus:1.0 i_nor RDATA";
  attribute X_INTERFACE_INFO of s_nor_wdata : signal is "ricynlee:user:femto_bus:1.0 i_nor WDATA";
  attribute X_INTERFACE_INFO of s_rom_acc : signal is "ricynlee:user:femto_bus:1.0 i_rom ACC";
  attribute X_INTERFACE_INFO of s_rom_addr : signal is "ricynlee:user:femto_bus:1.0 i_rom ADDR";
  attribute X_INTERFACE_INFO of s_rom_rdata : signal is "ricynlee:user:femto_bus:1.0 i_rom RDATA";
  attribute X_INTERFACE_INFO of s_rom_wdata : signal is "ricynlee:user:femto_bus:1.0 i_rom WDATA";
  attribute X_INTERFACE_INFO of s_sram_acc : signal is "ricynlee:user:femto_bus:1.0 i_sram ACC";
  attribute X_INTERFACE_INFO of s_sram_addr : signal is "ricynlee:user:femto_bus:1.0 i_sram ADDR";
  attribute X_INTERFACE_INFO of s_sram_rdata : signal is "ricynlee:user:femto_bus:1.0 i_sram RDATA";
  attribute X_INTERFACE_INFO of s_sram_wdata : signal is "ricynlee:user:femto_bus:1.0 i_sram WDATA";
  attribute X_INTERFACE_INFO of s_tcm_acc : signal is "ricynlee:user:femto_bus:1.0 i_tcm ACC";
  attribute X_INTERFACE_INFO of s_tcm_addr : signal is "ricynlee:user:femto_bus:1.0 i_tcm ADDR";
  attribute X_INTERFACE_INFO of s_tcm_rdata : signal is "ricynlee:user:femto_bus:1.0 i_tcm RDATA";
  attribute X_INTERFACE_INFO of s_tcm_wdata : signal is "ricynlee:user:femto_bus:1.0 i_tcm WDATA";
begin
  \^m_acc\(1 downto 0) <= m_acc(1 downto 0);
  \^m_addr\(31 downto 0) <= m_addr(31 downto 0);
  \^m_w_rb\ <= m_w_rb;
  \^m_wdata\(31 downto 0) <= m_wdata(31 downto 0);
  s_nor_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_nor_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_nor_w_rb <= \^m_w_rb\;
  s_nor_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_rom_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_rom_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_rom_w_rb <= \^m_w_rb\;
  s_rom_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_sram_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_sram_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_sram_w_rb <= \^m_w_rb\;
  s_sram_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_tcm_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_tcm_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_tcm_w_rb <= \^m_w_rb\;
  s_tcm_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
bus_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000073700000"
    )
        port map (
      I0 => \^m_addr\(28),
      I1 => \^m_addr\(29),
      I2 => s_rom_req_INST_0_i_1_n_0,
      I3 => s_rom_req_INST_0_i_2_n_0,
      I4 => m_req,
      I5 => s_rom_req_INST_0_i_3_n_0,
      O => bus_fault
    );
inst: entity work.femto_bd_ibus_conn
     port map (
      m_rdata(31 downto 0) => m_rdata(31 downto 0),
      s_nor_rdata(31 downto 0) => s_nor_rdata(31 downto 0),
      s_nor_resp => s_nor_resp,
      s_rom_rdata(31 downto 0) => s_rom_rdata(31 downto 0),
      s_rom_resp => s_rom_resp,
      s_sram_rdata(31 downto 0) => s_sram_rdata(31 downto 0),
      s_sram_resp => s_sram_resp,
      s_tcm_rdata(31 downto 0) => s_tcm_rdata(31 downto 0),
      s_tcm_resp => s_tcm_resp
    );
m_resp_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => s_tcm_resp,
      I1 => s_rom_resp,
      I2 => s_nor_resp,
      I3 => s_sram_resp,
      I4 => bus_halt,
      O => m_resp
    );
s_nor_req_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^m_addr\(28),
      I1 => \^m_addr\(29),
      I2 => m_req,
      I3 => s_rom_req_INST_0_i_3_n_0,
      O => s_nor_req
    );
s_rom_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s_rom_req_INST_0_i_1_n_0,
      I1 => s_rom_req_INST_0_i_2_n_0,
      I2 => s_rom_req_INST_0_i_3_n_0,
      I3 => \^m_addr\(29),
      I4 => m_req,
      I5 => \^m_addr\(28),
      O => s_rom_req
    );
s_rom_req_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^m_addr\(19),
      I1 => \^m_addr\(22),
      I2 => \^m_addr\(23),
      I3 => \^m_addr\(21),
      I4 => \^m_addr\(20),
      O => s_rom_req_INST_0_i_1_n_0
    );
s_rom_req_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rom_req_INST_0_i_4_n_0,
      I1 => \^m_addr\(12),
      I2 => \^m_addr\(17),
      I3 => \^m_addr\(18),
      O => s_rom_req_INST_0_i_2_n_0
    );
s_rom_req_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^m_addr\(30),
      I1 => \^m_addr\(31),
      I2 => \^m_addr\(26),
      I3 => \^m_addr\(27),
      I4 => \^m_addr\(25),
      I5 => \^m_addr\(24),
      O => s_rom_req_INST_0_i_3_n_0
    );
s_rom_req_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^m_addr\(14),
      I1 => \^m_addr\(13),
      I2 => \^m_addr\(16),
      I3 => \^m_addr\(15),
      O => s_rom_req_INST_0_i_4_n_0
    );
s_sram_req_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_rom_req_INST_0_i_3_n_0,
      I1 => m_req,
      I2 => \^m_addr\(29),
      I3 => \^m_addr\(28),
      I4 => s_rom_req_INST_0_i_1_n_0,
      O => s_sram_req
    );
s_tcm_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_rom_req_INST_0_i_1_n_0,
      I1 => s_rom_req_INST_0_i_2_n_0,
      I2 => s_rom_req_INST_0_i_3_n_0,
      I3 => \^m_addr\(29),
      I4 => m_req,
      I5 => \^m_addr\(28),
      O => s_tcm_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_pbus_conn_0_0 is
  port (
    m_req : in STD_LOGIC;
    m_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_w_rb : in STD_LOGIC;
    m_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_resp : out STD_LOGIC;
    m_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_eic_req : out STD_LOGIC;
    s_eic_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_eic_w_rb : out STD_LOGIC;
    s_eic_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_eic_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_eic_resp : in STD_LOGIC;
    s_eic_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_uart_req : out STD_LOGIC;
    s_uart_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_uart_w_rb : out STD_LOGIC;
    s_uart_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_uart_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_uart_resp : in STD_LOGIC;
    s_uart_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_gpio_req : out STD_LOGIC;
    s_gpio_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_gpio_w_rb : out STD_LOGIC;
    s_gpio_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_gpio_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_gpio_resp : in STD_LOGIC;
    s_gpio_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tmr_req : out STD_LOGIC;
    s_tmr_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tmr_w_rb : out STD_LOGIC;
    s_tmr_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_tmr_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tmr_resp : in STD_LOGIC;
    s_tmr_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rst_req : out STD_LOGIC;
    s_rst_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rst_w_rb : out STD_LOGIC;
    s_rst_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_rst_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rst_resp : in STD_LOGIC;
    s_rst_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus_fault : out STD_LOGIC;
    bus_halt : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_pbus_conn_0_0 : entity is "femto_pbus_conn_0_0,pbus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_pbus_conn_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_pbus_conn_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_pbus_conn_0_0 : entity is "femto_pbus_conn_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_pbus_conn_0_0 : entity is "pbus_conn,Vivado 2018.2";
end femto_bd_femto_pbus_conn_0_0;

architecture STRUCTURE of femto_bd_femto_pbus_conn_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_acc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_req\ : STD_LOGIC;
  signal \^m_w_rb\ : STD_LOGIC;
  signal \^m_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_req : signal is "ricynlee:user:femto_bus:1.0 p REQ";
  attribute X_INTERFACE_INFO of m_resp : signal is "ricynlee:user:femto_bus:1.0 p RESP";
  attribute X_INTERFACE_INFO of m_w_rb : signal is "ricynlee:user:femto_bus:1.0 p W_RB";
  attribute X_INTERFACE_INFO of s_eic_req : signal is "ricynlee:user:femto_bus:1.0 p_eic REQ";
  attribute X_INTERFACE_INFO of s_eic_resp : signal is "ricynlee:user:femto_bus:1.0 p_eic RESP";
  attribute X_INTERFACE_INFO of s_eic_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_eic W_RB";
  attribute X_INTERFACE_INFO of s_gpio_req : signal is "ricynlee:user:femto_bus:1.0 p_gpio REQ";
  attribute X_INTERFACE_INFO of s_gpio_resp : signal is "ricynlee:user:femto_bus:1.0 p_gpio RESP";
  attribute X_INTERFACE_INFO of s_gpio_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_gpio W_RB";
  attribute X_INTERFACE_INFO of s_rst_req : signal is "ricynlee:user:femto_bus:1.0 p_rst REQ";
  attribute X_INTERFACE_INFO of s_rst_resp : signal is "ricynlee:user:femto_bus:1.0 p_rst RESP";
  attribute X_INTERFACE_INFO of s_rst_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_rst W_RB";
  attribute X_INTERFACE_INFO of s_tmr_req : signal is "ricynlee:user:femto_bus:1.0 p_tmr REQ";
  attribute X_INTERFACE_INFO of s_tmr_resp : signal is "ricynlee:user:femto_bus:1.0 p_tmr RESP";
  attribute X_INTERFACE_INFO of s_tmr_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_tmr W_RB";
  attribute X_INTERFACE_INFO of s_uart_req : signal is "ricynlee:user:femto_bus:1.0 p_uart REQ";
  attribute X_INTERFACE_INFO of s_uart_resp : signal is "ricynlee:user:femto_bus:1.0 p_uart RESP";
  attribute X_INTERFACE_INFO of s_uart_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_uart W_RB";
  attribute X_INTERFACE_INFO of m_acc : signal is "ricynlee:user:femto_bus:1.0 p ACC";
  attribute X_INTERFACE_INFO of m_addr : signal is "ricynlee:user:femto_bus:1.0 p ADDR";
  attribute X_INTERFACE_INFO of m_rdata : signal is "ricynlee:user:femto_bus:1.0 p RDATA";
  attribute X_INTERFACE_INFO of m_wdata : signal is "ricynlee:user:femto_bus:1.0 p WDATA";
  attribute X_INTERFACE_INFO of s_eic_acc : signal is "ricynlee:user:femto_bus:1.0 p_eic ACC";
  attribute X_INTERFACE_INFO of s_eic_addr : signal is "ricynlee:user:femto_bus:1.0 p_eic ADDR";
  attribute X_INTERFACE_INFO of s_eic_rdata : signal is "ricynlee:user:femto_bus:1.0 p_eic RDATA";
  attribute X_INTERFACE_INFO of s_eic_wdata : signal is "ricynlee:user:femto_bus:1.0 p_eic WDATA";
  attribute X_INTERFACE_INFO of s_gpio_acc : signal is "ricynlee:user:femto_bus:1.0 p_gpio ACC";
  attribute X_INTERFACE_INFO of s_gpio_addr : signal is "ricynlee:user:femto_bus:1.0 p_gpio ADDR";
  attribute X_INTERFACE_INFO of s_gpio_rdata : signal is "ricynlee:user:femto_bus:1.0 p_gpio RDATA";
  attribute X_INTERFACE_INFO of s_gpio_wdata : signal is "ricynlee:user:femto_bus:1.0 p_gpio WDATA";
  attribute X_INTERFACE_INFO of s_rst_acc : signal is "ricynlee:user:femto_bus:1.0 p_rst ACC";
  attribute X_INTERFACE_INFO of s_rst_addr : signal is "ricynlee:user:femto_bus:1.0 p_rst ADDR";
  attribute X_INTERFACE_INFO of s_rst_rdata : signal is "ricynlee:user:femto_bus:1.0 p_rst RDATA";
  attribute X_INTERFACE_INFO of s_rst_wdata : signal is "ricynlee:user:femto_bus:1.0 p_rst WDATA";
  attribute X_INTERFACE_INFO of s_tmr_acc : signal is "ricynlee:user:femto_bus:1.0 p_tmr ACC";
  attribute X_INTERFACE_INFO of s_tmr_addr : signal is "ricynlee:user:femto_bus:1.0 p_tmr ADDR";
  attribute X_INTERFACE_INFO of s_tmr_rdata : signal is "ricynlee:user:femto_bus:1.0 p_tmr RDATA";
  attribute X_INTERFACE_INFO of s_tmr_wdata : signal is "ricynlee:user:femto_bus:1.0 p_tmr WDATA";
  attribute X_INTERFACE_INFO of s_uart_acc : signal is "ricynlee:user:femto_bus:1.0 p_uart ACC";
  attribute X_INTERFACE_INFO of s_uart_addr : signal is "ricynlee:user:femto_bus:1.0 p_uart ADDR";
  attribute X_INTERFACE_INFO of s_uart_rdata : signal is "ricynlee:user:femto_bus:1.0 p_uart RDATA";
  attribute X_INTERFACE_INFO of s_uart_wdata : signal is "ricynlee:user:femto_bus:1.0 p_uart WDATA";
begin
  \^m_acc\(1 downto 0) <= m_acc(1 downto 0);
  \^m_addr\(31 downto 0) <= m_addr(31 downto 0);
  \^m_req\ <= m_req;
  \^m_w_rb\ <= m_w_rb;
  \^m_wdata\(31 downto 0) <= m_wdata(31 downto 0);
  bus_fault <= \^m_req\;
  s_eic_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_eic_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_eic_req <= \<const0>\;
  s_eic_w_rb <= \^m_w_rb\;
  s_eic_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_gpio_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_gpio_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_gpio_req <= \<const0>\;
  s_gpio_w_rb <= \^m_w_rb\;
  s_gpio_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_rst_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_rst_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_rst_req <= \<const0>\;
  s_rst_w_rb <= \^m_w_rb\;
  s_rst_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_tmr_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_tmr_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_tmr_req <= \<const0>\;
  s_tmr_w_rb <= \^m_w_rb\;
  s_tmr_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
  s_uart_acc(1 downto 0) <= \^m_acc\(1 downto 0);
  s_uart_addr(31 downto 0) <= \^m_addr\(31 downto 0);
  s_uart_req <= \<const0>\;
  s_uart_w_rb <= \^m_w_rb\;
  s_uart_wdata(31 downto 0) <= \^m_wdata\(31 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_pbus_conn
     port map (
      m_rdata(31 downto 0) => m_rdata(31 downto 0),
      s_eic_rdata(31 downto 0) => s_eic_rdata(31 downto 0),
      s_eic_resp => s_eic_resp,
      s_gpio_rdata(31 downto 0) => s_gpio_rdata(31 downto 0),
      s_gpio_resp => s_gpio_resp,
      s_rst_rdata(31 downto 0) => s_rst_rdata(31 downto 0),
      s_rst_resp => s_rst_resp,
      s_tmr_rdata(31 downto 0) => s_tmr_rdata(31 downto 0),
      s_tmr_resp => s_tmr_resp,
      s_uart_rdata(31 downto 0) => s_uart_rdata(31 downto 0),
      s_uart_resp => s_uart_resp
    );
m_resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => s_gpio_resp,
      I1 => s_tmr_resp,
      I2 => s_eic_resp,
      I3 => s_uart_resp,
      I4 => s_rst_resp,
      I5 => bus_halt,
      O => m_resp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_gpio_wrapper is
  port (
    p_resp : out STD_LOGIC;
    dir : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_req : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_gpio_wrapper : entity is "gpio_wrapper";
end femto_bd_gpio_wrapper;

architecture STRUCTURE of femto_bd_gpio_wrapper is
begin
gpio_controller: entity work.femto_bd_gpio_controller
     port map (
      clk => clk,
      dir(3 downto 0) => dir(3 downto 0),
      i(3 downto 0) => i(3 downto 0),
      o(3 downto 0) => o(3 downto 0),
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(3 downto 0) => p_rdata(3 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(3 downto 0) => p_wdata(3 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_prefetch_queue is
  port (
    wsel : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    \d_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    if_vld : out STD_LOGIC;
    ibus_acc : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[1]\ : out STD_LOGIC;
    if_c : out STD_LOGIC;
    if_ir : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \s1_reg[54]_rep\ : out STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \d_reg[2]\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    ibus_resp : in STD_LOGIC;
    \BUS_REQ_CTRL.ibus_busy_post\ : in STD_LOGIC;
    if_pc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[2]_0\ : in STD_LOGIC;
    ibus_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pingpong[0].w\ : in STD_LOGIC;
    \pingpong[1].w\ : in STD_LOGIC;
    ibus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PIPELINE.state\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_reg[1]_0\ : in STD_LOGIC;
    i_resp_latched : in STD_LOGIC;
    \PREFETCHER.i_resp_16_32b\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_prefetch_queue : entity is "prefetch_queue";
end femto_bd_prefetch_queue;

architecture STRUCTURE of femto_bd_prefetch_queue is
  signal dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^if_c\ : STD_LOGIC;
  signal \^if_vld\ : STD_LOGIC;
  signal \pingpong[0].empty\ : STD_LOGIC;
  signal \pingpong[0].fifo_n_24\ : STD_LOGIC;
  signal \pingpong[0].fifo_n_25\ : STD_LOGIC;
  signal \pingpong[0].fifo_n_26\ : STD_LOGIC;
  signal \pingpong[0].full\ : STD_LOGIC;
  signal \pingpong[0].r\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_10\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_15\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_16\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_3\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_4\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_5\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_6\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_7\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_8\ : STD_LOGIC;
  signal \pingpong[1].fifo_n_9\ : STD_LOGIC;
  signal \pingpong[1].full\ : STD_LOGIC;
  signal \pingpong[1].r\ : STD_LOGIC;
  signal rptr : STD_LOGIC;
  signal rsel : STD_LOGIC;
  signal wptr : STD_LOGIC;
  signal \^wsel\ : STD_LOGIC;
begin
  if_c <= \^if_c\;
  if_vld <= \^if_vld\;
  wsel <= \^wsel\;
\pingpong[0].fifo\: entity work.femto_bd_fifo
     port map (
      \BUS_REQ_CTRL.ibus_busy_post\ => \BUS_REQ_CTRL.ibus_busy_post\,
      \PIPELINE.state\(2 downto 0) => \PIPELINE.state\(2 downto 0),
      clk => clk,
      \d_reg[0]\ => \d_reg[0]\,
      \d_reg[0]_0\ => \d_reg[0]_0\,
      \d_reg[1]\ => \d_reg[1]_0\,
      \d_reg[2]\ => \d_reg[2]\,
      dout(15 downto 0) => dout(15 downto 0),
      empty_reg_0 => \^if_vld\,
      ibus_rdata(31 downto 0) => ibus_rdata(31 downto 0),
      ibus_resp => ibus_resp,
      if_c => \^if_c\,
      \pingpong[0].empty\ => \pingpong[0].empty\,
      \pingpong[0].full\ => \pingpong[0].full\,
      \pingpong[0].r\ => \pingpong[0].r\,
      \pingpong[0].w\ => \pingpong[0].w\,
      \pingpong[1].full\ => \pingpong[1].full\,
      \pingpong[1].r\ => \pingpong[1].r\,
      rptr => rptr,
      \rptr_reg[0]_0\ => \pingpong[1].fifo_n_10\,
      \rptr_reg[0]_1\(6) => \pingpong[1].fifo_n_3\,
      \rptr_reg[0]_1\(5) => \pingpong[1].fifo_n_4\,
      \rptr_reg[0]_1\(4) => \pingpong[1].fifo_n_5\,
      \rptr_reg[0]_1\(3) => \pingpong[1].fifo_n_6\,
      \rptr_reg[0]_1\(2) => \pingpong[1].fifo_n_7\,
      \rptr_reg[0]_1\(1) => \pingpong[1].fifo_n_8\,
      \rptr_reg[0]_1\(0) => \pingpong[1].fifo_n_9\,
      rsel => rsel,
      \rst_r_reg[9]\ => \rst_r_reg[9]\,
      rstn => rstn,
      \s1_reg[54]_rep\ => \pingpong[0].fifo_n_24\,
      \s1_reg[54]_rep_0\ => \pingpong[0].fifo_n_25\,
      \s1_reg[54]_rep_1\ => \pingpong[0].fifo_n_26\,
      wptr => wptr,
      wsel_reg => \^wsel\
    );
\pingpong[1].fifo\: entity work.femto_bd_fifo_2
     port map (
      \PIPELINE.state\(2 downto 0) => \PIPELINE.state\(2 downto 0),
      \PREFETCHER.i_resp_16_32b\ => \PREFETCHER.i_resp_16_32b\,
      S(1 downto 0) => S(1 downto 0),
      clk => clk,
      \d_reg[0]\ => \pingpong[1].fifo_n_10\,
      \d_reg[1]\ => \d_reg[1]\,
      \d_reg[1]_0\ => \d_reg[1]_0\,
      \d_reg[2]\ => \d_reg[2]\,
      \d_reg[2]_0\ => \d_reg[2]_0\,
      dout(6) => \pingpong[1].fifo_n_3\,
      dout(5) => \pingpong[1].fifo_n_4\,
      dout(4) => \pingpong[1].fifo_n_5\,
      dout(3) => \pingpong[1].fifo_n_6\,
      dout(2) => \pingpong[1].fifo_n_7\,
      dout(1) => \pingpong[1].fifo_n_8\,
      dout(0) => \pingpong[1].fifo_n_9\,
      i_resp_latched => i_resp_latched,
      ibus_acc(0) => ibus_acc(0),
      ibus_addr(0) => ibus_addr(0),
      ibus_rdata(31 downto 0) => ibus_rdata(31 downto 0),
      if_c => \^if_c\,
      if_ir(30 downto 0) => if_ir(30 downto 0),
      if_pc(1 downto 0) => if_pc(1 downto 0),
      \pingpong[0].empty\ => \pingpong[0].empty\,
      \pingpong[0].full\ => \pingpong[0].full\,
      \pingpong[0].r\ => \pingpong[0].r\,
      \pingpong[1].full\ => \pingpong[1].full\,
      \pingpong[1].r\ => \pingpong[1].r\,
      \pingpong[1].w\ => \pingpong[1].w\,
      rptr => rptr,
      \rptr_reg[0]_0\(15 downto 0) => dout(15 downto 0),
      rsel => rsel,
      rsel_reg => \^if_vld\,
      rsel_reg_0 => \pingpong[1].fifo_n_15\,
      rsel_reg_1 => \pingpong[0].fifo_n_24\,
      rsel_reg_2 => \pingpong[0].fifo_n_25\,
      rsel_reg_3 => \pingpong[0].fifo_n_26\,
      \rst_r_reg[9]\ => \rst_r_reg[9]\,
      rstn => rstn,
      \s1_reg[54]_rep\ => \s1_reg[54]_rep\,
      wptr => wptr,
      wsel_reg => \pingpong[1].fifo_n_16\,
      wsel_reg_0 => \^wsel\
    );
rsel_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pingpong[1].fifo_n_15\,
      Q => rsel,
      R => '0'
    );
wsel_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pingpong[1].fifo_n_16\,
      Q => \^wsel\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_qspi_bus_read_controller is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    nor_resp : out STD_LOGIC;
    nor_spi_csb : out STD_LOGIC;
    \txq_d_reg[7]_0\ : out STD_LOGIC;
    \rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[31]_0\ : out STD_LOGIC;
    spi_csb_reg_0 : out STD_LOGIC;
    spi_csb_reg_1 : out STD_LOGIC;
    spi_csb_reg_2 : out STD_LOGIC;
    \cnt_reg[3]_0\ : out STD_LOGIC;
    \rxq_d_reg[5]\ : out STD_LOGIC;
    \rxq_d_reg[5]_0\ : out STD_LOGIC;
    \rxq_d_reg[7]\ : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    \cnt_reg[3]_1\ : out STD_LOGIC;
    \cnt_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[25]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    nor_d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rxq_d_reg[3]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rst_r_reg[9]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \norcmd_reg[4]\ : in STD_LOGIC;
    \norcmd_reg[3]\ : in STD_LOGIC;
    \norcsr_reg[5]\ : in STD_LOGIC;
    \d_reg[0]\ : in STD_LOGIC;
    \norcsr_reg[4]\ : in STD_LOGIC;
    io_dmy_resp : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    \norcsr_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \d_reg[0]_1\ : in STD_LOGIC;
    \norcsr_reg[4]_0\ : in STD_LOGIC;
    io_rx_resp : in STD_LOGIC;
    rstn : in STD_LOGIC;
    qspi_tx_req : in STD_LOGIC;
    io_tx_resp : in STD_LOGIC;
    qspi_spi_csb : in STD_LOGIC;
    spi_csb_reg_3 : in STD_LOGIC;
    \cnt_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_resp_reg : in STD_LOGIC;
    \norcsr_reg[4]_1\ : in STD_LOGIC;
    \cnt_reg[7]_0\ : in STD_LOGIC;
    txq_empty : in STD_LOGIC;
    rxq_full : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    rxq_d : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_qspi_bus_read_controller : entity is "qspi_bus_read_controller";
end femto_bd_qspi_bus_read_controller;

architecture STRUCTURE of femto_bd_qspi_bus_read_controller is
  signal \FSM_onehot_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_5_n_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \^cnt_reg[3]_0\ : STD_LOGIC;
  signal \^cnt_reg[3]_1\ : STD_LOGIC;
  signal \^cnt_reg[3]_2\ : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^nor_spi_csb\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \^rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rdata_reg[31]_0\ : STD_LOGIC;
  signal resp0 : STD_LOGIC;
  signal \^rxq_d_reg[5]_0\ : STD_LOGIC;
  signal spi_csb_i_1_n_0 : STD_LOGIC;
  signal \^spi_csb_reg_0\ : STD_LOGIC;
  signal \^spi_csb_reg_1\ : STD_LOGIC;
  signal \^spi_csb_reg_2\ : STD_LOGIC;
  signal \spi_dir[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of state : signal is "yes";
  signal txq_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txq_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \txq_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \txq_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \txq_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \txq_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \txq_d[4]_i_3_n_0\ : STD_LOGIC;
  signal \txq_d[4]_i_4_n_0\ : STD_LOGIC;
  signal \txq_d[4]_i_5_n_0\ : STD_LOGIC;
  signal \txq_d[4]_i_6_n_0\ : STD_LOGIC;
  signal \txq_d[5]_i_2_n_0\ : STD_LOGIC;
  signal \txq_d[6]_i_2_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_11_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_12_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_13_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_4_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_5_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_6_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_7_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_8_n_0\ : STD_LOGIC;
  signal \txq_d[7]_i_9_n_0\ : STD_LOGIC;
  signal \^txq_d_reg[7]_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001";
  attribute KEEP of \FSM_onehot_state_reg[6]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cnt[3]_i_2__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \cnt[3]_i_3__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cnt[3]_i_4__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cnt[4]_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cnt[6]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rdata[31]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rxq_d[5]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rxq_d[7]_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of spi_csb_i_1 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \spi_dir[1]_INST_0_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \state[1]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \txq_d[3]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \txq_d[4]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \txq_d[7]_i_12\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \txq_d[7]_i_2\ : label is "soft_lutpair201";
begin
  \cnt_reg[3]_0\ <= \^cnt_reg[3]_0\;
  \cnt_reg[3]_1\ <= \^cnt_reg[3]_1\;
  \cnt_reg[3]_2\ <= \^cnt_reg[3]_2\;
  nor_spi_csb <= \^nor_spi_csb\;
  \out\(0) <= \^out\(0);
  \rdata_reg[15]_0\(0) <= \^rdata_reg[15]_0\(0);
  \rdata_reg[31]_0\ <= \^rdata_reg[31]_0\;
  \rxq_d_reg[5]_0\ <= \^rxq_d_reg[5]_0\;
  spi_csb_reg_0 <= \^spi_csb_reg_0\;
  spi_csb_reg_1 <= \^spi_csb_reg_1\;
  spi_csb_reg_2 <= \^spi_csb_reg_2\;
  \txq_d_reg[7]_0\ <= \^txq_d_reg[7]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \d_reg[0]\,
      I1 => state(0),
      I2 => state(6),
      I3 => \^rdata_reg[31]_0\,
      I4 => io_rx_resp,
      O => \next_state__0\(0)
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^rdata_reg[31]_0\,
      I1 => qspi_spi_csb,
      I2 => state(1),
      I3 => \d_reg[0]\,
      I4 => state(0),
      O => \next_state__0\(1)
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state(1),
      I1 => qspi_spi_csb,
      I2 => \^rdata_reg[31]_0\,
      O => \next_state__0\(2)
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => state(2),
      I1 => io_tx_resp,
      I2 => \^out\(0),
      O => \next_state__0\(3)
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^rdata_reg[31]_0\,
      I2 => io_tx_resp,
      I3 => state(4),
      O => \next_state__0\(4)
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => \FSM_onehot_state[6]_i_5_n_0\,
      I1 => state(5),
      I2 => state(4),
      I3 => io_tx_resp,
      I4 => \^rdata_reg[31]_0\,
      I5 => \norcsr_reg[4]_0\,
      O => \next_state__0\(5)
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \norcsr_reg[4]_0\,
      I1 => \FSM_onehot_state[6]_i_3_n_0\,
      I2 => \FSM_onehot_state[6]_i_4_n_0\,
      I3 => state(5),
      I4 => \FSM_onehot_state[6]_i_5_n_0\,
      O => \next_state__0\(6)
    );
\FSM_onehot_state[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state(4),
      I1 => io_tx_resp,
      I2 => \^rdata_reg[31]_0\,
      O => \FSM_onehot_state[6]_i_3_n_0\
    );
\FSM_onehot_state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => state(6),
      I1 => io_rx_resp,
      I2 => \^rdata_reg[31]_0\,
      O => \FSM_onehot_state[6]_i_4_n_0\
    );
\FSM_onehot_state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => cnt(3),
      I1 => cnt(2),
      I2 => \cnt[4]_i_4__0_n_0\,
      I3 => \^rdata_reg[15]_0\(0),
      I4 => cnt(1),
      I5 => io_dmy_resp,
      O => \FSM_onehot_state[6]_i_5_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(0),
      Q => state(0),
      S => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(1),
      Q => state(1),
      R => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(2),
      Q => state(2),
      R => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(3),
      Q => \^out\(0),
      R => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(4),
      Q => state(4),
      R => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(5),
      Q => state(5),
      R => \rst_r_reg[9]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \next_state__0\(6),
      Q => state(6),
      R => \rst_r_reg[9]\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \d_reg[0]\,
      I1 => state(0),
      I2 => \cnt[0]_i_2__0_n_0\,
      I3 => \cnt[0]_i_3_n_0\,
      I4 => state(4),
      I5 => \norcsr_reg[4]\,
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2200002F22F888"
    )
        port map (
      I0 => state(1),
      I1 => qspi_spi_csb,
      I2 => io_rx_resp,
      I3 => state(6),
      I4 => \^rdata_reg[15]_0\(0),
      I5 => \^rdata_reg[31]_0\,
      O => \cnt[0]_i_2__0_n_0\
    );
\cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880AAAAAAAA0880"
    )
        port map (
      I0 => state(5),
      I1 => \FSM_onehot_state[6]_i_5_n_0\,
      I2 => D(1),
      I3 => D(0),
      I4 => io_dmy_resp,
      I5 => \^rdata_reg[15]_0\(0),
      O => \cnt[0]_i_3_n_0\
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \norcsr_reg[5]\,
      I1 => cnt(1),
      I2 => io_tx_resp,
      I3 => state(4),
      I4 => \cnt[1]_i_3_n_0\,
      I5 => \cnt[1]_i_4_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1001FF01"
    )
        port map (
      I0 => \cnt[6]_i_5_n_0\,
      I1 => \^rdata_reg[31]_0\,
      I2 => \^rdata_reg[15]_0\(0),
      I3 => cnt(1),
      I4 => \cnt[6]_i_6_n_0\,
      I5 => tx_resp_reg,
      O => \cnt[1]_i_3_n_0\
    );
\cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAE666E00000000"
    )
        port map (
      I0 => cnt(1),
      I1 => io_dmy_resp,
      I2 => \cnt[1]_i_7_n_0\,
      I3 => \d_reg[0]_1\,
      I4 => \^rdata_reg[15]_0\(0),
      I5 => state(5),
      O => \cnt[1]_i_4_n_0\
    );
\cnt[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rdata_reg[15]_0\(0),
      I1 => cnt(1),
      O => \cnt_reg[1]_0\
    );
\cnt[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \cnt[4]_i_4__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(3),
      I3 => \^rdata_reg[15]_0\(0),
      I4 => cnt(1),
      O => \cnt[1]_i_7_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F144F4FFFF44F4"
    )
        port map (
      I0 => \cnt[6]_i_2__0_n_0\,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \norcsr_reg[7]\(4),
      I3 => \FSM_onehot_state[6]_i_3_n_0\,
      I4 => cnt(2),
      I5 => \cnt[6]_i_4_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5050D3F0"
    )
        port map (
      I0 => \cnt[6]_i_4_n_0\,
      I1 => cnt(2),
      I2 => cnt(3),
      I3 => \cnt[3]_i_2__1_n_0\,
      I4 => \cnt[6]_i_2__0_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A1B0A1BFFFF0000"
    )
        port map (
      I0 => \^cnt_reg[3]_0\,
      I1 => \state_reg[1]_0\,
      I2 => \^cnt_reg[3]_1\,
      I3 => \^cnt_reg[3]_2\,
      I4 => \state_reg[0]_1\,
      I5 => \cnt_reg[7]_0\,
      O => \cnt_reg[3]_3\(0)
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdata_reg[15]_0\(0),
      I1 => cnt(1),
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \norcsr_reg[7]\(5),
      I1 => \^rdata_reg[31]_0\,
      I2 => io_tx_resp,
      I3 => state(4),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^nor_spi_csb\,
      I1 => txq_empty,
      I2 => \^rxq_d_reg[5]_0\,
      I3 => spi_csb_reg_3,
      O => \^cnt_reg[3]_1\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^nor_spi_csb\,
      I1 => rxq_full,
      I2 => \^rxq_d_reg[5]_0\,
      I3 => spi_csb_reg_3,
      O => \^cnt_reg[3]_2\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333F777F0000"
    )
        port map (
      I0 => \cnt[6]_i_4_n_0\,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => cnt(4),
      I5 => \cnt[6]_i_3_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFFFFFFFFFF"
    )
        port map (
      I0 => \rdata[7]_i_3_n_0\,
      I1 => \cnt[4]_i_4__0_n_0\,
      I2 => \^rdata_reg[15]_0\(0),
      I3 => cnt(1),
      I4 => state(5),
      I5 => io_dmy_resp,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => state(6),
      I1 => io_rx_resp,
      I2 => qspi_spi_csb,
      I3 => state(1),
      I4 => state(4),
      I5 => io_tx_resp,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cnt(5),
      I1 => cnt(4),
      I2 => cnt(6),
      I3 => cnt(7),
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70537070"
    )
        port map (
      I0 => \cnt[6]_i_4_n_0\,
      I1 => \cnt[6]_i_2__0_n_0\,
      I2 => cnt(5),
      I3 => cnt(4),
      I4 => \cnt[6]_i_3_n_0\,
      O => \cnt[5]_i_1__1_n_0\
    );
\cnt[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551FFFF00040004"
    )
        port map (
      I0 => \cnt[6]_i_2__0_n_0\,
      I1 => \cnt[6]_i_3_n_0\,
      I2 => cnt(4),
      I3 => cnt(5),
      I4 => \cnt[6]_i_4_n_0\,
      I5 => cnt(6),
      O => \cnt[6]_i_1__1_n_0\
    );
\cnt[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \cnt[4]_i_2__1_n_0\,
      I1 => \cnt[6]_i_5_n_0\,
      I2 => state(4),
      I3 => io_tx_resp,
      I4 => \^rdata_reg[31]_0\,
      O => \cnt[6]_i_2__0_n_0\
    );
\cnt[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cnt(1),
      I1 => \^rdata_reg[15]_0\(0),
      I2 => cnt(3),
      I3 => cnt(2),
      O => \cnt[6]_i_3_n_0\
    );
\cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => state(4),
      I1 => io_tx_resp,
      I2 => \cnt[6]_i_6_n_0\,
      I3 => io_dmy_resp,
      I4 => state(5),
      O => \cnt[6]_i_4_n_0\
    );
\cnt[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => state(1),
      I1 => qspi_spi_csb,
      I2 => io_rx_resp,
      I3 => state(6),
      O => \cnt[6]_i_5_n_0\
    );
\cnt[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => state(6),
      I1 => io_rx_resp,
      I2 => qspi_spi_csb,
      I3 => state(1),
      O => \cnt[6]_i_6_n_0\
    );
\cnt[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FF6060A0FF60FF"
    )
        port map (
      I0 => cnt(7),
      I1 => io_dmy_resp,
      I2 => state(5),
      I3 => \cnt[7]_i_2__1_n_0\,
      I4 => \cnt[7]_i_3__1_n_0\,
      I5 => \cnt[7]_i_4__0_n_0\,
      O => \cnt[7]_i_1__1_n_0\
    );
\cnt[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => state(4),
      I1 => state(1),
      I2 => state(6),
      I3 => cnt(7),
      O => \cnt[7]_i_2__1_n_0\
    );
\cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFAAAAEAAAAA"
    )
        port map (
      I0 => qspi_tx_req,
      I1 => \^spi_csb_reg_0\,
      I2 => io_tx_resp,
      I3 => \^spi_csb_reg_1\,
      I4 => \^spi_csb_reg_2\,
      I5 => state(2),
      O => \^cnt_reg[3]_0\
    );
\cnt[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => cnt(6),
      I1 => \cnt[6]_i_3_n_0\,
      I2 => cnt(4),
      I3 => cnt(5),
      O => \cnt[7]_i_3__1_n_0\
    );
\cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDD0DD"
    )
        port map (
      I0 => state(1),
      I1 => qspi_spi_csb,
      I2 => io_rx_resp,
      I3 => state(6),
      I4 => io_tx_resp,
      I5 => state(4),
      O => \cnt[7]_i_4__0_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[0]_i_1_n_0\,
      Q => \^rdata_reg[15]_0\(0),
      R => \rst_r_reg[9]\
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1),
      R => \rst_r_reg[9]\
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2),
      R => \rst_r_reg[9]\
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3),
      R => \rst_r_reg[9]\
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4),
      R => \rst_r_reg[9]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[5]_i_1__1_n_0\,
      Q => cnt(5),
      R => \rst_r_reg[9]\
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[6]_i_1__1_n_0\,
      Q => cnt(6),
      R => \rst_r_reg[9]\
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cnt[7]_i_1__1_n_0\,
      Q => cnt(7),
      R => \rst_r_reg[9]\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => \rdata[15]_i_2_n_0\,
      I3 => \rdata[23]_i_2_n_0\,
      I4 => cnt(1),
      I5 => \^rdata_reg[15]_0\(0),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_rx_resp,
      I1 => \^rdata_reg[31]_0\,
      I2 => state(6),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cnt(1),
      I1 => \^rdata_reg[15]_0\(0),
      I2 => \rdata[23]_i_2_n_0\,
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \d_reg[0]_1\,
      I1 => state(6),
      I2 => io_rx_resp,
      I3 => cnt(3),
      I4 => cnt(2),
      I5 => \cnt[4]_i_4__0_n_0\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state(6),
      I1 => \^rdata_reg[31]_0\,
      I2 => io_rx_resp,
      I3 => \d_reg[0]_1\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cnt(7),
      I1 => cnt(6),
      I2 => cnt(4),
      I3 => cnt(5),
      I4 => \cnt[6]_i_3_n_0\,
      O => \^rdata_reg[31]_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => io_rx_resp,
      I1 => state(6),
      I2 => \rdata[7]_i_2_n_0\,
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBDF6FFFFFFFF"
    )
        port map (
      I0 => D(0),
      I1 => D(1),
      I2 => cnt(1),
      I3 => \^rdata_reg[15]_0\(0),
      I4 => \rdata[7]_i_3_n_0\,
      I5 => \cnt[4]_i_4__0_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(2),
      I1 => cnt(3),
      O => \rdata[7]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(0),
      Q => nor_d_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(2),
      Q => nor_d_rdata(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(3),
      Q => nor_d_rdata(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(4),
      Q => nor_d_rdata(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(5),
      Q => nor_d_rdata(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(6),
      Q => nor_d_rdata(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(7),
      Q => nor_d_rdata(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(0),
      Q => nor_d_rdata(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(1),
      Q => nor_d_rdata(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(2),
      Q => nor_d_rdata(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(3),
      Q => nor_d_rdata(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(1),
      Q => nor_d_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(4),
      Q => nor_d_rdata(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(5),
      Q => nor_d_rdata(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(6),
      Q => nor_d_rdata(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[23]_i_1_n_0\,
      D => rxq_d(7),
      Q => nor_d_rdata(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(0),
      Q => nor_d_rdata(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(1),
      Q => nor_d_rdata(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(2),
      Q => nor_d_rdata(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(3),
      Q => nor_d_rdata(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(4),
      Q => nor_d_rdata(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(5),
      Q => nor_d_rdata(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(2),
      Q => nor_d_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(6),
      Q => nor_d_rdata(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[31]_i_1_n_0\,
      D => rxq_d(7),
      Q => nor_d_rdata(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(3),
      Q => nor_d_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(4),
      Q => nor_d_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(5),
      Q => nor_d_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(6),
      Q => nor_d_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[7]_i_1_n_0\,
      D => rxq_d(7),
      Q => nor_d_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(0),
      Q => nor_d_rdata(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[15]_i_1_n_0\,
      D => rxq_d(1),
      Q => nor_d_rdata(9),
      R => '0'
    );
req_acc_dff: entity work.\femto_bd_dff__parameterized12\
     port map (
      D(25 downto 0) => D(25 downto 0),
      clk => clk,
      \d_reg[25]_0\(25 downto 0) => \d_reg[25]\(25 downto 0)
    );
\resp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^spi_csb_reg_0\,
      I1 => \^spi_csb_reg_1\,
      I2 => \^spi_csb_reg_2\,
      I3 => state(0),
      O => resp0
    );
resp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \next_state__0\(1),
      I1 => \next_state__0\(5),
      I2 => state(2),
      I3 => io_tx_resp,
      I4 => \^out\(0),
      O => \^spi_csb_reg_0\
    );
\resp_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008F"
    )
        port map (
      I0 => \^rdata_reg[31]_0\,
      I1 => io_rx_resp,
      I2 => state(6),
      I3 => state(4),
      I4 => state(5),
      I5 => tx_resp_reg,
      O => \^spi_csb_reg_1\
    );
\resp_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => \next_state__0\(6),
      I1 => state(1),
      I2 => qspi_spi_csb,
      I3 => \^rdata_reg[31]_0\,
      I4 => \next_state__0\(3),
      O => \^spi_csb_reg_2\
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => resp0,
      Q => nor_resp,
      R => \rst_r_reg[9]\
    );
\rxq_d[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rxq_d_reg[5]_0\,
      I1 => spi_csb_reg_3,
      O => \rxq_d_reg[5]\
    );
\rxq_d[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rxq_d_reg[5]_0\,
      I1 => \cnt_reg[3]_4\(0),
      O => \rxq_d_reg[7]\
    );
spi_csb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5DDDDDD"
    )
        port map (
      I0 => rstn,
      I1 => \^nor_spi_csb\,
      I2 => \^spi_csb_reg_2\,
      I3 => \^spi_csb_reg_1\,
      I4 => \^spi_csb_reg_0\,
      O => spi_csb_i_1_n_0
    );
spi_csb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_csb_i_1_n_0,
      Q => \^nor_spi_csb\,
      R => '0'
    );
\spi_dir[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^nor_spi_csb\,
      I1 => \d_reg[6]\(0),
      I2 => \spi_dir[1]_INST_0_i_2_n_0\,
      O => \^rxq_d_reg[5]_0\
    );
\spi_dir[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000330D0000"
    )
        port map (
      I0 => \^spi_csb_reg_2\,
      I1 => \norcsr_reg[7]\(1),
      I2 => \^spi_csb_reg_1\,
      I3 => \norcsr_reg[7]\(2),
      I4 => \norcsr_reg[7]\(0),
      I5 => \^nor_spi_csb\,
      O => \spi_dir[1]_INST_0_i_2_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cnt_reg[3]_0\,
      I1 => \cnt_reg[7]_0\,
      O => \state_reg[0]\
    );
\state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cnt_reg[3]_0\,
      I1 => \^nor_spi_csb\,
      I2 => txq_empty,
      O => \state_reg[1]\
    );
\state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^spi_csb_reg_1\,
      I1 => \^spi_csb_reg_2\,
      O => \state_reg[0]_0\
    );
\txq_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B888B"
    )
        port map (
      I0 => Q(0),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[0]_i_2_n_0\,
      I3 => \txq_d[7]_i_5_n_0\,
      I4 => \txq_d[7]_i_3_n_0\,
      I5 => D(2),
      O => txq_d(0)
    );
\txq_d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(18),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(10),
      O => \txq_d[0]_i_2_n_0\
    );
\txq_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B888B"
    )
        port map (
      I0 => Q(1),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[1]_i_2_n_0\,
      I3 => \txq_d[7]_i_5_n_0\,
      I4 => \txq_d[7]_i_3_n_0\,
      I5 => D(3),
      O => txq_d(1)
    );
\txq_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(19),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(11),
      O => \txq_d[1]_i_2_n_0\
    );
\txq_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B888B"
    )
        port map (
      I0 => Q(2),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[2]_i_2_n_0\,
      I3 => \txq_d[7]_i_5_n_0\,
      I4 => \txq_d[7]_i_3_n_0\,
      I5 => D(4),
      O => txq_d(2)
    );
\txq_d[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(20),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(12),
      O => \txq_d[2]_i_2_n_0\
    );
\txq_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBABABA"
    )
        port map (
      I0 => \norcmd_reg[3]\,
      I1 => \txq_d[3]_i_3_n_0\,
      I2 => \txq_d[3]_i_4_n_0\,
      I3 => D(21),
      I4 => \txq_d[4]_i_5_n_0\,
      I5 => \txq_d[7]_i_5_n_0\,
      O => txq_d(3)
    );
\txq_d[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^txq_d_reg[7]_0\,
      I1 => D(5),
      I2 => \txq_d[7]_i_5_n_0\,
      O => \txq_d[3]_i_3_n_0\
    );
\txq_d[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0CFBFB08000808"
    )
        port map (
      I0 => D(13),
      I1 => \txq_d[7]_i_8_n_0\,
      I2 => \txq_d[7]_i_9_n_0\,
      I3 => \txq_d[7]_i_7_n_0\,
      I4 => \txq_d[7]_i_6_n_0\,
      I5 => D(5),
      O => \txq_d[3]_i_4_n_0\
    );
\txq_d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBABABA"
    )
        port map (
      I0 => \norcmd_reg[4]\,
      I1 => \txq_d[4]_i_3_n_0\,
      I2 => \txq_d[4]_i_4_n_0\,
      I3 => D(22),
      I4 => \txq_d[4]_i_5_n_0\,
      I5 => \txq_d[7]_i_5_n_0\,
      O => txq_d(4)
    );
\txq_d[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^txq_d_reg[7]_0\,
      I1 => D(6),
      I2 => \txq_d[7]_i_5_n_0\,
      O => \txq_d[4]_i_3_n_0\
    );
\txq_d[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0CFBFB08000808"
    )
        port map (
      I0 => D(14),
      I1 => \txq_d[7]_i_8_n_0\,
      I2 => \txq_d[7]_i_9_n_0\,
      I3 => \txq_d[7]_i_7_n_0\,
      I4 => \txq_d[7]_i_6_n_0\,
      I5 => D(6),
      O => \txq_d[4]_i_4_n_0\
    );
\txq_d[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022202222"
    )
        port map (
      I0 => \txq_d[7]_i_6_n_0\,
      I1 => \txq_d[7]_i_7_n_0\,
      I2 => \cnt[1]_i_4_n_0\,
      I3 => \cnt[1]_i_3_n_0\,
      I4 => \txq_d[4]_i_6_n_0\,
      I5 => \norcsr_reg[5]\,
      O => \txq_d[4]_i_5_n_0\
    );
\txq_d[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => cnt(1),
      I1 => io_tx_resp,
      I2 => state(4),
      O => \txq_d[4]_i_6_n_0\
    );
\txq_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B888B"
    )
        port map (
      I0 => Q(3),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[5]_i_2_n_0\,
      I3 => \txq_d[7]_i_5_n_0\,
      I4 => \txq_d[7]_i_3_n_0\,
      I5 => D(7),
      O => txq_d(5)
    );
\txq_d[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(23),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(15),
      O => \txq_d[5]_i_2_n_0\
    );
\txq_d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B888B"
    )
        port map (
      I0 => Q(4),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[6]_i_2_n_0\,
      I3 => \txq_d[7]_i_5_n_0\,
      I4 => \txq_d[7]_i_3_n_0\,
      I5 => D(8),
      O => txq_d(6)
    );
\txq_d[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(24),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(16),
      O => \txq_d[6]_i_2_n_0\
    );
\txq_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => Q(5),
      I1 => \^txq_d_reg[7]_0\,
      I2 => \txq_d[7]_i_3_n_0\,
      I3 => D(9),
      I4 => \txq_d[7]_i_4_n_0\,
      I5 => \txq_d[7]_i_5_n_0\,
      O => txq_d(7)
    );
\txq_d[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444FFF44FF4F"
    )
        port map (
      I0 => \d_reg[0]\,
      I1 => state(0),
      I2 => \^rdata_reg[31]_0\,
      I3 => \^rdata_reg[15]_0\(0),
      I4 => \cnt[6]_i_5_n_0\,
      I5 => \cnt[6]_i_6_n_0\,
      O => \txq_d[7]_i_11_n_0\
    );
\txq_d[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09FF"
    )
        port map (
      I0 => \^rdata_reg[15]_0\(0),
      I1 => cnt(1),
      I2 => \^rdata_reg[31]_0\,
      I3 => io_tx_resp,
      O => \txq_d[7]_i_12_n_0\
    );
\txq_d[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => cnt(1),
      I1 => \^rdata_reg[15]_0\(0),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => D(1),
      I5 => D(0),
      O => \txq_d[7]_i_13_n_0\
    );
\txq_d[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^spi_csb_reg_0\,
      I1 => \^spi_csb_reg_1\,
      I2 => \^spi_csb_reg_2\,
      O => \^txq_d_reg[7]_0\
    );
\txq_d[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222D2222"
    )
        port map (
      I0 => \txq_d[7]_i_6_n_0\,
      I1 => \txq_d[7]_i_7_n_0\,
      I2 => \cnt[1]_i_4_n_0\,
      I3 => \cnt[1]_i_3_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => \txq_d[7]_i_5_n_0\,
      O => \txq_d[7]_i_3_n_0\
    );
\txq_d[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70CF7F7F7FFF7F7"
    )
        port map (
      I0 => D(25),
      I1 => \txq_d[7]_i_6_n_0\,
      I2 => \txq_d[7]_i_7_n_0\,
      I3 => \txq_d[7]_i_9_n_0\,
      I4 => \txq_d[7]_i_8_n_0\,
      I5 => D(17),
      O => \txq_d[7]_i_4_n_0\
    );
\txq_d[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt[3]_i_1__0_n_0\,
      I1 => \cnt[2]_i_1__0_n_0\,
      I2 => \cnt[4]_i_1__1_n_0\,
      I3 => \cnt[5]_i_1__1_n_0\,
      I4 => \cnt[6]_i_1__1_n_0\,
      I5 => \cnt[7]_i_1__1_n_0\,
      O => \txq_d[7]_i_5_n_0\
    );
\txq_d[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"43CBFFFF"
    )
        port map (
      I0 => \^rdata_reg[31]_0\,
      I1 => io_tx_resp,
      I2 => \^rdata_reg[15]_0\(0),
      I3 => \norcsr_reg[4]_1\,
      I4 => state(4),
      O => \txq_d[7]_i_6_n_0\
    );
\txq_d[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF6660000"
    )
        port map (
      I0 => \^rdata_reg[15]_0\(0),
      I1 => io_dmy_resp,
      I2 => \d_reg[0]_0\,
      I3 => \FSM_onehot_state[6]_i_5_n_0\,
      I4 => state(5),
      I5 => \txq_d[7]_i_11_n_0\,
      O => \txq_d[7]_i_7_n_0\
    );
\txq_d[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABBBBBBBBB"
    )
        port map (
      I0 => \txq_d[4]_i_6_n_0\,
      I1 => \txq_d[7]_i_12_n_0\,
      I2 => \norcsr_reg[7]\(3),
      I3 => \d_reg[0]_1\,
      I4 => \norcsr_reg[4]_0\,
      I5 => \^rdata_reg[31]_0\,
      O => \txq_d[7]_i_8_n_0\
    );
\txq_d[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8AAA2A00"
    )
        port map (
      I0 => state(5),
      I1 => \^rdata_reg[15]_0\(0),
      I2 => \txq_d[7]_i_13_n_0\,
      I3 => io_dmy_resp,
      I4 => cnt(1),
      I5 => \cnt[1]_i_3_n_0\,
      O => \txq_d[7]_i_9_n_0\
    );
\txq_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(0),
      Q => \rxq_d_reg[3]\(0),
      R => '0'
    );
\txq_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(1),
      Q => \rxq_d_reg[3]\(1),
      R => '0'
    );
\txq_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(2),
      Q => \rxq_d_reg[3]\(2),
      R => '0'
    );
\txq_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(3),
      Q => \rxq_d_reg[3]\(3),
      R => '0'
    );
\txq_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(4),
      Q => \rxq_d_reg[3]\(4),
      R => '0'
    );
\txq_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(5),
      Q => \rxq_d_reg[3]\(5),
      R => '0'
    );
\txq_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(6),
      Q => \rxq_d_reg[3]\(6),
      R => '0'
    );
\txq_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txq_d(7),
      Q => \rxq_d_reg[3]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_qspi_ip_access_controller is
  port (
    qspi_d_resp : out STD_LOGIC;
    \rptr_reg[0]\ : out STD_LOGIC;
    qspi_spi_csb : out STD_LOGIC;
    rxq_full : out STD_LOGIC;
    txq_empty : out STD_LOGIC;
    spi_mosi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rxq_d_reg[2]\ : out STD_LOGIC;
    qspi_tx_req : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \rdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_onehot_state_reg[5]\ : out STD_LOGIC;
    \txq_d_reg[3]\ : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \txq_d_reg[3]_0\ : out STD_LOGIC;
    \rdata_reg[7]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \txq_d_reg[4]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cnt_reg[6]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC;
    \rdata_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rscnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \d_reg[11]\ : out STD_LOGIC;
    \d_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    spi_csb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[7]_0\ : out STD_LOGIC;
    \cnt_reg[7]_1\ : out STD_LOGIC;
    \cnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[2]_1\ : out STD_LOGIC;
    \cnt_reg[2]_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rscnt_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wscnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rscnt_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxq_d_reg[6]\ : out STD_LOGIC;
    qspi_d_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    spi_csb_reg_0 : in STD_LOGIC;
    nor_spi_csb : in STD_LOGIC;
    \txq_d_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_reg[0]\ : in STD_LOGIC;
    \cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_tx_resp : in STD_LOGIC;
    \cnt_reg[7]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_reg[0]_0\ : in STD_LOGIC;
    \cnt_reg[0]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC;
    tx_resp_reg : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC;
    tx_resp_reg_0 : in STD_LOGIC;
    \cnt_reg[7]_3\ : in STD_LOGIC;
    \cnt_reg[4]_0\ : in STD_LOGIC;
    \cnt_reg[5]_0\ : in STD_LOGIC;
    \cnt_reg[6]_2\ : in STD_LOGIC;
    spi_csb_reg_1 : in STD_LOGIC;
    \rst_r_reg[9]\ : in STD_LOGIC;
    rx_resp_reg : in STD_LOGIC;
    tx_resp_reg_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC;
    rx_resp_reg_0 : in STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rstn : in STD_LOGIC;
    qspi_d_w_rb : in STD_LOGIC;
    rx_resp_reg_1 : in STD_LOGIC;
    io_dmy_resp : in STD_LOGIC;
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_rx_resp : in STD_LOGIC;
    qspi_d_req : in STD_LOGIC;
    qspi_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wscnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rscnt_reg[4]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_resp_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    spi_miso : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxq_d : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_qspi_ip_access_controller : entity is "qspi_ip_access_controller";
end femto_bd_qspi_ip_access_controller;

architecture STRUCTURE of femto_bd_qspi_ip_access_controller is
  signal \^fsm_onehot_state_reg[5]\ : STD_LOGIC;
  signal cfg_dmy_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cfg_dmy_dir : STD_LOGIC;
  signal cfg_dmy_out_pattern : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_2\ : STD_LOGIC;
  signal \cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^d_reg[11]\ : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ipcsr_wdata_dff_n_10 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_11 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_12 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_13 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_14 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_15 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_16 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_17 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_18 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_19 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_20 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_5 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_6 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_8 : STD_LOGIC;
  signal ipcsr_wdata_dff_n_9 : STD_LOGIC;
  signal norcmd : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal norcmd_1 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal qspi_rxq_n_12 : STD_LOGIC;
  signal qspi_rxq_n_13 : STD_LOGIC;
  signal qspi_rxq_n_14 : STD_LOGIC;
  signal qspi_rxq_n_15 : STD_LOGIC;
  signal qspi_rxq_n_16 : STD_LOGIC;
  signal qspi_rxq_n_17 : STD_LOGIC;
  signal qspi_rxq_n_18 : STD_LOGIC;
  signal qspi_rxq_n_20 : STD_LOGIC;
  signal \^qspi_spi_csb\ : STD_LOGIC;
  signal \^qspi_tx_req\ : STD_LOGIC;
  signal qspi_txq_n_10 : STD_LOGIC;
  signal qspi_txq_n_11 : STD_LOGIC;
  signal qspi_txq_n_12 : STD_LOGIC;
  signal qspi_txq_n_14 : STD_LOGIC;
  signal qspi_txq_n_15 : STD_LOGIC;
  signal qspi_txq_n_16 : STD_LOGIC;
  signal qspi_txq_n_18 : STD_LOGIC;
  signal qspi_txq_n_25 : STD_LOGIC;
  signal qspi_txq_n_26 : STD_LOGIC;
  signal qspi_txq_n_27 : STD_LOGIC;
  signal qspi_txq_n_28 : STD_LOGIC;
  signal qspi_txq_n_29 : STD_LOGIC;
  signal qspi_txq_n_30 : STD_LOGIC;
  signal qspi_txq_n_32 : STD_LOGIC;
  signal qspi_txq_n_9 : STD_LOGIC;
  signal queued : STD_LOGIC;
  signal queued_i_1_n_0 : STD_LOGIC;
  signal queued_ipcsr_wdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \queued_ipcsr_wdata[15]_i_2_n_0\ : STD_LOGIC;
  signal queued_ipcsr_wdata_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \^rdata_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rdata_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rdata_reg[7]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \resp_i_2__0_n_0\ : STD_LOGIC;
  signal \^rptr_reg[0]\ : STD_LOGIC;
  signal rscnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rscnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rscnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^rxq_d_reg[2]\ : STD_LOGIC;
  signal \^rxq_full\ : STD_LOGIC;
  signal \spi_csb_i_1__0_n_0\ : STD_LOGIC;
  signal \spi_dir[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \^txq_empty\ : STD_LOGIC;
  signal txq_rd_dff_n_0 : STD_LOGIC;
  signal txq_rd_dff_n_10 : STD_LOGIC;
  signal txq_rd_dff_n_11 : STD_LOGIC;
  signal txq_rd_dff_n_12 : STD_LOGIC;
  signal txq_rd_dff_n_13 : STD_LOGIC;
  signal txq_rd_dff_n_14 : STD_LOGIC;
  signal txq_rd_dff_n_2 : STD_LOGIC;
  signal txq_rd_dff_n_3 : STD_LOGIC;
  signal txq_rd_dff_n_4 : STD_LOGIC;
  signal txq_rd_dff_n_5 : STD_LOGIC;
  signal txq_rd_dff_n_6 : STD_LOGIC;
  signal txq_rd_dff_n_7 : STD_LOGIC;
  signal txq_rd_dff_n_8 : STD_LOGIC;
  signal txq_rd_dff_n_9 : STD_LOGIC;
  signal wscnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wscnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[2]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \cnt[3]_i_5__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \cnt[4]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cnt[6]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \cnt[7]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \cnt[7]_i_3__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cnt[7]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cnt[7]_i_7\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \cnt[7]_i_8\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \state[1]_i_6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \state[2]_i_11\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \txq_d[3]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \txq_d[4]_i_2\ : label is "soft_lutpair254";
begin
  \FSM_onehot_state_reg[5]\ <= \^fsm_onehot_state_reg[5]\;
  \cnt_reg[2]_0\ <= \^cnt_reg[2]_0\;
  \cnt_reg[2]_2\ <= \^cnt_reg[2]_2\;
  \d_reg[11]\ <= \^d_reg[11]\;
  qspi_spi_csb <= \^qspi_spi_csb\;
  qspi_tx_req <= \^qspi_tx_req\;
  \rdata_reg[4]_0\(4 downto 0) <= \^rdata_reg[4]_0\(4 downto 0);
  \rdata_reg[7]_0\(5 downto 0) <= \^rdata_reg[7]_0\(5 downto 0);
  \rdata_reg[7]_1\(5 downto 0) <= \^rdata_reg[7]_1\(5 downto 0);
  \rptr_reg[0]\ <= \^rptr_reg[0]\;
  \rscnt_reg[6]_0\(4 downto 0) <= \^rscnt_reg[6]_0\(4 downto 0);
  \rxq_d_reg[2]\ <= \^rxq_d_reg[2]\;
  rxq_full <= \^rxq_full\;
  txq_empty <= \^txq_empty\;
\FSM_onehot_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cfg_dmy_cnt(0),
      I1 => \^rdata_reg[7]_0\(5),
      I2 => \^rdata_reg[7]_0\(3),
      I3 => \^rdata_reg[7]_0\(4),
      O => \^fsm_onehot_state_reg[5]\
    );
\cnt[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFAAFFFFFF"
    )
        port map (
      I0 => io_tx_resp,
      I1 => io_rx_resp,
      I2 => state(1),
      I3 => state(0),
      I4 => state(2),
      I5 => state(3),
      O => \cnt[0]_i_3__0_n_0\
    );
\cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151500FFFF0000FF"
    )
        port map (
      I0 => cfg_dmy_cnt(0),
      I1 => \^fsm_onehot_state_reg[5]\,
      I2 => \d_reg[0]\,
      I3 => \cnt_reg[0]_2\(0),
      I4 => io_tx_resp,
      I5 => \cnt_reg[7]_2\,
      O => \cnt_reg[0]_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00FF000D000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]\,
      I1 => \d_reg[0]_0\,
      I2 => \^rdata_reg[7]_0\(3),
      I3 => io_tx_resp,
      I4 => \cnt_reg[7]_2\,
      I5 => \cnt_reg[0]_3\,
      O => \cnt_reg[1]_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \cnt_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \cnt_reg_n_0_[1]\,
      I2 => \cnt_reg_n_0_[2]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \cnt_reg_n_0_[1]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[2]\,
      I3 => \cnt_reg_n_0_[3]\,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CBFF"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_[1]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[3]\,
      I3 => \cnt_reg_n_0_[2]\,
      I4 => \cnt_reg_n_0_[4]\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \cnt[7]_i_7_n_0\,
      I1 => \cnt[7]_i_8_n_0\,
      I2 => \cnt_reg_n_0_[5]\,
      O => \cnt[5]_i_1__0_n_0\
    );
\cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \cnt[7]_i_7_n_0\,
      I1 => \cnt[7]_i_8_n_0\,
      I2 => \cnt_reg_n_0_[5]\,
      I3 => \cnt_reg_n_0_[6]\,
      O => \cnt[6]_i_1__0_n_0\
    );
\cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => \cnt[7]_i_3__0_n_0\,
      I1 => io_dmy_resp,
      I2 => \cnt[7]_i_4_n_0\,
      I3 => txq_rd_dff_n_10,
      I4 => \cnt[7]_i_6_n_0\,
      O => \cnt[7]_i_1__0_n_0\
    );
\cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
        port map (
      I0 => \cnt[7]_i_7_n_0\,
      I1 => \cnt_reg_n_0_[6]\,
      I2 => \cnt_reg_n_0_[5]\,
      I3 => \cnt[7]_i_8_n_0\,
      I4 => \cnt_reg_n_0_[7]\,
      O => \cnt[7]_i_2_n_0\
    );
\cnt[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      O => \cnt[7]_i_3__0_n_0\
    );
\cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => io_rx_resp,
      O => \cnt[7]_i_4_n_0\
    );
\cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000100FF0F0"
    )
        port map (
      I0 => io_tx_resp,
      I1 => txq_rd_dff_n_10,
      I2 => state(2),
      I3 => state(0),
      I4 => state(1),
      I5 => state(3),
      O => \cnt[7]_i_6_n_0\
    );
\cnt[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000340A"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => txq_rd_dff_n_10,
      O => \cnt[7]_i_7_n_0\
    );
\cnt[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[3]\,
      I2 => \cnt_reg_n_0_[0]\,
      I3 => \cnt_reg_n_0_[1]\,
      I4 => \cnt_reg_n_0_[4]\,
      O => \cnt[7]_i_8_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => ipcsr_wdata_dff_n_12,
      Q => \cnt_reg_n_0_[0]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => ipcsr_wdata_dff_n_11,
      Q => \cnt_reg_n_0_[1]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => ipcsr_wdata_dff_n_10,
      Q => \cnt_reg_n_0_[2]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => ipcsr_wdata_dff_n_9,
      Q => \cnt_reg_n_0_[3]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => ipcsr_wdata_dff_n_8,
      Q => \cnt_reg_n_0_[4]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => \cnt[5]_i_1__0_n_0\,
      Q => \cnt_reg_n_0_[5]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => \cnt[6]_i_1__0_n_0\,
      Q => \cnt_reg_n_0_[6]\,
      R => \^rptr_reg[0]\
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \cnt[7]_i_1__0_n_0\,
      D => \cnt[7]_i_2_n_0\,
      Q => \cnt_reg_n_0_[7]\,
      R => \^rptr_reg[0]\
    );
ipcsr_wdata_dff: entity work.\femto_bd_dff__parameterized14\
     port map (
      D(4) => ipcsr_wdata_dff_n_8,
      D(3) => ipcsr_wdata_dff_n_9,
      D(2) => ipcsr_wdata_dff_n_10,
      D(1) => ipcsr_wdata_dff_n_11,
      D(0) => ipcsr_wdata_dff_n_12,
      Q(4 downto 1) => cfg_dmy_out_pattern(3 downto 0),
      Q(0) => cfg_dmy_dir,
      clk => clk,
      \cnt_reg[0]\(0) => \cnt_reg_n_0_[0]\,
      \cnt_reg[0]_0\ => \cnt[1]_i_2__1_n_0\,
      \cnt_reg[0]_1\ => \cnt[2]_i_3_n_0\,
      \cnt_reg[1]\ => qspi_txq_n_9,
      \cnt_reg[1]_0\(0) => Q(0),
      \cnt_reg[1]_1\ => \cnt[4]_i_2_n_0\,
      \cnt_reg[1]_2\ => \cnt[3]_i_4_n_0\,
      \cnt_reg[2]\ => ipcsr_wdata_dff_n_5,
      \cnt_reg[3]\ => qspi_txq_n_10,
      \cnt_reg[5]\ => txq_rd_dff_n_10,
      \d_reg[0]\ => ipcsr_wdata_dff_n_16,
      \d_reg[10]_0\ => txq_rd_dff_n_13,
      \d_reg[11]_0\ => txq_rd_dff_n_8,
      \d_reg[3]\ => qspi_txq_n_16,
      \d_reg[6]_0\(0) => \d_reg[6]\(0),
      \d_reg[7]_0\ => qspi_txq_n_15,
      \d_reg[8]_0\ => txq_rd_dff_n_7,
      \d_reg[9]_0\ => txq_rd_dff_n_6,
      empty_reg => \^txq_empty\,
      full_reg => qspi_rxq_n_17,
      full_reg_0 => \^rxq_full\,
      io_dmy_resp => io_dmy_resp,
      nor_spi_csb => nor_spi_csb,
      \norcsr_reg[2]\ => \spi_dir[2]_INST_0_i_2_n_0\,
      qspi_d_wdata(11 downto 0) => qspi_d_wdata(15 downto 4),
      \queued_ipcsr_wdata_reg[0]\ => txq_rd_dff_n_3,
      \queued_ipcsr_wdata_reg[15]\(11 downto 0) => queued_ipcsr_wdata(15 downto 4),
      queued_reg => \^d_reg[11]\,
      rx_resp_reg => rx_resp_reg_1,
      rx_resp_reg_0 => txq_rd_dff_n_12,
      \rxq_d_reg[2]\ => \^rxq_d_reg[2]\,
      \rxq_d_reg[6]\ => \rxq_d_reg[6]\,
      spi_csb_reg => qspi_txq_n_14,
      spi_csb_reg_0 => \^qspi_spi_csb\,
      spi_csb_reg_1 => qspi_txq_n_30,
      spi_csb_reg_2 => spi_csb_reg_0,
      spi_miso(0) => spi_miso(0),
      spi_mosi(3 downto 0) => spi_mosi(3 downto 0),
      \state_reg[0]\ => ipcsr_wdata_dff_n_6,
      \state_reg[0]_0\(0) => ipcsr_wdata_dff_n_13,
      \state_reg[0]_1\ => ipcsr_wdata_dff_n_15,
      \state_reg[0]_2\ => qspi_txq_n_28,
      \state_reg[1]\ => ipcsr_wdata_dff_n_17,
      \state_reg[1]_0\ => ipcsr_wdata_dff_n_18,
      \state_reg[1]_1\ => ipcsr_wdata_dff_n_19,
      \state_reg[1]_2\ => \cnt[3]_i_5__0_n_0\,
      \state_reg[2]\ => ipcsr_wdata_dff_n_14,
      \state_reg[2]_0\(0) => \state_reg[2]_0\(0),
      \state_reg[2]_1\ => \cnt[3]_i_3__0_n_0\,
      \state_reg[2]_2\ => qspi_rxq_n_18,
      \state_reg[3]\ => ipcsr_wdata_dff_n_20,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => txq_rd_dff_n_4,
      \state_reg[3]_2\ => txq_rd_dff_n_9,
      tx_resp_reg => \cnt[0]_i_3__0_n_0\,
      \txq_d_reg[2]\ => qspi_txq_n_11,
      \txq_d_reg[6]\ => qspi_txq_n_12
    );
\norcmd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => qspi_d_addr(0),
      I1 => qspi_d_w_rb,
      I2 => qspi_rxq_n_15,
      I3 => qspi_d_addr(2),
      I4 => qspi_d_addr(1),
      O => norcmd_1
    );
\norcmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(0),
      Q => \^rdata_reg[7]_1\(0),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(1),
      Q => \^rdata_reg[7]_1\(1),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(2),
      Q => \^rdata_reg[7]_1\(2),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(3),
      Q => norcmd(3),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(4),
      Q => norcmd(4),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(5),
      Q => \^rdata_reg[7]_1\(3),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(6),
      Q => \^rdata_reg[7]_1\(4),
      R => \^rptr_reg[0]\
    );
\norcmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => norcmd_1,
      D => qspi_d_wdata(7),
      Q => \^rdata_reg[7]_1\(5),
      R => \^rptr_reg[0]\
    );
\norcsr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => qspi_rxq_n_15,
      I1 => qspi_d_w_rb,
      I2 => qspi_d_addr(0),
      I3 => qspi_d_addr(1),
      I4 => qspi_d_addr(2),
      O => p_2_out(2)
    );
\norcsr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(0),
      Q => \^rdata_reg[7]_0\(0),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(10),
      Q => cfg_dmy_out_pattern(2),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(11),
      Q => cfg_dmy_out_pattern(3),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(1),
      Q => \^rdata_reg[7]_0\(1),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(2),
      Q => \^rdata_reg[7]_0\(2),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(3),
      Q => cfg_dmy_dir,
      R => \^rptr_reg[0]\
    );
\norcsr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(4),
      Q => cfg_dmy_cnt(0),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(5),
      Q => \^rdata_reg[7]_0\(3),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(6),
      Q => \^rdata_reg[7]_0\(4),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(7),
      Q => \^rdata_reg[7]_0\(5),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(8),
      Q => cfg_dmy_out_pattern(0),
      R => \^rptr_reg[0]\
    );
\norcsr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_2_out(2),
      D => qspi_d_wdata(9),
      Q => cfg_dmy_out_pattern(1),
      R => \^rptr_reg[0]\
    );
qspi_rxq: entity work.\femto_bd_fifo__parameterized0\
     port map (
      D(7 downto 0) => rdata(7 downto 0),
      E(0) => qspi_rxq_n_16,
      Q(7 downto 5) => \^rdata_reg[7]_1\(5 downto 3),
      Q(4 downto 3) => norcmd(4 downto 3),
      Q(2 downto 0) => \^rdata_reg[7]_1\(2 downto 0),
      SR(0) => \^rptr_reg[0]\,
      clk => clk,
      \cnt_reg[2]\ => \^cnt_reg[2]_2\,
      \cnt_reg[7]\ => \cnt_reg[7]_0\,
      \cnt_reg[7]_0\ => \cnt_reg[7]_3\,
      dmy_resp_reg => txq_rd_dff_n_11,
      empty_reg_0 => \^txq_empty\,
      io_rx_resp => io_rx_resp,
      nor_spi_csb => nor_spi_csb,
      \norcsr_reg[7]\(7 downto 5) => \^rdata_reg[7]_0\(5 downto 3),
      \norcsr_reg[7]\(4) => cfg_dmy_cnt(0),
      \norcsr_reg[7]\(3) => cfg_dmy_dir,
      \norcsr_reg[7]\(2 downto 0) => \^rdata_reg[7]_0\(2 downto 0),
      qspi_d_acc(1 downto 0) => qspi_d_acc(1 downto 0),
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_req => qspi_d_req,
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(0) => qspi_d_wdata(7),
      \rdata_reg[8]\ => qspi_rxq_n_15,
      \rscnt_reg[0]\ => \^rxq_full\,
      \rscnt_reg[0]_0\(0) => qspi_rxq_n_20,
      \rscnt_reg[4]\(0) => \rscnt_reg[4]_0\(0),
      \rscnt_reg[6]\(6 downto 5) => \rscnt_reg__0\(6 downto 5),
      \rscnt_reg[6]\(4 downto 0) => \^rscnt_reg[6]_0\(4 downto 0),
      \rst_r_reg[9]\ => \rst_r_reg[9]\,
      rstn => rstn,
      rx_resp_reg => txq_rd_dff_n_12,
      rxq_d(7 downto 0) => rxq_d(7 downto 0),
      spi_csb_reg => ipcsr_wdata_dff_n_18,
      spi_csb_reg_0 => spi_csb_reg_1,
      spi_csb_reg_1 => ipcsr_wdata_dff_n_20,
      spi_csb_reg_2 => \^qspi_spi_csb\,
      spi_csb_reg_3 => \^rxq_d_reg[2]\,
      \state_reg[0]\ => qspi_rxq_n_18,
      \state_reg[1]\(0) => \state_reg[1]_0\(1),
      \state_reg[1]_0\ => \state_reg[1]_1\,
      \state_reg[1]_1\ => qspi_rxq_n_14,
      \state_reg[1]_2\ => qspi_rxq_n_17,
      \state_reg[1]_3\ => qspi_txq_n_18,
      \state_reg[1]_4\ => \^cnt_reg[2]_0\,
      \state_reg[1]_5\ => qspi_txq_n_29,
      \state_reg[3]\(0) => qspi_rxq_n_12,
      \state_reg[3]_0\ => qspi_rxq_n_13,
      \state_reg[3]_1\ => \state[1]_i_6_n_0\,
      \state_reg[3]_2\(3 downto 0) => state(3 downto 0),
      tx_resp_reg => tx_resp_reg_0,
      \wscnt_reg[6]\(6 downto 5) => \wscnt_reg__0\(6 downto 5),
      \wscnt_reg[6]\(4 downto 0) => \^rdata_reg[4]_0\(4 downto 0)
    );
qspi_txq: entity work.\femto_bd_fifo__parameterized0_3\
     port map (
      D(0) => qspi_txq_n_27,
      E(0) => qspi_txq_n_26,
      \FSM_onehot_state_reg[2]\ => \FSM_onehot_state_reg[2]_0\,
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      SR(0) => \^rptr_reg[0]\,
      clk => clk,
      \cnt_reg[0]\ => \cnt_reg[0]_1\,
      \cnt_reg[2]\ => \^cnt_reg[2]_0\,
      \cnt_reg[2]_0\ => \cnt_reg[2]_1\,
      \cnt_reg[4]\ => \cnt_reg[4]_0\,
      \cnt_reg[5]\ => \cnt_reg[5]_0\,
      \cnt_reg[5]_0\ => txq_rd_dff_n_10,
      \cnt_reg[6]\(3 downto 0) => \cnt_reg[6]_0\(3 downto 0),
      \cnt_reg[6]_0\ => \cnt_reg[6]_1\,
      \cnt_reg[6]_1\ => \cnt_reg[6]_2\,
      \cnt_reg[7]\ => \cnt_reg[7]_1\,
      \cnt_reg[7]_0\ => \cnt_reg[7]_3\,
      \^d\(7 downto 0) => \^d\(7 downto 0),
      \d_reg[0]\ => \^qspi_tx_req\,
      \d_reg[0]_0\ => qspi_txq_n_28,
      \d_reg[34]\ => qspi_rxq_n_15,
      \d_reg[4]\ => ipcsr_wdata_dff_n_15,
      dmy_resp_reg => txq_rd_dff_n_11,
      dout(7 downto 0) => dout(7 downto 0),
      empty_reg_0 => ipcsr_wdata_dff_n_16,
      full_reg_0 => qspi_rxq_n_14,
      io_dmy_resp => io_dmy_resp,
      io_tx_resp => io_tx_resp,
      nor_spi_csb => nor_spi_csb,
      \norcsr_reg[3]\(0) => cfg_dmy_dir,
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(7 downto 0) => qspi_d_wdata(7 downto 0),
      \queued_ipcsr_wdata_reg[0]\ => txq_rd_dff_n_3,
      queued_reg => qspi_txq_n_29,
      queued_reg_0 => \^d_reg[11]\,
      \rptr_reg[0]_0\ => \^txq_empty\,
      rstn => rstn,
      rx_resp_reg => rx_resp_reg,
      rx_resp_reg_0 => rx_resp_reg_0,
      \rxq_d_reg[3]\ => qspi_txq_n_15,
      \rxq_d_reg[3]_0\ => qspi_txq_n_16,
      \rxq_d_reg[4]\ => qspi_txq_n_9,
      \rxq_d_reg[4]_0\ => qspi_txq_n_10,
      \rxq_d_reg[5]\ => qspi_txq_n_14,
      \rxq_d_reg[6]\ => qspi_txq_n_11,
      \rxq_d_reg[6]_0\ => qspi_txq_n_12,
      rxq_full => \^rxq_full\,
      spi_csb_reg => spi_csb_reg_0,
      spi_csb_reg_0 => \^rxq_d_reg[2]\,
      spi_csb_reg_1 => qspi_rxq_n_13,
      spi_csb_reg_2 => ipcsr_wdata_dff_n_17,
      spi_csb_reg_3 => ipcsr_wdata_dff_n_19,
      spi_csb_reg_4 => ipcsr_wdata_dff_n_14,
      spi_csb_reg_5 => \^qspi_spi_csb\,
      spi_csb_reg_6 => \^cnt_reg[2]_2\,
      \state_reg[0]\(0) => \state_reg[1]_0\(0),
      \state_reg[0]_0\ => qspi_txq_n_18,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[1]\ => qspi_txq_n_25,
      \state_reg[1]_0\ => qspi_txq_n_30,
      \state_reg[1]_1\ => \state_reg[1]_2\,
      \state_reg[1]_2\ => ipcsr_wdata_dff_n_5,
      \state_reg[1]_3\ => \state[2]_i_11_n_0\,
      \state_reg[2]\ => txq_rd_dff_n_2,
      \state_reg[2]_0\ => txq_rd_dff_n_14,
      \state_reg[3]\ => ipcsr_wdata_dff_n_6,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => txq_rd_dff_n_0,
      \state_reg[3]_2\ => \state[1]_i_6_n_0\,
      tx_resp_reg => tx_resp_reg,
      tx_resp_reg_0 => tx_resp_reg_0,
      tx_resp_reg_1 => tx_resp_reg_1,
      \txq_d_reg[7]\(7 downto 0) => \txq_d_reg[7]\(7 downto 0),
      \wscnt_reg[0]\(0) => qspi_txq_n_32,
      \wscnt_reg[1]\(0) => \^rdata_reg[4]_0\(1)
    );
queued_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => qspi_txq_n_29,
      I1 => \queued_ipcsr_wdata[15]_i_2_n_0\,
      I2 => qspi_rxq_n_15,
      I3 => queued,
      I4 => rstn,
      O => queued_i_1_n_0
    );
\queued_ipcsr_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \queued_ipcsr_wdata[15]_i_2_n_0\,
      I1 => rstn,
      I2 => qspi_rxq_n_15,
      O => queued_ipcsr_wdata_0
    );
\queued_ipcsr_wdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => qspi_d_addr(2),
      I1 => qspi_d_addr(1),
      I2 => qspi_txq_n_29,
      I3 => qspi_d_w_rb,
      I4 => qspi_d_addr(0),
      O => \queued_ipcsr_wdata[15]_i_2_n_0\
    );
\queued_ipcsr_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(0),
      Q => queued_ipcsr_wdata(0),
      R => '0'
    );
\queued_ipcsr_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(10),
      Q => queued_ipcsr_wdata(10),
      R => '0'
    );
\queued_ipcsr_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(11),
      Q => queued_ipcsr_wdata(11),
      R => '0'
    );
\queued_ipcsr_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(12),
      Q => queued_ipcsr_wdata(12),
      R => '0'
    );
\queued_ipcsr_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(13),
      Q => queued_ipcsr_wdata(13),
      R => '0'
    );
\queued_ipcsr_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(14),
      Q => queued_ipcsr_wdata(14),
      R => '0'
    );
\queued_ipcsr_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(15),
      Q => queued_ipcsr_wdata(15),
      R => '0'
    );
\queued_ipcsr_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(4),
      Q => queued_ipcsr_wdata(4),
      R => '0'
    );
\queued_ipcsr_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(5),
      Q => queued_ipcsr_wdata(5),
      R => '0'
    );
\queued_ipcsr_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(6),
      Q => queued_ipcsr_wdata(6),
      R => '0'
    );
\queued_ipcsr_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(7),
      Q => queued_ipcsr_wdata(7),
      R => '0'
    );
\queued_ipcsr_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(8),
      Q => queued_ipcsr_wdata(8),
      R => '0'
    );
\queued_ipcsr_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => queued_ipcsr_wdata_0,
      D => qspi_d_wdata(9),
      Q => queued_ipcsr_wdata(9),
      R => '0'
    );
queued_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => queued_i_1_n_0,
      Q => queued,
      R => '0'
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880000888888"
    )
        port map (
      I0 => rstn,
      I1 => qspi_rxq_n_15,
      I2 => qspi_d_w_rb,
      I3 => qspi_d_addr(1),
      I4 => qspi_d_addr(2),
      I5 => qspi_d_addr(0),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880008888888"
    )
        port map (
      I0 => rstn,
      I1 => qspi_rxq_n_15,
      I2 => qspi_d_w_rb,
      I3 => qspi_d_addr(1),
      I4 => qspi_d_addr(2),
      I5 => qspi_d_addr(0),
      O => \rdata[11]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(0),
      Q => qspi_d_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => cfg_dmy_out_pattern(2),
      Q => qspi_d_rdata(10),
      R => \rdata[11]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => cfg_dmy_out_pattern(3),
      Q => qspi_d_rdata(11),
      R => \rdata[11]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(1),
      Q => qspi_d_rdata(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(2),
      Q => qspi_d_rdata(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(3),
      Q => qspi_d_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(4),
      Q => qspi_d_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(5),
      Q => qspi_d_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(6),
      Q => qspi_d_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => rdata(7),
      Q => qspi_d_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => cfg_dmy_out_pattern(0),
      Q => qspi_d_rdata(8),
      R => \rdata[11]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[11]_i_2_n_0\,
      D => cfg_dmy_out_pattern(1),
      Q => qspi_d_rdata(9),
      R => \rdata[11]_i_1_n_0\
    );
\resp_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCEEEECCC0EEEE"
    )
        port map (
      I0 => queued,
      I1 => qspi_rxq_n_15,
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => qspi_txq_n_29,
      I5 => txq_rd_dff_n_5,
      O => \resp_i_2__0_n_0\
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \resp_i_2__0_n_0\,
      Q => qspi_d_resp,
      R => \^rptr_reg[0]\
    );
\rscnt0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rscnt_reg__0\(5),
      I1 => \rscnt_reg__0\(6),
      O => \rscnt_reg[6]_1\(1)
    );
\rscnt0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rscnt_reg[6]_0\(4),
      I1 => \rscnt_reg__0\(5),
      O => \rscnt_reg[6]_1\(0)
    );
rscnt0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rscnt_reg[6]_0\(3),
      I1 => \^rscnt_reg[6]_0\(4),
      O => \rscnt_reg[4]_0\(3)
    );
rscnt0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rscnt_reg[6]_0\(2),
      I1 => \^rscnt_reg[6]_0\(3),
      O => \rscnt_reg[4]_0\(2)
    );
rscnt0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rscnt_reg[6]_0\(1),
      I1 => \^rscnt_reg[6]_0\(2),
      O => \rscnt_reg[4]_0\(1)
    );
\rscnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rscnt_reg[6]_0\(0),
      O => rscnt(0)
    );
\rscnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => rscnt(0),
      Q => \^rscnt_reg[6]_0\(0),
      R => qspi_rxq_n_20
    );
\rscnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(0),
      Q => \^rscnt_reg[6]_0\(1),
      R => qspi_rxq_n_20
    );
\rscnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(1),
      Q => \^rscnt_reg[6]_0\(2),
      R => qspi_rxq_n_20
    );
\rscnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(2),
      Q => \^rscnt_reg[6]_0\(3),
      R => qspi_rxq_n_20
    );
\rscnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(3),
      Q => \^rscnt_reg[6]_0\(4),
      R => qspi_rxq_n_20
    );
\rscnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(4),
      Q => \rscnt_reg__0\(5),
      R => qspi_rxq_n_20
    );
\rscnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_rxq_n_16,
      D => \rscnt_reg[4]_1\(5),
      Q => \rscnt_reg__0\(6),
      R => qspi_rxq_n_20
    );
spi_csb_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qspi_spi_csb\,
      I1 => nor_spi_csb,
      O => spi_csb
    );
\spi_csb_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF470047"
    )
        port map (
      I0 => qspi_d_wdata(0),
      I1 => txq_rd_dff_n_4,
      I2 => queued_ipcsr_wdata(0),
      I3 => \^d_reg[11]\,
      I4 => \^qspi_spi_csb\,
      O => \spi_csb_i_1__0_n_0\
    );
spi_csb_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \spi_csb_i_1__0_n_0\,
      Q => \^qspi_spi_csb\,
      S => \^rptr_reg[0]\
    );
\spi_dir[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A2B2"
    )
        port map (
      I0 => \^rdata_reg[7]_0\(2),
      I1 => rx_resp_reg_2,
      I2 => \^rdata_reg[7]_0\(1),
      I3 => \FSM_onehot_state_reg[1]\,
      I4 => \^rdata_reg[7]_0\(0),
      I5 => nor_spi_csb,
      O => \spi_dir[2]_INST_0_i_2_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \state[1]_i_6_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(3),
      O => \state[2]_i_11_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ipcsr_wdata_dff_n_13,
      Q => state(0),
      R => \^rptr_reg[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_txq_n_25,
      Q => state(1),
      R => \^rptr_reg[0]\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_txq_n_27,
      Q => state(2),
      R => \^rptr_reg[0]\
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => qspi_rxq_n_12,
      Q => state(3),
      R => \^rptr_reg[0]\
    );
\txq_d[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => norcmd(3),
      I1 => \FSM_onehot_state_reg[2]\,
      O => \txq_d_reg[3]_0\
    );
\txq_d[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => norcmd(4),
      I1 => \FSM_onehot_state_reg[2]\,
      O => \txq_d_reg[4]\
    );
\txq_d[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAABAAAA"
    )
        port map (
      I0 => cfg_dmy_cnt(0),
      I1 => \^rdata_reg[7]_0\(5),
      I2 => \^rdata_reg[7]_0\(3),
      I3 => \^rdata_reg[7]_0\(4),
      I4 => D(0),
      I5 => D(1),
      O => \txq_d_reg[3]\
    );
txq_rd_dff: entity work.\femto_bd_dff__parameterized13\
     port map (
      Q(3 downto 0) => state(3 downto 0),
      clk => clk,
      \cnt_reg[0]\ => txq_rd_dff_n_10,
      \cnt_reg[1]\ => txq_rd_dff_n_3,
      \cnt_reg[7]\(7) => \cnt_reg_n_0_[7]\,
      \cnt_reg[7]\(6) => \cnt_reg_n_0_[6]\,
      \cnt_reg[7]\(5) => \cnt_reg_n_0_[5]\,
      \cnt_reg[7]\(4) => \cnt_reg_n_0_[4]\,
      \cnt_reg[7]\(3) => \cnt_reg_n_0_[3]\,
      \cnt_reg[7]\(2) => \cnt_reg_n_0_[2]\,
      \cnt_reg[7]\(1) => \cnt_reg_n_0_[1]\,
      \cnt_reg[7]\(0) => \cnt_reg_n_0_[0]\,
      d(7 downto 0) => \^d\(7 downto 0),
      \d_reg[0]_0\ => txq_rd_dff_n_0,
      \d_reg[0]_1\ => txq_rd_dff_n_2,
      \d_reg[0]_2\ => txq_rd_dff_n_14,
      \d_reg[11]\ => \^d_reg[11]\,
      \d_reg[34]\ => qspi_rxq_n_15,
      \d_reg[6]_0\ => txq_rd_dff_n_4,
      dout(7 downto 0) => dout(7 downto 0),
      io_dmy_resp => io_dmy_resp,
      io_rx_resp => io_rx_resp,
      io_tx_resp => io_tx_resp,
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(4 downto 1) => qspi_d_wdata(11 downto 8),
      qspi_d_wdata(0) => qspi_d_wdata(0),
      queued => queued,
      \queued_ipcsr_wdata_reg[11]\(4 downto 1) => queued_ipcsr_wdata(11 downto 8),
      \queued_ipcsr_wdata_reg[11]\(0) => queued_ipcsr_wdata(0),
      resp_reg => txq_rd_dff_n_5,
      \state_reg[0]\ => txq_rd_dff_n_9,
      \state_reg[1]\ => txq_rd_dff_n_6,
      \state_reg[1]_0\ => txq_rd_dff_n_7,
      \state_reg[1]_1\ => txq_rd_dff_n_8,
      \state_reg[1]_2\ => txq_rd_dff_n_11,
      \state_reg[1]_3\ => txq_rd_dff_n_13,
      \state_reg[1]_4\ => qspi_txq_n_29,
      \state_reg[2]\ => \^qspi_tx_req\,
      \state_reg[3]\ => txq_rd_dff_n_12
    );
\wscnt0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wscnt_reg__0\(5),
      I1 => \wscnt_reg__0\(6),
      O => \wscnt_reg[6]_0\(1)
    );
\wscnt0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(4),
      I1 => \wscnt_reg__0\(5),
      O => \wscnt_reg[6]_0\(0)
    );
wscnt0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(1),
      O => DI(0)
    );
wscnt0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(3),
      I1 => \^rdata_reg[4]_0\(4),
      O => S(3)
    );
wscnt0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(2),
      I1 => \^rdata_reg[4]_0\(3),
      O => S(2)
    );
wscnt0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(1),
      I1 => \^rdata_reg[4]_0\(2),
      O => S(1)
    );
\wscnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rdata_reg[4]_0\(0),
      O => wscnt(0)
    );
\wscnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => wscnt(0),
      Q => \^rdata_reg[4]_0\(0),
      R => qspi_txq_n_32
    );
\wscnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(0),
      Q => \^rdata_reg[4]_0\(1),
      R => qspi_txq_n_32
    );
\wscnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(1),
      Q => \^rdata_reg[4]_0\(2),
      R => qspi_txq_n_32
    );
\wscnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(2),
      Q => \^rdata_reg[4]_0\(3),
      R => qspi_txq_n_32
    );
\wscnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(3),
      Q => \^rdata_reg[4]_0\(4),
      S => qspi_txq_n_32
    );
\wscnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(4),
      Q => \wscnt_reg__0\(5),
      R => qspi_txq_n_32
    );
\wscnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => qspi_txq_n_26,
      D => \wscnt_reg[4]_0\(5),
      Q => \wscnt_reg__0\(6),
      R => qspi_txq_n_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_rst_wrapper is
  port (
    p_resp : out STD_LOGIC;
    rst_ob : out STD_LOGIC_VECTOR ( 0 to 0 );
    \invld__1\ : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    soc_fault_cause : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_ib : in STD_LOGIC;
    soc_fault : in STD_LOGIC;
    p_req : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_w_rb : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    soc_fault_addr : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_rst_wrapper : entity is "rst_wrapper";
end femto_bd_rst_wrapper;

architecture STRUCTURE of femto_bd_rst_wrapper is
begin
rst_controller: entity work.femto_bd_rst_controller
     port map (
      clk => clk,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(31 downto 0) => p_rdata(31 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(0) => p_wdata(0),
      \rdata_reg[8]_0\ => \invld__1\,
      rst_ib => rst_ib,
      rst_ob(0) => rst_ob(0),
      soc_fault => soc_fault,
      soc_fault_addr(31 downto 0) => soc_fault_addr(31 downto 0),
      soc_fault_cause(7 downto 0) => soc_fault_cause(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_sram_controller is
  port (
    resp : out STD_LOGIC;
    resp_reg_0 : out STD_LOGIC;
    offset_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[7]_0\ : out STD_LOGIC;
    sram_we_bar : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sram_data_dir : out STD_LOGIC;
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pad_sram_addr_0[18]\ : out STD_LOGIC;
    \pad_sram_addr_0[17]\ : out STD_LOGIC;
    \pad_sram_addr_0[16]\ : out STD_LOGIC;
    \pad_sram_addr_0[15]\ : out STD_LOGIC;
    \pad_sram_addr_0[14]\ : out STD_LOGIC;
    \pad_sram_addr_0[13]\ : out STD_LOGIC;
    \pad_sram_addr_0[12]\ : out STD_LOGIC;
    \pad_sram_addr_0[11]\ : out STD_LOGIC;
    \pad_sram_addr_0[10]\ : out STD_LOGIC;
    \pad_sram_addr_0[9]\ : out STD_LOGIC;
    \pad_sram_addr_0[8]\ : out STD_LOGIC;
    \pad_sram_addr_0[7]\ : out STD_LOGIC;
    \pad_sram_addr_0[6]\ : out STD_LOGIC;
    \pad_sram_addr_0[5]\ : out STD_LOGIC;
    \pad_sram_addr_0[4]\ : out STD_LOGIC;
    \pad_sram_addr_0[3]\ : out STD_LOGIC;
    \pad_sram_addr_0[2]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    resp_reg_1 : in STD_LOGIC;
    \offset_r_reg[0]_0\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    \d_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sram_data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 36 downto 0 );
    offset_r0 : in STD_LOGIC;
    \d_reg[53]\ : in STD_LOGIC;
    \d_reg[52]\ : in STD_LOGIC;
    \d_reg[51]\ : in STD_LOGIC;
    \d_reg[50]\ : in STD_LOGIC;
    \d_reg[49]\ : in STD_LOGIC;
    \d_reg[48]\ : in STD_LOGIC;
    \d_reg[47]\ : in STD_LOGIC;
    \d_reg[46]\ : in STD_LOGIC;
    \d_reg[45]\ : in STD_LOGIC;
    \d_reg[44]\ : in STD_LOGIC;
    \d_reg[43]\ : in STD_LOGIC;
    \d_reg[42]\ : in STD_LOGIC;
    \d_reg[41]\ : in STD_LOGIC;
    \d_reg[40]\ : in STD_LOGIC;
    \d_reg[39]\ : in STD_LOGIC;
    \d_reg[38]\ : in STD_LOGIC;
    \d_reg[37]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_sram_controller : entity is "sram_controller";
end femto_bd_sram_controller;

architecture STRUCTURE of femto_bd_sram_controller is
  signal \^q\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal busy_dff_n_1 : STD_LOGIC;
  signal busy_dff_n_2 : STD_LOGIC;
  signal busy_dff_n_3 : STD_LOGIC;
  signal busy_dff_n_4 : STD_LOGIC;
  signal busy_dff_n_5 : STD_LOGIC;
  signal \^d\ : STD_LOGIC;
  signal \^offset_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \offset_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \offset_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^resp\ : STD_LOGIC;
  signal \^resp_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset_r[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \offset_r[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sram_data_out[7]_INST_0_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sram_data_out[7]_INST_0_i_5\ : label is "soft_lutpair164";
begin
  Q(36 downto 0) <= \^q\(36 downto 0);
  offset_r(1 downto 0) <= \^offset_r\(1 downto 0);
  resp <= \^resp\;
  resp_reg_0 <= \^resp_reg_0\;
busy_dff: entity work.\femto_bd_dff__parameterized16\
     port map (
      Q(0) => \^q\(36),
      clk => clk,
      d => \^d\,
      \d_reg[0]_0\(0) => \d_reg[0]\(0),
      \d_reg[32]\(0) => \d_reg[32]\(0),
      \offset_r_reg[0]\ => \offset_r_reg[0]_0\,
      \offset_r_reg[0]_0\ => \^offset_r\(0),
      \offset_r_reg[1]\ => \^resp_reg_0\,
      \offset_r_reg[1]_0\ => \^offset_r\(1),
      \rdata_reg[0]\ => busy_dff_n_2,
      \rdata_reg[16]\ => busy_dff_n_4,
      \rdata_reg[24]\ => busy_dff_n_5,
      \rdata_reg[8]\ => busy_dff_n_3,
      resp_reg => busy_dff_n_1,
      resp_reg_0 => \^resp\,
      resp_reg_1 => resp_reg_1,
      rstn => rstn,
      sram_data_dir => sram_data_dir
    );
\offset_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => resp_reg_1,
      I1 => \^offset_r\(0),
      I2 => \^offset_r\(1),
      O => \offset_r[0]_i_1_n_0\
    );
\offset_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => resp_reg_1,
      I1 => \^offset_r\(0),
      I2 => \^offset_r\(1),
      O => \offset_r[1]_i_1_n_0\
    );
\offset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \offset_r[0]_i_1_n_0\,
      Q => \^offset_r\(0),
      R => '0'
    );
\offset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \offset_r[1]_i_1_n_0\,
      Q => \^offset_r\(1),
      R => '0'
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(0),
      Q => i_rdata(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(2),
      Q => i_rdata(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(3),
      Q => i_rdata(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(4),
      Q => i_rdata(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(5),
      Q => i_rdata(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(6),
      Q => i_rdata(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(7),
      Q => i_rdata(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(0),
      Q => i_rdata(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(1),
      Q => i_rdata(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(2),
      Q => i_rdata(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(3),
      Q => i_rdata(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(1),
      Q => i_rdata(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(4),
      Q => i_rdata(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(5),
      Q => i_rdata(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(6),
      Q => i_rdata(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_4,
      D => sram_data_in(7),
      Q => i_rdata(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(0),
      Q => i_rdata(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(1),
      Q => i_rdata(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(2),
      Q => i_rdata(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(3),
      Q => i_rdata(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(4),
      Q => i_rdata(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(5),
      Q => i_rdata(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(2),
      Q => i_rdata(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(6),
      Q => i_rdata(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_5,
      D => sram_data_in(7),
      Q => i_rdata(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(3),
      Q => i_rdata(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(4),
      Q => i_rdata(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(5),
      Q => i_rdata(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(6),
      Q => i_rdata(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_2,
      D => sram_data_in(7),
      Q => i_rdata(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(0),
      Q => i_rdata(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => busy_dff_n_3,
      D => sram_data_in(1),
      Q => i_rdata(9),
      R => '0'
    );
req_acc_dff: entity work.\femto_bd_dff__parameterized15\
     port map (
      D(36 downto 0) => D(36 downto 0),
      Q(36 downto 0) => \^q\(36 downto 0),
      clk => clk,
      \^d\ => \^d\,
      \d_reg[0]_0\(0) => \d_reg[0]\(0),
      \d_reg[32]_0\(0) => \d_reg[32]\(0),
      \d_reg[37]_0\ => \d_reg[37]\,
      \d_reg[38]_0\ => \d_reg[38]\,
      \d_reg[39]_0\ => \d_reg[39]\,
      \d_reg[40]_0\ => \d_reg[40]\,
      \d_reg[41]_0\ => \d_reg[41]\,
      \d_reg[42]_0\ => \d_reg[42]\,
      \d_reg[43]_0\ => \d_reg[43]\,
      \d_reg[44]_0\ => \d_reg[44]\,
      \d_reg[45]_0\ => \d_reg[45]\,
      \d_reg[46]_0\ => \d_reg[46]\,
      \d_reg[47]_0\ => \d_reg[47]\,
      \d_reg[48]_0\ => \d_reg[48]\,
      \d_reg[49]_0\ => \d_reg[49]\,
      \d_reg[50]_0\ => \d_reg[50]\,
      \d_reg[51]_0\ => \d_reg[51]\,
      \d_reg[52]_0\ => \d_reg[52]\,
      \d_reg[53]_0\ => \d_reg[53]\,
      offset_r0 => offset_r0,
      \pad_sram_addr_0[10]\ => \pad_sram_addr_0[10]\,
      \pad_sram_addr_0[11]\ => \pad_sram_addr_0[11]\,
      \pad_sram_addr_0[12]\ => \pad_sram_addr_0[12]\,
      \pad_sram_addr_0[13]\ => \pad_sram_addr_0[13]\,
      \pad_sram_addr_0[14]\ => \pad_sram_addr_0[14]\,
      \pad_sram_addr_0[15]\ => \pad_sram_addr_0[15]\,
      \pad_sram_addr_0[16]\ => \pad_sram_addr_0[16]\,
      \pad_sram_addr_0[17]\ => \pad_sram_addr_0[17]\,
      \pad_sram_addr_0[18]\ => \pad_sram_addr_0[18]\,
      \pad_sram_addr_0[2]\ => \pad_sram_addr_0[2]\,
      \pad_sram_addr_0[3]\ => \pad_sram_addr_0[3]\,
      \pad_sram_addr_0[4]\ => \pad_sram_addr_0[4]\,
      \pad_sram_addr_0[5]\ => \pad_sram_addr_0[5]\,
      \pad_sram_addr_0[6]\ => \pad_sram_addr_0[6]\,
      \pad_sram_addr_0[7]\ => \pad_sram_addr_0[7]\,
      \pad_sram_addr_0[8]\ => \pad_sram_addr_0[8]\,
      \pad_sram_addr_0[9]\ => \pad_sram_addr_0[9]\,
      resp => \^resp\,
      resp_reg => resp_reg_1,
      sram_we_bar => sram_we_bar
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => busy_dff_n_1,
      Q => \^resp\,
      R => '0'
    );
\sram_data_out[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^offset_r\(1),
      I1 => resp_reg_1,
      O => \^resp_reg_0\
    );
\sram_data_out[7]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^offset_r\(0),
      I1 => resp_reg_1,
      O => \rdata_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_tmr_wrapper is
  port (
    p_resp : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    p_w_rb : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_req : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rstn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_tmr_wrapper : entity is "tmr_wrapper";
end femto_bd_tmr_wrapper;

architecture STRUCTURE of femto_bd_tmr_wrapper is
begin
timer_controller: entity work.femto_bd_timer_controller
     port map (
      clk => clk,
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(31 downto 0) => p_rdata(31 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(31 downto 0) => p_wdata(31 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_uart_transceiver is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstn : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_req : in STD_LOGIC;
    rx : in STD_LOGIC;
    rxinten_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_uart_transceiver : entity is "uart_transceiver";
end femto_bd_uart_transceiver;

architecture STRUCTURE of femto_bd_uart_transceiver is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fetch_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal uart_rx_fetch_trig : STD_LOGIC;
  signal uart_tx_busy : STD_LOGIC;
  signal uart_tx_fifo_n_9 : STD_LOGIC;
  signal uart_tx_send_trig : STD_LOGIC;
  signal uart_txq_full : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
uart_rx_fifo: entity work.\femto_bd_fifo__parameterized1\
     port map (
      clk => clk,
      fetch_data(7 downto 0) => fetch_data(7 downto 0),
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(1 downto 0) => p_addr(1 downto 0),
      p_req => p_req,
      p_w_rb => p_w_rb,
      p_wdata(0) => p_wdata(1),
      \rdata_reg[0]\ => \rdata_reg[0]\,
      \rdata_reg[1]\ => \rdata_reg[1]\,
      \rdata_reg[7]\(6 downto 0) => \rdata_reg[7]\(6 downto 0),
      \rst_r_reg[9]\ => \^sr\(0),
      rstn => rstn,
      rxinten_reg => rxinten_reg,
      uart_rx_fetch_trig => uart_rx_fetch_trig,
      uart_txq_full => uart_txq_full
    );
uart_tx_fifo: entity work.\femto_bd_fifo__parameterized2\
     port map (
      D(7 downto 0) => dout(7 downto 0),
      clk => clk,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(1 downto 0) => p_addr(1 downto 0),
      p_req => p_req,
      p_w_rb => p_w_rb,
      p_wdata(7 downto 0) => p_wdata(7 downto 0),
      \rst_r_reg[9]\ => \^sr\(0),
      rstn => rstn,
      uart_tx_busy => uart_tx_busy,
      uart_tx_send_trig => uart_tx_send_trig,
      uart_tx_send_trig_reg => uart_tx_fifo_n_9,
      uart_txq_full => uart_txq_full
    );
uart_tx_send_trig_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => uart_tx_fifo_n_9,
      Q => uart_tx_send_trig
    );
ur: entity work.femto_bd_uart_rx
     port map (
      clk => clk,
      fetch_data(7 downto 0) => fetch_data(7 downto 0),
      \rst_r_reg[9]\ => \^sr\(0),
      rstn => rstn,
      rx => rx,
      uart_rx_fetch_trig => uart_rx_fetch_trig
    );
ut: entity work.femto_bd_uart_tx
     port map (
      D(7 downto 0) => dout(7 downto 0),
      clk => clk,
      rstn => rstn,
      \send_data_r_reg[0]_0\ => \^sr\(0),
      tx => tx,
      uart_tx_busy => uart_tx_busy,
      uart_tx_send_trig => uart_tx_send_trig
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_core is
  port (
    core_fault : out STD_LOGIC;
    \d_reg[0]\ : out STD_LOGIC;
    ibus_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_reg[1]\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][15]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][16]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][17]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][18]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][19]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][20]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][21]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][22]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][28]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][29]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][30]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][31]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \STAGE2.TRAP.csr_reg[0][27]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][26]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][25]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][24]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][23]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][14]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][13]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][12]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][10]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][9]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][8]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[2][7]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][6]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][5]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][4]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[2][3]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][2]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][1]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][0]_0\ : out STD_LOGIC;
    \STAGE2.TRAP.csr_reg[0][11]_0\ : out STD_LOGIC;
    core_fault_pc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_acc : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbus_req : out STD_LOGIC;
    ext_int_handled : out STD_LOGIC;
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    ibus_resp : in STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    ext_int_trigger : in STD_LOGIC;
    dbus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_core : entity is "core";
end femto_bd_core;

architecture STRUCTURE of femto_bd_core is
  signal \BUS_REQ_CTRL.dbus_busy_post\ : STD_LOGIC;
  signal \BUS_REQ_CTRL.ibus_busy_post\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_0\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_1\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_10\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_11\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_12\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_13\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_14\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_15\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_16\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_17\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_18\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_19\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_2\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_20\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_21\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_22\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_23\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_24\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_25\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_3\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_4\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_5\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_6\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_7\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_8\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.dbus_resp_dff_n_9\ : STD_LOGIC;
  signal \BUS_RESP_CTRL.i_req_not_cancelled\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_0\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_10\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_192\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_193\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_194\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_195\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_196\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_197\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_2\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_200\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_201\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_202\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_3\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_4\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_43\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_44\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_45\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_46\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_47\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_48\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_49\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_5\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_50\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_51\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_52\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_53\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_54\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_55\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_56\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_57\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_58\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_59\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_6\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_60\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_61\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_62\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_63\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_64\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_65\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_66\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_67\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_68\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_69\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_7\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_70\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_71\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_72\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_73\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_74\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_75\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_76\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_77\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_78\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_79\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_80\ : STD_LOGIC;
  signal \PIPELINE.pipeline_n_81\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_0\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_4\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_5\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_6\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_7\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_72\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_73\ : STD_LOGIC;
  signal \PIPELINE.plc_state_dff_n_74\ : STD_LOGIC;
  signal \PIPELINE.state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \PREFETCHER.i_resp_16_32b\ : STD_LOGIC;
  signal \PREFETCHER.if_next_pc\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PREFETCHER.if_next_pc0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PREFETCHER.if_pc_dff_n_0\ : STD_LOGIC;
  signal \PREFETCHER.pf_next_req_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PREFETCHER.pf_next_req_addr0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PREFETCHER.prefetch_queue_n_1\ : STD_LOGIC;
  signal \PREFETCHER.prefetch_queue_n_3\ : STD_LOGIC;
  signal \PREFETCHER.prefetch_queue_n_4\ : STD_LOGIC;
  signal \PREFETCHER.prefetch_queue_n_40\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \STAGE1.regfile_n_0\ : STD_LOGIC;
  signal \STAGE1.regfile_n_1\ : STD_LOGIC;
  signal \STAGE1.regfile_n_10\ : STD_LOGIC;
  signal \STAGE1.regfile_n_11\ : STD_LOGIC;
  signal \STAGE1.regfile_n_12\ : STD_LOGIC;
  signal \STAGE1.regfile_n_13\ : STD_LOGIC;
  signal \STAGE1.regfile_n_14\ : STD_LOGIC;
  signal \STAGE1.regfile_n_15\ : STD_LOGIC;
  signal \STAGE1.regfile_n_16\ : STD_LOGIC;
  signal \STAGE1.regfile_n_17\ : STD_LOGIC;
  signal \STAGE1.regfile_n_18\ : STD_LOGIC;
  signal \STAGE1.regfile_n_19\ : STD_LOGIC;
  signal \STAGE1.regfile_n_2\ : STD_LOGIC;
  signal \STAGE1.regfile_n_20\ : STD_LOGIC;
  signal \STAGE1.regfile_n_21\ : STD_LOGIC;
  signal \STAGE1.regfile_n_22\ : STD_LOGIC;
  signal \STAGE1.regfile_n_23\ : STD_LOGIC;
  signal \STAGE1.regfile_n_24\ : STD_LOGIC;
  signal \STAGE1.regfile_n_25\ : STD_LOGIC;
  signal \STAGE1.regfile_n_26\ : STD_LOGIC;
  signal \STAGE1.regfile_n_27\ : STD_LOGIC;
  signal \STAGE1.regfile_n_28\ : STD_LOGIC;
  signal \STAGE1.regfile_n_29\ : STD_LOGIC;
  signal \STAGE1.regfile_n_3\ : STD_LOGIC;
  signal \STAGE1.regfile_n_30\ : STD_LOGIC;
  signal \STAGE1.regfile_n_31\ : STD_LOGIC;
  signal \STAGE1.regfile_n_32\ : STD_LOGIC;
  signal \STAGE1.regfile_n_33\ : STD_LOGIC;
  signal \STAGE1.regfile_n_34\ : STD_LOGIC;
  signal \STAGE1.regfile_n_35\ : STD_LOGIC;
  signal \STAGE1.regfile_n_36\ : STD_LOGIC;
  signal \STAGE1.regfile_n_37\ : STD_LOGIC;
  signal \STAGE1.regfile_n_38\ : STD_LOGIC;
  signal \STAGE1.regfile_n_39\ : STD_LOGIC;
  signal \STAGE1.regfile_n_4\ : STD_LOGIC;
  signal \STAGE1.regfile_n_40\ : STD_LOGIC;
  signal \STAGE1.regfile_n_41\ : STD_LOGIC;
  signal \STAGE1.regfile_n_42\ : STD_LOGIC;
  signal \STAGE1.regfile_n_43\ : STD_LOGIC;
  signal \STAGE1.regfile_n_44\ : STD_LOGIC;
  signal \STAGE1.regfile_n_45\ : STD_LOGIC;
  signal \STAGE1.regfile_n_46\ : STD_LOGIC;
  signal \STAGE1.regfile_n_47\ : STD_LOGIC;
  signal \STAGE1.regfile_n_48\ : STD_LOGIC;
  signal \STAGE1.regfile_n_49\ : STD_LOGIC;
  signal \STAGE1.regfile_n_5\ : STD_LOGIC;
  signal \STAGE1.regfile_n_50\ : STD_LOGIC;
  signal \STAGE1.regfile_n_51\ : STD_LOGIC;
  signal \STAGE1.regfile_n_52\ : STD_LOGIC;
  signal \STAGE1.regfile_n_53\ : STD_LOGIC;
  signal \STAGE1.regfile_n_54\ : STD_LOGIC;
  signal \STAGE1.regfile_n_55\ : STD_LOGIC;
  signal \STAGE1.regfile_n_56\ : STD_LOGIC;
  signal \STAGE1.regfile_n_57\ : STD_LOGIC;
  signal \STAGE1.regfile_n_58\ : STD_LOGIC;
  signal \STAGE1.regfile_n_59\ : STD_LOGIC;
  signal \STAGE1.regfile_n_6\ : STD_LOGIC;
  signal \STAGE1.regfile_n_60\ : STD_LOGIC;
  signal \STAGE1.regfile_n_61\ : STD_LOGIC;
  signal \STAGE1.regfile_n_62\ : STD_LOGIC;
  signal \STAGE1.regfile_n_63\ : STD_LOGIC;
  signal \STAGE1.regfile_n_64\ : STD_LOGIC;
  signal \STAGE1.regfile_n_65\ : STD_LOGIC;
  signal \STAGE1.regfile_n_66\ : STD_LOGIC;
  signal \STAGE1.regfile_n_67\ : STD_LOGIC;
  signal \STAGE1.regfile_n_68\ : STD_LOGIC;
  signal \STAGE1.regfile_n_69\ : STD_LOGIC;
  signal \STAGE1.regfile_n_7\ : STD_LOGIC;
  signal \STAGE1.regfile_n_70\ : STD_LOGIC;
  signal \STAGE1.regfile_n_71\ : STD_LOGIC;
  signal \STAGE1.regfile_n_72\ : STD_LOGIC;
  signal \STAGE1.regfile_n_73\ : STD_LOGIC;
  signal \STAGE1.regfile_n_74\ : STD_LOGIC;
  signal \STAGE1.regfile_n_75\ : STD_LOGIC;
  signal \STAGE1.regfile_n_76\ : STD_LOGIC;
  signal \STAGE1.regfile_n_8\ : STD_LOGIC;
  signal \STAGE1.regfile_n_9\ : STD_LOGIC;
  signal \STAGE1.s1_d_req_w_rb\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][0]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][10]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][11]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][12]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][13]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][14]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][15]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][16]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][17]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][18]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][19]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][1]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][20]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][21]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][22]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][23]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][24]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][25]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][26]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][27]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][28]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][29]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][2]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][30]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][31]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][4]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][5]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][6]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][8]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[0][9]_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg[1]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stage2.trap.csr_reg[2][3]_0\ : STD_LOGIC;
  signal \^stage2.trap.csr_reg[2][7]_0\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg[2]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.TRAP.csr_reg[3]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \STAGE2.TRAP.csr_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \STAGE2.TRAP.csr_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_100\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_101\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_102\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_103\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_104\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_105\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_106\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_107\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_108\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_109\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_110\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_111\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_112\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_113\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_114\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_115\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_116\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_117\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_118\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_119\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_120\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_121\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_122\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_123\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_124\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_125\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_126\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_127\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_128\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_129\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_130\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_131\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_132\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_133\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_134\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_135\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_136\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_137\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_138\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_139\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_140\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_141\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_142\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_143\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_144\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_145\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_146\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_147\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_148\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_149\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_150\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_151\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_152\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_153\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_154\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_155\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_156\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_157\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_158\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_159\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_160\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_161\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_162\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_163\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_164\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_165\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_166\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_167\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_168\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_170\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_171\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_172\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_173\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_174\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_175\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_176\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_177\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_178\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_179\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_180\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_181\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_182\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_183\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_184\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_185\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_186\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_187\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_188\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_189\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_190\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_191\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_192\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_193\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_194\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_195\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_196\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_197\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_198\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_199\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_200\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_201\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_202\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_203\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_204\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_205\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_206\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_207\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_208\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_209\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_210\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_211\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_212\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_213\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_214\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_215\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_216\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_217\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_218\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_219\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_220\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_221\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_222\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_223\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_224\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_225\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_226\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_227\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_228\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_229\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_230\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_231\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_232\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_233\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_234\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_235\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_236\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_237\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_238\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_239\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_240\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_241\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_242\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_243\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_244\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_245\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_246\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_247\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_248\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_249\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_250\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_251\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_253\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_254\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_32\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_33\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_34\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_35\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_36\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_37\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_38\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_39\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_40\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_41\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_42\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_43\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_44\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_45\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_46\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_47\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_48\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_50\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_51\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_52\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_53\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_54\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_55\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_56\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_57\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_58\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_59\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_60\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_61\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_62\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_63\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_64\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_65\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_66\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_67\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_68\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_69\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_70\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_71\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_72\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_73\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_74\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_75\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_76\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_77\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_78\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_79\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_80\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_81\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_82\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_83\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_84\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_85\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_86\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_87\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_88\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_89\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_90\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_91\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_92\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_93\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_94\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_95\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_96\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_97\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_98\ : STD_LOGIC;
  signal \STAGE2.s2_op_dff_n_99\ : STD_LOGIC;
  signal \^d_reg[0]\ : STD_LOGIC;
  signal \^d_reg[1]\ : STD_LOGIC;
  signal d_req : STD_LOGIC;
  signal \^dbus_req\ : STD_LOGIC;
  signal i_resp_latched : STD_LOGIC;
  signal \^ibus_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal if_c : STD_LOGIC;
  signal if_ir : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal if_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal if_vld : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 34 to 34 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 33 to 33 );
  signal p_2_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \pingpong[0].w\ : STD_LOGIC;
  signal \pingpong[1].w\ : STD_LOGIC;
  signal s1_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2_op : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wsel : STD_LOGIC;
  signal xr : STD_LOGIC;
begin
  Q(34 downto 0) <= \^q\(34 downto 0);
  \STAGE2.TRAP.csr_reg[0][0]_0\ <= \^stage2.trap.csr_reg[0][0]_0\;
  \STAGE2.TRAP.csr_reg[0][10]_0\ <= \^stage2.trap.csr_reg[0][10]_0\;
  \STAGE2.TRAP.csr_reg[0][11]_0\ <= \^stage2.trap.csr_reg[0][11]_0\;
  \STAGE2.TRAP.csr_reg[0][12]_0\ <= \^stage2.trap.csr_reg[0][12]_0\;
  \STAGE2.TRAP.csr_reg[0][13]_0\ <= \^stage2.trap.csr_reg[0][13]_0\;
  \STAGE2.TRAP.csr_reg[0][14]_0\ <= \^stage2.trap.csr_reg[0][14]_0\;
  \STAGE2.TRAP.csr_reg[0][15]_0\ <= \^stage2.trap.csr_reg[0][15]_0\;
  \STAGE2.TRAP.csr_reg[0][16]_0\ <= \^stage2.trap.csr_reg[0][16]_0\;
  \STAGE2.TRAP.csr_reg[0][17]_0\ <= \^stage2.trap.csr_reg[0][17]_0\;
  \STAGE2.TRAP.csr_reg[0][18]_0\ <= \^stage2.trap.csr_reg[0][18]_0\;
  \STAGE2.TRAP.csr_reg[0][19]_0\ <= \^stage2.trap.csr_reg[0][19]_0\;
  \STAGE2.TRAP.csr_reg[0][1]_0\ <= \^stage2.trap.csr_reg[0][1]_0\;
  \STAGE2.TRAP.csr_reg[0][20]_0\ <= \^stage2.trap.csr_reg[0][20]_0\;
  \STAGE2.TRAP.csr_reg[0][21]_0\ <= \^stage2.trap.csr_reg[0][21]_0\;
  \STAGE2.TRAP.csr_reg[0][22]_0\ <= \^stage2.trap.csr_reg[0][22]_0\;
  \STAGE2.TRAP.csr_reg[0][23]_0\ <= \^stage2.trap.csr_reg[0][23]_0\;
  \STAGE2.TRAP.csr_reg[0][24]_0\ <= \^stage2.trap.csr_reg[0][24]_0\;
  \STAGE2.TRAP.csr_reg[0][25]_0\ <= \^stage2.trap.csr_reg[0][25]_0\;
  \STAGE2.TRAP.csr_reg[0][26]_0\ <= \^stage2.trap.csr_reg[0][26]_0\;
  \STAGE2.TRAP.csr_reg[0][27]_0\ <= \^stage2.trap.csr_reg[0][27]_0\;
  \STAGE2.TRAP.csr_reg[0][28]_0\ <= \^stage2.trap.csr_reg[0][28]_0\;
  \STAGE2.TRAP.csr_reg[0][29]_0\ <= \^stage2.trap.csr_reg[0][29]_0\;
  \STAGE2.TRAP.csr_reg[0][2]_0\ <= \^stage2.trap.csr_reg[0][2]_0\;
  \STAGE2.TRAP.csr_reg[0][30]_0\ <= \^stage2.trap.csr_reg[0][30]_0\;
  \STAGE2.TRAP.csr_reg[0][31]_0\ <= \^stage2.trap.csr_reg[0][31]_0\;
  \STAGE2.TRAP.csr_reg[0][4]_0\ <= \^stage2.trap.csr_reg[0][4]_0\;
  \STAGE2.TRAP.csr_reg[0][5]_0\ <= \^stage2.trap.csr_reg[0][5]_0\;
  \STAGE2.TRAP.csr_reg[0][6]_0\ <= \^stage2.trap.csr_reg[0][6]_0\;
  \STAGE2.TRAP.csr_reg[0][8]_0\ <= \^stage2.trap.csr_reg[0][8]_0\;
  \STAGE2.TRAP.csr_reg[0][9]_0\ <= \^stage2.trap.csr_reg[0][9]_0\;
  \STAGE2.TRAP.csr_reg[2][3]_0\ <= \^stage2.trap.csr_reg[2][3]_0\;
  \STAGE2.TRAP.csr_reg[2][7]_0\ <= \^stage2.trap.csr_reg[2][7]_0\;
  \d_reg[0]\ <= \^d_reg[0]\;
  \d_reg[1]\ <= \^d_reg[1]\;
  dbus_req <= \^dbus_req\;
  ibus_addr(31 downto 0) <= \^ibus_addr\(31 downto 0);
\BUS_REQ_CTRL.dbus_busy_dff\: entity work.femto_bd_dff
     port map (
      \BUS_REQ_CTRL.dbus_busy_post\ => \BUS_REQ_CTRL.dbus_busy_post\,
      clk => clk,
      d_req => d_req,
      dbus_resp => dbus_resp,
      rstn => rstn
    );
\BUS_REQ_CTRL.ibus_busy_dff\: entity work.femto_bd_dff_0
     port map (
      \BUS_REQ_CTRL.ibus_busy_post\ => \BUS_REQ_CTRL.ibus_busy_post\,
      clk => clk,
      \rst_r_reg[9]\ => \PREFETCHER.prefetch_queue_n_1\
    );
\BUS_RESP_CTRL.dbus_resp_dff\: entity work.\femto_bd_dff__parameterized1\
     port map (
      \BUS_REQ_CTRL.dbus_busy_post\ => \BUS_REQ_CTRL.dbus_busy_post\,
      Q(1 downto 0) => \^q\(34 downto 33),
      clk => clk,
      \d_reg[106]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_9\,
      \d_reg[107]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_8\,
      \d_reg[108]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_7\,
      \d_reg[137]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_19\,
      \d_reg[138]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_20\,
      \d_reg[139]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_21\,
      \d_reg[140]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_22\,
      \d_reg[141]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_23\,
      \d_reg[1]_0\ => \BUS_RESP_CTRL.dbus_resp_dff_n_1\,
      \d_reg[23]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_10\,
      \d_reg[27]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_6\,
      \d_reg[2]_0\ => \BUS_RESP_CTRL.dbus_resp_dff_n_2\,
      \d_reg[66]\ => \STAGE2.s2_op_dff_n_32\,
      d_req => d_req,
      dbus_rdata(17 downto 1) => dbus_rdata(31 downto 15),
      dbus_rdata(0) => dbus_rdata(7),
      dbus_resp => dbus_resp,
      s2_op(0) => s2_op(0),
      \xr_reg[14][14]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_25\,
      \xr_reg[14][15]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_18\,
      \xr_reg[14][16]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_17\,
      \xr_reg[14][17]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_16\,
      \xr_reg[14][18]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_15\,
      \xr_reg[14][19]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_14\,
      \xr_reg[14][20]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_13\,
      \xr_reg[14][21]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_12\,
      \xr_reg[14][22]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_11\,
      \xr_reg[14][23]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_24\,
      \xr_reg[14][28]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_5\,
      \xr_reg[14][29]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_4\,
      \xr_reg[14][30]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_3\,
      \xr_reg[14][31]\ => \BUS_RESP_CTRL.dbus_resp_dff_n_0\
    );
\BUS_RESP_CTRL.ibus_resp_dff\: entity work.\femto_bd_dff__parameterized0\
     port map (
      \BUS_RESP_CTRL.i_req_not_cancelled\ => \BUS_RESP_CTRL.i_req_not_cancelled\,
      \PIPELINE.state\(2 downto 0) => \PIPELINE.state\(2 downto 0),
      \PREFETCHER.i_resp_16_32b\ => \PREFETCHER.i_resp_16_32b\,
      clk => clk,
      \d_reg[0]_0\ => \^d_reg[0]\,
      empty_reg => \^d_reg[1]\,
      i_resp_latched => i_resp_latched,
      ibus_resp => ibus_resp,
      \pingpong[0].w\ => \pingpong[0].w\,
      \pingpong[1].w\ => \pingpong[1].w\,
      wsel => wsel
    );
\PIPELINE.pipeline\: entity work.femto_bd_pipeline
     port map (
      \BUS_REQ_CTRL.dbus_busy_post\ => \BUS_REQ_CTRL.dbus_busy_post\,
      D(31 downto 0) => s1_pc(31 downto 0),
      E(0) => \PIPELINE.pipeline_n_73\,
      Q(31 downto 0) => \STAGE2.TRAP.csr_reg[1]__0\(31 downto 0),
      \STAGE2.TRAP.csr_reg[0][31]\(29) => \STAGE2.TRAP.csr_reg_n_0_[0][31]\,
      \STAGE2.TRAP.csr_reg[0][31]\(28) => \STAGE2.TRAP.csr_reg_n_0_[0][30]\,
      \STAGE2.TRAP.csr_reg[0][31]\(27) => \STAGE2.TRAP.csr_reg_n_0_[0][29]\,
      \STAGE2.TRAP.csr_reg[0][31]\(26) => \STAGE2.TRAP.csr_reg_n_0_[0][28]\,
      \STAGE2.TRAP.csr_reg[0][31]\(25) => \STAGE2.TRAP.csr_reg_n_0_[0][27]\,
      \STAGE2.TRAP.csr_reg[0][31]\(24) => \STAGE2.TRAP.csr_reg_n_0_[0][26]\,
      \STAGE2.TRAP.csr_reg[0][31]\(23) => \STAGE2.TRAP.csr_reg_n_0_[0][25]\,
      \STAGE2.TRAP.csr_reg[0][31]\(22) => \STAGE2.TRAP.csr_reg_n_0_[0][24]\,
      \STAGE2.TRAP.csr_reg[0][31]\(21) => \STAGE2.TRAP.csr_reg_n_0_[0][23]\,
      \STAGE2.TRAP.csr_reg[0][31]\(20) => \STAGE2.TRAP.csr_reg_n_0_[0][22]\,
      \STAGE2.TRAP.csr_reg[0][31]\(19) => \STAGE2.TRAP.csr_reg_n_0_[0][21]\,
      \STAGE2.TRAP.csr_reg[0][31]\(18) => \STAGE2.TRAP.csr_reg_n_0_[0][20]\,
      \STAGE2.TRAP.csr_reg[0][31]\(17) => \STAGE2.TRAP.csr_reg_n_0_[0][19]\,
      \STAGE2.TRAP.csr_reg[0][31]\(16) => \STAGE2.TRAP.csr_reg_n_0_[0][18]\,
      \STAGE2.TRAP.csr_reg[0][31]\(15) => \STAGE2.TRAP.csr_reg_n_0_[0][17]\,
      \STAGE2.TRAP.csr_reg[0][31]\(14) => \STAGE2.TRAP.csr_reg_n_0_[0][16]\,
      \STAGE2.TRAP.csr_reg[0][31]\(13) => \STAGE2.TRAP.csr_reg_n_0_[0][15]\,
      \STAGE2.TRAP.csr_reg[0][31]\(12) => \STAGE2.TRAP.csr_reg_n_0_[0][14]\,
      \STAGE2.TRAP.csr_reg[0][31]\(11) => \STAGE2.TRAP.csr_reg_n_0_[0][13]\,
      \STAGE2.TRAP.csr_reg[0][31]\(10) => \STAGE2.TRAP.csr_reg_n_0_[0][12]\,
      \STAGE2.TRAP.csr_reg[0][31]\(9) => \STAGE2.TRAP.csr_reg_n_0_[0][11]\,
      \STAGE2.TRAP.csr_reg[0][31]\(8) => \STAGE2.TRAP.csr_reg_n_0_[0][10]\,
      \STAGE2.TRAP.csr_reg[0][31]\(7) => \STAGE2.TRAP.csr_reg_n_0_[0][9]\,
      \STAGE2.TRAP.csr_reg[0][31]\(6) => \STAGE2.TRAP.csr_reg_n_0_[0][8]\,
      \STAGE2.TRAP.csr_reg[0][31]\(5) => \STAGE2.TRAP.csr_reg_n_0_[0][6]\,
      \STAGE2.TRAP.csr_reg[0][31]\(4) => \STAGE2.TRAP.csr_reg_n_0_[0][5]\,
      \STAGE2.TRAP.csr_reg[0][31]\(3) => \STAGE2.TRAP.csr_reg_n_0_[0][4]\,
      \STAGE2.TRAP.csr_reg[0][31]\(2) => \STAGE2.TRAP.csr_reg_n_0_[0][2]\,
      \STAGE2.TRAP.csr_reg[0][31]\(1) => \STAGE2.TRAP.csr_reg_n_0_[0][1]\,
      \STAGE2.TRAP.csr_reg[0][31]\(0) => \STAGE2.TRAP.csr_reg_n_0_[0][0]\,
      \STAGE2.TRAP.csr_reg[0][3]\ => \PIPELINE.pipeline_n_81\,
      \STAGE2.TRAP.csr_reg[0][3]_0\ => \STAGE2.s2_op_dff_n_249\,
      \STAGE2.TRAP.csr_reg[0][3]_1\ => \STAGE2.s2_op_dff_n_244\,
      \STAGE2.TRAP.csr_reg[0][3]_2\ => \STAGE2.s2_op_dff_n_243\,
      \STAGE2.TRAP.csr_reg[0][3]_3\ => \STAGE2.s2_op_dff_n_242\,
      \STAGE2.TRAP.csr_reg[0][3]_4\ => \STAGE2.s2_op_dff_n_245\,
      \STAGE2.TRAP.csr_reg[0][3]_5\ => \STAGE2.s2_op_dff_n_246\,
      \STAGE2.TRAP.csr_reg[0][3]_6\ => \STAGE2.s2_op_dff_n_247\,
      \STAGE2.TRAP.csr_reg[0][3]_7\ => \STAGE2.s2_op_dff_n_248\,
      \STAGE2.TRAP.csr_reg[0][7]\ => \STAGE2.s2_op_dff_n_253\,
      \STAGE2.TRAP.csr_reg[2][31]\(30 downto 11) => \STAGE2.TRAP.csr_reg[2]__0\(31 downto 12),
      \STAGE2.TRAP.csr_reg[2][31]\(10 downto 0) => \STAGE2.TRAP.csr_reg[2]__0\(10 downto 0),
      \STAGE2.TRAP.csr_reg[3][31]\(31 downto 0) => \STAGE2.TRAP.csr_reg[3]__0\(31 downto 0),
      clk => clk,
      \d_reg[0]\ => \PIPELINE.pipeline_n_193\,
      \d_reg[0]_0\ => \PIPELINE.pipeline_n_200\,
      \d_reg[100]\ => \PIPELINE.pipeline_n_4\,
      \d_reg[100]_0\ => \PIPELINE.pipeline_n_57\,
      \d_reg[101]\ => \PIPELINE.pipeline_n_58\,
      \d_reg[102]\ => \PIPELINE.pipeline_n_59\,
      \d_reg[103]\ => \PIPELINE.pipeline_n_2\,
      \d_reg[103]_0\ => \PIPELINE.pipeline_n_60\,
      \d_reg[104]\ => \PIPELINE.pipeline_n_61\,
      \d_reg[105]\ => \PIPELINE.pipeline_n_0\,
      \d_reg[105]_0\ => \PIPELINE.pipeline_n_62\,
      \d_reg[106]\ => \PIPELINE.pipeline_n_63\,
      \d_reg[107]\ => \PIPELINE.pipeline_n_64\,
      \d_reg[108]\ => \PIPELINE.pipeline_n_65\,
      \d_reg[109]\ => \PIPELINE.pipeline_n_66\,
      \d_reg[110]\ => \PIPELINE.pipeline_n_67\,
      \d_reg[111]\ => \PIPELINE.pipeline_n_68\,
      \d_reg[112]\ => \PIPELINE.pipeline_n_69\,
      \d_reg[113]\ => \PIPELINE.pipeline_n_70\,
      \d_reg[145]\ => \PIPELINE.pipeline_n_72\,
      \d_reg[145]_0\(109 downto 78) => p_16_out(145 downto 114),
      \d_reg[145]_0\(77) => p_16_out(96),
      \d_reg[145]_0\(76 downto 71) => p_16_out(92 downto 87),
      \d_reg[145]_0\(70) => p_16_out(85),
      \d_reg[145]_0\(69 downto 66) => p_16_out(77 downto 74),
      \d_reg[145]_0\(65 downto 64) => p_16_out(68 downto 67),
      \d_reg[145]_0\(63 downto 32) => p_16_out(65 downto 34),
      \d_reg[145]_0\(31 downto 0) => p_16_out(31 downto 0),
      \d_reg[146]\ => \PIPELINE.pipeline_n_71\,
      \d_reg[146]_0\ => \PIPELINE.pipeline_n_74\,
      \d_reg[147]\ => \PIPELINE.pipeline_n_75\,
      \d_reg[148]\ => \PIPELINE.pipeline_n_76\,
      \d_reg[149]\ => \PIPELINE.pipeline_n_77\,
      \d_reg[149]_0\ => \STAGE2.s2_op_dff_n_126\,
      \d_reg[149]_1\ => \STAGE2.s2_op_dff_n_159\,
      \d_reg[1]\ => \PIPELINE.plc_state_dff_n_73\,
      \d_reg[1]_0\ => \STAGE2.s2_op_dff_n_198\,
      \d_reg[1]_1\ => \STAGE2.s2_op_dff_n_124\,
      \d_reg[1]_10\ => \BUS_RESP_CTRL.dbus_resp_dff_n_8\,
      \d_reg[1]_11\ => \BUS_RESP_CTRL.dbus_resp_dff_n_7\,
      \d_reg[1]_12\ => \BUS_RESP_CTRL.dbus_resp_dff_n_6\,
      \d_reg[1]_13\ => \STAGE2.s2_op_dff_n_229\,
      \d_reg[1]_14\ => \STAGE2.s2_op_dff_n_230\,
      \d_reg[1]_15\ => \STAGE2.s2_op_dff_n_238\,
      \d_reg[1]_16\ => \STAGE2.s2_op_dff_n_237\,
      \d_reg[1]_2\ => \STAGE2.s2_op_dff_n_125\,
      \d_reg[1]_3\ => \STAGE2.s2_op_dff_n_207\,
      \d_reg[1]_4\ => \STAGE2.s2_op_dff_n_206\,
      \d_reg[1]_5\ => \STAGE2.s2_op_dff_n_208\,
      \d_reg[1]_6\ => \STAGE2.s2_op_dff_n_213\,
      \d_reg[1]_7\ => \STAGE2.s2_op_dff_n_216\,
      \d_reg[1]_8\ => \BUS_RESP_CTRL.dbus_resp_dff_n_10\,
      \d_reg[1]_9\ => \BUS_RESP_CTRL.dbus_resp_dff_n_9\,
      \d_reg[2]\ => \PIPELINE.pipeline_n_201\,
      \d_reg[2]_0\ => \PIPELINE.plc_state_dff_n_6\,
      \d_reg[2]_1\ => \STAGE2.s2_op_dff_n_171\,
      \d_reg[2]_2\ => \STAGE2.s2_op_dff_n_164\,
      \d_reg[2]_3\ => \STAGE2.s2_op_dff_n_162\,
      \d_reg[2]_4\ => \STAGE2.s2_op_dff_n_172\,
      \d_reg[2]_5\ => \STAGE2.s2_op_dff_n_173\,
      \d_reg[2]_6\ => \STAGE2.s2_op_dff_n_174\,
      \d_reg[2]_7\ => \STAGE2.s2_op_dff_n_178\,
      \d_reg[32]\ => \PIPELINE.pipeline_n_3\,
      \d_reg[33]\(1) => p_1_out(33),
      \d_reg[33]\(0) => \STAGE1.s1_d_req_w_rb\,
      \d_reg[36]\ => \STAGE2.s2_op_dff_n_197\,
      \d_reg[38]\ => \STAGE2.s2_op_dff_n_191\,
      \d_reg[3]\ => \STAGE2.s2_op_dff_n_190\,
      \d_reg[3]_0\ => \STAGE2.s2_op_dff_n_192\,
      \d_reg[49]\ => \STAGE2.s2_op_dff_n_160\,
      \d_reg[57]\ => \STAGE2.s2_op_dff_n_82\,
      \d_reg[58]\ => \STAGE2.s2_op_dff_n_83\,
      \d_reg[59]\ => \STAGE2.s2_op_dff_n_84\,
      \d_reg[5]\ => \STAGE2.s2_op_dff_n_186\,
      \d_reg[5]_0\ => \STAGE2.s2_op_dff_n_187\,
      \d_reg[60]\ => \STAGE2.s2_op_dff_n_85\,
      \d_reg[61]\ => \STAGE2.s2_op_dff_n_86\,
      \d_reg[66]\ => \PIPELINE.pipeline_n_194\,
      \d_reg[66]_0\ => \STAGE2.s2_op_dff_n_122\,
      \d_reg[66]_1\ => \STAGE2.s2_op_dff_n_175\,
      \d_reg[66]_2\ => \STAGE2.s2_op_dff_n_177\,
      \d_reg[66]_3\ => \STAGE2.s2_op_dff_n_217\,
      \d_reg[66]_4\ => \STAGE2.s2_op_dff_n_224\,
      \d_reg[66]_5\ => \STAGE2.s2_op_dff_n_223\,
      \d_reg[66]_6\ => \STAGE2.s2_op_dff_n_225\,
      \d_reg[66]_7\ => \STAGE2.s2_op_dff_n_228\,
      \d_reg[69]\ => \PIPELINE.pipeline_n_78\,
      \d_reg[69]_0\ => \STAGE2.s2_op_dff_n_189\,
      \d_reg[69]_1\ => \STAGE2.s2_op_dff_n_194\,
      \d_reg[69]_10\ => \STAGE2.s2_op_dff_n_199\,
      \d_reg[69]_2\ => \STAGE2.s2_op_dff_n_195\,
      \d_reg[69]_3\ => \STAGE2.s2_op_dff_n_196\,
      \d_reg[69]_4\ => \STAGE2.s2_op_dff_n_166\,
      \d_reg[69]_5\ => \STAGE2.s2_op_dff_n_176\,
      \d_reg[69]_6\ => \STAGE2.s2_op_dff_n_179\,
      \d_reg[69]_7\ => \STAGE2.s2_op_dff_n_183\,
      \d_reg[69]_8\ => \STAGE2.s2_op_dff_n_188\,
      \d_reg[69]_9\ => \STAGE2.s2_op_dff_n_193\,
      \d_reg[6]\ => \STAGE2.s2_op_dff_n_180\,
      \d_reg[6]_0\ => \STAGE2.s2_op_dff_n_185\,
      \d_reg[77]\ => \PIPELINE.pipeline_n_10\,
      \d_reg[7]\ => \STAGE2.s2_op_dff_n_184\,
      \d_reg[7]_0\ => \STAGE2.s2_op_dff_n_181\,
      \d_reg[82]\ => \PIPELINE.pipeline_n_52\,
      \d_reg[82]_0\ => \PIPELINE.pipeline_n_53\,
      \d_reg[83]\ => \PIPELINE.pipeline_n_192\,
      \d_reg[84]\ => \PIPELINE.pipeline_n_51\,
      \d_reg[86]\ => \PIPELINE.pipeline_n_50\,
      \d_reg[90]\ => \PIPELINE.pipeline_n_195\,
      \d_reg[91]\ => \PIPELINE.pipeline_n_196\,
      \d_reg[92]\ => \PIPELINE.pipeline_n_197\,
      \d_reg[93]\ => \PIPELINE.pipeline_n_49\,
      \d_reg[93]_0\ => \PIPELINE.pipeline_n_202\,
      \d_reg[94]\ => \PIPELINE.pipeline_n_48\,
      \d_reg[95]\ => \PIPELINE.pipeline_n_47\,
      \d_reg[96]\ => \PIPELINE.pipeline_n_45\,
      \d_reg[96]_0\ => \PIPELINE.pipeline_n_55\,
      \d_reg[96]_1\ => \PIPELINE.pipeline_n_80\,
      \d_reg[97]\ => \PIPELINE.pipeline_n_7\,
      \d_reg[97]_0\ => \PIPELINE.pipeline_n_46\,
      \d_reg[97]_1\ => \PIPELINE.pipeline_n_79\,
      \d_reg[98]\ => \PIPELINE.pipeline_n_6\,
      \d_reg[98]_0\ => \PIPELINE.pipeline_n_54\,
      \d_reg[99]\ => \PIPELINE.pipeline_n_5\,
      \d_reg[99]_0\ => \PIPELINE.pipeline_n_56\,
      d_req => d_req,
      dbus_resp => dbus_resp,
      ext_int_trigger => ext_int_trigger,
      if_c => if_c,
      if_ir(30 downto 1) => if_ir(31 downto 2),
      if_ir(0) => if_ir(0),
      if_pc(31 downto 0) => if_pc(31 downto 0),
      p_0_in(0) => p_0_in(34),
      p_0_in0_in => p_0_in0_in,
      p_1_in8_in => p_1_in8_in,
      p_1_in9_in => p_1_in9_in,
      p_2_in => p_2_in,
      p_8_in => p_8_in,
      rsel_reg => \PREFETCHER.prefetch_queue_n_40\,
      \rst_r_reg[9]\ => \PIPELINE.plc_state_dff_n_5\,
      rstn => rstn,
      \s1_reg[0]_0\ => \PIPELINE.plc_state_dff_n_74\,
      \s1_reg[38]_0\ => \STAGE2.s2_op_dff_n_167\,
      \s1_reg[38]_1\ => \STAGE2.s2_op_dff_n_168\,
      \s1_reg[38]_10\ => \STAGE2.s2_op_dff_n_232\,
      \s1_reg[38]_11\ => \STAGE2.s2_op_dff_n_234\,
      \s1_reg[38]_12\ => \STAGE2.s2_op_dff_n_236\,
      \s1_reg[38]_13\ => \STAGE2.s2_op_dff_n_240\,
      \s1_reg[38]_2\ => \STAGE2.s2_op_dff_n_170\,
      \s1_reg[38]_3\ => \STAGE2.s2_op_dff_n_202\,
      \s1_reg[38]_4\ => \STAGE2.s2_op_dff_n_204\,
      \s1_reg[38]_5\ => \STAGE2.s2_op_dff_n_209\,
      \s1_reg[38]_6\ => \STAGE2.s2_op_dff_n_210\,
      \s1_reg[38]_7\ => \STAGE2.s2_op_dff_n_214\,
      \s1_reg[38]_8\ => \STAGE2.s2_op_dff_n_215\,
      \s1_reg[38]_9\ => \STAGE2.s2_op_dff_n_220\,
      \s1_reg[47]_0\ => \STAGE2.s2_op_dff_n_254\,
      \s1_reg[48]_0\ => \STAGE2.s2_op_dff_n_201\,
      \s1_reg[48]_1\ => \STAGE2.s2_op_dff_n_203\,
      \s1_reg[48]_10\ => \STAGE2.s2_op_dff_n_227\,
      \s1_reg[48]_11\ => \STAGE2.s2_op_dff_n_231\,
      \s1_reg[48]_12\ => \STAGE2.s2_op_dff_n_233\,
      \s1_reg[48]_13\ => \STAGE2.s2_op_dff_n_235\,
      \s1_reg[48]_14\ => \STAGE2.s2_op_dff_n_239\,
      \s1_reg[48]_15\ => \STAGE2.s2_op_dff_n_241\,
      \s1_reg[48]_16\ => \STAGE2.s2_op_dff_n_165\,
      \s1_reg[48]_2\ => \STAGE2.s2_op_dff_n_205\,
      \s1_reg[48]_3\ => \STAGE2.s2_op_dff_n_211\,
      \s1_reg[48]_4\ => \STAGE2.s2_op_dff_n_212\,
      \s1_reg[48]_5\ => \STAGE2.s2_op_dff_n_218\,
      \s1_reg[48]_6\ => \STAGE2.s2_op_dff_n_219\,
      \s1_reg[48]_7\ => \STAGE2.s2_op_dff_n_221\,
      \s1_reg[48]_8\ => \STAGE2.s2_op_dff_n_222\,
      \s1_reg[48]_9\ => \STAGE2.s2_op_dff_n_226\,
      \s1_reg[52]_0\ => \STAGE1.regfile_n_62\,
      \s1_reg[52]_1\ => \STAGE2.s2_op_dff_n_123\,
      \s1_reg[52]_10\ => \STAGE1.regfile_n_45\,
      \s1_reg[52]_2\ => \STAGE1.regfile_n_55\,
      \s1_reg[52]_3\ => \STAGE1.regfile_n_54\,
      \s1_reg[52]_4\ => \STAGE1.regfile_n_51\,
      \s1_reg[52]_5\ => \STAGE1.regfile_n_53\,
      \s1_reg[52]_6\ => \STAGE1.regfile_n_52\,
      \s1_reg[52]_7\ => \STAGE1.regfile_n_50\,
      \s1_reg[52]_8\ => \STAGE1.regfile_n_49\,
      \s1_reg[52]_9\ => \STAGE1.regfile_n_48\,
      \s1_reg[57]_0\ => \STAGE2.s2_op_dff_n_121\,
      \s1_reg[57]_1\ => \STAGE2.s2_op_dff_n_163\,
      \s1_reg[57]_10\ => \STAGE1.regfile_n_9\,
      \s1_reg[57]_11\ => \STAGE1.regfile_n_8\,
      \s1_reg[57]_12\ => \STAGE1.regfile_n_7\,
      \s1_reg[57]_13\ => \STAGE1.regfile_n_4\,
      \s1_reg[57]_2\ => \STAGE2.s2_op_dff_n_161\,
      \s1_reg[57]_3\ => \STAGE1.regfile_n_21\,
      \s1_reg[57]_4\ => \STAGE2.s2_op_dff_n_182\,
      \s1_reg[57]_5\ => \STAGE1.regfile_n_35\,
      \s1_reg[57]_6\ => \STAGE1.regfile_n_36\,
      \s1_reg[57]_7\ => \STAGE1.regfile_n_37\,
      \s1_reg[57]_8\ => \STAGE1.regfile_n_39\,
      \s1_reg[57]_9\ => \STAGE1.regfile_n_10\,
      \s2_reg[0]_0\ => \PIPELINE.pipeline_n_43\,
      \s2_reg[0]_1\ => \PIPELINE.pipeline_n_44\
    );
\PIPELINE.plc_state_dff\: entity work.\femto_bd_dff__parameterized3\
     port map (
      \BUS_RESP_CTRL.i_req_not_cancelled\ => \BUS_RESP_CTRL.i_req_not_cancelled\,
      D(30) => \^stage2.trap.csr_reg[0][31]_0\,
      D(29) => \^stage2.trap.csr_reg[0][30]_0\,
      D(28) => \^stage2.trap.csr_reg[0][29]_0\,
      D(27) => \^stage2.trap.csr_reg[0][28]_0\,
      D(26) => \^stage2.trap.csr_reg[0][27]_0\,
      D(25) => \^stage2.trap.csr_reg[0][26]_0\,
      D(24) => \^stage2.trap.csr_reg[0][25]_0\,
      D(23) => \^stage2.trap.csr_reg[0][24]_0\,
      D(22) => \^stage2.trap.csr_reg[0][23]_0\,
      D(21) => \^stage2.trap.csr_reg[0][22]_0\,
      D(20) => \^stage2.trap.csr_reg[0][21]_0\,
      D(19) => \^stage2.trap.csr_reg[0][20]_0\,
      D(18) => \^stage2.trap.csr_reg[0][19]_0\,
      D(17) => \^stage2.trap.csr_reg[0][18]_0\,
      D(16) => \^stage2.trap.csr_reg[0][17]_0\,
      D(15) => \^stage2.trap.csr_reg[0][16]_0\,
      D(14) => \^stage2.trap.csr_reg[0][15]_0\,
      D(13) => \^stage2.trap.csr_reg[0][14]_0\,
      D(12) => \^stage2.trap.csr_reg[0][13]_0\,
      D(11) => \^stage2.trap.csr_reg[0][12]_0\,
      D(10) => \^stage2.trap.csr_reg[0][11]_0\,
      D(9) => \^stage2.trap.csr_reg[0][10]_0\,
      D(8) => \^stage2.trap.csr_reg[0][9]_0\,
      D(7) => \^stage2.trap.csr_reg[0][8]_0\,
      D(6) => \^stage2.trap.csr_reg[2][7]_0\,
      D(5) => \^stage2.trap.csr_reg[0][6]_0\,
      D(4) => \^stage2.trap.csr_reg[0][5]_0\,
      D(3) => \^stage2.trap.csr_reg[0][4]_0\,
      D(2) => \^stage2.trap.csr_reg[2][3]_0\,
      D(1) => \^stage2.trap.csr_reg[0][2]_0\,
      D(0) => \^stage2.trap.csr_reg[0][1]_0\,
      \PIPELINE.state\(2 downto 0) => \PIPELINE.state\(2 downto 0),
      \PREFETCHER.if_next_pc\(31 downto 0) => \PREFETCHER.if_next_pc\(31 downto 0),
      \PREFETCHER.if_next_pc0\(31 downto 0) => \PREFETCHER.if_next_pc0\(31 downto 0),
      \PREFETCHER.pf_next_req_addr\(31 downto 0) => \PREFETCHER.pf_next_req_addr\(31 downto 0),
      \PREFETCHER.pf_next_req_addr0\(31 downto 0) => \PREFETCHER.pf_next_req_addr0\(31 downto 0),
      \STAGE2.TRAP.csr_reg[0][3]\ => \PIPELINE.pipeline_n_201\,
      \STAGE2.TRAP.csr_reg[0][7]\ => \PIPELINE.plc_state_dff_n_72\,
      clk => clk,
      \d_reg[0]_0\ => \PIPELINE.plc_state_dff_n_0\,
      \d_reg[0]_1\ => \PIPELINE.plc_state_dff_n_4\,
      \d_reg[0]_2\ => \^d_reg[0]\,
      \d_reg[66]\ => \STAGE2.s2_op_dff_n_200\,
      dbus_req => \^dbus_req\,
      dbus_resp => dbus_resp,
      empty_reg => \PIPELINE.plc_state_dff_n_7\,
      i_resp_latched => i_resp_latched,
      ibus_resp => ibus_resp,
      if_vld => if_vld,
      p_0_in(0) => p_0_in(34),
      \rst_r_reg[9]\ => \PREFETCHER.if_pc_dff_n_0\,
      rstn => rstn,
      \s1_reg[0]\ => \PIPELINE.plc_state_dff_n_6\,
      \s1_reg[0]_0\ => \PIPELINE.plc_state_dff_n_73\,
      \s1_reg[0]_1\ => \PIPELINE.plc_state_dff_n_74\,
      \s1_reg[0]_2\ => \PIPELINE.pipeline_n_43\,
      \s1_reg[1]\ => \PIPELINE.plc_state_dff_n_5\,
      \s1_reg[46]\ => \PIPELINE.pipeline_n_200\,
      \s2_reg[0]\ => \PIPELINE.pipeline_n_44\
    );
\PREFETCHER.if_pc_dff\: entity work.\femto_bd_dff__parameterized2\
     port map (
      \PREFETCHER.if_next_pc\(31 downto 0) => \PREFETCHER.if_next_pc\(31 downto 0),
      \PREFETCHER.if_next_pc0\(31 downto 0) => \PREFETCHER.if_next_pc0\(31 downto 0),
      S(1) => \PREFETCHER.prefetch_queue_n_3\,
      S(0) => \PREFETCHER.prefetch_queue_n_4\,
      clk => clk,
      \d_reg[1]_0\ => \PIPELINE.plc_state_dff_n_0\,
      \d_reg[31]_0\ => \PREFETCHER.if_pc_dff_n_0\,
      if_pc(31 downto 0) => if_pc(31 downto 0),
      rstn => rstn
    );
\PREFETCHER.pf_req_addr_dff\: entity work.\femto_bd_dff__parameterized2_1\
     port map (
      DI(1 downto 0) => \^ibus_addr\(2 downto 1),
      \PREFETCHER.pf_next_req_addr\(31 downto 0) => \PREFETCHER.pf_next_req_addr\(31 downto 0),
      \PREFETCHER.pf_next_req_addr0\(31 downto 0) => \PREFETCHER.pf_next_req_addr0\(31 downto 0),
      clk => clk,
      \d_reg[1]_0\ => \PIPELINE.plc_state_dff_n_4\,
      empty_reg => \^d_reg[1]\,
      ibus_addr(29 downto 1) => \^ibus_addr\(31 downto 3),
      ibus_addr(0) => \^ibus_addr\(0),
      \rst_r_reg[9]\ => \PREFETCHER.if_pc_dff_n_0\
    );
\PREFETCHER.prefetch_queue\: entity work.femto_bd_prefetch_queue
     port map (
      \BUS_REQ_CTRL.ibus_busy_post\ => \BUS_REQ_CTRL.ibus_busy_post\,
      \PIPELINE.state\(2 downto 0) => \PIPELINE.state\(2 downto 0),
      \PREFETCHER.i_resp_16_32b\ => \PREFETCHER.i_resp_16_32b\,
      S(1) => \PREFETCHER.prefetch_queue_n_3\,
      S(0) => \PREFETCHER.prefetch_queue_n_4\,
      clk => clk,
      \d_reg[0]\ => \PREFETCHER.prefetch_queue_n_1\,
      \d_reg[0]_0\ => \^d_reg[0]\,
      \d_reg[1]\ => \^d_reg[1]\,
      \d_reg[1]_0\ => \PIPELINE.plc_state_dff_n_73\,
      \d_reg[2]\ => \PIPELINE.plc_state_dff_n_7\,
      \d_reg[2]_0\ => \PIPELINE.plc_state_dff_n_6\,
      i_resp_latched => i_resp_latched,
      ibus_acc(0) => ibus_acc(0),
      ibus_addr(0) => \^ibus_addr\(1),
      ibus_rdata(31 downto 0) => ibus_rdata(31 downto 0),
      ibus_resp => ibus_resp,
      if_c => if_c,
      if_ir(30 downto 1) => if_ir(31 downto 2),
      if_ir(0) => if_ir(0),
      if_pc(1 downto 0) => if_pc(2 downto 1),
      if_vld => if_vld,
      \pingpong[0].w\ => \pingpong[0].w\,
      \pingpong[1].w\ => \pingpong[1].w\,
      \rst_r_reg[9]\ => \PREFETCHER.if_pc_dff_n_0\,
      rstn => rstn,
      \s1_reg[54]_rep\ => \PREFETCHER.prefetch_queue_n_40\,
      wsel => wsel
    );
\STAGE1.d_req_dff\: entity work.\femto_bd_dff__parameterized4\
     port map (
      \BUS_REQ_CTRL.dbus_busy_post\ => \BUS_REQ_CTRL.dbus_busy_post\,
      clk => clk,
      d_req => d_req,
      dbus_req => \^dbus_req\,
      dbus_resp => dbus_resp,
      \rst_r_reg[9]\ => \PIPELINE.pipeline_n_193\
    );
\STAGE1.d_req_info_dff\: entity work.\femto_bd_dff__parameterized5\
     port map (
      D(34) => p_2_in,
      D(33) => p_1_out(33),
      D(32) => \STAGE1.s1_d_req_w_rb\,
      D(31) => \STAGE2.s2_op_dff_n_127\,
      D(30) => \STAGE2.s2_op_dff_n_128\,
      D(29) => \STAGE2.s2_op_dff_n_129\,
      D(28) => \STAGE2.s2_op_dff_n_130\,
      D(27) => \STAGE2.s2_op_dff_n_131\,
      D(26) => \STAGE2.s2_op_dff_n_132\,
      D(25) => \STAGE2.s2_op_dff_n_133\,
      D(24) => \STAGE2.s2_op_dff_n_134\,
      D(23) => \STAGE2.s2_op_dff_n_135\,
      D(22) => \STAGE2.s2_op_dff_n_136\,
      D(21) => \STAGE2.s2_op_dff_n_137\,
      D(20) => \STAGE2.s2_op_dff_n_138\,
      D(19) => \STAGE2.s2_op_dff_n_139\,
      D(18) => \STAGE2.s2_op_dff_n_140\,
      D(17) => \STAGE2.s2_op_dff_n_141\,
      D(16) => \STAGE2.s2_op_dff_n_142\,
      D(15) => \STAGE2.s2_op_dff_n_143\,
      D(14) => \STAGE2.s2_op_dff_n_144\,
      D(13) => \STAGE2.s2_op_dff_n_145\,
      D(12) => \STAGE2.s2_op_dff_n_146\,
      D(11) => \STAGE2.s2_op_dff_n_147\,
      D(10) => \STAGE2.s2_op_dff_n_148\,
      D(9) => \STAGE2.s2_op_dff_n_149\,
      D(8) => \STAGE2.s2_op_dff_n_150\,
      D(7) => \STAGE2.s2_op_dff_n_151\,
      D(6) => \STAGE2.s2_op_dff_n_152\,
      D(5) => \STAGE2.s2_op_dff_n_153\,
      D(4) => \STAGE2.s2_op_dff_n_154\,
      D(3) => \STAGE2.s2_op_dff_n_155\,
      D(2) => \STAGE2.s2_op_dff_n_156\,
      D(1) => \STAGE2.s2_op_dff_n_157\,
      D(0) => \STAGE2.s2_op_dff_n_158\,
      Q(34 downto 0) => \^q\(34 downto 0),
      clk => clk,
      \s1_reg[0]\ => \PIPELINE.pipeline_n_72\
    );
\STAGE1.regfile\: entity work.femto_bd_regfile
     port map (
      D(31) => \STAGE2.s2_op_dff_n_50\,
      D(30) => \STAGE2.s2_op_dff_n_51\,
      D(29) => \STAGE2.s2_op_dff_n_52\,
      D(28) => \STAGE2.s2_op_dff_n_53\,
      D(27) => \STAGE2.s2_op_dff_n_54\,
      D(26) => \STAGE2.s2_op_dff_n_55\,
      D(25) => \STAGE2.s2_op_dff_n_56\,
      D(24) => \STAGE2.s2_op_dff_n_57\,
      D(23) => \STAGE2.s2_op_dff_n_58\,
      D(22) => \STAGE2.s2_op_dff_n_59\,
      D(21) => \STAGE2.s2_op_dff_n_60\,
      D(20) => \STAGE2.s2_op_dff_n_61\,
      D(19) => \STAGE2.s2_op_dff_n_62\,
      D(18) => \STAGE2.s2_op_dff_n_63\,
      D(17) => \STAGE2.s2_op_dff_n_64\,
      D(16) => \STAGE2.s2_op_dff_n_65\,
      D(15) => \STAGE2.s2_op_dff_n_66\,
      D(14) => \STAGE2.s2_op_dff_n_67\,
      D(13) => \STAGE2.s2_op_dff_n_68\,
      D(12) => \STAGE2.s2_op_dff_n_69\,
      D(11) => \STAGE2.s2_op_dff_n_70\,
      D(10) => \STAGE2.s2_op_dff_n_71\,
      D(9) => \STAGE2.s2_op_dff_n_72\,
      D(8) => \STAGE2.s2_op_dff_n_73\,
      D(7) => \STAGE2.s2_op_dff_n_74\,
      D(6) => \STAGE2.s2_op_dff_n_75\,
      D(5) => \STAGE2.s2_op_dff_n_76\,
      D(4) => \STAGE2.s2_op_dff_n_77\,
      D(3) => \STAGE2.s2_op_dff_n_78\,
      D(2) => \STAGE2.s2_op_dff_n_79\,
      D(1) => \STAGE2.s2_op_dff_n_80\,
      D(0) => \STAGE2.s2_op_dff_n_81\,
      E(0) => xr,
      clk => clk,
      \d_reg[0]\ => \STAGE1.regfile_n_42\,
      \d_reg[100]\ => \STAGE1.regfile_n_17\,
      \d_reg[100]_0\ => \STAGE1.regfile_n_66\,
      \d_reg[101]\ => \STAGE1.regfile_n_16\,
      \d_reg[101]_0\ => \STAGE1.regfile_n_67\,
      \d_reg[102]\ => \STAGE1.regfile_n_15\,
      \d_reg[102]_0\ => \STAGE1.regfile_n_65\,
      \d_reg[103]\ => \STAGE1.regfile_n_14\,
      \d_reg[103]_0\ => \STAGE1.regfile_n_68\,
      \d_reg[104]\ => \STAGE1.regfile_n_13\,
      \d_reg[104]_0\ => \STAGE1.regfile_n_69\,
      \d_reg[105]\ => \STAGE1.regfile_n_10\,
      \d_reg[105]_0\ => \STAGE1.regfile_n_70\,
      \d_reg[106]\ => \STAGE1.regfile_n_72\,
      \d_reg[107]\ => \STAGE1.regfile_n_73\,
      \d_reg[108]\ => \STAGE1.regfile_n_71\,
      \d_reg[109]\ => \STAGE1.regfile_n_4\,
      \d_reg[109]_0\ => \STAGE1.regfile_n_74\,
      \d_reg[10]\ => \STAGE1.regfile_n_29\,
      \d_reg[10]_0\ => \STAGE1.regfile_n_30\,
      \d_reg[110]\ => \STAGE1.regfile_n_3\,
      \d_reg[110]_0\ => \STAGE1.regfile_n_75\,
      \d_reg[111]\ => \STAGE1.regfile_n_2\,
      \d_reg[111]_0\ => \STAGE1.regfile_n_76\,
      \d_reg[112]\ => \STAGE1.regfile_n_1\,
      \d_reg[112]_0\ => \STAGE1.regfile_n_44\,
      \d_reg[113]\ => \STAGE1.regfile_n_0\,
      \d_reg[113]_0\ => \STAGE1.regfile_n_43\,
      \d_reg[116]\ => \STAGE1.regfile_n_45\,
      \d_reg[117]\ => \STAGE1.regfile_n_48\,
      \d_reg[118]\ => \STAGE1.regfile_n_49\,
      \d_reg[119]\ => \STAGE1.regfile_n_50\,
      \d_reg[11]\ => \STAGE1.regfile_n_27\,
      \d_reg[120]\ => \STAGE1.regfile_n_52\,
      \d_reg[121]\ => \STAGE1.regfile_n_53\,
      \d_reg[122]\ => \STAGE1.regfile_n_51\,
      \d_reg[123]\ => \STAGE1.regfile_n_54\,
      \d_reg[124]\ => \STAGE1.regfile_n_55\,
      \d_reg[128]\ => \STAGE1.regfile_n_58\,
      \d_reg[128]_0\ => \STAGE1.regfile_n_59\,
      \d_reg[129]\ => \STAGE1.regfile_n_62\,
      \d_reg[12]\ => \STAGE1.regfile_n_26\,
      \d_reg[13]\ => \STAGE1.regfile_n_24\,
      \d_reg[13]_0\ => \STAGE1.regfile_n_25\,
      \d_reg[14]\ => \STAGE1.regfile_n_22\,
      \d_reg[14]_0\ => \STAGE1.regfile_n_23\,
      \d_reg[15]\ => \STAGE1.regfile_n_20\,
      \d_reg[1]\ => \STAGE1.regfile_n_41\,
      \d_reg[23]\ => \STAGE1.regfile_n_11\,
      \d_reg[23]_0\ => \STAGE1.regfile_n_12\,
      \d_reg[24]\ => \STAGE1.regfile_n_9\,
      \d_reg[25]\ => \STAGE1.regfile_n_8\,
      \d_reg[26]\ => \STAGE1.regfile_n_7\,
      \d_reg[27]\ => \STAGE1.regfile_n_5\,
      \d_reg[27]_0\ => \STAGE1.regfile_n_6\,
      \d_reg[2]\ => \STAGE1.regfile_n_40\,
      \d_reg[3]\ => \STAGE1.regfile_n_39\,
      \d_reg[4]\ => \STAGE1.regfile_n_38\,
      \d_reg[5]\ => \STAGE1.regfile_n_37\,
      \d_reg[6]\ => \STAGE1.regfile_n_36\,
      \d_reg[7]\ => \STAGE1.regfile_n_35\,
      \d_reg[82]\ => \STAGE1.regfile_n_46\,
      \d_reg[83]\ => \STAGE1.regfile_n_47\,
      \d_reg[90]\ => \STAGE1.regfile_n_34\,
      \d_reg[91]\ => \STAGE1.regfile_n_31\,
      \d_reg[92]\ => \STAGE1.regfile_n_28\,
      \d_reg[93]\ => \STAGE1.regfile_n_56\,
      \d_reg[94]\ => \STAGE1.regfile_n_60\,
      \d_reg[95]\ => \STAGE1.regfile_n_61\,
      \d_reg[96]\ => \STAGE1.regfile_n_21\,
      \d_reg[96]_0\ => \STAGE1.regfile_n_57\,
      \d_reg[98]\ => \STAGE1.regfile_n_19\,
      \d_reg[98]_0\ => \STAGE1.regfile_n_63\,
      \d_reg[99]\ => \STAGE1.regfile_n_18\,
      \d_reg[99]_0\ => \STAGE1.regfile_n_64\,
      \d_reg[9]\ => \STAGE1.regfile_n_32\,
      \d_reg[9]_0\ => \STAGE1.regfile_n_33\,
      p_8_in => p_8_in,
      \s1_reg[49]\ => \PIPELINE.pipeline_n_7\,
      \s1_reg[50]\ => \PIPELINE.pipeline_n_6\,
      \s1_reg[51]\ => \PIPELINE.pipeline_n_5\,
      \s1_reg[52]\ => \PIPELINE.pipeline_n_4\,
      \s1_reg[54]\ => \PIPELINE.pipeline_n_3\,
      \s1_reg[54]_rep\ => \PIPELINE.pipeline_n_45\,
      \s1_reg[55]\ => \PIPELINE.pipeline_n_2\,
      \s1_reg[57]\ => \PIPELINE.pipeline_n_0\,
      \s2_reg[0]\(0) => \STAGE2.s2_op_dff_n_48\,
      \s2_reg[0]_0\(0) => \STAGE2.s2_op_dff_n_47\,
      \s2_reg[0]_1\(0) => \STAGE2.s2_op_dff_n_46\,
      \s2_reg[0]_10\(0) => \STAGE2.s2_op_dff_n_37\,
      \s2_reg[0]_11\(0) => \STAGE2.s2_op_dff_n_36\,
      \s2_reg[0]_12\(0) => \STAGE2.s2_op_dff_n_35\,
      \s2_reg[0]_2\(0) => \STAGE2.s2_op_dff_n_45\,
      \s2_reg[0]_3\(0) => \STAGE2.s2_op_dff_n_44\,
      \s2_reg[0]_4\(0) => \STAGE2.s2_op_dff_n_43\,
      \s2_reg[0]_5\(0) => \STAGE2.s2_op_dff_n_42\,
      \s2_reg[0]_6\(0) => \STAGE2.s2_op_dff_n_41\,
      \s2_reg[0]_7\(0) => \STAGE2.s2_op_dff_n_40\,
      \s2_reg[0]_8\(0) => \STAGE2.s2_op_dff_n_39\,
      \s2_reg[0]_9\(0) => \STAGE2.s2_op_dff_n_38\
    );
\STAGE2.TRAP.csr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][0]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][0]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][10]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][10]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][11]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][11]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][12]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][12]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][13]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][13]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][14]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][14]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][15]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][15]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][16]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][16]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][17]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][17]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][18]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][18]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][19]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][19]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][1]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][1]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][20]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][20]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][21]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][21]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][22]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][22]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][23]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][23]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][24]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][24]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][25]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][25]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][26]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][26]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][27]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][27]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][28]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][28]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][29]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][29]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][2]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][2]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][30]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][30]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][31]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][31]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \STAGE2.s2_op_dff_n_88\,
      Q => p_1_in9_in,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][4]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][4]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][5]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][5]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][6]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][6]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \STAGE2.s2_op_dff_n_87\,
      Q => p_1_in8_in,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][8]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][8]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_250\,
      D => \^stage2.trap.csr_reg[0][9]_0\,
      Q => \STAGE2.TRAP.csr_reg_n_0_[0][9]\,
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_120\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(0),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_110\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(10),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_109\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(11),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_108\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(12),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_107\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(13),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_106\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(14),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_105\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(15),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_104\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(16),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_103\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(17),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_102\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(18),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_101\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(19),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_119\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(1),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_100\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(20),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_99\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(21),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_98\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(22),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_97\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(23),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_96\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(24),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_95\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(25),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_94\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(26),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_93\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(27),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_92\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(28),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_91\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(29),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_118\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(2),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_90\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(30),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_89\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(31),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_117\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(3),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_116\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(4),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_115\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(5),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_114\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(6),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_113\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(7),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_112\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(8),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_33\,
      D => \STAGE2.s2_op_dff_n_111\,
      Q => \STAGE2.TRAP.csr_reg[1]__0\(9),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][0]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(0),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][10]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(10),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][12]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(12),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][13]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(13),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][14]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(14),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][15]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(15),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][16]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(16),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][17]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(17),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][18]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(18),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][19]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(19),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][1]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(1),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][20]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(20),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][21]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(21),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][22]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(22),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][23]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(23),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][24]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(24),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][25]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(25),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][26]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(26),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][27]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(27),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][28]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(28),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][29]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(29),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][2]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(2),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][30]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(30),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][31]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(31),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[2][3]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(3),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][4]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(4),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][5]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(5),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][6]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(6),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[2][7]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(7),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][8]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(8),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_34\,
      D => \^stage2.trap.csr_reg[0][9]_0\,
      Q => \STAGE2.TRAP.csr_reg[2]__0\(9),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][0]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(0),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][10]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(10),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][11]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(11),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][12]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(12),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][13]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(13),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][14]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(14),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][15]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(15),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][16]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(16),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][17]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(17),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][18]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(18),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][19]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(19),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][1]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(1),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][20]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(20),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][21]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(21),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][22]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(22),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][23]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(23),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][24]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(24),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][25]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(25),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][26]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(26),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][27]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(27),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][28]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(28),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][29]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(29),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][2]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(2),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][30]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(30),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][31]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(31),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[2][3]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(3),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][4]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(4),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][5]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(5),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][6]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(6),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[2][7]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(7),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][8]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(8),
      R => '0'
    );
\STAGE2.TRAP.csr_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \STAGE2.s2_op_dff_n_251\,
      D => \^stage2.trap.csr_reg[0][9]_0\,
      Q => \STAGE2.TRAP.csr_reg[3]__0\(9),
      R => '0'
    );
\STAGE2.s2_op_dff\: entity work.\femto_bd_dff__parameterized6\
     port map (
      D(30) => \^stage2.trap.csr_reg[0][31]_0\,
      D(29) => \^stage2.trap.csr_reg[0][30]_0\,
      D(28) => \^stage2.trap.csr_reg[0][29]_0\,
      D(27) => \^stage2.trap.csr_reg[0][28]_0\,
      D(26) => \^stage2.trap.csr_reg[0][27]_0\,
      D(25) => \^stage2.trap.csr_reg[0][26]_0\,
      D(24) => \^stage2.trap.csr_reg[0][25]_0\,
      D(23) => \^stage2.trap.csr_reg[0][24]_0\,
      D(22) => \^stage2.trap.csr_reg[0][23]_0\,
      D(21) => \^stage2.trap.csr_reg[0][22]_0\,
      D(20) => \^stage2.trap.csr_reg[0][21]_0\,
      D(19) => \^stage2.trap.csr_reg[0][20]_0\,
      D(18) => \^stage2.trap.csr_reg[0][19]_0\,
      D(17) => \^stage2.trap.csr_reg[0][18]_0\,
      D(16) => \^stage2.trap.csr_reg[0][17]_0\,
      D(15) => \^stage2.trap.csr_reg[0][16]_0\,
      D(14) => \^stage2.trap.csr_reg[0][15]_0\,
      D(13) => \^stage2.trap.csr_reg[0][14]_0\,
      D(12) => \^stage2.trap.csr_reg[0][13]_0\,
      D(11) => \^stage2.trap.csr_reg[0][12]_0\,
      D(10) => \^stage2.trap.csr_reg[0][10]_0\,
      D(9) => \^stage2.trap.csr_reg[0][9]_0\,
      D(8) => \^stage2.trap.csr_reg[0][8]_0\,
      D(7) => \^stage2.trap.csr_reg[2][7]_0\,
      D(6) => \^stage2.trap.csr_reg[0][6]_0\,
      D(5) => \^stage2.trap.csr_reg[0][5]_0\,
      D(4) => \^stage2.trap.csr_reg[0][4]_0\,
      D(3) => \^stage2.trap.csr_reg[2][3]_0\,
      D(2) => \^stage2.trap.csr_reg[0][2]_0\,
      D(1) => \^stage2.trap.csr_reg[0][1]_0\,
      D(0) => \^stage2.trap.csr_reg[0][0]_0\,
      E(0) => \STAGE2.s2_op_dff_n_33\,
      Q(6) => \STAGE2.TRAP.csr_reg[3]__0\(31),
      Q(5) => \STAGE2.TRAP.csr_reg[3]__0\(28),
      Q(4) => \STAGE2.TRAP.csr_reg[3]__0\(26),
      Q(3) => \STAGE2.TRAP.csr_reg[3]__0\(19),
      Q(2 downto 0) => \STAGE2.TRAP.csr_reg[3]__0\(13 downto 11),
      \STAGE2.TRAP.csr_reg[0][11]\(0) => \^stage2.trap.csr_reg[0][11]_0\,
      \STAGE2.TRAP.csr_reg[0][31]\ => \STAGE2.s2_op_dff_n_250\,
      \STAGE2.TRAP.csr_reg[0][3]\ => \STAGE2.s2_op_dff_n_88\,
      \STAGE2.TRAP.csr_reg[0][7]\ => \STAGE2.s2_op_dff_n_87\,
      \STAGE2.TRAP.csr_reg[1][15]\(0) => s2_op(0),
      \STAGE2.TRAP.csr_reg[1][31]\(31) => \STAGE2.s2_op_dff_n_89\,
      \STAGE2.TRAP.csr_reg[1][31]\(30) => \STAGE2.s2_op_dff_n_90\,
      \STAGE2.TRAP.csr_reg[1][31]\(29) => \STAGE2.s2_op_dff_n_91\,
      \STAGE2.TRAP.csr_reg[1][31]\(28) => \STAGE2.s2_op_dff_n_92\,
      \STAGE2.TRAP.csr_reg[1][31]\(27) => \STAGE2.s2_op_dff_n_93\,
      \STAGE2.TRAP.csr_reg[1][31]\(26) => \STAGE2.s2_op_dff_n_94\,
      \STAGE2.TRAP.csr_reg[1][31]\(25) => \STAGE2.s2_op_dff_n_95\,
      \STAGE2.TRAP.csr_reg[1][31]\(24) => \STAGE2.s2_op_dff_n_96\,
      \STAGE2.TRAP.csr_reg[1][31]\(23) => \STAGE2.s2_op_dff_n_97\,
      \STAGE2.TRAP.csr_reg[1][31]\(22) => \STAGE2.s2_op_dff_n_98\,
      \STAGE2.TRAP.csr_reg[1][31]\(21) => \STAGE2.s2_op_dff_n_99\,
      \STAGE2.TRAP.csr_reg[1][31]\(20) => \STAGE2.s2_op_dff_n_100\,
      \STAGE2.TRAP.csr_reg[1][31]\(19) => \STAGE2.s2_op_dff_n_101\,
      \STAGE2.TRAP.csr_reg[1][31]\(18) => \STAGE2.s2_op_dff_n_102\,
      \STAGE2.TRAP.csr_reg[1][31]\(17) => \STAGE2.s2_op_dff_n_103\,
      \STAGE2.TRAP.csr_reg[1][31]\(16) => \STAGE2.s2_op_dff_n_104\,
      \STAGE2.TRAP.csr_reg[1][31]\(15) => \STAGE2.s2_op_dff_n_105\,
      \STAGE2.TRAP.csr_reg[1][31]\(14) => \STAGE2.s2_op_dff_n_106\,
      \STAGE2.TRAP.csr_reg[1][31]\(13) => \STAGE2.s2_op_dff_n_107\,
      \STAGE2.TRAP.csr_reg[1][31]\(12) => \STAGE2.s2_op_dff_n_108\,
      \STAGE2.TRAP.csr_reg[1][31]\(11) => \STAGE2.s2_op_dff_n_109\,
      \STAGE2.TRAP.csr_reg[1][31]\(10) => \STAGE2.s2_op_dff_n_110\,
      \STAGE2.TRAP.csr_reg[1][31]\(9) => \STAGE2.s2_op_dff_n_111\,
      \STAGE2.TRAP.csr_reg[1][31]\(8) => \STAGE2.s2_op_dff_n_112\,
      \STAGE2.TRAP.csr_reg[1][31]\(7) => \STAGE2.s2_op_dff_n_113\,
      \STAGE2.TRAP.csr_reg[1][31]\(6) => \STAGE2.s2_op_dff_n_114\,
      \STAGE2.TRAP.csr_reg[1][31]\(5) => \STAGE2.s2_op_dff_n_115\,
      \STAGE2.TRAP.csr_reg[1][31]\(4) => \STAGE2.s2_op_dff_n_116\,
      \STAGE2.TRAP.csr_reg[1][31]\(3) => \STAGE2.s2_op_dff_n_117\,
      \STAGE2.TRAP.csr_reg[1][31]\(2) => \STAGE2.s2_op_dff_n_118\,
      \STAGE2.TRAP.csr_reg[1][31]\(1) => \STAGE2.s2_op_dff_n_119\,
      \STAGE2.TRAP.csr_reg[1][31]\(0) => \STAGE2.s2_op_dff_n_120\,
      \STAGE2.TRAP.csr_reg[2][31]\(0) => \STAGE2.s2_op_dff_n_34\,
      \STAGE2.TRAP.csr_reg[3][0]\(0) => \STAGE2.s2_op_dff_n_251\,
      clk => clk,
      \d_reg[0]_0\ => \STAGE2.s2_op_dff_n_195\,
      \d_reg[0]_1\ => \STAGE2.s2_op_dff_n_200\,
      \d_reg[0]_2\ => \STAGE2.s2_op_dff_n_254\,
      \d_reg[100]_0\ => \STAGE2.s2_op_dff_n_205\,
      \d_reg[100]_1\ => \STAGE2.s2_op_dff_n_209\,
      \d_reg[101]_0\ => \STAGE2.s2_op_dff_n_210\,
      \d_reg[101]_1\ => \STAGE2.s2_op_dff_n_211\,
      \d_reg[102]_0\ => \STAGE2.s2_op_dff_n_212\,
      \d_reg[102]_1\ => \STAGE2.s2_op_dff_n_214\,
      \d_reg[103]_0\ => \STAGE2.s2_op_dff_n_215\,
      \d_reg[103]_1\ => \STAGE2.s2_op_dff_n_218\,
      \d_reg[104]_0\ => \STAGE2.s2_op_dff_n_219\,
      \d_reg[104]_1\ => \STAGE2.s2_op_dff_n_220\,
      \d_reg[105]_0\ => \STAGE2.s2_op_dff_n_221\,
      \d_reg[106]_0\ => \STAGE2.s2_op_dff_n_222\,
      \d_reg[107]_0\ => \STAGE2.s2_op_dff_n_226\,
      \d_reg[108]_0\ => \STAGE2.s2_op_dff_n_227\,
      \d_reg[109]_0\ => \STAGE2.s2_op_dff_n_231\,
      \d_reg[110]_0\ => \STAGE2.s2_op_dff_n_232\,
      \d_reg[110]_1\ => \STAGE2.s2_op_dff_n_233\,
      \d_reg[111]_0\ => \STAGE2.s2_op_dff_n_234\,
      \d_reg[111]_1\ => \STAGE2.s2_op_dff_n_235\,
      \d_reg[112]_0\ => \STAGE2.s2_op_dff_n_236\,
      \d_reg[112]_1\ => \STAGE2.s2_op_dff_n_239\,
      \d_reg[113]_0\ => \STAGE2.s2_op_dff_n_240\,
      \d_reg[113]_1\ => \STAGE2.s2_op_dff_n_241\,
      \d_reg[116]_0\ => \STAGE2.s2_op_dff_n_193\,
      \d_reg[117]_0\ => \STAGE2.s2_op_dff_n_190\,
      \d_reg[118]_0\ => \STAGE2.s2_op_dff_n_188\,
      \d_reg[119]_0\ => \STAGE2.s2_op_dff_n_187\,
      \d_reg[11]_0\ => \STAGE2.s2_op_dff_n_171\,
      \d_reg[120]_0\ => \STAGE2.s2_op_dff_n_180\,
      \d_reg[121]_0\ => \STAGE2.s2_op_dff_n_181\,
      \d_reg[122]_0\ => \STAGE2.s2_op_dff_n_178\,
      \d_reg[123]_0\ => \STAGE2.s2_op_dff_n_174\,
      \d_reg[124]_0\ => \STAGE2.s2_op_dff_n_173\,
      \d_reg[125]_0\ => \STAGE2.s2_op_dff_n_172\,
      \d_reg[125]_1\ => \STAGE2.s2_op_dff_n_242\,
      \d_reg[126]_0\ => \STAGE2.s2_op_dff_n_162\,
      \d_reg[126]_1\ => \STAGE2.s2_op_dff_n_243\,
      \d_reg[127]_0\ => \STAGE2.s2_op_dff_n_164\,
      \d_reg[127]_1\ => \STAGE2.s2_op_dff_n_244\,
      \d_reg[128]_0\ => \STAGE2.s2_op_dff_n_123\,
      \d_reg[129]_0\ => \STAGE2.s2_op_dff_n_122\,
      \d_reg[129]_1\ => \STAGE2.s2_op_dff_n_126\,
      \d_reg[129]_2\ => \STAGE2.s2_op_dff_n_249\,
      \d_reg[12]_0\ => \STAGE2.s2_op_dff_n_161\,
      \d_reg[130]_0\ => \STAGE2.s2_op_dff_n_124\,
      \d_reg[131]_0\ => \STAGE2.s2_op_dff_n_125\,
      \d_reg[132]_0\ => \STAGE2.s2_op_dff_n_207\,
      \d_reg[133]_0\ => \STAGE2.s2_op_dff_n_206\,
      \d_reg[133]_1\ => \STAGE2.s2_op_dff_n_245\,
      \d_reg[134]_0\ => \STAGE2.s2_op_dff_n_208\,
      \d_reg[135]_0\ => \STAGE2.s2_op_dff_n_213\,
      \d_reg[136]_0\ => \STAGE2.s2_op_dff_n_216\,
      \d_reg[137]_0\ => \STAGE2.s2_op_dff_n_217\,
      \d_reg[138]_0\ => \STAGE2.s2_op_dff_n_224\,
      \d_reg[139]_0\ => \STAGE2.s2_op_dff_n_223\,
      \d_reg[13]_0\ => \STAGE2.s2_op_dff_n_163\,
      \d_reg[140]_0\ => \STAGE2.s2_op_dff_n_225\,
      \d_reg[140]_1\ => \STAGE2.s2_op_dff_n_246\,
      \d_reg[141]_0\ => \STAGE2.s2_op_dff_n_228\,
      \d_reg[142]_0\ => \STAGE2.s2_op_dff_n_229\,
      \d_reg[142]_1\ => \STAGE2.s2_op_dff_n_247\,
      \d_reg[143]_0\ => \STAGE2.s2_op_dff_n_230\,
      \d_reg[144]_0\ => \STAGE2.s2_op_dff_n_238\,
      \d_reg[145]_0\ => \STAGE2.s2_op_dff_n_237\,
      \d_reg[145]_1\ => \STAGE2.s2_op_dff_n_248\,
      \d_reg[15]_0\ => \STAGE2.s2_op_dff_n_121\,
      \d_reg[15]_1\ => \STAGE2.s2_op_dff_n_159\,
      \d_reg[1]_0\ => \STAGE2.s2_op_dff_n_198\,
      \d_reg[1]_1\ => \BUS_RESP_CTRL.dbus_resp_dff_n_17\,
      \d_reg[1]_10\ => \BUS_RESP_CTRL.dbus_resp_dff_n_4\,
      \d_reg[1]_11\ => \BUS_RESP_CTRL.dbus_resp_dff_n_3\,
      \d_reg[1]_12\ => \BUS_RESP_CTRL.dbus_resp_dff_n_0\,
      \d_reg[1]_13\ => \BUS_RESP_CTRL.dbus_resp_dff_n_10\,
      \d_reg[1]_14\ => \BUS_RESP_CTRL.dbus_resp_dff_n_9\,
      \d_reg[1]_15\ => \BUS_RESP_CTRL.dbus_resp_dff_n_8\,
      \d_reg[1]_16\ => \BUS_RESP_CTRL.dbus_resp_dff_n_7\,
      \d_reg[1]_17\ => \BUS_RESP_CTRL.dbus_resp_dff_n_6\,
      \d_reg[1]_18\ => \BUS_RESP_CTRL.dbus_resp_dff_n_1\,
      \d_reg[1]_2\ => \BUS_RESP_CTRL.dbus_resp_dff_n_16\,
      \d_reg[1]_3\ => \BUS_RESP_CTRL.dbus_resp_dff_n_15\,
      \d_reg[1]_4\ => \BUS_RESP_CTRL.dbus_resp_dff_n_14\,
      \d_reg[1]_5\ => \BUS_RESP_CTRL.dbus_resp_dff_n_13\,
      \d_reg[1]_6\ => \BUS_RESP_CTRL.dbus_resp_dff_n_12\,
      \d_reg[1]_7\ => \BUS_RESP_CTRL.dbus_resp_dff_n_11\,
      \d_reg[1]_8\ => \BUS_RESP_CTRL.dbus_resp_dff_n_24\,
      \d_reg[1]_9\ => \BUS_RESP_CTRL.dbus_resp_dff_n_5\,
      \d_reg[2]_0\ => \STAGE2.s2_op_dff_n_194\,
      \d_reg[2]_1\ => \PIPELINE.plc_state_dff_n_6\,
      \d_reg[2]_2\ => \BUS_RESP_CTRL.dbus_resp_dff_n_25\,
      \d_reg[2]_3\ => \BUS_RESP_CTRL.dbus_resp_dff_n_2\,
      \d_reg[2]_4\ => \BUS_RESP_CTRL.dbus_resp_dff_n_19\,
      \d_reg[2]_5\ => \BUS_RESP_CTRL.dbus_resp_dff_n_20\,
      \d_reg[2]_6\ => \BUS_RESP_CTRL.dbus_resp_dff_n_21\,
      \d_reg[2]_7\ => \BUS_RESP_CTRL.dbus_resp_dff_n_22\,
      \d_reg[2]_8\ => \BUS_RESP_CTRL.dbus_resp_dff_n_23\,
      \d_reg[31]_0\(31) => \STAGE2.s2_op_dff_n_127\,
      \d_reg[31]_0\(30) => \STAGE2.s2_op_dff_n_128\,
      \d_reg[31]_0\(29) => \STAGE2.s2_op_dff_n_129\,
      \d_reg[31]_0\(28) => \STAGE2.s2_op_dff_n_130\,
      \d_reg[31]_0\(27) => \STAGE2.s2_op_dff_n_131\,
      \d_reg[31]_0\(26) => \STAGE2.s2_op_dff_n_132\,
      \d_reg[31]_0\(25) => \STAGE2.s2_op_dff_n_133\,
      \d_reg[31]_0\(24) => \STAGE2.s2_op_dff_n_134\,
      \d_reg[31]_0\(23) => \STAGE2.s2_op_dff_n_135\,
      \d_reg[31]_0\(22) => \STAGE2.s2_op_dff_n_136\,
      \d_reg[31]_0\(21) => \STAGE2.s2_op_dff_n_137\,
      \d_reg[31]_0\(20) => \STAGE2.s2_op_dff_n_138\,
      \d_reg[31]_0\(19) => \STAGE2.s2_op_dff_n_139\,
      \d_reg[31]_0\(18) => \STAGE2.s2_op_dff_n_140\,
      \d_reg[31]_0\(17) => \STAGE2.s2_op_dff_n_141\,
      \d_reg[31]_0\(16) => \STAGE2.s2_op_dff_n_142\,
      \d_reg[31]_0\(15) => \STAGE2.s2_op_dff_n_143\,
      \d_reg[31]_0\(14) => \STAGE2.s2_op_dff_n_144\,
      \d_reg[31]_0\(13) => \STAGE2.s2_op_dff_n_145\,
      \d_reg[31]_0\(12) => \STAGE2.s2_op_dff_n_146\,
      \d_reg[31]_0\(11) => \STAGE2.s2_op_dff_n_147\,
      \d_reg[31]_0\(10) => \STAGE2.s2_op_dff_n_148\,
      \d_reg[31]_0\(9) => \STAGE2.s2_op_dff_n_149\,
      \d_reg[31]_0\(8) => \STAGE2.s2_op_dff_n_150\,
      \d_reg[31]_0\(7) => \STAGE2.s2_op_dff_n_151\,
      \d_reg[31]_0\(6) => \STAGE2.s2_op_dff_n_152\,
      \d_reg[31]_0\(5) => \STAGE2.s2_op_dff_n_153\,
      \d_reg[31]_0\(4) => \STAGE2.s2_op_dff_n_154\,
      \d_reg[31]_0\(3) => \STAGE2.s2_op_dff_n_155\,
      \d_reg[31]_0\(2) => \STAGE2.s2_op_dff_n_156\,
      \d_reg[31]_0\(1) => \STAGE2.s2_op_dff_n_157\,
      \d_reg[31]_0\(0) => \STAGE2.s2_op_dff_n_158\,
      \d_reg[4]_0\ => \STAGE2.s2_op_dff_n_189\,
      \d_reg[66]_0\ => \STAGE2.s2_op_dff_n_253\,
      \d_reg[66]_1\ => \BUS_RESP_CTRL.dbus_resp_dff_n_18\,
      \d_reg[82]_0\ => \STAGE2.s2_op_dff_n_196\,
      \d_reg[83]_0\ => \STAGE2.s2_op_dff_n_199\,
      \d_reg[84]_0\ => \STAGE2.s2_op_dff_n_197\,
      \d_reg[86]_0\ => \STAGE2.s2_op_dff_n_191\,
      \d_reg[90]_0\ => \STAGE2.s2_op_dff_n_182\,
      \d_reg[90]_1\ => \STAGE2.s2_op_dff_n_183\,
      \d_reg[91]_0\ => \STAGE2.s2_op_dff_n_177\,
      \d_reg[91]_1\ => \STAGE2.s2_op_dff_n_179\,
      \d_reg[92]_0\ => \STAGE2.s2_op_dff_n_175\,
      \d_reg[92]_1\ => \STAGE2.s2_op_dff_n_176\,
      \d_reg[93]_0\ => \STAGE2.s2_op_dff_n_170\,
      \d_reg[94]_0\ => \STAGE2.s2_op_dff_n_168\,
      \d_reg[95]_0\ => \STAGE2.s2_op_dff_n_167\,
      \d_reg[96]_0\ => \STAGE2.s2_op_dff_n_165\,
      \d_reg[96]_1\ => \STAGE2.s2_op_dff_n_166\,
      \d_reg[97]_0\ => \STAGE2.s2_op_dff_n_160\,
      \d_reg[98]_0\ => \STAGE2.s2_op_dff_n_201\,
      \d_reg[98]_1\ => \STAGE2.s2_op_dff_n_202\,
      \d_reg[99]_0\ => \STAGE2.s2_op_dff_n_203\,
      \d_reg[99]_1\ => \STAGE2.s2_op_dff_n_204\,
      dbus_rdata(19 downto 15) => dbus_rdata(27 downto 23),
      dbus_rdata(14 downto 0) => dbus_rdata(14 downto 0),
      ext_int_handled => ext_int_handled,
      ext_int_trigger => ext_int_trigger,
      p_0_in0_in => p_0_in0_in,
      p_1_in8_in => p_1_in8_in,
      p_1_in9_in => p_1_in9_in,
      p_2_in => p_2_in,
      \rst_r_reg[9]\ => \PIPELINE.plc_state_dff_n_72\,
      rstn => rstn,
      \s1_reg[0]\ => \PIPELINE.pipeline_n_72\,
      \s1_reg[33]\(111 downto 80) => p_16_out(145 downto 114),
      \s1_reg[33]\(79) => p_16_out(96),
      \s1_reg[33]\(78 downto 73) => p_16_out(92 downto 87),
      \s1_reg[33]\(72) => p_16_out(85),
      \s1_reg[33]\(71 downto 68) => p_16_out(77 downto 74),
      \s1_reg[33]\(67 downto 66) => p_16_out(68 downto 67),
      \s1_reg[33]\(65 downto 34) => p_16_out(65 downto 34),
      \s1_reg[33]\(33) => p_8_in,
      \s1_reg[33]\(32) => \PIPELINE.pipeline_n_3\,
      \s1_reg[33]\(31 downto 0) => p_16_out(31 downto 0),
      \s1_reg[38]\ => \PIPELINE.pipeline_n_55\,
      \s1_reg[38]_0\ => \PIPELINE.pipeline_n_202\,
      \s1_reg[38]_1\ => \PIPELINE.pipeline_n_53\,
      \s1_reg[38]_2\ => \PIPELINE.pipeline_n_46\,
      \s1_reg[38]_3\ => \PIPELINE.pipeline_n_47\,
      \s1_reg[38]_4\ => \PIPELINE.pipeline_n_48\,
      \s1_reg[38]_5\ => \PIPELINE.pipeline_n_49\,
      \s1_reg[38]_6\ => \PIPELINE.pipeline_n_50\,
      \s1_reg[38]_7\ => \PIPELINE.pipeline_n_51\,
      \s1_reg[38]_8\ => \PIPELINE.pipeline_n_192\,
      \s1_reg[40]\ => \PIPELINE.pipeline_n_71\,
      \s1_reg[40]_0\ => \PIPELINE.pipeline_n_70\,
      \s1_reg[40]_1\ => \PIPELINE.pipeline_n_69\,
      \s1_reg[40]_10\ => \PIPELINE.pipeline_n_60\,
      \s1_reg[40]_11\ => \PIPELINE.pipeline_n_59\,
      \s1_reg[40]_12\ => \PIPELINE.pipeline_n_58\,
      \s1_reg[40]_13\ => \PIPELINE.pipeline_n_57\,
      \s1_reg[40]_14\ => \PIPELINE.pipeline_n_56\,
      \s1_reg[40]_15\ => \PIPELINE.pipeline_n_54\,
      \s1_reg[40]_2\ => \PIPELINE.pipeline_n_68\,
      \s1_reg[40]_3\ => \PIPELINE.pipeline_n_67\,
      \s1_reg[40]_4\ => \PIPELINE.pipeline_n_66\,
      \s1_reg[40]_5\ => \PIPELINE.pipeline_n_65\,
      \s1_reg[40]_6\ => \PIPELINE.pipeline_n_64\,
      \s1_reg[40]_7\ => \PIPELINE.pipeline_n_63\,
      \s1_reg[40]_8\ => \PIPELINE.pipeline_n_62\,
      \s1_reg[40]_9\ => \PIPELINE.pipeline_n_61\,
      \s1_reg[41]\ => \PIPELINE.pipeline_n_74\,
      \s1_reg[42]\ => \PIPELINE.pipeline_n_75\,
      \s1_reg[43]\ => \PIPELINE.pipeline_n_76\,
      \s1_reg[44]\ => \PIPELINE.pipeline_n_77\,
      \s1_reg[46]\ => \PIPELINE.pipeline_n_10\,
      \s1_reg[47]\ => \PIPELINE.pipeline_n_80\,
      \s1_reg[47]_0\ => \PIPELINE.pipeline_n_78\,
      \s1_reg[48]\ => \PIPELINE.pipeline_n_79\,
      \s1_reg[48]_0\ => \PIPELINE.pipeline_n_194\,
      \s1_reg[49]\ => \PIPELINE.pipeline_n_7\,
      \s1_reg[49]_0\ => \PIPELINE.pipeline_n_52\,
      \s1_reg[50]\ => \PIPELINE.pipeline_n_6\,
      \s1_reg[51]\ => \STAGE1.regfile_n_59\,
      \s1_reg[51]_0\ => \STAGE1.regfile_n_58\,
      \s1_reg[51]_1\ => \PIPELINE.pipeline_n_5\,
      \s1_reg[52]\ => \STAGE1.regfile_n_62\,
      \s1_reg[52]_0\ => \STAGE1.regfile_n_57\,
      \s1_reg[52]_1\ => \PIPELINE.pipeline_n_4\,
      \s1_reg[52]_10\ => \STAGE1.regfile_n_50\,
      \s1_reg[52]_11\ => \STAGE1.regfile_n_49\,
      \s1_reg[52]_12\ => \STAGE1.regfile_n_48\,
      \s1_reg[52]_13\ => \STAGE1.regfile_n_45\,
      \s1_reg[52]_14\ => \STAGE1.regfile_n_47\,
      \s1_reg[52]_15\ => \STAGE1.regfile_n_46\,
      \s1_reg[52]_16\ => \STAGE1.regfile_n_63\,
      \s1_reg[52]_17\ => \STAGE1.regfile_n_64\,
      \s1_reg[52]_18\ => \STAGE1.regfile_n_66\,
      \s1_reg[52]_19\ => \STAGE1.regfile_n_67\,
      \s1_reg[52]_2\ => \STAGE1.regfile_n_61\,
      \s1_reg[52]_20\ => \STAGE1.regfile_n_65\,
      \s1_reg[52]_21\ => \STAGE1.regfile_n_68\,
      \s1_reg[52]_22\ => \STAGE1.regfile_n_69\,
      \s1_reg[52]_23\ => \STAGE1.regfile_n_70\,
      \s1_reg[52]_24\ => \STAGE1.regfile_n_72\,
      \s1_reg[52]_25\ => \STAGE1.regfile_n_73\,
      \s1_reg[52]_26\ => \STAGE1.regfile_n_71\,
      \s1_reg[52]_27\ => \STAGE1.regfile_n_74\,
      \s1_reg[52]_28\ => \STAGE1.regfile_n_75\,
      \s1_reg[52]_29\ => \STAGE1.regfile_n_76\,
      \s1_reg[52]_3\ => \STAGE1.regfile_n_60\,
      \s1_reg[52]_30\ => \STAGE1.regfile_n_44\,
      \s1_reg[52]_31\ => \STAGE1.regfile_n_43\,
      \s1_reg[52]_4\ => \STAGE1.regfile_n_56\,
      \s1_reg[52]_5\ => \STAGE1.regfile_n_55\,
      \s1_reg[52]_6\ => \STAGE1.regfile_n_54\,
      \s1_reg[52]_7\ => \STAGE1.regfile_n_51\,
      \s1_reg[52]_8\ => \STAGE1.regfile_n_53\,
      \s1_reg[52]_9\ => \STAGE1.regfile_n_52\,
      \s1_reg[54]_rep\ => \PIPELINE.pipeline_n_45\,
      \s1_reg[55]\ => \PIPELINE.pipeline_n_2\,
      \s1_reg[56]\ => \STAGE1.regfile_n_23\,
      \s1_reg[56]_0\ => \STAGE1.regfile_n_22\,
      \s1_reg[56]_1\ => \STAGE1.regfile_n_25\,
      \s1_reg[56]_10\ => \STAGE1.regfile_n_5\,
      \s1_reg[56]_2\ => \STAGE1.regfile_n_24\,
      \s1_reg[56]_3\ => \STAGE1.regfile_n_30\,
      \s1_reg[56]_4\ => \STAGE1.regfile_n_29\,
      \s1_reg[56]_5\ => \STAGE1.regfile_n_33\,
      \s1_reg[56]_6\ => \STAGE1.regfile_n_32\,
      \s1_reg[56]_7\ => \STAGE1.regfile_n_12\,
      \s1_reg[56]_8\ => \STAGE1.regfile_n_11\,
      \s1_reg[56]_9\ => \STAGE1.regfile_n_6\,
      \s1_reg[57]\ => \STAGE1.regfile_n_20\,
      \s1_reg[57]_0\ => \PIPELINE.pipeline_n_0\,
      \s1_reg[57]_1\ => \STAGE1.regfile_n_26\,
      \s1_reg[57]_10\ => \STAGE1.regfile_n_39\,
      \s1_reg[57]_11\ => \STAGE1.regfile_n_40\,
      \s1_reg[57]_12\ => \STAGE1.regfile_n_41\,
      \s1_reg[57]_13\ => \STAGE1.regfile_n_42\,
      \s1_reg[57]_14\ => \STAGE1.regfile_n_19\,
      \s1_reg[57]_15\ => \STAGE1.regfile_n_18\,
      \s1_reg[57]_16\ => \STAGE1.regfile_n_17\,
      \s1_reg[57]_17\ => \STAGE1.regfile_n_16\,
      \s1_reg[57]_18\ => \STAGE1.regfile_n_15\,
      \s1_reg[57]_19\ => \STAGE1.regfile_n_14\,
      \s1_reg[57]_2\ => \STAGE1.regfile_n_27\,
      \s1_reg[57]_20\ => \STAGE1.regfile_n_13\,
      \s1_reg[57]_21\ => \STAGE1.regfile_n_9\,
      \s1_reg[57]_22\ => \STAGE1.regfile_n_8\,
      \s1_reg[57]_23\ => \STAGE1.regfile_n_7\,
      \s1_reg[57]_24\ => \STAGE1.regfile_n_3\,
      \s1_reg[57]_25\ => \STAGE1.regfile_n_2\,
      \s1_reg[57]_26\ => \STAGE1.regfile_n_1\,
      \s1_reg[57]_27\ => \STAGE1.regfile_n_0\,
      \s1_reg[57]_3\ => \STAGE1.regfile_n_28\,
      \s1_reg[57]_4\ => \STAGE1.regfile_n_31\,
      \s1_reg[57]_5\ => \STAGE1.regfile_n_34\,
      \s1_reg[57]_6\ => \STAGE1.regfile_n_35\,
      \s1_reg[57]_7\ => \STAGE1.regfile_n_36\,
      \s1_reg[57]_8\ => \STAGE1.regfile_n_37\,
      \s1_reg[57]_9\ => \STAGE1.regfile_n_38\,
      \s1_reg[62]\ => \PIPELINE.pipeline_n_195\,
      \s1_reg[63]\ => \PIPELINE.pipeline_n_196\,
      \s1_reg[64]\ => \PIPELINE.pipeline_n_197\,
      \s2_reg[0]\ => \PIPELINE.pipeline_n_44\,
      \s2_reg[0]_0\ => \PIPELINE.pipeline_n_81\,
      \xr_reg[10][31]\(0) => \STAGE2.s2_op_dff_n_40\,
      \xr_reg[11][31]\(0) => \STAGE2.s2_op_dff_n_39\,
      \xr_reg[12][31]\(0) => \STAGE2.s2_op_dff_n_38\,
      \xr_reg[13][31]\(0) => \STAGE2.s2_op_dff_n_37\,
      \xr_reg[14][23]\ => \STAGE2.s2_op_dff_n_82\,
      \xr_reg[14][24]\ => \STAGE2.s2_op_dff_n_83\,
      \xr_reg[14][25]\ => \STAGE2.s2_op_dff_n_84\,
      \xr_reg[14][26]\ => \STAGE2.s2_op_dff_n_85\,
      \xr_reg[14][27]\ => \STAGE2.s2_op_dff_n_86\,
      \xr_reg[14][31]\ => \STAGE2.s2_op_dff_n_32\,
      \xr_reg[14][31]_0\(0) => \STAGE2.s2_op_dff_n_36\,
      \xr_reg[14][31]_1\(31) => \STAGE2.s2_op_dff_n_50\,
      \xr_reg[14][31]_1\(30) => \STAGE2.s2_op_dff_n_51\,
      \xr_reg[14][31]_1\(29) => \STAGE2.s2_op_dff_n_52\,
      \xr_reg[14][31]_1\(28) => \STAGE2.s2_op_dff_n_53\,
      \xr_reg[14][31]_1\(27) => \STAGE2.s2_op_dff_n_54\,
      \xr_reg[14][31]_1\(26) => \STAGE2.s2_op_dff_n_55\,
      \xr_reg[14][31]_1\(25) => \STAGE2.s2_op_dff_n_56\,
      \xr_reg[14][31]_1\(24) => \STAGE2.s2_op_dff_n_57\,
      \xr_reg[14][31]_1\(23) => \STAGE2.s2_op_dff_n_58\,
      \xr_reg[14][31]_1\(22) => \STAGE2.s2_op_dff_n_59\,
      \xr_reg[14][31]_1\(21) => \STAGE2.s2_op_dff_n_60\,
      \xr_reg[14][31]_1\(20) => \STAGE2.s2_op_dff_n_61\,
      \xr_reg[14][31]_1\(19) => \STAGE2.s2_op_dff_n_62\,
      \xr_reg[14][31]_1\(18) => \STAGE2.s2_op_dff_n_63\,
      \xr_reg[14][31]_1\(17) => \STAGE2.s2_op_dff_n_64\,
      \xr_reg[14][31]_1\(16) => \STAGE2.s2_op_dff_n_65\,
      \xr_reg[14][31]_1\(15) => \STAGE2.s2_op_dff_n_66\,
      \xr_reg[14][31]_1\(14) => \STAGE2.s2_op_dff_n_67\,
      \xr_reg[14][31]_1\(13) => \STAGE2.s2_op_dff_n_68\,
      \xr_reg[14][31]_1\(12) => \STAGE2.s2_op_dff_n_69\,
      \xr_reg[14][31]_1\(11) => \STAGE2.s2_op_dff_n_70\,
      \xr_reg[14][31]_1\(10) => \STAGE2.s2_op_dff_n_71\,
      \xr_reg[14][31]_1\(9) => \STAGE2.s2_op_dff_n_72\,
      \xr_reg[14][31]_1\(8) => \STAGE2.s2_op_dff_n_73\,
      \xr_reg[14][31]_1\(7) => \STAGE2.s2_op_dff_n_74\,
      \xr_reg[14][31]_1\(6) => \STAGE2.s2_op_dff_n_75\,
      \xr_reg[14][31]_1\(5) => \STAGE2.s2_op_dff_n_76\,
      \xr_reg[14][31]_1\(4) => \STAGE2.s2_op_dff_n_77\,
      \xr_reg[14][31]_1\(3) => \STAGE2.s2_op_dff_n_78\,
      \xr_reg[14][31]_1\(2) => \STAGE2.s2_op_dff_n_79\,
      \xr_reg[14][31]_1\(1) => \STAGE2.s2_op_dff_n_80\,
      \xr_reg[14][31]_1\(0) => \STAGE2.s2_op_dff_n_81\,
      \xr_reg[14][3]\ => \STAGE2.s2_op_dff_n_192\,
      \xr_reg[14][5]\ => \STAGE2.s2_op_dff_n_186\,
      \xr_reg[14][6]\ => \STAGE2.s2_op_dff_n_185\,
      \xr_reg[14][7]\ => \STAGE2.s2_op_dff_n_184\,
      \xr_reg[15][31]\(0) => \STAGE2.s2_op_dff_n_35\,
      \xr_reg[1][31]\(0) => xr,
      \xr_reg[2][31]\(0) => \STAGE2.s2_op_dff_n_48\,
      \xr_reg[3][31]\(0) => \STAGE2.s2_op_dff_n_47\,
      \xr_reg[4][31]\(0) => \STAGE2.s2_op_dff_n_46\,
      \xr_reg[5][31]\(0) => \STAGE2.s2_op_dff_n_45\,
      \xr_reg[6][31]\(0) => \STAGE2.s2_op_dff_n_44\,
      \xr_reg[7][31]\(0) => \STAGE2.s2_op_dff_n_43\,
      \xr_reg[8][31]\(0) => \STAGE2.s2_op_dff_n_42\,
      \xr_reg[9][31]\(0) => \STAGE2.s2_op_dff_n_41\
    );
core_fault_dff: entity work.\femto_bd_dff__parameterized7\
     port map (
      E(0) => \PIPELINE.pipeline_n_73\,
      clk => clk,
      core_fault => core_fault,
      \rst_r_reg[9]\ => \PREFETCHER.if_pc_dff_n_0\
    );
core_fault_pc_dff: entity work.\femto_bd_dff__parameterized8\
     port map (
      D(31 downto 0) => s1_pc(31 downto 0),
      E(0) => \PIPELINE.pipeline_n_73\,
      clk => clk,
      core_fault_pc(31 downto 0) => core_fault_pc(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_eic_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : in STD_LOGIC;
    p_resp : out STD_LOGIC;
    eic_fault : out STD_LOGIC;
    ext_int_trigger : out STD_LOGIC;
    ext_int_handled : in STD_LOGIC;
    ext_int_src : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_eic_wrapper_0_0 : entity is "femto_eic_wrapper_0_0,eic_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_eic_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_eic_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_eic_wrapper_0_0 : entity is "femto_eic_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_eic_wrapper_0_0 : entity is "eic_wrapper,Vivado 2018.2";
end femto_bd_femto_eic_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_eic_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p_eic REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p_eic RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_eic W_RB";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p_eic ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p_eic ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p_eic RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p_eic WDATA";
begin
  p_rdata(31) <= \<const0>\;
  p_rdata(30) <= \<const0>\;
  p_rdata(29) <= \<const0>\;
  p_rdata(28) <= \<const0>\;
  p_rdata(27) <= \<const0>\;
  p_rdata(26) <= \<const0>\;
  p_rdata(25) <= \<const0>\;
  p_rdata(24) <= \<const0>\;
  p_rdata(23) <= \<const0>\;
  p_rdata(22) <= \<const0>\;
  p_rdata(21) <= \<const0>\;
  p_rdata(20) <= \<const0>\;
  p_rdata(19) <= \<const0>\;
  p_rdata(18) <= \<const0>\;
  p_rdata(17) <= \<const0>\;
  p_rdata(16) <= \<const0>\;
  p_rdata(15) <= \<const0>\;
  p_rdata(14) <= \<const0>\;
  p_rdata(13) <= \<const0>\;
  p_rdata(12) <= \<const0>\;
  p_rdata(11) <= \<const0>\;
  p_rdata(10) <= \<const0>\;
  p_rdata(9) <= \<const0>\;
  p_rdata(8) <= \<const0>\;
  p_rdata(7) <= \<const0>\;
  p_rdata(6) <= \<const0>\;
  p_rdata(5) <= \<const0>\;
  p_rdata(4) <= \<const0>\;
  p_rdata(3) <= \<const0>\;
  p_rdata(2) <= \<const0>\;
  p_rdata(1 downto 0) <= \^p_rdata\(1 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
eic_fault_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => p_req,
      I1 => p_acc(1),
      I2 => p_acc(0),
      O => eic_fault
    );
inst: entity work.femto_bd_eic_wrapper
     port map (
      clk => clk,
      ext_int_handled => ext_int_handled,
      ext_int_src(1 downto 0) => ext_int_src(1 downto 0),
      ext_int_trigger => ext_int_trigger,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_rdata(1 downto 0) => \^p_rdata\(1 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(1 downto 0) => p_wdata(1 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_fault_encoder_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    core_fault : in STD_LOGIC;
    ibus_fault : in STD_LOGIC;
    dbus_fault : in STD_LOGIC;
    pbus_fault : in STD_LOGIC;
    rom_i_fault : in STD_LOGIC;
    rom_d_fault : in STD_LOGIC;
    tcm_i_fault : in STD_LOGIC;
    tcm_d_fault : in STD_LOGIC;
    sram_i_fault : in STD_LOGIC;
    sram_d_fault : in STD_LOGIC;
    nor_i_fault : in STD_LOGIC;
    nor_d_fault : in STD_LOGIC;
    qspi_fault : in STD_LOGIC;
    eic_fault : in STD_LOGIC;
    uart_fault : in STD_LOGIC;
    gpio_fault : in STD_LOGIC;
    tmr_fault : in STD_LOGIC;
    rst_fault : in STD_LOGIC;
    ibus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pbus_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_fault_pc : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fault : out STD_LOGIC;
    fault_cause : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fault_addr : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_fault_encoder_0_0 : entity is "femto_fault_encoder_0_0,fault_encoder,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_fault_encoder_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_fault_encoder_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_fault_encoder_0_0 : entity is "femto_fault_encoder_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_fault_encoder_0_0 : entity is "fault_encoder,Vivado 2018.2";
end femto_bd_femto_fault_encoder_0_0;

architecture STRUCTURE of femto_bd_femto_fault_encoder_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^fault_cause\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of fault : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault FAULT";
  attribute X_INTERFACE_INFO of fault_addr : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault ADDR";
  attribute X_INTERFACE_INFO of fault_cause : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault CAUSE";
begin
  fault_cause(7) <= \<const0>\;
  fault_cause(6) <= \<const0>\;
  fault_cause(5) <= \<const0>\;
  fault_cause(4) <= \<const0>\;
  fault_cause(3) <= \<const0>\;
  fault_cause(2 downto 0) <= \^fault_cause\(2 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_fault_encoder
     port map (
      clk => clk,
      core_fault => core_fault,
      core_fault_pc(31 downto 0) => core_fault_pc(31 downto 0),
      dbus_addr(31 downto 0) => dbus_addr(31 downto 0),
      dbus_fault => dbus_fault,
      eic_fault => eic_fault,
      fault => fault,
      fault_addr(31 downto 0) => fault_addr(31 downto 0),
      fault_cause(2 downto 0) => \^fault_cause\(2 downto 0),
      gpio_fault => gpio_fault,
      ibus_addr(31 downto 0) => ibus_addr(31 downto 0),
      ibus_fault => ibus_fault,
      nor_i_fault => nor_i_fault,
      pbus_addr(31 downto 0) => pbus_addr(31 downto 0),
      pbus_fault => pbus_fault,
      rom_i_fault => rom_i_fault,
      rst_fault => rst_fault,
      rstn => rstn,
      sram_i_fault => sram_i_fault,
      tcm_i_fault => tcm_i_fault,
      tmr_fault => tmr_fault,
      uart_fault => uart_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_gpio_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : in STD_LOGIC;
    p_resp : out STD_LOGIC;
    gpio_fault : out STD_LOGIC;
    dir : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_gpio_wrapper_0_0 : entity is "femto_gpio_wrapper_0_0,gpio_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_gpio_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_gpio_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_gpio_wrapper_0_0 : entity is "femto_gpio_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_gpio_wrapper_0_0 : entity is "gpio_wrapper,Vivado 2018.2";
end femto_bd_femto_gpio_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_gpio_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p_gpio REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p_gpio RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_gpio W_RB";
  attribute X_INTERFACE_INFO of dir : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIR";
  attribute X_INTERFACE_INFO of i : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIN";
  attribute X_INTERFACE_INFO of o : signal is "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DOUT";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p_gpio ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p_gpio ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p_gpio RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p_gpio WDATA";
begin
  p_rdata(31) <= \<const0>\;
  p_rdata(30) <= \<const0>\;
  p_rdata(29) <= \<const0>\;
  p_rdata(28) <= \<const0>\;
  p_rdata(27) <= \<const0>\;
  p_rdata(26) <= \<const0>\;
  p_rdata(25) <= \<const0>\;
  p_rdata(24) <= \<const0>\;
  p_rdata(23) <= \<const0>\;
  p_rdata(22) <= \<const0>\;
  p_rdata(21) <= \<const0>\;
  p_rdata(20) <= \<const0>\;
  p_rdata(19) <= \<const0>\;
  p_rdata(18) <= \<const0>\;
  p_rdata(17) <= \<const0>\;
  p_rdata(16) <= \<const0>\;
  p_rdata(15) <= \<const0>\;
  p_rdata(14) <= \<const0>\;
  p_rdata(13) <= \<const0>\;
  p_rdata(12) <= \<const0>\;
  p_rdata(11) <= \<const0>\;
  p_rdata(10) <= \<const0>\;
  p_rdata(9) <= \<const0>\;
  p_rdata(8) <= \<const0>\;
  p_rdata(7) <= \<const0>\;
  p_rdata(6) <= \<const0>\;
  p_rdata(5) <= \<const0>\;
  p_rdata(4) <= \<const0>\;
  p_rdata(3 downto 0) <= \^p_rdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gpio_fault_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => p_req,
      I1 => p_addr(1),
      I2 => p_addr(0),
      I3 => p_acc(0),
      I4 => p_acc(1),
      O => gpio_fault
    );
inst: entity work.femto_bd_gpio_wrapper
     port map (
      clk => clk,
      dir(3 downto 0) => dir(3 downto 0),
      i(3 downto 0) => i(3 downto 0),
      o(3 downto 0) => o(3 downto 0),
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(3 downto 0) => \^p_rdata\(3 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(3 downto 0) => p_wdata(3 downto 0),
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_rst_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : in STD_LOGIC;
    p_resp : out STD_LOGIC;
    rst_fault : out STD_LOGIC;
    rst_ib : in STD_LOGIC;
    rst_ob : out STD_LOGIC_VECTOR ( 9 downto 0 );
    soc_fault : in STD_LOGIC;
    soc_fault_cause : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soc_fault_addr : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_rst_wrapper_0_0 : entity is "femto_rst_wrapper_0_0,rst_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_rst_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_rst_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_rst_wrapper_0_0 : entity is "femto_rst_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_rst_wrapper_0_0 : entity is "rst_wrapper,Vivado 2018.2";
end femto_bd_femto_rst_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_rst_wrapper_0_0 is
  signal \rst_controller/invld__1\ : STD_LOGIC;
  signal \^rst_ob\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p_rst REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p_rst RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_rst W_RB";
  attribute X_INTERFACE_INFO of soc_fault : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault FAULT";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p_rst ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p_rst ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p_rst RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p_rst WDATA";
  attribute X_INTERFACE_INFO of soc_fault_addr : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault ADDR";
  attribute X_INTERFACE_INFO of soc_fault_cause : signal is "ricynlee:user:femto_faultinfo_bus:1.0 fault CAUSE";
begin
  rst_ob(9) <= \^rst_ob\(8);
  rst_ob(8) <= \^rst_ob\(8);
  rst_ob(7) <= \^rst_ob\(8);
  rst_ob(6) <= \^rst_ob\(8);
  rst_ob(5) <= \^rst_ob\(8);
  rst_ob(4) <= \^rst_ob\(8);
  rst_ob(3) <= \^rst_ob\(8);
  rst_ob(2) <= \^rst_ob\(8);
  rst_ob(1) <= \^rst_ob\(8);
  rst_ob(0) <= \^rst_ob\(8);
inst: entity work.femto_bd_rst_wrapper
     port map (
      clk => clk,
      \invld__1\ => \rst_controller/invld__1\,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(31 downto 0) => p_rdata(31 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(0) => p_wdata(0),
      rst_ib => rst_ib,
      rst_ob(0) => \^rst_ob\(8),
      soc_fault => soc_fault,
      soc_fault_addr(31 downto 0) => soc_fault_addr(31 downto 0),
      soc_fault_cause(7 downto 0) => soc_fault_cause(7 downto 0)
    );
rst_fault_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_req,
      I1 => \rst_controller/invld__1\,
      O => rst_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_tmr_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : in STD_LOGIC;
    p_resp : out STD_LOGIC;
    tmr_fault : out STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_tmr_wrapper_0_0 : entity is "femto_tmr_wrapper_0_0,tmr_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_tmr_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_tmr_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_tmr_wrapper_0_0 : entity is "femto_tmr_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_tmr_wrapper_0_0 : entity is "tmr_wrapper,Vivado 2018.2";
end femto_bd_femto_tmr_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_tmr_wrapper_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p_tmr REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p_tmr RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_tmr W_RB";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p_tmr ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p_tmr ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p_tmr RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p_tmr WDATA";
begin
inst: entity work.femto_bd_tmr_wrapper
     port map (
      clk => clk,
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(2 downto 0) => p_addr(2 downto 0),
      p_rdata(31 downto 0) => p_rdata(31 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(31 downto 0) => p_wdata(31 downto 0),
      rstn => rstn
    );
tmr_fault_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => p_addr(0),
      I1 => p_addr(1),
      I2 => p_acc(0),
      I3 => p_acc(1),
      I4 => p_req,
      O => tmr_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_qspi_controller is
  port (
    nor_resp : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    qspi_d_resp : out STD_LOGIC;
    spi_mosi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    spi_dir : out STD_LOGIC_VECTOR ( 2 downto 0 );
    spi_csb : out STD_LOGIC;
    spi_sclk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    nor_d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_d_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_reg[0]\ : in STD_LOGIC;
    \d_reg[0]_0\ : in STD_LOGIC;
    \d_reg[0]_1\ : in STD_LOGIC;
    rstn : in STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qspi_d_w_rb : in STD_LOGIC;
    spi_miso : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qspi_d_req : in STD_LOGIC;
    qspi_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_qspi_controller : entity is "qspi_controller";
end femto_bd_qspi_controller;

architecture STRUCTURE of femto_bd_qspi_controller is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cfg_dmy_cnt : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cnt_0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal io_dmy_resp : STD_LOGIC;
  signal io_rx_resp : STD_LOGIC;
  signal io_tx_resp : STD_LOGIC;
  signal next_cnt : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal nor_spi_csb : STD_LOGIC;
  signal norcmd : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal norcsr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal qspi_bus_read_controller_n_0 : STD_LOGIC;
  signal qspi_bus_read_controller_n_10 : STD_LOGIC;
  signal qspi_bus_read_controller_n_11 : STD_LOGIC;
  signal qspi_bus_read_controller_n_12 : STD_LOGIC;
  signal qspi_bus_read_controller_n_13 : STD_LOGIC;
  signal qspi_bus_read_controller_n_14 : STD_LOGIC;
  signal qspi_bus_read_controller_n_15 : STD_LOGIC;
  signal qspi_bus_read_controller_n_16 : STD_LOGIC;
  signal qspi_bus_read_controller_n_17 : STD_LOGIC;
  signal qspi_bus_read_controller_n_18 : STD_LOGIC;
  signal qspi_bus_read_controller_n_3 : STD_LOGIC;
  signal qspi_bus_read_controller_n_5 : STD_LOGIC;
  signal qspi_bus_read_controller_n_6 : STD_LOGIC;
  signal qspi_bus_read_controller_n_7 : STD_LOGIC;
  signal qspi_bus_read_controller_n_8 : STD_LOGIC;
  signal qspi_bus_read_controller_n_9 : STD_LOGIC;
  signal qspi_io_n_15 : STD_LOGIC;
  signal qspi_io_n_16 : STD_LOGIC;
  signal qspi_io_n_17 : STD_LOGIC;
  signal qspi_io_n_18 : STD_LOGIC;
  signal qspi_io_n_19 : STD_LOGIC;
  signal qspi_io_n_20 : STD_LOGIC;
  signal qspi_io_n_21 : STD_LOGIC;
  signal qspi_io_n_22 : STD_LOGIC;
  signal qspi_io_n_23 : STD_LOGIC;
  signal qspi_io_n_6 : STD_LOGIC;
  signal qspi_io_n_7 : STD_LOGIC;
  signal qspi_io_n_9 : STD_LOGIC;
  signal qspi_ip_access_controller_n_11 : STD_LOGIC;
  signal qspi_ip_access_controller_n_18 : STD_LOGIC;
  signal qspi_ip_access_controller_n_19 : STD_LOGIC;
  signal qspi_ip_access_controller_n_20 : STD_LOGIC;
  signal qspi_ip_access_controller_n_21 : STD_LOGIC;
  signal qspi_ip_access_controller_n_28 : STD_LOGIC;
  signal qspi_ip_access_controller_n_29 : STD_LOGIC;
  signal qspi_ip_access_controller_n_30 : STD_LOGIC;
  signal qspi_ip_access_controller_n_35 : STD_LOGIC;
  signal qspi_ip_access_controller_n_36 : STD_LOGIC;
  signal qspi_ip_access_controller_n_37 : STD_LOGIC;
  signal qspi_ip_access_controller_n_48 : STD_LOGIC;
  signal qspi_ip_access_controller_n_51 : STD_LOGIC;
  signal qspi_ip_access_controller_n_52 : STD_LOGIC;
  signal qspi_ip_access_controller_n_53 : STD_LOGIC;
  signal qspi_ip_access_controller_n_54 : STD_LOGIC;
  signal qspi_ip_access_controller_n_55 : STD_LOGIC;
  signal qspi_ip_access_controller_n_56 : STD_LOGIC;
  signal qspi_ip_access_controller_n_57 : STD_LOGIC;
  signal qspi_ip_access_controller_n_58 : STD_LOGIC;
  signal qspi_ip_access_controller_n_59 : STD_LOGIC;
  signal qspi_ip_access_controller_n_60 : STD_LOGIC;
  signal qspi_ip_access_controller_n_61 : STD_LOGIC;
  signal qspi_ip_access_controller_n_62 : STD_LOGIC;
  signal qspi_ip_access_controller_n_63 : STD_LOGIC;
  signal qspi_ip_access_controller_n_64 : STD_LOGIC;
  signal qspi_ip_access_controller_n_65 : STD_LOGIC;
  signal qspi_ip_access_controller_n_66 : STD_LOGIC;
  signal qspi_ip_access_controller_n_67 : STD_LOGIC;
  signal qspi_ip_access_controller_n_68 : STD_LOGIC;
  signal qspi_ip_access_controller_n_69 : STD_LOGIC;
  signal qspi_ip_access_controller_n_9 : STD_LOGIC;
  signal qspi_spi_csb : STD_LOGIC;
  signal qspi_tx_req : STD_LOGIC;
  signal qspi_width : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rscnt : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rscnt0_carry__0_n_3\ : STD_LOGIC;
  signal rscnt0_carry_n_0 : STD_LOGIC;
  signal rscnt0_carry_n_1 : STD_LOGIC;
  signal rscnt0_carry_n_2 : STD_LOGIC;
  signal rscnt0_carry_n_3 : STD_LOGIC;
  signal rscnt12_out : STD_LOGIC;
  signal rscnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxq_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxq_full : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 to 2 );
  signal txq_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txq_empty : STD_LOGIC;
  signal wscnt : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \wscnt0_carry__0_n_3\ : STD_LOGIC;
  signal wscnt0_carry_n_0 : STD_LOGIC;
  signal wscnt0_carry_n_1 : STD_LOGIC;
  signal wscnt0_carry_n_2 : STD_LOGIC;
  signal wscnt0_carry_n_3 : STD_LOGIC;
  signal wscnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_rscnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rscnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wscnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wscnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rscnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \rscnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of wscnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wscnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
qspi_bus_read_controller: entity work.femto_bd_qspi_bus_read_controller
     port map (
      D(25 downto 0) => D(25 downto 0),
      Q(5 downto 3) => norcmd(7 downto 5),
      Q(2 downto 0) => norcmd(2 downto 0),
      clk => clk,
      \cnt_reg[1]_0\ => qspi_bus_read_controller_n_13,
      \cnt_reg[3]_0\ => qspi_bus_read_controller_n_9,
      \cnt_reg[3]_1\ => qspi_bus_read_controller_n_16,
      \cnt_reg[3]_2\ => qspi_bus_read_controller_n_17,
      \cnt_reg[3]_3\(0) => next_cnt(3),
      \cnt_reg[3]_4\(0) => cnt_0(3),
      \cnt_reg[7]_0\ => qspi_io_n_6,
      \d_reg[0]\ => \d_reg[0]\,
      \d_reg[0]_0\ => \d_reg[0]_0\,
      \d_reg[0]_1\ => \d_reg[0]_1\,
      \d_reg[25]\(25 downto 0) => Q(25 downto 0),
      \d_reg[6]\(0) => qspi_width(0),
      io_dmy_resp => io_dmy_resp,
      io_rx_resp => io_rx_resp,
      io_tx_resp => io_tx_resp,
      nor_d_rdata(31 downto 0) => nor_d_rdata(31 downto 0),
      nor_resp => nor_resp,
      nor_spi_csb => nor_spi_csb,
      \norcmd_reg[3]\ => qspi_ip_access_controller_n_21,
      \norcmd_reg[4]\ => qspi_ip_access_controller_n_28,
      \norcsr_reg[4]\ => qspi_ip_access_controller_n_11,
      \norcsr_reg[4]_0\ => qspi_ip_access_controller_n_18,
      \norcsr_reg[4]_1\ => qspi_ip_access_controller_n_19,
      \norcsr_reg[5]\ => qspi_ip_access_controller_n_20,
      \norcsr_reg[7]\(5 downto 3) => cfg_dmy_cnt(3 downto 1),
      \norcsr_reg[7]\(2 downto 0) => norcsr(2 downto 0),
      \out\(0) => qspi_bus_read_controller_n_0,
      qspi_spi_csb => qspi_spi_csb,
      qspi_tx_req => qspi_tx_req,
      \rdata_reg[15]_0\(0) => cnt(0),
      \rdata_reg[31]_0\ => qspi_bus_read_controller_n_5,
      \rst_r_reg[9]\ => \^sr\(0),
      rstn => rstn,
      rxq_d(7 downto 0) => rxq_d(7 downto 0),
      \rxq_d_reg[3]\(7 downto 0) => txq_d(7 downto 0),
      \rxq_d_reg[5]\ => qspi_bus_read_controller_n_10,
      \rxq_d_reg[5]_0\ => qspi_bus_read_controller_n_11,
      \rxq_d_reg[7]\ => qspi_bus_read_controller_n_12,
      rxq_full => rxq_full,
      spi_csb_reg_0 => qspi_bus_read_controller_n_6,
      spi_csb_reg_1 => qspi_bus_read_controller_n_7,
      spi_csb_reg_2 => qspi_bus_read_controller_n_8,
      spi_csb_reg_3 => qspi_ip_access_controller_n_9,
      \state_reg[0]\ => qspi_bus_read_controller_n_14,
      \state_reg[0]_0\ => qspi_bus_read_controller_n_18,
      \state_reg[0]_1\ => qspi_io_n_7,
      \state_reg[1]\ => qspi_bus_read_controller_n_15,
      \state_reg[1]_0\ => qspi_ip_access_controller_n_37,
      tx_resp_reg => qspi_io_n_19,
      \txq_d_reg[7]_0\ => qspi_bus_read_controller_n_3,
      txq_empty => txq_empty
    );
qspi_io: entity work.femto_bd_qspi_io
     port map (
      D(4 downto 0) => next_cnt(6 downto 2),
      DI(0) => rscnt12_out,
      \FSM_onehot_state_reg[1]\ => qspi_bus_read_controller_n_8,
      Q(2 downto 0) => cnt_0(3 downto 1),
      clk => clk,
      \cnt_reg[2]_0\ => qspi_io_n_9,
      \cnt_reg[2]_1\ => qspi_io_n_18,
      \cnt_reg[2]_2\ => qspi_io_n_21,
      \cnt_reg[3]_0\ => qspi_io_n_7,
      \cnt_reg[3]_1\ => qspi_bus_read_controller_n_12,
      \cnt_reg[4]_0\ => qspi_io_n_15,
      \cnt_reg[5]_0\ => qspi_io_n_16,
      \cnt_reg[6]_0\ => qspi_io_n_17,
      \cnt_reg[7]_0\ => qspi_io_n_6,
      \cnt_reg[7]_1\(1) => qspi_ip_access_controller_n_29,
      \cnt_reg[7]_1\(0) => qspi_ip_access_controller_n_30,
      dmy_resp_reg_0 => qspi_ip_access_controller_n_54,
      empty_reg => qspi_ip_access_controller_n_53,
      full_reg => qspi_ip_access_controller_n_36,
      full_reg_0 => qspi_ip_access_controller_n_52,
      io_dmy_resp => io_dmy_resp,
      io_rx_resp => io_rx_resp,
      io_tx_resp => io_tx_resp,
      nor_spi_csb => nor_spi_csb,
      \out\(0) => qspi_bus_read_controller_n_0,
      queued_reg => qspi_ip_access_controller_n_48,
      \rst_r_reg[9]\ => \^sr\(0),
      rstn => rstn,
      rx_resp_reg_0 => qspi_bus_read_controller_n_7,
      rxq_d(7 downto 0) => rxq_d(7 downto 0),
      rxq_full => rxq_full,
      spi_csb_reg => qspi_io_n_19,
      spi_csb_reg_0 => qspi_ip_access_controller_n_35,
      spi_csb_reg_1 => qspi_bus_read_controller_n_11,
      spi_csb_reg_2 => qspi_ip_access_controller_n_9,
      spi_csb_reg_3 => qspi_bus_read_controller_n_10,
      spi_csb_reg_4 => qspi_bus_read_controller_n_16,
      spi_csb_reg_5 => qspi_bus_read_controller_n_17,
      spi_csb_reg_6 => qspi_ip_access_controller_n_55,
      spi_csb_reg_7 => qspi_ip_access_controller_n_56,
      spi_csb_reg_8 => qspi_ip_access_controller_n_69,
      spi_dir(2 downto 0) => spi_dir(2 downto 0),
      spi_miso(3 downto 0) => spi_miso(3 downto 0),
      spi_sclk => spi_sclk,
      \state_reg[0]_0\ => qspi_io_n_20,
      \state_reg[0]_1\ => qspi_io_n_23,
      \state_reg[1]_0\ => qspi_io_n_22,
      \state_reg[1]_1\ => qspi_ip_access_controller_n_37,
      tx_resp_reg_0(0) => state(2),
      tx_resp_reg_1 => qspi_bus_read_controller_n_14,
      tx_resp_reg_2 => qspi_bus_read_controller_n_9,
      txq_empty => txq_empty
    );
qspi_ip_access_controller: entity work.femto_bd_qspi_ip_access_controller
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(0) => qspi_ip_access_controller_n_51,
      \FSM_onehot_state_reg[1]\ => qspi_bus_read_controller_n_8,
      \FSM_onehot_state_reg[2]\ => qspi_bus_read_controller_n_3,
      \FSM_onehot_state_reg[2]_0\ => qspi_bus_read_controller_n_6,
      \FSM_onehot_state_reg[5]\ => qspi_ip_access_controller_n_18,
      Q(2 downto 0) => cnt_0(3 downto 1),
      S(3) => qspi_ip_access_controller_n_57,
      S(2) => qspi_ip_access_controller_n_58,
      S(1) => qspi_ip_access_controller_n_59,
      S(0) => qspi_ip_access_controller_n_60,
      clk => clk,
      \cnt_reg[0]_0\ => qspi_ip_access_controller_n_11,
      \cnt_reg[0]_1\ => qspi_ip_access_controller_n_54,
      \cnt_reg[0]_2\(0) => cnt(0),
      \cnt_reg[0]_3\ => qspi_bus_read_controller_n_13,
      \cnt_reg[1]_0\ => qspi_ip_access_controller_n_20,
      \cnt_reg[2]_0\ => qspi_ip_access_controller_n_37,
      \cnt_reg[2]_1\ => qspi_ip_access_controller_n_55,
      \cnt_reg[2]_2\ => qspi_ip_access_controller_n_56,
      \cnt_reg[4]_0\ => qspi_io_n_15,
      \cnt_reg[5]_0\ => qspi_io_n_16,
      \cnt_reg[6]_0\(3 downto 1) => next_cnt(6 downto 4),
      \cnt_reg[6]_0\(0) => next_cnt(2),
      \cnt_reg[6]_1\ => qspi_ip_access_controller_n_35,
      \cnt_reg[6]_2\ => qspi_io_n_17,
      \cnt_reg[7]_0\ => qspi_ip_access_controller_n_52,
      \cnt_reg[7]_1\ => qspi_ip_access_controller_n_53,
      \cnt_reg[7]_2\ => qspi_bus_read_controller_n_5,
      \cnt_reg[7]_3\ => qspi_io_n_6,
      \d_reg[0]\ => \d_reg[0]_0\,
      \d_reg[0]_0\ => \d_reg[0]_1\,
      \d_reg[11]\ => qspi_ip_access_controller_n_48,
      \d_reg[6]\(0) => qspi_width(0),
      io_dmy_resp => io_dmy_resp,
      io_rx_resp => io_rx_resp,
      io_tx_resp => io_tx_resp,
      nor_spi_csb => nor_spi_csb,
      qspi_d_acc(1 downto 0) => qspi_d_acc(1 downto 0),
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_rdata(11 downto 0) => qspi_d_rdata(11 downto 0),
      qspi_d_req => qspi_d_req,
      qspi_d_resp => qspi_d_resp,
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(15 downto 0) => qspi_d_wdata(15 downto 0),
      qspi_spi_csb => qspi_spi_csb,
      qspi_tx_req => qspi_tx_req,
      \rdata_reg[4]_0\(4 downto 0) => wscnt_reg(4 downto 0),
      \rdata_reg[7]_0\(5 downto 3) => cfg_dmy_cnt(3 downto 1),
      \rdata_reg[7]_0\(2 downto 0) => norcsr(2 downto 0),
      \rdata_reg[7]_1\(5 downto 3) => norcmd(7 downto 5),
      \rdata_reg[7]_1\(2 downto 0) => norcmd(2 downto 0),
      \rptr_reg[0]\ => \^sr\(0),
      \rscnt_reg[4]_0\(3) => qspi_ip_access_controller_n_61,
      \rscnt_reg[4]_0\(2) => qspi_ip_access_controller_n_62,
      \rscnt_reg[4]_0\(1) => qspi_ip_access_controller_n_63,
      \rscnt_reg[4]_0\(0) => qspi_ip_access_controller_n_64,
      \rscnt_reg[4]_1\(5 downto 0) => rscnt(6 downto 1),
      \rscnt_reg[6]_0\(4 downto 0) => rscnt_reg(4 downto 0),
      \rscnt_reg[6]_1\(1) => qspi_ip_access_controller_n_67,
      \rscnt_reg[6]_1\(0) => qspi_ip_access_controller_n_68,
      \rst_r_reg[9]\ => qspi_io_n_22,
      rstn => rstn,
      rx_resp_reg => qspi_bus_read_controller_n_18,
      rx_resp_reg_0 => qspi_io_n_18,
      rx_resp_reg_1 => qspi_io_n_21,
      rx_resp_reg_2 => qspi_bus_read_controller_n_7,
      rxq_d(7 downto 0) => rxq_d(7 downto 0),
      \rxq_d_reg[2]\ => qspi_ip_access_controller_n_9,
      \rxq_d_reg[6]\ => qspi_ip_access_controller_n_69,
      rxq_full => rxq_full,
      spi_csb => spi_csb,
      spi_csb_reg_0 => qspi_bus_read_controller_n_11,
      spi_csb_reg_1 => qspi_bus_read_controller_n_15,
      spi_miso(0) => spi_miso(1),
      spi_mosi(3 downto 0) => spi_mosi(3 downto 0),
      \state_reg[0]_0\ => qspi_io_n_9,
      \state_reg[1]_0\(1) => qspi_ip_access_controller_n_29,
      \state_reg[1]_0\(0) => qspi_ip_access_controller_n_30,
      \state_reg[1]_1\ => qspi_ip_access_controller_n_36,
      \state_reg[1]_2\ => qspi_io_n_23,
      \state_reg[2]_0\(0) => state(2),
      tx_resp_reg => qspi_bus_read_controller_n_14,
      tx_resp_reg_0 => qspi_bus_read_controller_n_9,
      tx_resp_reg_1 => qspi_io_n_20,
      \txq_d_reg[3]\ => qspi_ip_access_controller_n_19,
      \txq_d_reg[3]_0\ => qspi_ip_access_controller_n_21,
      \txq_d_reg[4]\ => qspi_ip_access_controller_n_28,
      \txq_d_reg[7]\(7 downto 0) => txq_d(7 downto 0),
      txq_empty => txq_empty,
      \wscnt_reg[4]_0\(5 downto 0) => wscnt(6 downto 1),
      \wscnt_reg[6]_0\(1) => qspi_ip_access_controller_n_65,
      \wscnt_reg[6]_0\(0) => qspi_ip_access_controller_n_66
    );
rscnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rscnt0_carry_n_0,
      CO(2) => rscnt0_carry_n_1,
      CO(1) => rscnt0_carry_n_2,
      CO(0) => rscnt0_carry_n_3,
      CYINIT => rscnt_reg(0),
      DI(3 downto 1) => rscnt_reg(3 downto 1),
      DI(0) => rscnt12_out,
      O(3 downto 0) => rscnt(4 downto 1),
      S(3) => qspi_ip_access_controller_n_61,
      S(2) => qspi_ip_access_controller_n_62,
      S(1) => qspi_ip_access_controller_n_63,
      S(0) => qspi_ip_access_controller_n_64
    );
\rscnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rscnt0_carry_n_0,
      CO(3 downto 1) => \NLW_rscnt0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rscnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rscnt_reg(4),
      O(3 downto 2) => \NLW_rscnt0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rscnt(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => qspi_ip_access_controller_n_67,
      S(0) => qspi_ip_access_controller_n_68
    );
wscnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wscnt0_carry_n_0,
      CO(2) => wscnt0_carry_n_1,
      CO(1) => wscnt0_carry_n_2,
      CO(0) => wscnt0_carry_n_3,
      CYINIT => wscnt_reg(0),
      DI(3 downto 1) => wscnt_reg(3 downto 1),
      DI(0) => qspi_ip_access_controller_n_51,
      O(3 downto 0) => wscnt(4 downto 1),
      S(3) => qspi_ip_access_controller_n_57,
      S(2) => qspi_ip_access_controller_n_58,
      S(1) => qspi_ip_access_controller_n_59,
      S(0) => qspi_ip_access_controller_n_60
    );
\wscnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wscnt0_carry_n_0,
      CO(3 downto 1) => \NLW_wscnt0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wscnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wscnt_reg(4),
      O(3 downto 2) => \NLW_wscnt0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wscnt(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => qspi_ip_access_controller_n_65,
      S(0) => qspi_ip_access_controller_n_66
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_rom_wrapper is
  port (
    rom_d_fault : out STD_LOGIC;
    rom_i_fault : out STD_LOGIC;
    d_resp : out STD_LOGIC;
    i_resp : out STD_LOGIC;
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rstn : in STD_LOGIC;
    clk : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_req : in STD_LOGIC;
    i_req : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_rom_wrapper : entity is "rom_wrapper";
end femto_bd_rom_wrapper;

architecture STRUCTURE of femto_bd_rom_wrapper is
  signal bus_duplexer_n_0 : STD_LOGIC;
  signal bus_duplexer_n_10 : STD_LOGIC;
  signal bus_duplexer_n_2 : STD_LOGIC;
  signal bus_duplexer_n_3 : STD_LOGIC;
  signal bus_duplexer_n_4 : STD_LOGIC;
  signal bus_duplexer_n_5 : STD_LOGIC;
  signal bus_duplexer_n_6 : STD_LOGIC;
  signal bus_duplexer_n_7 : STD_LOGIC;
  signal bus_duplexer_n_8 : STD_LOGIC;
  signal bus_duplexer_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal rdata0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal req : STD_LOGIC;
  signal resp : STD_LOGIC;
begin
bus_duplexer: entity work.femto_bd_bus_duplexer_16
     port map (
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      p_0_in(15 downto 0) => p_0_in(23 downto 8),
      rdata0(7 downto 0) => rdata0(7 downto 0),
      \rdata_reg[24]\ => bus_duplexer_n_9,
      \rdata_reg[25]\ => bus_duplexer_n_8,
      \rdata_reg[26]\ => bus_duplexer_n_7,
      \rdata_reg[27]\ => bus_duplexer_n_6,
      \rdata_reg[28]\ => bus_duplexer_n_5,
      \rdata_reg[29]\ => bus_duplexer_n_4,
      \rdata_reg[30]\ => bus_duplexer_n_3,
      \rdata_reg[31]\ => bus_duplexer_n_2,
      \rdata_reg[31]_0\ => bus_duplexer_n_10,
      req => req,
      resp => resp,
      resp_reg => bus_duplexer_n_0,
      rom_d_fault => rom_d_fault,
      rom_i_fault => rom_i_fault,
      rstn => rstn
    );
rom_controller: entity work.femto_bd_rom_controller
     port map (
      clk => clk,
      d_rdata(31 downto 0) => d_rdata(31 downto 0),
      \d_reg[44]\ => bus_duplexer_n_2,
      \d_reg[44]_0\ => bus_duplexer_n_3,
      \d_reg[44]_1\ => bus_duplexer_n_4,
      \d_reg[44]_2\ => bus_duplexer_n_5,
      \d_reg[44]_3\ => bus_duplexer_n_6,
      \d_reg[44]_4\ => bus_duplexer_n_7,
      \d_reg[44]_5\ => bus_duplexer_n_8,
      \d_reg[44]_6\ => bus_duplexer_n_9,
      \d_reg[46]\ => bus_duplexer_n_10,
      p_0_in(15 downto 0) => p_0_in(23 downto 8),
      rdata0(7 downto 0) => rdata0(7 downto 0),
      req => req,
      resp => resp,
      \rst_r_reg[9]\ => bus_duplexer_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_sram_wrapper is
  port (
    d_resp : out STD_LOGIC;
    sram_d_fault : out STD_LOGIC;
    sram_i_fault : out STD_LOGIC;
    sram_addr : out STD_LOGIC_VECTOR ( 18 downto 0 );
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sram_we_bar : out STD_LOGIC;
    sram_data_dir : out STD_LOGIC;
    sram_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_resp : out STD_LOGIC;
    rstn : in STD_LOGIC;
    clk : in STD_LOGIC;
    sram_data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    d_req : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_req : in STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_sram_wrapper : entity is "sram_wrapper";
end femto_bd_sram_wrapper;

architecture STRUCTURE of femto_bd_sram_wrapper is
  signal bus_duplexer_n_23 : STD_LOGIC;
  signal bus_duplexer_n_24 : STD_LOGIC;
  signal bus_duplexer_n_25 : STD_LOGIC;
  signal bus_duplexer_n_26 : STD_LOGIC;
  signal bus_duplexer_n_27 : STD_LOGIC;
  signal bus_duplexer_n_28 : STD_LOGIC;
  signal bus_duplexer_n_29 : STD_LOGIC;
  signal bus_duplexer_n_30 : STD_LOGIC;
  signal bus_duplexer_n_31 : STD_LOGIC;
  signal bus_duplexer_n_32 : STD_LOGIC;
  signal bus_duplexer_n_33 : STD_LOGIC;
  signal bus_duplexer_n_34 : STD_LOGIC;
  signal bus_duplexer_n_35 : STD_LOGIC;
  signal bus_duplexer_n_36 : STD_LOGIC;
  signal bus_duplexer_n_37 : STD_LOGIC;
  signal bus_duplexer_n_38 : STD_LOGIC;
  signal bus_duplexer_n_39 : STD_LOGIC;
  signal bus_duplexer_n_40 : STD_LOGIC;
  signal bus_duplexer_n_46 : STD_LOGIC;
  signal bus_duplexer_n_47 : STD_LOGIC;
  signal bus_duplexer_n_48 : STD_LOGIC;
  signal bus_duplexer_n_49 : STD_LOGIC;
  signal bus_duplexer_n_50 : STD_LOGIC;
  signal bus_duplexer_n_51 : STD_LOGIC;
  signal bus_duplexer_n_52 : STD_LOGIC;
  signal bus_duplexer_n_53 : STD_LOGIC;
  signal bus_duplexer_n_54 : STD_LOGIC;
  signal bus_duplexer_n_55 : STD_LOGIC;
  signal bus_duplexer_n_56 : STD_LOGIC;
  signal bus_duplexer_n_57 : STD_LOGIC;
  signal bus_duplexer_n_58 : STD_LOGIC;
  signal bus_duplexer_n_59 : STD_LOGIC;
  signal bus_duplexer_n_60 : STD_LOGIC;
  signal bus_duplexer_n_61 : STD_LOGIC;
  signal bus_duplexer_n_62 : STD_LOGIC;
  signal bus_duplexer_n_63 : STD_LOGIC;
  signal bus_duplexer_n_64 : STD_LOGIC;
  signal bus_duplexer_n_65 : STD_LOGIC;
  signal bus_duplexer_n_66 : STD_LOGIC;
  signal bus_duplexer_n_67 : STD_LOGIC;
  signal bus_duplexer_n_68 : STD_LOGIC;
  signal bus_duplexer_n_69 : STD_LOGIC;
  signal bus_duplexer_n_70 : STD_LOGIC;
  signal bus_duplexer_n_71 : STD_LOGIC;
  signal bus_duplexer_n_72 : STD_LOGIC;
  signal bus_duplexer_n_73 : STD_LOGIC;
  signal bus_duplexer_n_74 : STD_LOGIC;
  signal bus_duplexer_n_75 : STD_LOGIC;
  signal bus_duplexer_n_76 : STD_LOGIC;
  signal bus_duplexer_n_77 : STD_LOGIC;
  signal bus_duplexer_n_78 : STD_LOGIC;
  signal d_req_w_rb : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal offset_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal offset_r0 : STD_LOGIC;
  signal req_acc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_w_rb : STD_LOGIC;
  signal resp : STD_LOGIC;
  signal sram_controller_n_1 : STD_LOGIC;
  signal sram_controller_n_10 : STD_LOGIC;
  signal sram_controller_n_11 : STD_LOGIC;
  signal sram_controller_n_12 : STD_LOGIC;
  signal sram_controller_n_13 : STD_LOGIC;
  signal sram_controller_n_14 : STD_LOGIC;
  signal sram_controller_n_15 : STD_LOGIC;
  signal sram_controller_n_16 : STD_LOGIC;
  signal sram_controller_n_17 : STD_LOGIC;
  signal sram_controller_n_18 : STD_LOGIC;
  signal sram_controller_n_19 : STD_LOGIC;
  signal sram_controller_n_20 : STD_LOGIC;
  signal sram_controller_n_21 : STD_LOGIC;
  signal sram_controller_n_22 : STD_LOGIC;
  signal sram_controller_n_23 : STD_LOGIC;
  signal sram_controller_n_24 : STD_LOGIC;
  signal sram_controller_n_25 : STD_LOGIC;
  signal sram_controller_n_26 : STD_LOGIC;
  signal sram_controller_n_27 : STD_LOGIC;
  signal sram_controller_n_28 : STD_LOGIC;
  signal sram_controller_n_29 : STD_LOGIC;
  signal sram_controller_n_30 : STD_LOGIC;
  signal sram_controller_n_31 : STD_LOGIC;
  signal sram_controller_n_32 : STD_LOGIC;
  signal sram_controller_n_33 : STD_LOGIC;
  signal sram_controller_n_34 : STD_LOGIC;
  signal sram_controller_n_35 : STD_LOGIC;
  signal sram_controller_n_36 : STD_LOGIC;
  signal sram_controller_n_37 : STD_LOGIC;
  signal sram_controller_n_38 : STD_LOGIC;
  signal sram_controller_n_39 : STD_LOGIC;
  signal sram_controller_n_4 : STD_LOGIC;
  signal sram_controller_n_40 : STD_LOGIC;
  signal sram_controller_n_41 : STD_LOGIC;
  signal sram_controller_n_42 : STD_LOGIC;
  signal sram_controller_n_6 : STD_LOGIC;
  signal sram_controller_n_7 : STD_LOGIC;
  signal sram_controller_n_76 : STD_LOGIC;
  signal sram_controller_n_77 : STD_LOGIC;
  signal sram_controller_n_78 : STD_LOGIC;
  signal sram_controller_n_79 : STD_LOGIC;
  signal sram_controller_n_8 : STD_LOGIC;
  signal sram_controller_n_80 : STD_LOGIC;
  signal sram_controller_n_81 : STD_LOGIC;
  signal sram_controller_n_82 : STD_LOGIC;
  signal sram_controller_n_83 : STD_LOGIC;
  signal sram_controller_n_84 : STD_LOGIC;
  signal sram_controller_n_85 : STD_LOGIC;
  signal sram_controller_n_86 : STD_LOGIC;
  signal sram_controller_n_87 : STD_LOGIC;
  signal sram_controller_n_88 : STD_LOGIC;
  signal sram_controller_n_89 : STD_LOGIC;
  signal sram_controller_n_9 : STD_LOGIC;
  signal sram_controller_n_90 : STD_LOGIC;
  signal sram_controller_n_91 : STD_LOGIC;
  signal sram_controller_n_92 : STD_LOGIC;
begin
bus_duplexer: entity work.femto_bd_bus_duplexer_6
     port map (
      D(36) => req_w_rb,
      D(35 downto 34) => req_addr(1 downto 0),
      D(33 downto 32) => req_acc(1 downto 0),
      D(31) => bus_duplexer_n_46,
      D(30) => bus_duplexer_n_47,
      D(29) => bus_duplexer_n_48,
      D(28) => bus_duplexer_n_49,
      D(27) => bus_duplexer_n_50,
      D(26) => bus_duplexer_n_51,
      D(25) => bus_duplexer_n_52,
      D(24) => bus_duplexer_n_53,
      D(23) => bus_duplexer_n_54,
      D(22) => bus_duplexer_n_55,
      D(21) => bus_duplexer_n_56,
      D(20) => bus_duplexer_n_57,
      D(19) => bus_duplexer_n_58,
      D(18) => bus_duplexer_n_59,
      D(17) => bus_duplexer_n_60,
      D(16) => bus_duplexer_n_61,
      D(15) => bus_duplexer_n_62,
      D(14) => bus_duplexer_n_63,
      D(13) => bus_duplexer_n_64,
      D(12) => bus_duplexer_n_65,
      D(11) => bus_duplexer_n_66,
      D(10) => bus_duplexer_n_67,
      D(9) => bus_duplexer_n_68,
      D(8) => bus_duplexer_n_69,
      D(7) => bus_duplexer_n_70,
      D(6) => bus_duplexer_n_71,
      D(5) => bus_duplexer_n_72,
      D(4) => bus_duplexer_n_73,
      D(3) => bus_duplexer_n_74,
      D(2) => bus_duplexer_n_75,
      D(1) => bus_duplexer_n_76,
      D(0) => bus_duplexer_n_77,
      \FSM_sequential_state_reg[1]_0\(0) => \next_state__0\(1),
      Q(36) => sram_controller_n_6,
      Q(35) => sram_controller_n_7,
      Q(34) => sram_controller_n_8,
      Q(33) => sram_controller_n_9,
      Q(32) => sram_controller_n_10,
      Q(31) => sram_controller_n_11,
      Q(30) => sram_controller_n_12,
      Q(29) => sram_controller_n_13,
      Q(28) => sram_controller_n_14,
      Q(27) => sram_controller_n_15,
      Q(26) => sram_controller_n_16,
      Q(25) => sram_controller_n_17,
      Q(24) => sram_controller_n_18,
      Q(23) => sram_controller_n_19,
      Q(22) => sram_controller_n_20,
      Q(21) => sram_controller_n_21,
      Q(20) => sram_controller_n_22,
      Q(19) => sram_controller_n_23,
      Q(18) => sram_controller_n_24,
      Q(17) => sram_controller_n_25,
      Q(16) => sram_controller_n_26,
      Q(15) => sram_controller_n_27,
      Q(14) => sram_controller_n_28,
      Q(13) => sram_controller_n_29,
      Q(12) => sram_controller_n_30,
      Q(11) => sram_controller_n_31,
      Q(10) => sram_controller_n_32,
      Q(9) => sram_controller_n_33,
      Q(8) => sram_controller_n_34,
      Q(7) => sram_controller_n_35,
      Q(6) => sram_controller_n_36,
      Q(5) => sram_controller_n_37,
      Q(4) => sram_controller_n_38,
      Q(3) => sram_controller_n_39,
      Q(2) => sram_controller_n_40,
      Q(1) => sram_controller_n_41,
      Q(0) => sram_controller_n_42,
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(18 downto 0) => d_addr(18 downto 0),
      \d_reg[34]\(0) => d_req_w_rb,
      \d_reg[36]\ => bus_duplexer_n_40,
      \d_reg[36]_0\ => sram_controller_n_92,
      \d_reg[37]\ => bus_duplexer_n_39,
      \d_reg[37]_0\ => sram_controller_n_91,
      \d_reg[38]\ => bus_duplexer_n_38,
      \d_reg[38]_0\ => sram_controller_n_90,
      \d_reg[39]\ => bus_duplexer_n_37,
      \d_reg[39]_0\ => sram_controller_n_89,
      \d_reg[40]\ => bus_duplexer_n_36,
      \d_reg[40]_0\ => sram_controller_n_88,
      \d_reg[41]\ => bus_duplexer_n_35,
      \d_reg[41]_0\ => sram_controller_n_87,
      \d_reg[42]\ => bus_duplexer_n_34,
      \d_reg[42]_0\ => sram_controller_n_86,
      \d_reg[43]\ => bus_duplexer_n_33,
      \d_reg[43]_0\ => sram_controller_n_85,
      \d_reg[44]\ => bus_duplexer_n_32,
      \d_reg[44]_0\ => sram_controller_n_84,
      \d_reg[45]\ => bus_duplexer_n_31,
      \d_reg[45]_0\ => sram_controller_n_83,
      \d_reg[46]\ => bus_duplexer_n_30,
      \d_reg[46]_0\ => sram_controller_n_82,
      \d_reg[47]\ => bus_duplexer_n_29,
      \d_reg[47]_0\ => sram_controller_n_81,
      \d_reg[48]\ => bus_duplexer_n_28,
      \d_reg[48]_0\ => sram_controller_n_80,
      \d_reg[49]\ => bus_duplexer_n_27,
      \d_reg[49]_0\ => sram_controller_n_79,
      \d_reg[50]\ => bus_duplexer_n_26,
      \d_reg[50]_0\ => sram_controller_n_78,
      \d_reg[51]\ => bus_duplexer_n_25,
      \d_reg[51]_0\ => sram_controller_n_77,
      \d_reg[52]\ => bus_duplexer_n_24,
      \d_reg[52]_0\ => sram_controller_n_76,
      \d_reg[53]\ => bus_duplexer_n_23,
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(18 downto 0) => i_addr(18 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      i_wdata(31 downto 0) => i_wdata(31 downto 0),
      offset_r(1 downto 0) => offset_r(1 downto 0),
      offset_r0 => offset_r0,
      \offset_r_reg[0]\ => sram_controller_n_4,
      \offset_r_reg[1]\ => sram_controller_n_1,
      resp => resp,
      resp_reg => bus_duplexer_n_78,
      rstn => rstn,
      sram_addr(18 downto 0) => sram_addr(18 downto 0),
      sram_d_fault => sram_d_fault,
      sram_data_out(7 downto 0) => sram_data_out(7 downto 0),
      sram_i_fault => sram_i_fault
    );
sram_controller: entity work.femto_bd_sram_controller
     port map (
      D(36) => req_w_rb,
      D(35 downto 34) => req_addr(1 downto 0),
      D(33 downto 32) => req_acc(1 downto 0),
      D(31) => bus_duplexer_n_46,
      D(30) => bus_duplexer_n_47,
      D(29) => bus_duplexer_n_48,
      D(28) => bus_duplexer_n_49,
      D(27) => bus_duplexer_n_50,
      D(26) => bus_duplexer_n_51,
      D(25) => bus_duplexer_n_52,
      D(24) => bus_duplexer_n_53,
      D(23) => bus_duplexer_n_54,
      D(22) => bus_duplexer_n_55,
      D(21) => bus_duplexer_n_56,
      D(20) => bus_duplexer_n_57,
      D(19) => bus_duplexer_n_58,
      D(18) => bus_duplexer_n_59,
      D(17) => bus_duplexer_n_60,
      D(16) => bus_duplexer_n_61,
      D(15) => bus_duplexer_n_62,
      D(14) => bus_duplexer_n_63,
      D(13) => bus_duplexer_n_64,
      D(12) => bus_duplexer_n_65,
      D(11) => bus_duplexer_n_66,
      D(10) => bus_duplexer_n_67,
      D(9) => bus_duplexer_n_68,
      D(8) => bus_duplexer_n_69,
      D(7) => bus_duplexer_n_70,
      D(6) => bus_duplexer_n_71,
      D(5) => bus_duplexer_n_72,
      D(4) => bus_duplexer_n_73,
      D(3) => bus_duplexer_n_74,
      D(2) => bus_duplexer_n_75,
      D(1) => bus_duplexer_n_76,
      D(0) => bus_duplexer_n_77,
      Q(36) => sram_controller_n_6,
      Q(35) => sram_controller_n_7,
      Q(34) => sram_controller_n_8,
      Q(33) => sram_controller_n_9,
      Q(32) => sram_controller_n_10,
      Q(31) => sram_controller_n_11,
      Q(30) => sram_controller_n_12,
      Q(29) => sram_controller_n_13,
      Q(28) => sram_controller_n_14,
      Q(27) => sram_controller_n_15,
      Q(26) => sram_controller_n_16,
      Q(25) => sram_controller_n_17,
      Q(24) => sram_controller_n_18,
      Q(23) => sram_controller_n_19,
      Q(22) => sram_controller_n_20,
      Q(21) => sram_controller_n_21,
      Q(20) => sram_controller_n_22,
      Q(19) => sram_controller_n_23,
      Q(18) => sram_controller_n_24,
      Q(17) => sram_controller_n_25,
      Q(16) => sram_controller_n_26,
      Q(15) => sram_controller_n_27,
      Q(14) => sram_controller_n_28,
      Q(13) => sram_controller_n_29,
      Q(12) => sram_controller_n_30,
      Q(11) => sram_controller_n_31,
      Q(10) => sram_controller_n_32,
      Q(9) => sram_controller_n_33,
      Q(8) => sram_controller_n_34,
      Q(7) => sram_controller_n_35,
      Q(6) => sram_controller_n_36,
      Q(5) => sram_controller_n_37,
      Q(4) => sram_controller_n_38,
      Q(3) => sram_controller_n_39,
      Q(2) => sram_controller_n_40,
      Q(1) => sram_controller_n_41,
      Q(0) => sram_controller_n_42,
      clk => clk,
      \d_reg[0]\(0) => \next_state__0\(1),
      \d_reg[32]\(0) => d_req_w_rb,
      \d_reg[37]\ => bus_duplexer_n_40,
      \d_reg[38]\ => bus_duplexer_n_39,
      \d_reg[39]\ => bus_duplexer_n_38,
      \d_reg[40]\ => bus_duplexer_n_37,
      \d_reg[41]\ => bus_duplexer_n_36,
      \d_reg[42]\ => bus_duplexer_n_35,
      \d_reg[43]\ => bus_duplexer_n_34,
      \d_reg[44]\ => bus_duplexer_n_33,
      \d_reg[45]\ => bus_duplexer_n_32,
      \d_reg[46]\ => bus_duplexer_n_31,
      \d_reg[47]\ => bus_duplexer_n_30,
      \d_reg[48]\ => bus_duplexer_n_29,
      \d_reg[49]\ => bus_duplexer_n_28,
      \d_reg[50]\ => bus_duplexer_n_27,
      \d_reg[51]\ => bus_duplexer_n_26,
      \d_reg[52]\ => bus_duplexer_n_25,
      \d_reg[53]\ => bus_duplexer_n_24,
      i_rdata(31 downto 0) => i_rdata(31 downto 0),
      offset_r(1 downto 0) => offset_r(1 downto 0),
      offset_r0 => offset_r0,
      \offset_r_reg[0]_0\ => bus_duplexer_n_78,
      \pad_sram_addr_0[10]\ => sram_controller_n_84,
      \pad_sram_addr_0[11]\ => sram_controller_n_83,
      \pad_sram_addr_0[12]\ => sram_controller_n_82,
      \pad_sram_addr_0[13]\ => sram_controller_n_81,
      \pad_sram_addr_0[14]\ => sram_controller_n_80,
      \pad_sram_addr_0[15]\ => sram_controller_n_79,
      \pad_sram_addr_0[16]\ => sram_controller_n_78,
      \pad_sram_addr_0[17]\ => sram_controller_n_77,
      \pad_sram_addr_0[18]\ => sram_controller_n_76,
      \pad_sram_addr_0[2]\ => sram_controller_n_92,
      \pad_sram_addr_0[3]\ => sram_controller_n_91,
      \pad_sram_addr_0[4]\ => sram_controller_n_90,
      \pad_sram_addr_0[5]\ => sram_controller_n_89,
      \pad_sram_addr_0[6]\ => sram_controller_n_88,
      \pad_sram_addr_0[7]\ => sram_controller_n_87,
      \pad_sram_addr_0[8]\ => sram_controller_n_86,
      \pad_sram_addr_0[9]\ => sram_controller_n_85,
      \rdata_reg[7]_0\ => sram_controller_n_4,
      resp => resp,
      resp_reg_0 => sram_controller_n_1,
      resp_reg_1 => bus_duplexer_n_23,
      rstn => rstn,
      sram_data_dir => sram_data_dir,
      sram_data_in(7 downto 0) => sram_data_in(7 downto 0),
      sram_we_bar => sram_we_bar
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_tcm_wrapper is
  port (
    tcm_d_fault : out STD_LOGIC;
    tcm_i_fault : out STD_LOGIC;
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_resp : out STD_LOGIC;
    i_resp : out STD_LOGIC;
    rstn : in STD_LOGIC;
    clk : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d_req : in STD_LOGIC;
    d_w_rb : in STD_LOGIC;
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_req : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_addr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_tcm_wrapper : entity is "tcm_wrapper";
end femto_bd_tcm_wrapper;

architecture STRUCTURE of femto_bd_tcm_wrapper is
  signal bus_duplexer_n_0 : STD_LOGIC;
  signal bus_duplexer_n_1 : STD_LOGIC;
  signal bus_duplexer_n_15 : STD_LOGIC;
  signal bus_duplexer_n_16 : STD_LOGIC;
  signal bus_duplexer_n_17 : STD_LOGIC;
  signal bus_duplexer_n_18 : STD_LOGIC;
  signal bus_duplexer_n_19 : STD_LOGIC;
  signal bus_duplexer_n_20 : STD_LOGIC;
  signal bus_duplexer_n_21 : STD_LOGIC;
  signal bus_duplexer_n_22 : STD_LOGIC;
  signal bus_duplexer_n_23 : STD_LOGIC;
  signal bus_duplexer_n_24 : STD_LOGIC;
  signal bus_duplexer_n_25 : STD_LOGIC;
  signal bus_duplexer_n_26 : STD_LOGIC;
  signal bus_duplexer_n_27 : STD_LOGIC;
  signal bus_duplexer_n_28 : STD_LOGIC;
  signal bus_duplexer_n_29 : STD_LOGIC;
  signal bus_duplexer_n_4 : STD_LOGIC;
  signal bus_duplexer_n_62 : STD_LOGIC;
  signal bus_duplexer_n_63 : STD_LOGIC;
  signal bus_duplexer_n_66 : STD_LOGIC;
  signal bus_duplexer_n_67 : STD_LOGIC;
  signal bus_duplexer_n_68 : STD_LOGIC;
  signal bus_duplexer_n_69 : STD_LOGIC;
  signal bus_duplexer_n_70 : STD_LOGIC;
  signal bus_duplexer_n_71 : STD_LOGIC;
  signal bus_duplexer_n_72 : STD_LOGIC;
  signal bus_duplexer_n_73 : STD_LOGIC;
  signal bus_duplexer_n_74 : STD_LOGIC;
  signal bus_duplexer_n_75 : STD_LOGIC;
  signal bus_duplexer_n_76 : STD_LOGIC;
  signal bus_duplexer_n_77 : STD_LOGIC;
  signal bus_duplexer_n_78 : STD_LOGIC;
  signal bus_duplexer_n_79 : STD_LOGIC;
  signal bus_duplexer_n_80 : STD_LOGIC;
  signal bus_duplexer_n_81 : STD_LOGIC;
  signal cell_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal resp : STD_LOGIC;
begin
bus_duplexer: entity work.femto_bd_bus_duplexer_11
     port map (
      A(7) => bus_duplexer_n_66,
      A(6) => bus_duplexer_n_67,
      A(5) => bus_duplexer_n_68,
      A(4) => bus_duplexer_n_69,
      A(3) => bus_duplexer_n_70,
      A(2) => bus_duplexer_n_71,
      A(1) => bus_duplexer_n_72,
      A(0) => bus_duplexer_n_73,
      E(0) => bus_duplexer_n_63,
      cell_addr(9 downto 0) => cell_addr(9 downto 0),
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      i_wdata(31 downto 0) => i_wdata(31 downto 0),
      p_0_in1_in(31 downto 0) => p_0_in1_in(31 downto 0),
      \rdata_reg[0]\ => bus_duplexer_n_0,
      \rdata_reg[0]_0\ => bus_duplexer_n_4,
      \rdata_reg[0]_1\ => bus_duplexer_n_15,
      \rdata_reg[0]_2\ => bus_duplexer_n_16,
      \rdata_reg[0]_3\ => bus_duplexer_n_17,
      \rdata_reg[0]_4\ => bus_duplexer_n_62,
      \rdata_reg[15]\ => bus_duplexer_n_18,
      \rdata_reg[15]_0\ => bus_duplexer_n_19,
      \rdata_reg[15]_1\ => bus_duplexer_n_20,
      \rdata_reg[15]_2\ => bus_duplexer_n_21,
      \rdata_reg[23]\ => bus_duplexer_n_22,
      \rdata_reg[23]_0\ => bus_duplexer_n_23,
      \rdata_reg[23]_1\ => bus_duplexer_n_24,
      \rdata_reg[23]_2\ => bus_duplexer_n_25,
      \rdata_reg[24]\ => bus_duplexer_n_26,
      \rdata_reg[24]_0\ => bus_duplexer_n_27,
      \rdata_reg[24]_1\ => bus_duplexer_n_28,
      \rdata_reg[24]_2\ => bus_duplexer_n_29,
      \rdata_reg[30]\(7) => bus_duplexer_n_74,
      \rdata_reg[30]\(6) => bus_duplexer_n_75,
      \rdata_reg[30]\(5) => bus_duplexer_n_76,
      \rdata_reg[30]\(4) => bus_duplexer_n_77,
      \rdata_reg[30]\(3) => bus_duplexer_n_78,
      \rdata_reg[30]\(2) => bus_duplexer_n_79,
      \rdata_reg[30]\(1) => bus_duplexer_n_80,
      \rdata_reg[30]\(0) => bus_duplexer_n_81,
      resp => resp,
      resp_reg => bus_duplexer_n_1,
      rstn => rstn,
      tcm_d_fault => tcm_d_fault,
      tcm_i_fault => tcm_i_fault
    );
tcm_controller: entity work.femto_bd_tcm_controller
     port map (
      A(7) => bus_duplexer_n_66,
      A(6) => bus_duplexer_n_67,
      A(5) => bus_duplexer_n_68,
      A(4) => bus_duplexer_n_69,
      A(3) => bus_duplexer_n_70,
      A(2) => bus_duplexer_n_71,
      A(1) => bus_duplexer_n_72,
      A(0) => bus_duplexer_n_73,
      E(0) => bus_duplexer_n_63,
      cell_addr(9 downto 0) => cell_addr(9 downto 0),
      clk => clk,
      \d_reg[34]\ => bus_duplexer_n_62,
      \d_reg[35]\ => bus_duplexer_n_0,
      \d_reg[44]\(7) => bus_duplexer_n_74,
      \d_reg[44]\(6) => bus_duplexer_n_75,
      \d_reg[44]\(5) => bus_duplexer_n_76,
      \d_reg[44]\(4) => bus_duplexer_n_77,
      \d_reg[44]\(3) => bus_duplexer_n_78,
      \d_reg[44]\(2) => bus_duplexer_n_79,
      \d_reg[44]\(1) => bus_duplexer_n_80,
      \d_reg[44]\(0) => bus_duplexer_n_81,
      \d_reg[45]\ => bus_duplexer_n_4,
      \d_reg[45]_0\ => bus_duplexer_n_16,
      \d_reg[45]_1\ => bus_duplexer_n_17,
      \d_reg[45]_10\ => bus_duplexer_n_29,
      \d_reg[45]_2\ => bus_duplexer_n_18,
      \d_reg[45]_3\ => bus_duplexer_n_20,
      \d_reg[45]_4\ => bus_duplexer_n_21,
      \d_reg[45]_5\ => bus_duplexer_n_22,
      \d_reg[45]_6\ => bus_duplexer_n_24,
      \d_reg[45]_7\ => bus_duplexer_n_25,
      \d_reg[45]_8\ => bus_duplexer_n_26,
      \d_reg[45]_9\ => bus_duplexer_n_28,
      \d_reg[46]\ => bus_duplexer_n_15,
      \d_reg[46]_0\ => bus_duplexer_n_19,
      \d_reg[46]_1\ => bus_duplexer_n_23,
      \d_reg[46]_2\ => bus_duplexer_n_27,
      i_rdata(31 downto 0) => i_rdata(31 downto 0),
      p_0_in1_in(31 downto 0) => p_0_in1_in(31 downto 0),
      resp => resp,
      \rst_r_reg[9]\ => bus_duplexer_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_uart_controller is
  port (
    p_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_resp : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    tx : out STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstn : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_req : in STD_LOGIC;
    clk : in STD_LOGIC;
    rx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_uart_controller : entity is "uart_controller";
end femto_bd_uart_controller;

architecture STRUCTURE of femto_bd_uart_controller is
  signal \dout__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_14_in : STD_LOGIC;
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxinten_i_1_n_0 : STD_LOGIC;
  signal rxinten_reg_n_0 : STD_LOGIC;
  signal ux_n_0 : STD_LOGIC;
  signal ux_n_2 : STD_LOGIC;
  signal ux_n_4 : STD_LOGIC;
begin
  p_rdata(7 downto 0) <= \^p_rdata\(7 downto 0);
\rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ux_n_4,
      I1 => \rdata[6]_i_2_n_0\,
      I2 => \^p_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_addr(1),
      I1 => \rdata[6]_i_2_n_0\,
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => ux_n_2,
      I1 => rstn,
      I2 => p_w_rb,
      I3 => p_addr(0),
      I4 => p_addr(1),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => p_addr(0),
      I1 => rxinten_reg_n_0,
      I2 => p_addr(1),
      I3 => \dout__0\(7),
      I4 => \rdata[6]_i_2_n_0\,
      I5 => \^p_rdata\(7),
      O => \rdata[7]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^p_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(1),
      Q => \^p_rdata\(1),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(2),
      Q => \^p_rdata\(2),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(3),
      Q => \^p_rdata\(3),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(4),
      Q => \^p_rdata\(4),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(5),
      Q => \^p_rdata\(5),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rdata[6]_i_2_n_0\,
      D => \dout__0\(6),
      Q => \^p_rdata\(6),
      R => \rdata[6]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rdata[7]_i_1_n_0\,
      Q => \^p_rdata\(7),
      R => '0'
    );
resp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000082A8"
    )
        port map (
      I0 => p_req,
      I1 => p_addr(0),
      I2 => p_addr(1),
      I3 => p_w_rb,
      I4 => p_acc(0),
      I5 => p_acc(1),
      O => p_14_in
    );
resp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_14_in,
      Q => p_resp,
      R => ux_n_0
    );
rxinten_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => rxinten_reg_n_0,
      I1 => p_addr(1),
      I2 => p_w_rb,
      I3 => ux_n_2,
      I4 => p_wdata(7),
      O => rxinten_i_1_n_0
    );
rxinten_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rxinten_i_1_n_0,
      Q => rxinten_reg_n_0,
      R => ux_n_0
    );
ux: entity work.femto_bd_uart_transceiver
     port map (
      SR(0) => ux_n_0,
      clk => clk,
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(1 downto 0) => p_addr(1 downto 0),
      p_req => p_req,
      p_w_rb => p_w_rb,
      p_wdata(7 downto 0) => p_wdata(7 downto 0),
      \rdata_reg[0]\ => ux_n_4,
      \rdata_reg[1]\ => ux_n_2,
      \rdata_reg[7]\(6 downto 0) => \dout__0\(7 downto 1),
      rstn => rstn,
      rx => rx,
      rxinten_reg => rxinten_reg_n_0,
      tx => tx
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_core_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    core_fault : out STD_LOGIC;
    core_fault_pc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ext_int_trigger : in STD_LOGIC;
    ext_int_handled : out STD_LOGIC;
    dbus_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_w_rb : out STD_LOGIC;
    dbus_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dbus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dbus_req : out STD_LOGIC;
    dbus_resp : in STD_LOGIC;
    ibus_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_w_rb : out STD_LOGIC;
    ibus_acc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ibus_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ibus_req : out STD_LOGIC;
    ibus_resp : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_core_0_0 : entity is "femto_core_0_0,core,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_core_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_core_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_core_0_0 : entity is "femto_core_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_core_0_0 : entity is "core,Vivado 2018.2";
end femto_bd_femto_core_0_0;

architecture STRUCTURE of femto_bd_femto_core_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  signal n_0_2046 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_0 : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of i_2046 : label is "soft_lutpair457";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dbus_req : signal is "ricynlee:user:femto_bus:1.0 d REQ";
  attribute X_INTERFACE_INFO of dbus_resp : signal is "ricynlee:user:femto_bus:1.0 d RESP";
  attribute X_INTERFACE_INFO of dbus_w_rb : signal is "ricynlee:user:femto_bus:1.0 d W_RB";
  attribute X_INTERFACE_INFO of ibus_req : signal is "ricynlee:user:femto_bus:1.0 i REQ";
  attribute X_INTERFACE_INFO of ibus_resp : signal is "ricynlee:user:femto_bus:1.0 i RESP";
  attribute X_INTERFACE_INFO of ibus_w_rb : signal is "ricynlee:user:femto_bus:1.0 i W_RB";
  attribute X_INTERFACE_INFO of dbus_acc : signal is "ricynlee:user:femto_bus:1.0 d ACC";
  attribute X_INTERFACE_INFO of dbus_addr : signal is "ricynlee:user:femto_bus:1.0 d ADDR";
  attribute X_INTERFACE_INFO of dbus_rdata : signal is "ricynlee:user:femto_bus:1.0 d RDATA";
  attribute X_INTERFACE_INFO of dbus_wdata : signal is "ricynlee:user:femto_bus:1.0 d WDATA";
  attribute X_INTERFACE_INFO of ibus_acc : signal is "ricynlee:user:femto_bus:1.0 i ACC";
  attribute X_INTERFACE_INFO of ibus_addr : signal is "ricynlee:user:femto_bus:1.0 i ADDR";
  attribute X_INTERFACE_INFO of ibus_rdata : signal is "ricynlee:user:femto_bus:1.0 i RDATA";
  attribute X_INTERFACE_INFO of ibus_wdata : signal is "ricynlee:user:femto_bus:1.0 i WDATA";
begin
  ibus_w_rb <= \<const0>\;
  ibus_wdata(31) <= \<const0>\;
  ibus_wdata(30) <= \<const0>\;
  ibus_wdata(29) <= \<const0>\;
  ibus_wdata(28) <= \<const0>\;
  ibus_wdata(27) <= \<const0>\;
  ibus_wdata(26) <= \<const0>\;
  ibus_wdata(25) <= \<const0>\;
  ibus_wdata(24) <= \<const0>\;
  ibus_wdata(23) <= \<const0>\;
  ibus_wdata(22) <= \<const0>\;
  ibus_wdata(21) <= \<const0>\;
  ibus_wdata(20) <= \<const0>\;
  ibus_wdata(19) <= \<const0>\;
  ibus_wdata(18) <= \<const0>\;
  ibus_wdata(17) <= \<const0>\;
  ibus_wdata(16) <= \<const0>\;
  ibus_wdata(15) <= \<const0>\;
  ibus_wdata(14) <= \<const0>\;
  ibus_wdata(13) <= \<const0>\;
  ibus_wdata(12) <= \<const0>\;
  ibus_wdata(11) <= \<const0>\;
  ibus_wdata(10) <= \<const0>\;
  ibus_wdata(9) <= \<const0>\;
  ibus_wdata(8) <= \<const0>\;
  ibus_wdata(7) <= \<const0>\;
  ibus_wdata(6) <= \<const0>\;
  ibus_wdata(5) <= \<const0>\;
  ibus_wdata(4) <= \<const0>\;
  ibus_wdata(3) <= \<const0>\;
  ibus_wdata(2) <= \<const0>\;
  ibus_wdata(1) <= \<const0>\;
  ibus_wdata(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => n_0_0
    );
i_2046: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn,
      O => n_0_2046
    );
inst: entity work.femto_bd_core
     port map (
      Q(34 downto 33) => dbus_acc(1 downto 0),
      Q(32) => dbus_w_rb,
      Q(31 downto 0) => dbus_wdata(31 downto 0),
      \STAGE2.TRAP.csr_reg[0][0]_0\ => dbus_addr(0),
      \STAGE2.TRAP.csr_reg[0][10]_0\ => dbus_addr(10),
      \STAGE2.TRAP.csr_reg[0][11]_0\ => dbus_addr(11),
      \STAGE2.TRAP.csr_reg[0][12]_0\ => dbus_addr(12),
      \STAGE2.TRAP.csr_reg[0][13]_0\ => dbus_addr(13),
      \STAGE2.TRAP.csr_reg[0][14]_0\ => dbus_addr(14),
      \STAGE2.TRAP.csr_reg[0][15]_0\ => dbus_addr(15),
      \STAGE2.TRAP.csr_reg[0][16]_0\ => dbus_addr(16),
      \STAGE2.TRAP.csr_reg[0][17]_0\ => dbus_addr(17),
      \STAGE2.TRAP.csr_reg[0][18]_0\ => dbus_addr(18),
      \STAGE2.TRAP.csr_reg[0][19]_0\ => dbus_addr(19),
      \STAGE2.TRAP.csr_reg[0][1]_0\ => dbus_addr(1),
      \STAGE2.TRAP.csr_reg[0][20]_0\ => dbus_addr(20),
      \STAGE2.TRAP.csr_reg[0][21]_0\ => dbus_addr(21),
      \STAGE2.TRAP.csr_reg[0][22]_0\ => dbus_addr(22),
      \STAGE2.TRAP.csr_reg[0][23]_0\ => dbus_addr(23),
      \STAGE2.TRAP.csr_reg[0][24]_0\ => dbus_addr(24),
      \STAGE2.TRAP.csr_reg[0][25]_0\ => dbus_addr(25),
      \STAGE2.TRAP.csr_reg[0][26]_0\ => dbus_addr(26),
      \STAGE2.TRAP.csr_reg[0][27]_0\ => dbus_addr(27),
      \STAGE2.TRAP.csr_reg[0][28]_0\ => dbus_addr(28),
      \STAGE2.TRAP.csr_reg[0][29]_0\ => dbus_addr(29),
      \STAGE2.TRAP.csr_reg[0][2]_0\ => dbus_addr(2),
      \STAGE2.TRAP.csr_reg[0][30]_0\ => dbus_addr(30),
      \STAGE2.TRAP.csr_reg[0][31]_0\ => dbus_addr(31),
      \STAGE2.TRAP.csr_reg[0][4]_0\ => dbus_addr(4),
      \STAGE2.TRAP.csr_reg[0][5]_0\ => dbus_addr(5),
      \STAGE2.TRAP.csr_reg[0][6]_0\ => dbus_addr(6),
      \STAGE2.TRAP.csr_reg[0][8]_0\ => dbus_addr(8),
      \STAGE2.TRAP.csr_reg[0][9]_0\ => dbus_addr(9),
      \STAGE2.TRAP.csr_reg[2][3]_0\ => dbus_addr(3),
      \STAGE2.TRAP.csr_reg[2][7]_0\ => dbus_addr(7),
      clk => clk,
      core_fault => core_fault,
      core_fault_pc(31 downto 0) => core_fault_pc(31 downto 0),
      \d_reg[0]\ => ibus_req,
      \d_reg[1]\ => ibus_acc(1),
      dbus_rdata(31 downto 0) => dbus_rdata(31 downto 0),
      dbus_req => dbus_req,
      dbus_resp => dbus_resp,
      ext_int_handled => ext_int_handled,
      ext_int_trigger => ext_int_trigger,
      ibus_acc(0) => ibus_acc(0),
      ibus_addr(31 downto 0) => ibus_addr(31 downto 0),
      ibus_rdata(31 downto 0) => ibus_rdata(31 downto 0),
      ibus_resp => ibus_resp,
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_rom_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_req : in STD_LOGIC;
    d_resp : out STD_LOGIC;
    rom_d_fault : out STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_w_rb : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_req : in STD_LOGIC;
    i_resp : out STD_LOGIC;
    rom_i_fault : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_rom_wrapper_0_0 : entity is "femto_rom_wrapper_0_0,rom_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_rom_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_rom_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_rom_wrapper_0_0 : entity is "femto_rom_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_rom_wrapper_0_0 : entity is "rom_wrapper,Vivado 2018.2";
end femto_bd_femto_rom_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_rom_wrapper_0_0 is
  signal \^d_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of d_req : signal is "ricynlee:user:femto_bus:1.0 d_rom REQ";
  attribute X_INTERFACE_INFO of d_resp : signal is "ricynlee:user:femto_bus:1.0 d_rom RESP";
  attribute X_INTERFACE_INFO of d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_rom W_RB";
  attribute X_INTERFACE_INFO of i_req : signal is "ricynlee:user:femto_bus:1.0 i_rom REQ";
  attribute X_INTERFACE_INFO of i_resp : signal is "ricynlee:user:femto_bus:1.0 i_rom RESP";
  attribute X_INTERFACE_INFO of i_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_rom W_RB";
  attribute X_INTERFACE_INFO of d_acc : signal is "ricynlee:user:femto_bus:1.0 d_rom ACC";
  attribute X_INTERFACE_INFO of d_addr : signal is "ricynlee:user:femto_bus:1.0 d_rom ADDR";
  attribute X_INTERFACE_INFO of d_rdata : signal is "ricynlee:user:femto_bus:1.0 d_rom RDATA";
  attribute X_INTERFACE_INFO of d_wdata : signal is "ricynlee:user:femto_bus:1.0 d_rom WDATA";
  attribute X_INTERFACE_INFO of i_acc : signal is "ricynlee:user:femto_bus:1.0 i_rom ACC";
  attribute X_INTERFACE_INFO of i_addr : signal is "ricynlee:user:femto_bus:1.0 i_rom ADDR";
  attribute X_INTERFACE_INFO of i_rdata : signal is "ricynlee:user:femto_bus:1.0 i_rom RDATA";
  attribute X_INTERFACE_INFO of i_wdata : signal is "ricynlee:user:femto_bus:1.0 i_rom WDATA";
begin
  d_rdata(31 downto 0) <= \^d_rdata\(31 downto 0);
  i_rdata(31 downto 0) <= \^d_rdata\(31 downto 0);
inst: entity work.femto_bd_rom_wrapper
     port map (
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      d_rdata(31 downto 0) => \^d_rdata\(31 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      rom_d_fault => rom_d_fault,
      rom_i_fault => rom_i_fault,
      rstn => rstn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_sram_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_req : in STD_LOGIC;
    d_resp : out STD_LOGIC;
    sram_d_fault : out STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_w_rb : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_req : in STD_LOGIC;
    i_resp : out STD_LOGIC;
    sram_i_fault : out STD_LOGIC;
    sram_ce_bar : out STD_LOGIC;
    sram_oe_bar : out STD_LOGIC;
    sram_we_bar : out STD_LOGIC;
    sram_data_dir : out STD_LOGIC;
    sram_data_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sram_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sram_addr : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_sram_wrapper_0_0 : entity is "femto_sram_wrapper_0_0,sram_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_sram_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_sram_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_sram_wrapper_0_0 : entity is "femto_sram_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_sram_wrapper_0_0 : entity is "sram_wrapper,Vivado 2018.2";
end femto_bd_femto_sram_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_sram_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^i_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of d_req : signal is "ricynlee:user:femto_bus:1.0 d_sram REQ";
  attribute X_INTERFACE_INFO of d_resp : signal is "ricynlee:user:femto_bus:1.0 d_sram RESP";
  attribute X_INTERFACE_INFO of d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_sram W_RB";
  attribute X_INTERFACE_INFO of i_req : signal is "ricynlee:user:femto_bus:1.0 i_sram REQ";
  attribute X_INTERFACE_INFO of i_resp : signal is "ricynlee:user:femto_bus:1.0 i_sram RESP";
  attribute X_INTERFACE_INFO of i_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_sram W_RB";
  attribute X_INTERFACE_INFO of sram_ce_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram CEb";
  attribute X_INTERFACE_INFO of sram_data_dir : signal is "ricynlee:user:femto_asram_bus:1.0 sram W_RB";
  attribute X_INTERFACE_INFO of sram_oe_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram OEb";
  attribute X_INTERFACE_INFO of sram_we_bar : signal is "ricynlee:user:femto_asram_bus:1.0 sram WEb";
  attribute X_INTERFACE_INFO of d_acc : signal is "ricynlee:user:femto_bus:1.0 d_sram ACC";
  attribute X_INTERFACE_INFO of d_addr : signal is "ricynlee:user:femto_bus:1.0 d_sram ADDR";
  attribute X_INTERFACE_INFO of d_rdata : signal is "ricynlee:user:femto_bus:1.0 d_sram RDATA";
  attribute X_INTERFACE_INFO of d_wdata : signal is "ricynlee:user:femto_bus:1.0 d_sram WDATA";
  attribute X_INTERFACE_INFO of i_acc : signal is "ricynlee:user:femto_bus:1.0 i_sram ACC";
  attribute X_INTERFACE_INFO of i_addr : signal is "ricynlee:user:femto_bus:1.0 i_sram ADDR";
  attribute X_INTERFACE_INFO of i_rdata : signal is "ricynlee:user:femto_bus:1.0 i_sram RDATA";
  attribute X_INTERFACE_INFO of i_wdata : signal is "ricynlee:user:femto_bus:1.0 i_sram WDATA";
  attribute X_INTERFACE_INFO of sram_addr : signal is "ricynlee:user:femto_asram_bus:1.0 sram ADDR";
  attribute X_INTERFACE_INFO of sram_data_in : signal is "ricynlee:user:femto_asram_bus:1.0 sram DIN";
  attribute X_INTERFACE_INFO of sram_data_out : signal is "ricynlee:user:femto_asram_bus:1.0 sram DOUT";
begin
  d_rdata(31 downto 0) <= \^i_rdata\(31 downto 0);
  i_rdata(31 downto 0) <= \^i_rdata\(31 downto 0);
  sram_ce_bar <= \<const0>\;
  sram_oe_bar <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_sram_wrapper
     port map (
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(18 downto 0) => d_addr(18 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(18 downto 0) => i_addr(18 downto 0),
      i_rdata(31 downto 0) => \^i_rdata\(31 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      i_wdata(31 downto 0) => i_wdata(31 downto 0),
      rstn => rstn,
      sram_addr(18 downto 0) => sram_addr(18 downto 0),
      sram_d_fault => sram_d_fault,
      sram_data_dir => sram_data_dir,
      sram_data_in(7 downto 0) => sram_data_in(7 downto 0),
      sram_data_out(7 downto 0) => sram_data_out(7 downto 0),
      sram_i_fault => sram_i_fault,
      sram_we_bar => sram_we_bar
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_tcm_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_w_rb : in STD_LOGIC;
    d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    d_req : in STD_LOGIC;
    d_resp : out STD_LOGIC;
    tcm_d_fault : out STD_LOGIC;
    i_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_w_rb : in STD_LOGIC;
    i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_req : in STD_LOGIC;
    i_resp : out STD_LOGIC;
    tcm_i_fault : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_tcm_wrapper_0_0 : entity is "femto_tcm_wrapper_0_0,tcm_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_tcm_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_tcm_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_tcm_wrapper_0_0 : entity is "femto_tcm_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_tcm_wrapper_0_0 : entity is "tcm_wrapper,Vivado 2018.2";
end femto_bd_femto_tcm_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_tcm_wrapper_0_0 is
  signal \^i_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of d_req : signal is "ricynlee:user:femto_bus:1.0 d_tcm REQ";
  attribute X_INTERFACE_INFO of d_resp : signal is "ricynlee:user:femto_bus:1.0 d_tcm RESP";
  attribute X_INTERFACE_INFO of d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_tcm W_RB";
  attribute X_INTERFACE_INFO of i_req : signal is "ricynlee:user:femto_bus:1.0 i_tcm REQ";
  attribute X_INTERFACE_INFO of i_resp : signal is "ricynlee:user:femto_bus:1.0 i_tcm RESP";
  attribute X_INTERFACE_INFO of i_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_tcm W_RB";
  attribute X_INTERFACE_INFO of d_acc : signal is "ricynlee:user:femto_bus:1.0 d_tcm ACC";
  attribute X_INTERFACE_INFO of d_addr : signal is "ricynlee:user:femto_bus:1.0 d_tcm ADDR";
  attribute X_INTERFACE_INFO of d_rdata : signal is "ricynlee:user:femto_bus:1.0 d_tcm RDATA";
  attribute X_INTERFACE_INFO of d_wdata : signal is "ricynlee:user:femto_bus:1.0 d_tcm WDATA";
  attribute X_INTERFACE_INFO of i_acc : signal is "ricynlee:user:femto_bus:1.0 i_tcm ACC";
  attribute X_INTERFACE_INFO of i_addr : signal is "ricynlee:user:femto_bus:1.0 i_tcm ADDR";
  attribute X_INTERFACE_INFO of i_rdata : signal is "ricynlee:user:femto_bus:1.0 i_tcm RDATA";
  attribute X_INTERFACE_INFO of i_wdata : signal is "ricynlee:user:femto_bus:1.0 i_tcm WDATA";
begin
  d_rdata(31 downto 0) <= \^i_rdata\(31 downto 0);
  i_rdata(31 downto 0) <= \^i_rdata\(31 downto 0);
inst: entity work.femto_bd_tcm_wrapper
     port map (
      clk => clk,
      d_acc(1 downto 0) => d_acc(1 downto 0),
      d_addr(11 downto 0) => d_addr(11 downto 0),
      d_req => d_req,
      d_resp => d_resp,
      d_w_rb => d_w_rb,
      d_wdata(31 downto 0) => d_wdata(31 downto 0),
      i_acc(1 downto 0) => i_acc(1 downto 0),
      i_addr(11 downto 0) => i_addr(11 downto 0),
      i_rdata(31 downto 0) => \^i_rdata\(31 downto 0),
      i_req => i_req,
      i_resp => i_resp,
      i_wdata(31 downto 0) => i_wdata(31 downto 0),
      rstn => rstn,
      tcm_d_fault => tcm_d_fault,
      tcm_i_fault => tcm_i_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_qspi_wrapper is
  port (
    qspi_d_resp : out STD_LOGIC;
    spi_mosi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    nor_d_resp : out STD_LOGIC;
    nor_i_resp : out STD_LOGIC;
    spi_dir : out STD_LOGIC_VECTOR ( 2 downto 0 );
    spi_csb : out STD_LOGIC;
    spi_sclk : out STD_LOGIC;
    nor_d_fault : out STD_LOGIC;
    nor_i_fault : out STD_LOGIC;
    nor_d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_d_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    nor_d_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_d_req : in STD_LOGIC;
    rstn : in STD_LOGIC;
    nor_d_w_rb : in STD_LOGIC;
    nor_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_i_req : in STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qspi_d_w_rb : in STD_LOGIC;
    spi_miso : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qspi_d_req : in STD_LOGIC;
    qspi_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_i_addr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    nor_i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_qspi_wrapper : entity is "qspi_wrapper";
end femto_bd_qspi_wrapper;

architecture STRUCTURE of femto_bd_qspi_wrapper is
  signal bus_duplexer_n_0 : STD_LOGIC;
  signal bus_duplexer_n_1 : STD_LOGIC;
  signal bus_duplexer_n_10 : STD_LOGIC;
  signal bus_duplexer_n_11 : STD_LOGIC;
  signal bus_duplexer_n_12 : STD_LOGIC;
  signal bus_duplexer_n_13 : STD_LOGIC;
  signal bus_duplexer_n_14 : STD_LOGIC;
  signal bus_duplexer_n_15 : STD_LOGIC;
  signal bus_duplexer_n_16 : STD_LOGIC;
  signal bus_duplexer_n_17 : STD_LOGIC;
  signal bus_duplexer_n_18 : STD_LOGIC;
  signal bus_duplexer_n_19 : STD_LOGIC;
  signal bus_duplexer_n_2 : STD_LOGIC;
  signal bus_duplexer_n_20 : STD_LOGIC;
  signal bus_duplexer_n_21 : STD_LOGIC;
  signal bus_duplexer_n_22 : STD_LOGIC;
  signal bus_duplexer_n_23 : STD_LOGIC;
  signal bus_duplexer_n_24 : STD_LOGIC;
  signal bus_duplexer_n_25 : STD_LOGIC;
  signal bus_duplexer_n_26 : STD_LOGIC;
  signal bus_duplexer_n_27 : STD_LOGIC;
  signal bus_duplexer_n_28 : STD_LOGIC;
  signal bus_duplexer_n_3 : STD_LOGIC;
  signal bus_duplexer_n_4 : STD_LOGIC;
  signal bus_duplexer_n_5 : STD_LOGIC;
  signal bus_duplexer_n_6 : STD_LOGIC;
  signal bus_duplexer_n_7 : STD_LOGIC;
  signal bus_duplexer_n_8 : STD_LOGIC;
  signal bus_duplexer_n_9 : STD_LOGIC;
  signal d : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal nor_resp : STD_LOGIC;
  signal qspi_controller_n_1 : STD_LOGIC;
begin
bus_duplexer: entity work.femto_bd_bus_duplexer
     port map (
      D(25) => bus_duplexer_n_0,
      D(24) => bus_duplexer_n_1,
      D(23) => bus_duplexer_n_2,
      D(22) => bus_duplexer_n_3,
      D(21) => bus_duplexer_n_4,
      D(20) => bus_duplexer_n_5,
      D(19) => bus_duplexer_n_6,
      D(18) => bus_duplexer_n_7,
      D(17) => bus_duplexer_n_8,
      D(16) => bus_duplexer_n_9,
      D(15) => bus_duplexer_n_10,
      D(14) => bus_duplexer_n_11,
      D(13) => bus_duplexer_n_12,
      D(12) => bus_duplexer_n_13,
      D(11) => bus_duplexer_n_14,
      D(10) => bus_duplexer_n_15,
      D(9) => bus_duplexer_n_16,
      D(8) => bus_duplexer_n_17,
      D(7) => bus_duplexer_n_18,
      D(6) => bus_duplexer_n_19,
      D(5) => bus_duplexer_n_20,
      D(4) => bus_duplexer_n_21,
      D(3) => bus_duplexer_n_22,
      D(2) => bus_duplexer_n_23,
      D(1) => bus_duplexer_n_24,
      D(0) => bus_duplexer_n_25,
      Q(25 downto 0) => d(25 downto 0),
      SR(0) => qspi_controller_n_1,
      clk => clk,
      \cnt_reg[0]\ => bus_duplexer_n_27,
      \d_reg[0]\ => bus_duplexer_n_26,
      nor_d_acc(1 downto 0) => nor_d_acc(1 downto 0),
      nor_d_addr(23 downto 0) => nor_d_addr(23 downto 0),
      nor_d_fault => nor_d_fault,
      nor_d_req => nor_d_req,
      nor_d_resp => nor_d_resp,
      nor_d_w_rb => nor_d_w_rb,
      nor_i_acc(1 downto 0) => nor_i_acc(1 downto 0),
      nor_i_addr(23 downto 0) => nor_i_addr(23 downto 0),
      nor_i_fault => nor_i_fault,
      nor_i_req => nor_i_req,
      nor_i_resp => nor_i_resp,
      nor_resp => nor_resp,
      \rdata_reg[31]\ => bus_duplexer_n_28,
      rstn => rstn
    );
qspi_controller: entity work.femto_bd_qspi_controller
     port map (
      D(25) => bus_duplexer_n_0,
      D(24) => bus_duplexer_n_1,
      D(23) => bus_duplexer_n_2,
      D(22) => bus_duplexer_n_3,
      D(21) => bus_duplexer_n_4,
      D(20) => bus_duplexer_n_5,
      D(19) => bus_duplexer_n_6,
      D(18) => bus_duplexer_n_7,
      D(17) => bus_duplexer_n_8,
      D(16) => bus_duplexer_n_9,
      D(15) => bus_duplexer_n_10,
      D(14) => bus_duplexer_n_11,
      D(13) => bus_duplexer_n_12,
      D(12) => bus_duplexer_n_13,
      D(11) => bus_duplexer_n_14,
      D(10) => bus_duplexer_n_15,
      D(9) => bus_duplexer_n_16,
      D(8) => bus_duplexer_n_17,
      D(7) => bus_duplexer_n_18,
      D(6) => bus_duplexer_n_19,
      D(5) => bus_duplexer_n_20,
      D(4) => bus_duplexer_n_21,
      D(3) => bus_duplexer_n_22,
      D(2) => bus_duplexer_n_23,
      D(1) => bus_duplexer_n_24,
      D(0) => bus_duplexer_n_25,
      Q(25 downto 0) => d(25 downto 0),
      SR(0) => qspi_controller_n_1,
      clk => clk,
      \d_reg[0]\ => bus_duplexer_n_26,
      \d_reg[0]_0\ => bus_duplexer_n_27,
      \d_reg[0]_1\ => bus_duplexer_n_28,
      nor_d_rdata(31 downto 0) => nor_d_rdata(31 downto 0),
      nor_resp => nor_resp,
      qspi_d_acc(1 downto 0) => qspi_d_acc(1 downto 0),
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_rdata(11 downto 0) => qspi_d_rdata(11 downto 0),
      qspi_d_req => qspi_d_req,
      qspi_d_resp => qspi_d_resp,
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(15 downto 0) => qspi_d_wdata(15 downto 0),
      rstn => rstn,
      spi_csb => spi_csb,
      spi_dir(2 downto 0) => spi_dir(2 downto 0),
      spi_miso(3 downto 0) => spi_miso(3 downto 0),
      spi_mosi(3 downto 0) => spi_mosi(3 downto 0),
      spi_sclk => spi_sclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_uart_wrapper is
  port (
    p_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_resp : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    tx : out STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstn : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_req : in STD_LOGIC;
    clk : in STD_LOGIC;
    rx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_uart_wrapper : entity is "uart_wrapper";
end femto_bd_uart_wrapper;

architecture STRUCTURE of femto_bd_uart_wrapper is
begin
uart_controller: entity work.femto_bd_uart_controller
     port map (
      clk => clk,
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(1 downto 0) => p_addr(1 downto 0),
      p_rdata(7 downto 0) => p_rdata(7 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(7 downto 0) => p_wdata(7 downto 0),
      rstn => rstn,
      rx => rx,
      tx => tx
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_qspi_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    nor_d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_d_w_rb : in STD_LOGIC;
    nor_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_d_req : in STD_LOGIC;
    nor_d_resp : out STD_LOGIC;
    nor_d_fault : out STD_LOGIC;
    nor_i_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_i_w_rb : in STD_LOGIC;
    nor_i_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    nor_i_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_i_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nor_i_req : in STD_LOGIC;
    nor_i_resp : out STD_LOGIC;
    nor_i_fault : out STD_LOGIC;
    qspi_d_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_d_w_rb : in STD_LOGIC;
    qspi_d_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qspi_d_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_d_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_d_req : in STD_LOGIC;
    qspi_d_resp : out STD_LOGIC;
    qspi_fault : out STD_LOGIC;
    spi_csb : out STD_LOGIC;
    spi_sclk : out STD_LOGIC;
    spi_dir : out STD_LOGIC_VECTOR ( 3 downto 0 );
    spi_mosi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    spi_miso : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_qspi_wrapper_0_0 : entity is "femto_qspi_wrapper_0_0,qspi_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_qspi_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_qspi_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_qspi_wrapper_0_0 : entity is "femto_qspi_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_qspi_wrapper_0_0 : entity is "qspi_wrapper,Vivado 2018.2";
end femto_bd_femto_qspi_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_qspi_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^nor_d_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^qspi_d_rdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^spi_dir\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of nor_d_req : signal is "ricynlee:user:femto_bus:1.0 d_nor REQ";
  attribute X_INTERFACE_INFO of nor_d_resp : signal is "ricynlee:user:femto_bus:1.0 d_nor RESP";
  attribute X_INTERFACE_INFO of nor_d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_nor W_RB";
  attribute X_INTERFACE_INFO of nor_i_req : signal is "ricynlee:user:femto_bus:1.0 i_nor REQ";
  attribute X_INTERFACE_INFO of nor_i_resp : signal is "ricynlee:user:femto_bus:1.0 i_nor RESP";
  attribute X_INTERFACE_INFO of nor_i_w_rb : signal is "ricynlee:user:femto_bus:1.0 i_nor W_RB";
  attribute X_INTERFACE_INFO of qspi_d_req : signal is "ricynlee:user:femto_bus:1.0 d_qspi REQ";
  attribute X_INTERFACE_INFO of qspi_d_resp : signal is "ricynlee:user:femto_bus:1.0 d_qspi RESP";
  attribute X_INTERFACE_INFO of qspi_d_w_rb : signal is "ricynlee:user:femto_bus:1.0 d_qspi W_RB";
  attribute X_INTERFACE_INFO of spi_csb : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi CSb";
  attribute X_INTERFACE_INFO of spi_sclk : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SCLK";
  attribute X_INTERFACE_INFO of nor_d_acc : signal is "ricynlee:user:femto_bus:1.0 d_nor ACC";
  attribute X_INTERFACE_INFO of nor_d_addr : signal is "ricynlee:user:femto_bus:1.0 d_nor ADDR";
  attribute X_INTERFACE_INFO of nor_d_rdata : signal is "ricynlee:user:femto_bus:1.0 d_nor RDATA";
  attribute X_INTERFACE_INFO of nor_d_wdata : signal is "ricynlee:user:femto_bus:1.0 d_nor WDATA";
  attribute X_INTERFACE_INFO of nor_i_acc : signal is "ricynlee:user:femto_bus:1.0 i_nor ACC";
  attribute X_INTERFACE_INFO of nor_i_addr : signal is "ricynlee:user:femto_bus:1.0 i_nor ADDR";
  attribute X_INTERFACE_INFO of nor_i_rdata : signal is "ricynlee:user:femto_bus:1.0 i_nor RDATA";
  attribute X_INTERFACE_INFO of nor_i_wdata : signal is "ricynlee:user:femto_bus:1.0 i_nor WDATA";
  attribute X_INTERFACE_INFO of qspi_d_acc : signal is "ricynlee:user:femto_bus:1.0 d_qspi ACC";
  attribute X_INTERFACE_INFO of qspi_d_addr : signal is "ricynlee:user:femto_bus:1.0 d_qspi ADDR";
  attribute X_INTERFACE_INFO of qspi_d_rdata : signal is "ricynlee:user:femto_bus:1.0 d_qspi RDATA";
  attribute X_INTERFACE_INFO of qspi_d_wdata : signal is "ricynlee:user:femto_bus:1.0 d_qspi WDATA";
  attribute X_INTERFACE_INFO of spi_dir : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi DIR";
  attribute X_INTERFACE_INFO of spi_miso : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SIN";
  attribute X_INTERFACE_INFO of spi_mosi : signal is "ricynlee:user:femto_qspi_bus:1.0 qspi SOUT";
begin
  nor_d_rdata(31 downto 0) <= \^nor_d_rdata\(31 downto 0);
  nor_i_rdata(31 downto 0) <= \^nor_d_rdata\(31 downto 0);
  qspi_d_rdata(31) <= \<const0>\;
  qspi_d_rdata(30) <= \<const0>\;
  qspi_d_rdata(29) <= \<const0>\;
  qspi_d_rdata(28) <= \<const0>\;
  qspi_d_rdata(27) <= \<const0>\;
  qspi_d_rdata(26) <= \<const0>\;
  qspi_d_rdata(25) <= \<const0>\;
  qspi_d_rdata(24) <= \<const0>\;
  qspi_d_rdata(23) <= \<const0>\;
  qspi_d_rdata(22) <= \<const0>\;
  qspi_d_rdata(21) <= \<const0>\;
  qspi_d_rdata(20) <= \<const0>\;
  qspi_d_rdata(19) <= \<const0>\;
  qspi_d_rdata(18) <= \<const0>\;
  qspi_d_rdata(17) <= \<const0>\;
  qspi_d_rdata(16) <= \<const0>\;
  qspi_d_rdata(15) <= \<const0>\;
  qspi_d_rdata(14) <= \<const0>\;
  qspi_d_rdata(13) <= \<const0>\;
  qspi_d_rdata(12) <= \<const0>\;
  qspi_d_rdata(11 downto 0) <= \^qspi_d_rdata\(11 downto 0);
  spi_dir(3) <= \^spi_dir\(3);
  spi_dir(2) <= \^spi_dir\(3);
  spi_dir(1 downto 0) <= \^spi_dir\(1 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_qspi_wrapper
     port map (
      clk => clk,
      nor_d_acc(1 downto 0) => nor_d_acc(1 downto 0),
      nor_d_addr(23 downto 0) => nor_d_addr(23 downto 0),
      nor_d_fault => nor_d_fault,
      nor_d_rdata(31 downto 0) => \^nor_d_rdata\(31 downto 0),
      nor_d_req => nor_d_req,
      nor_d_resp => nor_d_resp,
      nor_d_w_rb => nor_d_w_rb,
      nor_i_acc(1 downto 0) => nor_i_acc(1 downto 0),
      nor_i_addr(23 downto 0) => nor_i_addr(23 downto 0),
      nor_i_fault => nor_i_fault,
      nor_i_req => nor_i_req,
      nor_i_resp => nor_i_resp,
      qspi_d_acc(1 downto 0) => qspi_d_acc(1 downto 0),
      qspi_d_addr(2 downto 0) => qspi_d_addr(2 downto 0),
      qspi_d_rdata(11 downto 0) => \^qspi_d_rdata\(11 downto 0),
      qspi_d_req => qspi_d_req,
      qspi_d_resp => qspi_d_resp,
      qspi_d_w_rb => qspi_d_w_rb,
      qspi_d_wdata(15 downto 0) => qspi_d_wdata(15 downto 0),
      rstn => rstn,
      spi_csb => spi_csb,
      spi_dir(2) => \^spi_dir\(3),
      spi_dir(1 downto 0) => \^spi_dir\(1 downto 0),
      spi_miso(3 downto 0) => spi_miso(3 downto 0),
      spi_mosi(3 downto 0) => spi_mosi(3 downto 0),
      spi_sclk => spi_sclk
    );
qspi_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AA8A88AA88A"
    )
        port map (
      I0 => qspi_d_req,
      I1 => qspi_d_acc(1),
      I2 => qspi_d_addr(2),
      I3 => qspi_d_addr(1),
      I4 => qspi_d_addr(0),
      I5 => qspi_d_acc(0),
      O => qspi_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd_femto_uart_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    rstn : in STD_LOGIC;
    p_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_w_rb : in STD_LOGIC;
    p_acc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_req : in STD_LOGIC;
    p_resp : out STD_LOGIC;
    uart_fault : out STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of femto_bd_femto_uart_wrapper_0_0 : entity is "femto_uart_wrapper_0_0,uart_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of femto_bd_femto_uart_wrapper_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of femto_bd_femto_uart_wrapper_0_0 : entity is "module_ref";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of femto_bd_femto_uart_wrapper_0_0 : entity is "femto_uart_wrapper_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of femto_bd_femto_uart_wrapper_0_0 : entity is "uart_wrapper,Vivado 2018.2";
end femto_bd_femto_uart_wrapper_0_0;

architecture STRUCTURE of femto_bd_femto_uart_wrapper_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^p_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of p_req : signal is "ricynlee:user:femto_bus:1.0 p_uart REQ";
  attribute X_INTERFACE_INFO of p_resp : signal is "ricynlee:user:femto_bus:1.0 p_uart RESP";
  attribute X_INTERFACE_INFO of p_w_rb : signal is "ricynlee:user:femto_bus:1.0 p_uart W_RB";
  attribute X_INTERFACE_INFO of rx : signal is "ricynlee:user:femto_uart_bus:1.0 uart RX";
  attribute X_INTERFACE_INFO of tx : signal is "ricynlee:user:femto_uart_bus:1.0 uart TX";
  attribute X_INTERFACE_INFO of p_acc : signal is "ricynlee:user:femto_bus:1.0 p_uart ACC";
  attribute X_INTERFACE_INFO of p_addr : signal is "ricynlee:user:femto_bus:1.0 p_uart ADDR";
  attribute X_INTERFACE_INFO of p_rdata : signal is "ricynlee:user:femto_bus:1.0 p_uart RDATA";
  attribute X_INTERFACE_INFO of p_wdata : signal is "ricynlee:user:femto_bus:1.0 p_uart WDATA";
begin
  p_rdata(31) <= \<const0>\;
  p_rdata(30) <= \<const0>\;
  p_rdata(29) <= \<const0>\;
  p_rdata(28) <= \<const0>\;
  p_rdata(27) <= \<const0>\;
  p_rdata(26) <= \<const0>\;
  p_rdata(25) <= \<const0>\;
  p_rdata(24) <= \<const0>\;
  p_rdata(23) <= \<const0>\;
  p_rdata(22) <= \<const0>\;
  p_rdata(21) <= \<const0>\;
  p_rdata(20) <= \<const0>\;
  p_rdata(19) <= \<const0>\;
  p_rdata(18) <= \<const0>\;
  p_rdata(17) <= \<const0>\;
  p_rdata(16) <= \<const0>\;
  p_rdata(15) <= \<const0>\;
  p_rdata(14) <= \<const0>\;
  p_rdata(13) <= \<const0>\;
  p_rdata(12) <= \<const0>\;
  p_rdata(11) <= \<const0>\;
  p_rdata(10) <= \<const0>\;
  p_rdata(9) <= \<const0>\;
  p_rdata(8) <= \<const0>\;
  p_rdata(7 downto 0) <= \^p_rdata\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.femto_bd_uart_wrapper
     port map (
      clk => clk,
      interrupt => interrupt,
      p_acc(1 downto 0) => p_acc(1 downto 0),
      p_addr(1 downto 0) => p_addr(1 downto 0),
      p_rdata(7 downto 0) => \^p_rdata\(7 downto 0),
      p_req => p_req,
      p_resp => p_resp,
      p_w_rb => p_w_rb,
      p_wdata(7 downto 0) => p_wdata(7 downto 0),
      rstn => rstn,
      rx => rx,
      tx => tx
    );
uart_fault_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEEF00000000"
    )
        port map (
      I0 => p_acc(1),
      I1 => p_acc(0),
      I2 => p_w_rb,
      I3 => p_addr(1),
      I4 => p_addr(0),
      I5 => p_req,
      O => uart_fault
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity femto_bd is
  port (
    pad_clk_0 : in STD_LOGIC;
    pad_gpio_0 : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    pad_qspi_csb_0 : out STD_LOGIC;
    pad_qspi_sck_0 : out STD_LOGIC;
    pad_qspi_sio_0 : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    pad_rstn_0 : in STD_LOGIC;
    pad_sram_addr_0 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    pad_sram_ce_bar_0 : out STD_LOGIC;
    pad_sram_data_0 : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    pad_sram_oe_bar_0 : out STD_LOGIC;
    pad_sram_we_bar_0 : out STD_LOGIC;
    pad_uart_rx_0 : in STD_LOGIC;
    pad_uart_tx_0 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of femto_bd : entity is true;
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of femto_bd : entity is "femto_bd.hwdef";
end femto_bd;

architecture STRUCTURE of femto_bd is
  signal bus_bridge_0_p_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bus_bridge_0_p_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_bridge_0_p_REQ : STD_LOGIC;
  signal bus_bridge_0_p_RESP : STD_LOGIC;
  signal bus_bridge_0_p_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bus_bridge_0_p_W_RB : STD_LOGIC;
  signal bus_bridge_0_p_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_core_fault : STD_LOGIC;
  signal core_0_core_fault_pc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_d_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal core_0_d_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_d_REQ : STD_LOGIC;
  signal core_0_d_RESP : STD_LOGIC;
  signal core_0_d_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_d_W_RB : STD_LOGIC;
  signal core_0_dbus_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_ext_int_handled : STD_LOGIC;
  signal core_0_i_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal core_0_i_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_i_REQ : STD_LOGIC;
  signal core_0_i_RESP : STD_LOGIC;
  signal core_0_i_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_0_i_W_RB : STD_LOGIC;
  signal core_0_ibus_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_bus_fault : STD_LOGIC;
  signal dbus_conn_0_d_bridge_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_bridge_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_bridge_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_bridge_REQ : STD_LOGIC;
  signal dbus_conn_0_d_bridge_RESP : STD_LOGIC;
  signal dbus_conn_0_d_bridge_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_bridge_W_RB : STD_LOGIC;
  signal dbus_conn_0_d_nor_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_nor_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_nor_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_nor_REQ : STD_LOGIC;
  signal dbus_conn_0_d_nor_RESP : STD_LOGIC;
  signal dbus_conn_0_d_nor_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_nor_W_RB : STD_LOGIC;
  signal dbus_conn_0_d_qspi_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_qspi_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_qspi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_qspi_REQ : STD_LOGIC;
  signal dbus_conn_0_d_qspi_RESP : STD_LOGIC;
  signal dbus_conn_0_d_qspi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_qspi_W_RB : STD_LOGIC;
  signal dbus_conn_0_d_rom_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_rom_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_rom_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_rom_REQ : STD_LOGIC;
  signal dbus_conn_0_d_rom_RESP : STD_LOGIC;
  signal dbus_conn_0_d_rom_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_rom_W_RB : STD_LOGIC;
  signal dbus_conn_0_d_sram_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_sram_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_sram_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_sram_REQ : STD_LOGIC;
  signal dbus_conn_0_d_sram_RESP : STD_LOGIC;
  signal dbus_conn_0_d_sram_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_sram_W_RB : STD_LOGIC;
  signal dbus_conn_0_d_tcm_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dbus_conn_0_d_tcm_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_tcm_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_tcm_REQ : STD_LOGIC;
  signal dbus_conn_0_d_tcm_RESP : STD_LOGIC;
  signal dbus_conn_0_d_tcm_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbus_conn_0_d_tcm_W_RB : STD_LOGIC;
  signal eic_wrapper_0_eic_fault : STD_LOGIC;
  signal eic_wrapper_0_ext_int_trigger : STD_LOGIC;
  signal fault_encoder_0_fault : STD_LOGIC;
  signal fault_encoder_0_fault1_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fault_encoder_0_fault1_CAUSE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gpio_wrapper_0_gpio_GPIO_DIN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gpio_wrapper_0_gpio_GPIO_DIR : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gpio_wrapper_0_gpio_GPIO_DOUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gpio_wrapper_0_gpio_fault : STD_LOGIC;
  signal ibus_conn_0_bus_fault : STD_LOGIC;
  signal ibus_conn_0_i_nor_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ibus_conn_0_i_nor_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_nor_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_nor_REQ : STD_LOGIC;
  signal ibus_conn_0_i_nor_RESP : STD_LOGIC;
  signal ibus_conn_0_i_nor_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_nor_W_RB : STD_LOGIC;
  signal ibus_conn_0_i_rom_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ibus_conn_0_i_rom_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_rom_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_rom_REQ : STD_LOGIC;
  signal ibus_conn_0_i_rom_RESP : STD_LOGIC;
  signal ibus_conn_0_i_rom_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_rom_W_RB : STD_LOGIC;
  signal ibus_conn_0_i_sram_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ibus_conn_0_i_sram_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_sram_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_sram_REQ : STD_LOGIC;
  signal ibus_conn_0_i_sram_RESP : STD_LOGIC;
  signal ibus_conn_0_i_sram_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_sram_W_RB : STD_LOGIC;
  signal ibus_conn_0_i_tcm_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ibus_conn_0_i_tcm_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_tcm_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_tcm_REQ : STD_LOGIC;
  signal ibus_conn_0_i_tcm_RESP : STD_LOGIC;
  signal ibus_conn_0_i_tcm_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ibus_conn_0_i_tcm_W_RB : STD_LOGIC;
  signal ioring_0_clk : STD_LOGIC;
  signal ioring_0_rstn : STD_LOGIC;
  signal merger_0_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_bus_fault : STD_LOGIC;
  signal pbus_conn_0_p_eic_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_p_eic_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_eic_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_eic_REQ : STD_LOGIC;
  signal pbus_conn_0_p_eic_RESP : STD_LOGIC;
  signal pbus_conn_0_p_eic_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_eic_W_RB : STD_LOGIC;
  signal pbus_conn_0_p_gpio_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_p_gpio_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_gpio_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_gpio_REQ : STD_LOGIC;
  signal pbus_conn_0_p_gpio_RESP : STD_LOGIC;
  signal pbus_conn_0_p_gpio_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_gpio_W_RB : STD_LOGIC;
  signal pbus_conn_0_p_rst_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_p_rst_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_rst_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_rst_REQ : STD_LOGIC;
  signal pbus_conn_0_p_rst_RESP : STD_LOGIC;
  signal pbus_conn_0_p_rst_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_rst_W_RB : STD_LOGIC;
  signal pbus_conn_0_p_tmr_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_p_tmr_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_tmr_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_tmr_REQ : STD_LOGIC;
  signal pbus_conn_0_p_tmr_RESP : STD_LOGIC;
  signal pbus_conn_0_p_tmr_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_tmr_W_RB : STD_LOGIC;
  signal pbus_conn_0_p_uart_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pbus_conn_0_p_uart_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_uart_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_uart_REQ : STD_LOGIC;
  signal pbus_conn_0_p_uart_RESP : STD_LOGIC;
  signal pbus_conn_0_p_uart_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pbus_conn_0_p_uart_W_RB : STD_LOGIC;
  signal qspi_wrapper_0_nor_d_fault : STD_LOGIC;
  signal qspi_wrapper_0_nor_i_fault : STD_LOGIC;
  signal qspi_wrapper_0_qspi_CSb : STD_LOGIC;
  signal qspi_wrapper_0_qspi_DIR : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qspi_wrapper_0_qspi_SCLK : STD_LOGIC;
  signal qspi_wrapper_0_qspi_SIN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qspi_wrapper_0_qspi_SOUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qspi_wrapper_0_qspi_fault : STD_LOGIC;
  signal rom_wrapper_0_rom_d_fault : STD_LOGIC;
  signal rom_wrapper_0_rom_i_fault : STD_LOGIC;
  signal rst_wrapper_0_rst_fault : STD_LOGIC;
  signal rst_wrapper_0_rst_ob : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal splitter_0_o0 : STD_LOGIC;
  signal splitter_0_o1 : STD_LOGIC;
  signal splitter_0_o2 : STD_LOGIC;
  signal splitter_0_o3 : STD_LOGIC;
  signal splitter_0_o4 : STD_LOGIC;
  signal splitter_0_o5 : STD_LOGIC;
  signal splitter_0_o6 : STD_LOGIC;
  signal splitter_0_o7 : STD_LOGIC;
  signal splitter_0_o8 : STD_LOGIC;
  signal splitter_0_o9 : STD_LOGIC;
  signal sram_wrapper_0_sram_ADDR : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sram_wrapper_0_sram_CEb : STD_LOGIC;
  signal sram_wrapper_0_sram_DIN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sram_wrapper_0_sram_DOUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sram_wrapper_0_sram_OEb : STD_LOGIC;
  signal sram_wrapper_0_sram_WEb : STD_LOGIC;
  signal sram_wrapper_0_sram_W_RB : STD_LOGIC;
  signal sram_wrapper_0_sram_d_fault : STD_LOGIC;
  signal sram_wrapper_0_sram_i_fault : STD_LOGIC;
  signal tcm_wrapper_0_tcm_d_fault : STD_LOGIC;
  signal tcm_wrapper_0_tcm_i_fault : STD_LOGIC;
  signal tmr_wrapper_0_interrupt : STD_LOGIC;
  signal tmr_wrapper_0_tmr_fault : STD_LOGIC;
  signal uart_wrapper_0_interrupt : STD_LOGIC;
  signal uart_wrapper_0_uart_RX : STD_LOGIC;
  signal uart_wrapper_0_uart_TX : STD_LOGIC;
  signal uart_wrapper_0_uart_fault : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bus_bridge_0 : label is "femto_bus_bridge_0_0,bus_bridge,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bus_bridge_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bus_bridge_0 : label is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bus_bridge_0 : label is "bus_bridge,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of core_0 : label is "femto_core_0_0,core,{}";
  attribute DowngradeIPIdentifiedWarnings of core_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of core_0 : label is "module_ref";
  attribute X_CORE_INFO of core_0 : label is "core,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of dbus_conn_0 : label is "femto_dbus_conn_0_0,dbus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings of dbus_conn_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of dbus_conn_0 : label is "module_ref";
  attribute X_CORE_INFO of dbus_conn_0 : label is "dbus_conn,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of eic_wrapper_0 : label is "femto_eic_wrapper_0_0,eic_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of eic_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of eic_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of eic_wrapper_0 : label is "eic_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of fault_encoder_0 : label is "femto_fault_encoder_0_0,fault_encoder,{}";
  attribute DowngradeIPIdentifiedWarnings of fault_encoder_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of fault_encoder_0 : label is "module_ref";
  attribute X_CORE_INFO of fault_encoder_0 : label is "fault_encoder,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of gpio_wrapper_0 : label is "femto_gpio_wrapper_0_0,gpio_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of gpio_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of gpio_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of gpio_wrapper_0 : label is "gpio_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of ibus_conn_0 : label is "femto_ibus_conn_0_0,ibus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings of ibus_conn_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of ibus_conn_0 : label is "module_ref";
  attribute X_CORE_INFO of ibus_conn_0 : label is "ibus_conn,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of ioring_0 : label is "femto_ioring_0_0,ioring,{}";
  attribute DowngradeIPIdentifiedWarnings of ioring_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of ioring_0 : label is "module_ref";
  attribute X_CORE_INFO of ioring_0 : label is "ioring,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of merger_0 : label is "femto_merger_0_0,merger,{}";
  attribute DowngradeIPIdentifiedWarnings of merger_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of merger_0 : label is "module_ref";
  attribute X_CORE_INFO of merger_0 : label is "merger,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of pbus_conn_0 : label is "femto_pbus_conn_0_0,pbus_conn,{}";
  attribute DowngradeIPIdentifiedWarnings of pbus_conn_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of pbus_conn_0 : label is "module_ref";
  attribute X_CORE_INFO of pbus_conn_0 : label is "pbus_conn,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of qspi_wrapper_0 : label is "femto_qspi_wrapper_0_0,qspi_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of qspi_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of qspi_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of qspi_wrapper_0 : label is "qspi_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of rom_wrapper_0 : label is "femto_rom_wrapper_0_0,rom_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of rom_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of rom_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of rom_wrapper_0 : label is "rom_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of rst_wrapper_0 : label is "femto_rst_wrapper_0_0,rst_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of rst_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of rst_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of rst_wrapper_0 : label is "rst_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of splitter_0 : label is "femto_splitter_0_0,splitter,{}";
  attribute DowngradeIPIdentifiedWarnings of splitter_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of splitter_0 : label is "module_ref";
  attribute X_CORE_INFO of splitter_0 : label is "splitter,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of sram_wrapper_0 : label is "femto_sram_wrapper_0_0,sram_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of sram_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of sram_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of sram_wrapper_0 : label is "sram_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of tcm_wrapper_0 : label is "femto_tcm_wrapper_0_0,tcm_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of tcm_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of tcm_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of tcm_wrapper_0 : label is "tcm_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of tmr_wrapper_0 : label is "femto_tmr_wrapper_0_0,tmr_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of tmr_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of tmr_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of tmr_wrapper_0 : label is "tmr_wrapper,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of uart_wrapper_0 : label is "femto_uart_wrapper_0_0,uart_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings of uart_wrapper_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of uart_wrapper_0 : label is "module_ref";
  attribute X_CORE_INFO of uart_wrapper_0 : label is "uart_wrapper,Vivado 2018.2";
begin
bus_bridge_0: entity work.femto_bd_femto_bus_bridge_0_0
     port map (
      clk => ioring_0_clk,
      d_acc(1 downto 0) => dbus_conn_0_d_bridge_ACC(1 downto 0),
      d_addr(31 downto 0) => dbus_conn_0_d_bridge_ADDR(31 downto 0),
      d_rdata(31 downto 0) => dbus_conn_0_d_bridge_RDATA(31 downto 0),
      d_req => dbus_conn_0_d_bridge_REQ,
      d_resp => dbus_conn_0_d_bridge_RESP,
      d_w_rb => dbus_conn_0_d_bridge_W_RB,
      d_wdata(31 downto 0) => dbus_conn_0_d_bridge_WDATA(31 downto 0),
      p_acc(1 downto 0) => bus_bridge_0_p_ACC(1 downto 0),
      p_addr(31 downto 0) => bus_bridge_0_p_addr(31 downto 0),
      p_rdata(31 downto 0) => bus_bridge_0_p_RDATA(31 downto 0),
      p_req => bus_bridge_0_p_REQ,
      p_resp => bus_bridge_0_p_RESP,
      p_w_rb => bus_bridge_0_p_W_RB,
      p_wdata(31 downto 0) => bus_bridge_0_p_WDATA(31 downto 0),
      rstn => splitter_0_o9
    );
core_0: entity work.femto_bd_femto_core_0_0
     port map (
      clk => ioring_0_clk,
      core_fault => core_0_core_fault,
      core_fault_pc(31 downto 0) => core_0_core_fault_pc(31 downto 0),
      dbus_acc(1 downto 0) => core_0_d_ACC(1 downto 0),
      dbus_addr(31 downto 0) => core_0_dbus_addr(31 downto 0),
      dbus_rdata(31 downto 0) => core_0_d_RDATA(31 downto 0),
      dbus_req => core_0_d_REQ,
      dbus_resp => core_0_d_RESP,
      dbus_w_rb => core_0_d_W_RB,
      dbus_wdata(31 downto 0) => core_0_d_WDATA(31 downto 0),
      ext_int_handled => core_0_ext_int_handled,
      ext_int_trigger => eic_wrapper_0_ext_int_trigger,
      ibus_acc(1 downto 0) => core_0_i_ACC(1 downto 0),
      ibus_addr(31 downto 0) => core_0_ibus_addr(31 downto 0),
      ibus_rdata(31 downto 0) => core_0_i_RDATA(31 downto 0),
      ibus_req => core_0_i_REQ,
      ibus_resp => core_0_i_RESP,
      ibus_w_rb => core_0_i_W_RB,
      ibus_wdata(31 downto 0) => core_0_i_WDATA(31 downto 0),
      rstn => splitter_0_o0
    );
dbus_conn_0: entity work.femto_bd_femto_dbus_conn_0_0
     port map (
      bus_fault => dbus_conn_0_bus_fault,
      bus_halt => fault_encoder_0_fault,
      m_acc(1 downto 0) => core_0_d_ACC(1 downto 0),
      m_addr(31 downto 0) => B"00000000000000000000000000000000",
      m_rdata(31 downto 0) => core_0_d_RDATA(31 downto 0),
      m_req => core_0_d_REQ,
      m_resp => core_0_d_RESP,
      m_w_rb => core_0_d_W_RB,
      m_wdata(31 downto 0) => core_0_d_WDATA(31 downto 0),
      s_bridge_acc(1 downto 0) => dbus_conn_0_d_bridge_ACC(1 downto 0),
      s_bridge_addr(31 downto 0) => dbus_conn_0_d_bridge_ADDR(31 downto 0),
      s_bridge_rdata(31 downto 0) => dbus_conn_0_d_bridge_RDATA(31 downto 0),
      s_bridge_req => dbus_conn_0_d_bridge_REQ,
      s_bridge_resp => dbus_conn_0_d_bridge_RESP,
      s_bridge_w_rb => dbus_conn_0_d_bridge_W_RB,
      s_bridge_wdata(31 downto 0) => dbus_conn_0_d_bridge_WDATA(31 downto 0),
      s_nor_acc(1 downto 0) => dbus_conn_0_d_nor_ACC(1 downto 0),
      s_nor_addr(31 downto 0) => dbus_conn_0_d_nor_ADDR(31 downto 0),
      s_nor_rdata(31 downto 0) => dbus_conn_0_d_nor_RDATA(31 downto 0),
      s_nor_req => dbus_conn_0_d_nor_REQ,
      s_nor_resp => dbus_conn_0_d_nor_RESP,
      s_nor_w_rb => dbus_conn_0_d_nor_W_RB,
      s_nor_wdata(31 downto 0) => dbus_conn_0_d_nor_WDATA(31 downto 0),
      s_qspi_acc(1 downto 0) => dbus_conn_0_d_qspi_ACC(1 downto 0),
      s_qspi_addr(31 downto 0) => dbus_conn_0_d_qspi_ADDR(31 downto 0),
      s_qspi_rdata(31 downto 0) => dbus_conn_0_d_qspi_RDATA(31 downto 0),
      s_qspi_req => dbus_conn_0_d_qspi_REQ,
      s_qspi_resp => dbus_conn_0_d_qspi_RESP,
      s_qspi_w_rb => dbus_conn_0_d_qspi_W_RB,
      s_qspi_wdata(31 downto 0) => dbus_conn_0_d_qspi_WDATA(31 downto 0),
      s_rom_acc(1 downto 0) => dbus_conn_0_d_rom_ACC(1 downto 0),
      s_rom_addr(31 downto 0) => dbus_conn_0_d_rom_ADDR(31 downto 0),
      s_rom_rdata(31 downto 0) => dbus_conn_0_d_rom_RDATA(31 downto 0),
      s_rom_req => dbus_conn_0_d_rom_REQ,
      s_rom_resp => dbus_conn_0_d_rom_RESP,
      s_rom_w_rb => dbus_conn_0_d_rom_W_RB,
      s_rom_wdata(31 downto 0) => dbus_conn_0_d_rom_WDATA(31 downto 0),
      s_sram_acc(1 downto 0) => dbus_conn_0_d_sram_ACC(1 downto 0),
      s_sram_addr(31 downto 0) => dbus_conn_0_d_sram_ADDR(31 downto 0),
      s_sram_rdata(31 downto 0) => dbus_conn_0_d_sram_RDATA(31 downto 0),
      s_sram_req => dbus_conn_0_d_sram_REQ,
      s_sram_resp => dbus_conn_0_d_sram_RESP,
      s_sram_w_rb => dbus_conn_0_d_sram_W_RB,
      s_sram_wdata(31 downto 0) => dbus_conn_0_d_sram_WDATA(31 downto 0),
      s_tcm_acc(1 downto 0) => dbus_conn_0_d_tcm_ACC(1 downto 0),
      s_tcm_addr(31 downto 0) => dbus_conn_0_d_tcm_ADDR(31 downto 0),
      s_tcm_rdata(31 downto 0) => dbus_conn_0_d_tcm_RDATA(31 downto 0),
      s_tcm_req => dbus_conn_0_d_tcm_REQ,
      s_tcm_resp => dbus_conn_0_d_tcm_RESP,
      s_tcm_w_rb => dbus_conn_0_d_tcm_W_RB,
      s_tcm_wdata(31 downto 0) => dbus_conn_0_d_tcm_WDATA(31 downto 0)
    );
eic_wrapper_0: entity work.femto_bd_femto_eic_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      eic_fault => eic_wrapper_0_eic_fault,
      ext_int_handled => core_0_ext_int_handled,
      ext_int_src(1 downto 0) => merger_0_o(1 downto 0),
      ext_int_trigger => eic_wrapper_0_ext_int_trigger,
      p_acc(1 downto 0) => pbus_conn_0_p_eic_ACC(1 downto 0),
      p_addr(31 downto 0) => pbus_conn_0_p_eic_ADDR(31 downto 0),
      p_rdata(31 downto 0) => pbus_conn_0_p_eic_RDATA(31 downto 0),
      p_req => pbus_conn_0_p_eic_REQ,
      p_resp => pbus_conn_0_p_eic_RESP,
      p_w_rb => pbus_conn_0_p_eic_W_RB,
      p_wdata(31 downto 0) => pbus_conn_0_p_eic_WDATA(31 downto 0),
      rstn => splitter_0_o5
    );
fault_encoder_0: entity work.femto_bd_femto_fault_encoder_0_0
     port map (
      clk => ioring_0_clk,
      core_fault => core_0_core_fault,
      core_fault_pc(31 downto 0) => core_0_core_fault_pc(31 downto 0),
      dbus_addr(31 downto 0) => core_0_dbus_addr(31 downto 0),
      dbus_fault => dbus_conn_0_bus_fault,
      eic_fault => eic_wrapper_0_eic_fault,
      fault => fault_encoder_0_fault,
      fault_addr(31 downto 0) => fault_encoder_0_fault1_ADDR(31 downto 0),
      fault_cause(7 downto 0) => fault_encoder_0_fault1_CAUSE(7 downto 0),
      gpio_fault => gpio_wrapper_0_gpio_fault,
      ibus_addr(31 downto 0) => core_0_ibus_addr(31 downto 0),
      ibus_fault => ibus_conn_0_bus_fault,
      nor_d_fault => qspi_wrapper_0_nor_d_fault,
      nor_i_fault => qspi_wrapper_0_nor_i_fault,
      pbus_addr(31 downto 0) => bus_bridge_0_p_addr(31 downto 0),
      pbus_fault => pbus_conn_0_bus_fault,
      qspi_fault => qspi_wrapper_0_qspi_fault,
      rom_d_fault => rom_wrapper_0_rom_d_fault,
      rom_i_fault => rom_wrapper_0_rom_i_fault,
      rst_fault => rst_wrapper_0_rst_fault,
      rstn => splitter_0_o9,
      sram_d_fault => sram_wrapper_0_sram_d_fault,
      sram_i_fault => sram_wrapper_0_sram_i_fault,
      tcm_d_fault => tcm_wrapper_0_tcm_d_fault,
      tcm_i_fault => tcm_wrapper_0_tcm_i_fault,
      tmr_fault => tmr_wrapper_0_tmr_fault,
      uart_fault => uart_wrapper_0_uart_fault
    );
gpio_wrapper_0: entity work.femto_bd_femto_gpio_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      dir(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DIR(3 downto 0),
      gpio_fault => gpio_wrapper_0_gpio_fault,
      i(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DIN(3 downto 0),
      o(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DOUT(3 downto 0),
      p_acc(1 downto 0) => pbus_conn_0_p_gpio_ACC(1 downto 0),
      p_addr(31 downto 0) => pbus_conn_0_p_gpio_ADDR(31 downto 0),
      p_rdata(31 downto 0) => pbus_conn_0_p_gpio_RDATA(31 downto 0),
      p_req => pbus_conn_0_p_gpio_REQ,
      p_resp => pbus_conn_0_p_gpio_RESP,
      p_w_rb => pbus_conn_0_p_gpio_W_RB,
      p_wdata(31 downto 0) => pbus_conn_0_p_gpio_WDATA(31 downto 0),
      rstn => splitter_0_o7
    );
ibus_conn_0: entity work.femto_bd_femto_ibus_conn_0_0
     port map (
      bus_fault => ibus_conn_0_bus_fault,
      bus_halt => fault_encoder_0_fault,
      m_acc(1 downto 0) => core_0_i_ACC(1 downto 0),
      m_addr(31 downto 0) => B"00000000000000000000000000000000",
      m_rdata(31 downto 0) => core_0_i_RDATA(31 downto 0),
      m_req => core_0_i_REQ,
      m_resp => core_0_i_RESP,
      m_w_rb => core_0_i_W_RB,
      m_wdata(31 downto 0) => core_0_i_WDATA(31 downto 0),
      s_nor_acc(1 downto 0) => ibus_conn_0_i_nor_ACC(1 downto 0),
      s_nor_addr(31 downto 0) => ibus_conn_0_i_nor_ADDR(31 downto 0),
      s_nor_rdata(31 downto 0) => ibus_conn_0_i_nor_RDATA(31 downto 0),
      s_nor_req => ibus_conn_0_i_nor_REQ,
      s_nor_resp => ibus_conn_0_i_nor_RESP,
      s_nor_w_rb => ibus_conn_0_i_nor_W_RB,
      s_nor_wdata(31 downto 0) => ibus_conn_0_i_nor_WDATA(31 downto 0),
      s_rom_acc(1 downto 0) => ibus_conn_0_i_rom_ACC(1 downto 0),
      s_rom_addr(31 downto 0) => ibus_conn_0_i_rom_ADDR(31 downto 0),
      s_rom_rdata(31 downto 0) => ibus_conn_0_i_rom_RDATA(31 downto 0),
      s_rom_req => ibus_conn_0_i_rom_REQ,
      s_rom_resp => ibus_conn_0_i_rom_RESP,
      s_rom_w_rb => ibus_conn_0_i_rom_W_RB,
      s_rom_wdata(31 downto 0) => ibus_conn_0_i_rom_WDATA(31 downto 0),
      s_sram_acc(1 downto 0) => ibus_conn_0_i_sram_ACC(1 downto 0),
      s_sram_addr(31 downto 0) => ibus_conn_0_i_sram_ADDR(31 downto 0),
      s_sram_rdata(31 downto 0) => ibus_conn_0_i_sram_RDATA(31 downto 0),
      s_sram_req => ibus_conn_0_i_sram_REQ,
      s_sram_resp => ibus_conn_0_i_sram_RESP,
      s_sram_w_rb => ibus_conn_0_i_sram_W_RB,
      s_sram_wdata(31 downto 0) => ibus_conn_0_i_sram_WDATA(31 downto 0),
      s_tcm_acc(1 downto 0) => ibus_conn_0_i_tcm_ACC(1 downto 0),
      s_tcm_addr(31 downto 0) => ibus_conn_0_i_tcm_ADDR(31 downto 0),
      s_tcm_rdata(31 downto 0) => ibus_conn_0_i_tcm_RDATA(31 downto 0),
      s_tcm_req => ibus_conn_0_i_tcm_REQ,
      s_tcm_resp => ibus_conn_0_i_tcm_RESP,
      s_tcm_w_rb => ibus_conn_0_i_tcm_W_RB,
      s_tcm_wdata(31 downto 0) => ibus_conn_0_i_tcm_WDATA(31 downto 0)
    );
ioring_0: entity work.femto_bd_femto_ioring_0_0
     port map (
      clk => ioring_0_clk,
      gpio_dir(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DIR(3 downto 0),
      gpio_i(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DIN(3 downto 0),
      gpio_o(3 downto 0) => gpio_wrapper_0_gpio_GPIO_DOUT(3 downto 0),
      pad_clk => pad_clk_0,
      pad_gpio(3 downto 0) => pad_gpio_0(3 downto 0),
      pad_qspi_csb => pad_qspi_csb_0,
      pad_qspi_sck => pad_qspi_sck_0,
      pad_qspi_sio(3 downto 0) => pad_qspi_sio_0(3 downto 0),
      pad_rstn => pad_rstn_0,
      pad_sram_addr(18 downto 0) => pad_sram_addr_0(18 downto 0),
      pad_sram_ce_bar => pad_sram_ce_bar_0,
      pad_sram_data(7 downto 0) => pad_sram_data_0(7 downto 0),
      pad_sram_oe_bar => pad_sram_oe_bar_0,
      pad_sram_we_bar => pad_sram_we_bar_0,
      pad_uart_rx => pad_uart_rx_0,
      pad_uart_tx => pad_uart_tx_0,
      qspi_csb => qspi_wrapper_0_qspi_CSb,
      qspi_dir(3 downto 0) => qspi_wrapper_0_qspi_DIR(3 downto 0),
      qspi_miso(3 downto 0) => qspi_wrapper_0_qspi_SIN(3 downto 0),
      qspi_mosi(3 downto 0) => qspi_wrapper_0_qspi_SOUT(3 downto 0),
      qspi_sclk => qspi_wrapper_0_qspi_SCLK,
      rstn => ioring_0_rstn,
      sram_addr(18 downto 0) => sram_wrapper_0_sram_ADDR(18 downto 0),
      sram_ce_bar => sram_wrapper_0_sram_CEb,
      sram_data_dir => sram_wrapper_0_sram_W_RB,
      sram_data_in(7 downto 0) => sram_wrapper_0_sram_DIN(7 downto 0),
      sram_data_out(7 downto 0) => sram_wrapper_0_sram_DOUT(7 downto 0),
      sram_oe_bar => sram_wrapper_0_sram_OEb,
      sram_we_bar => sram_wrapper_0_sram_WEb,
      uart_rx => uart_wrapper_0_uart_RX,
      uart_tx => uart_wrapper_0_uart_TX
    );
merger_0: entity work.femto_bd_femto_merger_0_0
     port map (
      i0 => tmr_wrapper_0_interrupt,
      i1 => uart_wrapper_0_interrupt,
      o(1 downto 0) => merger_0_o(1 downto 0)
    );
pbus_conn_0: entity work.femto_bd_femto_pbus_conn_0_0
     port map (
      bus_fault => pbus_conn_0_bus_fault,
      bus_halt => fault_encoder_0_fault,
      m_acc(1 downto 0) => bus_bridge_0_p_ACC(1 downto 0),
      m_addr(31 downto 0) => B"00000000000000000000000000000000",
      m_rdata(31 downto 0) => bus_bridge_0_p_RDATA(31 downto 0),
      m_req => bus_bridge_0_p_REQ,
      m_resp => bus_bridge_0_p_RESP,
      m_w_rb => bus_bridge_0_p_W_RB,
      m_wdata(31 downto 0) => bus_bridge_0_p_WDATA(31 downto 0),
      s_eic_acc(1 downto 0) => pbus_conn_0_p_eic_ACC(1 downto 0),
      s_eic_addr(31 downto 0) => pbus_conn_0_p_eic_ADDR(31 downto 0),
      s_eic_rdata(31 downto 0) => pbus_conn_0_p_eic_RDATA(31 downto 0),
      s_eic_req => pbus_conn_0_p_eic_REQ,
      s_eic_resp => pbus_conn_0_p_eic_RESP,
      s_eic_w_rb => pbus_conn_0_p_eic_W_RB,
      s_eic_wdata(31 downto 0) => pbus_conn_0_p_eic_WDATA(31 downto 0),
      s_gpio_acc(1 downto 0) => pbus_conn_0_p_gpio_ACC(1 downto 0),
      s_gpio_addr(31 downto 0) => pbus_conn_0_p_gpio_ADDR(31 downto 0),
      s_gpio_rdata(31 downto 0) => pbus_conn_0_p_gpio_RDATA(31 downto 0),
      s_gpio_req => pbus_conn_0_p_gpio_REQ,
      s_gpio_resp => pbus_conn_0_p_gpio_RESP,
      s_gpio_w_rb => pbus_conn_0_p_gpio_W_RB,
      s_gpio_wdata(31 downto 0) => pbus_conn_0_p_gpio_WDATA(31 downto 0),
      s_rst_acc(1 downto 0) => pbus_conn_0_p_rst_ACC(1 downto 0),
      s_rst_addr(31 downto 0) => pbus_conn_0_p_rst_ADDR(31 downto 0),
      s_rst_rdata(31 downto 0) => pbus_conn_0_p_rst_RDATA(31 downto 0),
      s_rst_req => pbus_conn_0_p_rst_REQ,
      s_rst_resp => pbus_conn_0_p_rst_RESP,
      s_rst_w_rb => pbus_conn_0_p_rst_W_RB,
      s_rst_wdata(31 downto 0) => pbus_conn_0_p_rst_WDATA(31 downto 0),
      s_tmr_acc(1 downto 0) => pbus_conn_0_p_tmr_ACC(1 downto 0),
      s_tmr_addr(31 downto 0) => pbus_conn_0_p_tmr_ADDR(31 downto 0),
      s_tmr_rdata(31 downto 0) => pbus_conn_0_p_tmr_RDATA(31 downto 0),
      s_tmr_req => pbus_conn_0_p_tmr_REQ,
      s_tmr_resp => pbus_conn_0_p_tmr_RESP,
      s_tmr_w_rb => pbus_conn_0_p_tmr_W_RB,
      s_tmr_wdata(31 downto 0) => pbus_conn_0_p_tmr_WDATA(31 downto 0),
      s_uart_acc(1 downto 0) => pbus_conn_0_p_uart_ACC(1 downto 0),
      s_uart_addr(31 downto 0) => pbus_conn_0_p_uart_ADDR(31 downto 0),
      s_uart_rdata(31 downto 0) => pbus_conn_0_p_uart_RDATA(31 downto 0),
      s_uart_req => pbus_conn_0_p_uart_REQ,
      s_uart_resp => pbus_conn_0_p_uart_RESP,
      s_uart_w_rb => pbus_conn_0_p_uart_W_RB,
      s_uart_wdata(31 downto 0) => pbus_conn_0_p_uart_WDATA(31 downto 0)
    );
qspi_wrapper_0: entity work.femto_bd_femto_qspi_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      nor_d_acc(1 downto 0) => dbus_conn_0_d_nor_ACC(1 downto 0),
      nor_d_addr(31 downto 0) => dbus_conn_0_d_nor_ADDR(31 downto 0),
      nor_d_fault => qspi_wrapper_0_nor_d_fault,
      nor_d_rdata(31 downto 0) => dbus_conn_0_d_nor_RDATA(31 downto 0),
      nor_d_req => dbus_conn_0_d_nor_REQ,
      nor_d_resp => dbus_conn_0_d_nor_RESP,
      nor_d_w_rb => dbus_conn_0_d_nor_W_RB,
      nor_d_wdata(31 downto 0) => dbus_conn_0_d_nor_WDATA(31 downto 0),
      nor_i_acc(1 downto 0) => ibus_conn_0_i_nor_ACC(1 downto 0),
      nor_i_addr(31 downto 0) => ibus_conn_0_i_nor_ADDR(31 downto 0),
      nor_i_fault => qspi_wrapper_0_nor_i_fault,
      nor_i_rdata(31 downto 0) => ibus_conn_0_i_nor_RDATA(31 downto 0),
      nor_i_req => ibus_conn_0_i_nor_REQ,
      nor_i_resp => ibus_conn_0_i_nor_RESP,
      nor_i_w_rb => ibus_conn_0_i_nor_W_RB,
      nor_i_wdata(31 downto 0) => ibus_conn_0_i_nor_WDATA(31 downto 0),
      qspi_d_acc(1 downto 0) => dbus_conn_0_d_qspi_ACC(1 downto 0),
      qspi_d_addr(31 downto 0) => dbus_conn_0_d_qspi_ADDR(31 downto 0),
      qspi_d_rdata(31 downto 0) => dbus_conn_0_d_qspi_RDATA(31 downto 0),
      qspi_d_req => dbus_conn_0_d_qspi_REQ,
      qspi_d_resp => dbus_conn_0_d_qspi_RESP,
      qspi_d_w_rb => dbus_conn_0_d_qspi_W_RB,
      qspi_d_wdata(31 downto 0) => dbus_conn_0_d_qspi_WDATA(31 downto 0),
      qspi_fault => qspi_wrapper_0_qspi_fault,
      rstn => splitter_0_o4,
      spi_csb => qspi_wrapper_0_qspi_CSb,
      spi_dir(3 downto 0) => qspi_wrapper_0_qspi_DIR(3 downto 0),
      spi_miso(3 downto 0) => qspi_wrapper_0_qspi_SIN(3 downto 0),
      spi_mosi(3 downto 0) => qspi_wrapper_0_qspi_SOUT(3 downto 0),
      spi_sclk => qspi_wrapper_0_qspi_SCLK
    );
rom_wrapper_0: entity work.femto_bd_femto_rom_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      d_acc(1 downto 0) => dbus_conn_0_d_rom_ACC(1 downto 0),
      d_addr(31 downto 0) => dbus_conn_0_d_rom_ADDR(31 downto 0),
      d_rdata(31 downto 0) => dbus_conn_0_d_rom_RDATA(31 downto 0),
      d_req => dbus_conn_0_d_rom_REQ,
      d_resp => dbus_conn_0_d_rom_RESP,
      d_w_rb => dbus_conn_0_d_rom_W_RB,
      d_wdata(31 downto 0) => dbus_conn_0_d_rom_WDATA(31 downto 0),
      i_acc(1 downto 0) => ibus_conn_0_i_rom_ACC(1 downto 0),
      i_addr(31 downto 0) => ibus_conn_0_i_rom_ADDR(31 downto 0),
      i_rdata(31 downto 0) => ibus_conn_0_i_rom_RDATA(31 downto 0),
      i_req => ibus_conn_0_i_rom_REQ,
      i_resp => ibus_conn_0_i_rom_RESP,
      i_w_rb => ibus_conn_0_i_rom_W_RB,
      i_wdata(31 downto 0) => ibus_conn_0_i_rom_WDATA(31 downto 0),
      rom_d_fault => rom_wrapper_0_rom_d_fault,
      rom_i_fault => rom_wrapper_0_rom_i_fault,
      rstn => splitter_0_o1
    );
rst_wrapper_0: entity work.femto_bd_femto_rst_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      p_acc(1 downto 0) => pbus_conn_0_p_rst_ACC(1 downto 0),
      p_addr(31 downto 0) => pbus_conn_0_p_rst_ADDR(31 downto 0),
      p_rdata(31 downto 0) => pbus_conn_0_p_rst_RDATA(31 downto 0),
      p_req => pbus_conn_0_p_rst_REQ,
      p_resp => pbus_conn_0_p_rst_RESP,
      p_w_rb => pbus_conn_0_p_rst_W_RB,
      p_wdata(31 downto 0) => pbus_conn_0_p_rst_WDATA(31 downto 0),
      rst_fault => rst_wrapper_0_rst_fault,
      rst_ib => ioring_0_rstn,
      rst_ob(9 downto 0) => rst_wrapper_0_rst_ob(9 downto 0),
      soc_fault => '0',
      soc_fault_addr(31 downto 0) => fault_encoder_0_fault1_ADDR(31 downto 0),
      soc_fault_cause(7 downto 0) => fault_encoder_0_fault1_CAUSE(7 downto 0)
    );
splitter_0: entity work.femto_bd_femto_splitter_0_0
     port map (
      i(9 downto 0) => rst_wrapper_0_rst_ob(9 downto 0),
      o0 => splitter_0_o0,
      o1 => splitter_0_o1,
      o2 => splitter_0_o2,
      o3 => splitter_0_o3,
      o4 => splitter_0_o4,
      o5 => splitter_0_o5,
      o6 => splitter_0_o6,
      o7 => splitter_0_o7,
      o8 => splitter_0_o8,
      o9 => splitter_0_o9
    );
sram_wrapper_0: entity work.femto_bd_femto_sram_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      d_acc(1 downto 0) => dbus_conn_0_d_sram_ACC(1 downto 0),
      d_addr(31 downto 0) => dbus_conn_0_d_sram_ADDR(31 downto 0),
      d_rdata(31 downto 0) => dbus_conn_0_d_sram_RDATA(31 downto 0),
      d_req => dbus_conn_0_d_sram_REQ,
      d_resp => dbus_conn_0_d_sram_RESP,
      d_w_rb => dbus_conn_0_d_sram_W_RB,
      d_wdata(31 downto 0) => dbus_conn_0_d_sram_WDATA(31 downto 0),
      i_acc(1 downto 0) => ibus_conn_0_i_sram_ACC(1 downto 0),
      i_addr(31 downto 0) => ibus_conn_0_i_sram_ADDR(31 downto 0),
      i_rdata(31 downto 0) => ibus_conn_0_i_sram_RDATA(31 downto 0),
      i_req => ibus_conn_0_i_sram_REQ,
      i_resp => ibus_conn_0_i_sram_RESP,
      i_w_rb => ibus_conn_0_i_sram_W_RB,
      i_wdata(31 downto 0) => ibus_conn_0_i_sram_WDATA(31 downto 0),
      rstn => splitter_0_o3,
      sram_addr(18 downto 0) => sram_wrapper_0_sram_ADDR(18 downto 0),
      sram_ce_bar => sram_wrapper_0_sram_CEb,
      sram_d_fault => sram_wrapper_0_sram_d_fault,
      sram_data_dir => sram_wrapper_0_sram_W_RB,
      sram_data_in(7 downto 0) => sram_wrapper_0_sram_DIN(7 downto 0),
      sram_data_out(7 downto 0) => sram_wrapper_0_sram_DOUT(7 downto 0),
      sram_i_fault => sram_wrapper_0_sram_i_fault,
      sram_oe_bar => sram_wrapper_0_sram_OEb,
      sram_we_bar => sram_wrapper_0_sram_WEb
    );
tcm_wrapper_0: entity work.femto_bd_femto_tcm_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      d_acc(1 downto 0) => dbus_conn_0_d_tcm_ACC(1 downto 0),
      d_addr(31 downto 0) => dbus_conn_0_d_tcm_ADDR(31 downto 0),
      d_rdata(31 downto 0) => dbus_conn_0_d_tcm_RDATA(31 downto 0),
      d_req => dbus_conn_0_d_tcm_REQ,
      d_resp => dbus_conn_0_d_tcm_RESP,
      d_w_rb => dbus_conn_0_d_tcm_W_RB,
      d_wdata(31 downto 0) => dbus_conn_0_d_tcm_WDATA(31 downto 0),
      i_acc(1 downto 0) => ibus_conn_0_i_tcm_ACC(1 downto 0),
      i_addr(31 downto 0) => ibus_conn_0_i_tcm_ADDR(31 downto 0),
      i_rdata(31 downto 0) => ibus_conn_0_i_tcm_RDATA(31 downto 0),
      i_req => ibus_conn_0_i_tcm_REQ,
      i_resp => ibus_conn_0_i_tcm_RESP,
      i_w_rb => ibus_conn_0_i_tcm_W_RB,
      i_wdata(31 downto 0) => ibus_conn_0_i_tcm_WDATA(31 downto 0),
      rstn => splitter_0_o2,
      tcm_d_fault => tcm_wrapper_0_tcm_d_fault,
      tcm_i_fault => tcm_wrapper_0_tcm_i_fault
    );
tmr_wrapper_0: entity work.femto_bd_femto_tmr_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      interrupt => tmr_wrapper_0_interrupt,
      p_acc(1 downto 0) => pbus_conn_0_p_tmr_ACC(1 downto 0),
      p_addr(31 downto 0) => pbus_conn_0_p_tmr_ADDR(31 downto 0),
      p_rdata(31 downto 0) => pbus_conn_0_p_tmr_RDATA(31 downto 0),
      p_req => pbus_conn_0_p_tmr_REQ,
      p_resp => pbus_conn_0_p_tmr_RESP,
      p_w_rb => pbus_conn_0_p_tmr_W_RB,
      p_wdata(31 downto 0) => pbus_conn_0_p_tmr_WDATA(31 downto 0),
      rstn => splitter_0_o8,
      tmr_fault => tmr_wrapper_0_tmr_fault
    );
uart_wrapper_0: entity work.femto_bd_femto_uart_wrapper_0_0
     port map (
      clk => ioring_0_clk,
      interrupt => uart_wrapper_0_interrupt,
      p_acc(1 downto 0) => pbus_conn_0_p_uart_ACC(1 downto 0),
      p_addr(31 downto 0) => pbus_conn_0_p_uart_ADDR(31 downto 0),
      p_rdata(31 downto 0) => pbus_conn_0_p_uart_RDATA(31 downto 0),
      p_req => pbus_conn_0_p_uart_REQ,
      p_resp => pbus_conn_0_p_uart_RESP,
      p_w_rb => pbus_conn_0_p_uart_W_RB,
      p_wdata(31 downto 0) => pbus_conn_0_p_uart_WDATA(31 downto 0),
      rstn => splitter_0_o6,
      rx => uart_wrapper_0_uart_RX,
      tx => uart_wrapper_0_uart_TX,
      uart_fault => uart_wrapper_0_uart_fault
    );
end STRUCTURE;
