
---------- Begin Simulation Statistics ----------
final_tick                               1918723758264                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 445377                       # Simulator instruction rate (inst/s)
host_mem_usage                                8846596                       # Number of bytes of host memory used
host_op_rate                                   860451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4246.97                       # Real time elapsed on the host
host_tick_rate                              451786387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1891504923                       # Number of instructions simulated
sim_ops                                    3654310742                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.918724                       # Number of seconds simulated
sim_ticks                                1918723758264                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5761933208                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5761933208                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        221396855                       # Number of branches fetched
system.cpu1.committedInsts                  891504922                       # Number of instructions committed
system.cpu1.committedOps                   1754307690                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  265256064                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      4590529                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   71150577                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       418354                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1100603262                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      1879343                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5761933207                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5761933207                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1142606482                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          639795239                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    183845518                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               8248811                       # Number of float alu accesses
system.cpu1.num_fp_insts                      8248811                       # number of float instructions
system.cpu1.num_fp_register_reads             5604326                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            3942323                       # number of times the floating registers were written
system.cpu1.num_func_calls                   25901004                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1733735115                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1733735115                       # number of integer instructions
system.cpu1.num_int_register_reads         3421794770                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1446871709                       # number of times the integer registers were written
system.cpu1.num_load_insts                  265146716                       # Number of load instructions
system.cpu1.num_mem_refs                    336249151                       # number of memory refs
system.cpu1.num_store_insts                  71102435                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             17928482      1.02%      1.02% # Class of executed instruction
system.cpu1.op_class::IntAlu               1394462195     79.49%     80.51% # Class of executed instruction
system.cpu1.op_class::IntMult                 1609975      0.09%     80.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3308837      0.19%     80.79% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 115821      0.01%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    6164      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  255800      0.01%     80.81% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     234      0.00%     80.81% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    2856      0.00%     80.81% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 367281      0.02%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShift                    23      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                594      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult               270      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.83% # Class of executed instruction
system.cpu1.op_class::MemRead               262008378     14.94%     95.77% # Class of executed instruction
system.cpu1.op_class::MemWrite               66803385      3.81%     99.58% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3138338      0.18%     99.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           4299050      0.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1754307690                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  215                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7456719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15176024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    108699689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    217400319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7503092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228194                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7228525                       # Transaction distribution
system.membus.trans_dist::ReadExReq            216213                       # Transaction distribution
system.membus.trans_dist::ReadExResp           216213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7503092                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22895329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22895329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22895329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    508639936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    508639936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               508639936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7719305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7719305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7719305                       # Request fanout histogram
system.membus.reqLayer4.occupancy         26300756371                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41295471487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38749545                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38749545                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38749545                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38749545                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85539.834437                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85539.834437                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85539.834437                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85539.834437                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38447847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38447847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38447847                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38447847                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84873.834437                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84873.834437                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84873.834437                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84873.834437                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38749545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38749545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85539.834437                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85539.834437                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38447847                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38447847                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84873.834437                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84873.834437                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.509632                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.509632                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801777                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801777                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 661617791262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 661617791262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 661617791262                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 661617791262                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52916.634409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52916.634409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52916.634409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52916.634409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2109                       # number of writebacks
system.cpu0.dcache.writebacks::total             2109                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 653290779276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 653290779276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 653290779276                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 653290779276                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52250.634409                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52250.634409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52250.634409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52250.634409                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 661575770325                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 661575770325                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 52917.840310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52917.840310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 653249476953                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 653249476953                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 52251.840310                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52251.840310                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     42020937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     42020937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38944.334569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38944.334569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     41302323                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     41302323                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38278.334569                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38278.334569                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1093628223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1093628223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1093628223                       # number of overall hits
system.cpu1.icache.overall_hits::total     1093628223                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6975039                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6975039                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6975039                       # number of overall misses
system.cpu1.icache.overall_misses::total      6975039                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  71950035276                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  71950035276                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  71950035276                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  71950035276                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1100603262                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1100603262                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1100603262                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1100603262                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006337                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10315.359567                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10315.359567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10315.359567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10315.359567                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6974527                       # number of writebacks
system.cpu1.icache.writebacks::total          6974527                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6975039                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6975039                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6975039                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6975039                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  67304659302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  67304659302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  67304659302                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  67304659302                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006337                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006337                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006337                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006337                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9649.359567                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9649.359567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9649.359567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9649.359567                       # average overall mshr miss latency
system.cpu1.icache.replacements               6974527                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1093628223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1093628223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6975039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6975039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  71950035276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  71950035276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1100603262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1100603262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10315.359567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10315.359567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6975039                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6975039                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  67304659302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  67304659302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006337                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006337                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9649.359567                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9649.359567                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984896                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1100603262                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6975039                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.791700                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8811801135                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8811801135                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    247184524                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       247184524                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    247184524                       # number of overall hits
system.cpu1.dcache.overall_hits::total      247184524                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     89222117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      89222117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     89222117                       # number of overall misses
system.cpu1.dcache.overall_misses::total     89222117                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 953895896919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 953895896919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 953895896919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 953895896919                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    336406641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    336406641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    336406641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    336406641                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265221                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10691.249311                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10691.249311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10691.249311                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10691.249311                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     45657765                       # number of writebacks
system.cpu1.dcache.writebacks::total         45657765                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     89222117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     89222117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     89222117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     89222117                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 894473966997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 894473966997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 894473966997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 894473966997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.265221                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.265221                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.265221                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.265221                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10025.249311                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10025.249311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10025.249311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10025.249311                       # average overall mshr miss latency
system.cpu1.dcache.replacements              89222109                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    189351920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      189351920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     75904144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     75904144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 797907038922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 797907038922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    265256064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    265256064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.286154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.286154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10512.035271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10512.035271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     75904144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     75904144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 747354879018                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 747354879018                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.286154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.286154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9846.035271                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9846.035271                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     57832604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      57832604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     13317973                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     13317973                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155988857997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155988857997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     71150577                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     71150577                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.187180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.187180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11712.657624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11712.657624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     13317973                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     13317973                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 147119087979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 147119087979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.187180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.187180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11046.657624                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11046.657624                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          336406641                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         89222117                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.770440                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2780475245                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2780475245                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5476463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             6947086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            88557775                       # number of demand (read+write) hits
system.l2.demand_hits::total                100981325                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5476463                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            6947086                       # number of overall hits
system.l2.overall_hits::.cpu1.data           88557775                       # number of overall hits
system.l2.overall_hits::total               100981325                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7026558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            664342                       # number of demand (read+write) misses
system.l2.demand_misses::total                7719305                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7026558                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27953                       # number of overall misses
system.l2.overall_misses::.cpu1.data           664342                       # number of overall misses
system.l2.overall_misses::total               7719305                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37976652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 595027060317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2377079208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55912719645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     653354835822                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37976652                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 595027060317                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2377079208                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55912719645                       # number of overall miss cycles
system.l2.overall_miss_latency::total    653354835822                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6975039                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        89222117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            108700630                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6975039                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       89222117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           108700630                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.561989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.004008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.007446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.561989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.004008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.007446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84019.141593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84682.580051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85038.429077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84162.554294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84639.075127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84019.141593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84682.580051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85038.429077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84162.554294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84639.075127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              228194                       # number of writebacks
system.l2.writebacks::total                    228194                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7026558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       664342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7719305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7026558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       664342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7719305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34891127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 547062672825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2186272993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51377908511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 600661745456                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34891127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 547062672825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2186272993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51377908511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 600661745456                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.561989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.004008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.007446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.561989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.004008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.007446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77192.758850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77856.423134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78212.463528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77336.535265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77812.930757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77192.758850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77856.423134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78212.463528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77336.535265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77812.930757                       # average overall mshr miss latency
system.l2.replacements                        7472812                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     45659874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         45659874                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     45659874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     45659874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6974567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6974567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6974567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6974567                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         13102173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13102839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         215800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              216213                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     34138827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18115040160                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18149178987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     13317973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13319052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.382762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.016204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82660.598063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83943.652271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83941.201440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         216213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     31314563                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16642030103                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16673344666                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.382762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.016204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75822.186441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77117.841070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77115.366171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       6947086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6947087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            28405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37976652                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2377079208                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2415055860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6975039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6975492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.004008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84019.141593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85038.429077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85022.209470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        28405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34891127                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2186272993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2221164120                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.004008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77192.758850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78212.463528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78196.237282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5475797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     75455602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80931399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7026145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       448542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7474687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 594992921490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37797679485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 632790600975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     75904144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      88406086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.562004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.005909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84682.698904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84267.871203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84657.805869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7026145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       448542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7474687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 547031358262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34735878408                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 581767236670                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.562004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.005909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77856.542708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77441.752184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77831.651903                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259246.378659                       # Cycle average of tags in use
system.l2.tags.total_refs                   217400110                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7734956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.106186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     466.709334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       23.275866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    237411.224820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      952.420526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    20392.748113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.905652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.077792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988946                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        34217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       223676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3486140060                       # Number of tag accesses
system.l2.tags.data_accesses               3486140060                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     449699712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1788992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42517888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          494035520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1788992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1817920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14604416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14604416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7026558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         664342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7719305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       228194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             228194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        234374391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           932386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         22159463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257481317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       932386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           947463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7611526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7611526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7611526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       234374391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          932386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        22159463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            265092843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    228174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7026556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    650664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010335011660                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12719                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12719                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16131250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             215560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7719305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     228194                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7719305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   228194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            242195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            241910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            239009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            240770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            241370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            240433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            239966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            240254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            239517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           240220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           238568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           240830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           242092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           241027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           241683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           241672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           242004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           240965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           240999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           241640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           241296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           240715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           241440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           240949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           241066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           240004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           242060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           240334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           241564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             7192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             7035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             7086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             7160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             7027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             7131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             7208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             7116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             7070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             7161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             7089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             7119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             7225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             7129                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 163255288664                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25675142500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            298042081164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21186.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38678.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7719305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               228194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7523221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  182404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7933743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      7933743    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7933743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     605.817203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    484.451251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2185.495826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        12717     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::241664-245759            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12719                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.935215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.931451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.354538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              404      3.18%      3.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.20%      3.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12279     96.54%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12719                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              493160000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  875520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14599552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               494035520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14604416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1918723406283                       # Total gap between requests
system.mem_ctrls.avgGap                     241424.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    449699584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1788992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41642496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14599552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15076.688280637714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 234374324.111603140831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 932386.432541296585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 21703226.335028447211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7608991.100005562417                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7026558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       664342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       228194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     17177730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 271479752192                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1090109120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25455042122                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104356264402534                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38003.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38636.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38997.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38316.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 457313796.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6195711163.823158                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         10937813169.970556                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10586006894.819185                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       268415750.736055                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166555814076.939209                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     97817115868.681503                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     558742867434.324341                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       851103744359.181519                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        443.578051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1654435828747                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86252950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 178034979517                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6175977260.543112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10902975240.718494                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10549770411.212952                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       269727385.872053                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166555814076.939209                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     97626053862.070969                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     558874768108.945435                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       850955086346.213989                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        443.500573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1655015582406                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86252950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 177455225858                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1918723758264                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          95381578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     45888068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6974567                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        63309866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13319052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13319052                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6975492                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     88406086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     20924605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    267666343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             326100949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    892772224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8632312448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10325444544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7472812                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14604416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116173442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              116157140     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16302      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116173442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       107448843933                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       89133009091                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6968067613                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12529521339                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
