

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Interrupts</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,Special Register">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Interrupts">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Interrupts" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Interrupts"
		  data-hnd-context="7"
		  data-hnd-title="Interrupts"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="SpecialQuirkyRegisters.html">Special / Quirky Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="SpecialQuirkyRegisters.html" title="Special / Quirky Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="IndirectIndexedRegister.html" title="Indirect Indexed Register" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="InterruptsPerChannel.html" title="Interrupts Per Channel" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Interrupts</h2>

            <div class="main-content">
                
<h1 class="rvps106"><a name="interrupts"></a><span class="rvts0"><span class="rvts316"><br/></span></span></h1>
<p class="rvps2"><span class="rvts533">(Compatible in IDS version 6.0.0.0 and above for System Verilog)</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">Designs often have a need for interrupt signals for various reasons, e.g. software can disable or enable various blocks of logic when error occurs. An interrupt is a signal generated and sent to the processor by hardware or software indicating an event that needs attention. The processor responds to it by suspending its current activities, saving its state, executing a program called an Interrupt Service Routine (ISR) to deal with the event. The event is temporary and after the completion of Interrupt Service Routine, the processor resumes execution from previous saved state.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">Not only an interrupt signal, designs, also need "halt signals" to halt the processor (i.e idle state) at its normal execution of program, until the next interrupt is fired. Mostly in debugging the processor , halt signal is/are generated by external devices.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">For designs to generate interrupt signal, it must contain a set of registers that provides some logic for generating interrupts. These register have been identified as </span><span class="rvts15">status</span><span class="rvts14">, </span><span class="rvts15">pending,</span><span class="rvts14"> </span><span class="rvts15">enable and mask</span><span class="rvts14"> register. This document describes these registers, how to specify them in IDesignSpec™ and what gets generated as a result.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">Interrupt Channels</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">Central to dealing with interrupts in hardware is the concept of Interrupt Channels. An interrupt channel is nothing but a bit position in a register which denotes an event. The bit position for the event remains the same in all interrupt registers. &nbsp;It is recommended that the name of the bit be same in all registers. A channel formed by interrupt signal is as shown below. Note that there is one to one correspondence in each channel. Fifth source signal will update only 5</span><span class="rvts1087">th</span><span class="rvts14"> bit of status and it is allowed to propagate further only if 5</span><span class="rvts1087">th</span><span class="rvts14"> bit of enable is high. The last step is OR of all the channel bits in pending, in case pending is present in design. In case if pending is not present, then output will be an OR of ANDing of the status and enable bits of each channel.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem243.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note: </span><span class="rvts14">Likewise halt signal is generated from channels of status and halt enable/ halt mask registers defined below.</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts16">Interrupt Management Registers</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><a name="Pending Registers"></a><span class="rvts15">Pending register – </span><span class="rvts14">Pending register is originally the Logical And of interrupt source &amp; enable field. Interrupt source can be registered in a flip flop or it can be a signal. Pending register has been used in two different contexts with the same basic principles.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">1. In one context pending register will have interrupt set only if interrupt source signals (not registered) &amp; enable register are both high as shown in </span><a class="rvts23" href="Interrupts.html#Pending%20Registers%20Case1">case1</a><span class="rvts14">. In case, if firmware needs to acknowledge/clear interrupt, it does so by writing 1 to pending register or by reading from it. </span><span class="rvts34">These types of interrupt are known as sticky interrupt where sw needs to clear the interrupt. In case if interrupts are just entering the block , and there is no provision of clearing those interrupt, those are known as NonSticky Interrupts . Pending register are by default sticky . It can be made nonsticky by using property intr.nonsticky= 1 at register or field</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">It can be identified using property </span><span class="rvts15">intr.pending</span><span class="rvts14"> at register or field</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">wo, rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">r/w1c, rc&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6">2. </span><span class="rvts14">In another context pending registers bitwise and of interrupt source registered and enable register as shown in case 2 (next page). Here interrupts are first&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;registered in status register. In this case if firmware needs to acknowledge/clear interrupt it writes one to status register or clear by reading from it.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">na, ro</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">ro,na</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts15">Status register</span><span class="rvts351"> -</span><span class="rvts6"> </span><span class="rvts14">When interrupt source is asserted or detected for edge it writes 1 to status register. Firmware reads this register to identify active interrupts denoted by value 1 in field and acknowledges/clear the interrupts by writing one to it or reading from it</span><span class="rvts1098">.</span><span class="rvts34">By Default Status registers are sticky. Use property intr.nonsticky = 1 to make it as nonsticky.&nbsp;</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts34">Note:</span><a class="rvts302" href="Interrupts.html#intr.nonsticky"> intr.nonsticky property</a><span class="rvts34"> can be applicable only for Status and Pending registers.</span></p>
<p class="rvps12"><span class="rvts14">&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">It can be identified using property </span><span class="rvts15">intr.status</span><span class="rvts14"> at register or field.</span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">wo,rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">r/w1c,rc</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts6">&nbsp;</span></p>
<p class="rvps12"><span class="rvts15">Enable register - </span><span class="rvts14">The enable register enables the interrupts to propagate to CPU by writing one to it. Enable bit corresponding to Status register bit decides whether that interrupt will be allowed to propogate or not. Firmware writes one to bit position where It can be identified using property </span><span class="rvts15">intr.enable</span><span class="rvts14"> at register or field</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">rw</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts15">Mask register - </span><span class="rvts14">The mask register is just opposite of enable register where writing 1 to it disable the interrupt from being propagated. It can be identified using property </span><span class="rvts15">intr.mask</span><span class="rvts14"> at register or field</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">rw</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Post register – </span><span class="rvts14">Post fields are used to register interrupts driven by software. These interrupts have higher priority than hardware driven interrupts. Software writes 1 to this register to set interrupts in the status register.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">It can be identified using property </span><span class="rvts15">intr.post</span><span class="rvts14"> at register or field</span><span class="rvts6">.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">na , ro</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">w1s,r/w1s,wo,rw etc.(Must be software writable)</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Halt Management Registers&nbsp;</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Ha</span><a name="Halt"></a><span class="rvts15">lt Enable register - </span><span class="rvts14">The halt enable register enables the halt signal to propagate to CPU. Halt enable bit corresponding to status register bit decides whether that bit will be a part of main halt signal. Firmware writes one to bit position where it can be identified using property </span><span class="rvts15">halt.enable</span><span class="rvts14"> at register or field</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">rw</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts799">Example</span><span class="rvts63">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_enable/halt_enable.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_enable/halt_enable.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_enable/halt_enable.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_enable/halt_enable.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 658px; height : 211px; padding : 1px;" src="lib/NewItem4812.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 809px; height : 160px; padding : 1px;" src="lib/NewItem4813.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property halt_enable {type=string; component=field;};</span></p>
<p class="rvps2"><span class="rvts356">addrmap my_block{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg my_reg{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw=rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw=w;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; halt_enable="cmd";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }crc_hlt[31:0]=0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };my_reg my_reg;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Halt Ma</span><a name="Mask"></a><span class="rvts15">sk register - </span><span class="rvts14">The halt mask register is just opposite of halt enable register. Halt mask bit corresponding to Status register bit decides that those halt signals will not be allowed to propagate to main halt signal . Firmware writes one to bit position where it can be identified using property </span><span class="rvts15">halt.mask</span><span class="rvts14"> at register or field</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_mask/halt_mask.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_mask/halt_mask.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_mask/halt_mask.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/halt_mask/halt_mask.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">HW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">rw</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">SW Access</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts14">rw</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps3"><img alt="" style="width : 595px; height : 189px; padding : 1px;" src="lib/NewItem4810.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 873px; height : 173px; padding : 1px;" src="lib/NewItem4811.png"></p>
<p class="rvps3"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property halt_mask {type=string; component=field;};</span></p>
<p class="rvps2"><span class="rvts356">addrmap my_block{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg my_reg{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field{</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw=rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw=w;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; halt_mask="cmd";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }crc_mask[31:0]=0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };my_reg my_reg;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<h1 class="rvps425"><span class="rvts0"><span class="rvts15">Supported Interrupt Models</span></span></h1>
<p class="rvps2"><span class="rvts14">There are two interrupt models based on which registers are specified and identified using properties in the spec</span></p>
<p class="rvps2"><a name="Pending Registers Case1"></a><span class="rvts25"><br/></span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<p class="rvps2"><span class="rvts25">Case 1: Pending and Enable registers with optional Post register</span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<p class="rvps12"><span class="rvts14">Here Pend_ch1(sw=r/w1c,hw=wo), Post_ch1(sw=r/w1s), Enb_ch1(sw=rw) &nbsp;are &nbsp;the first bit field/channel &nbsp;of Pending, Enable register</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem244.png"></p>
<p class="rvps12"><span class="rvts14">Figure </span><span class="rvts14">1</span><span class="rvts14">: RTL implementation for Pending and Enable registers w/o no status register&nbsp;</span></p>
<p class="rvps12"><span class="rvts15">Note:</span><span class="rvts14"> Here dotted line entity in diagram is optional</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; The following code is generated in Verilog (until 6.4):</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp;if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_ch1 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp;else begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;if (Pend_ch1_wr_valid) &nbsp;// Acknowledging pending</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= Pend_ch1 &amp; ~wr_data;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; else if (Post_ch1) &nbsp; &nbsp; // sw driven interrupt</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= 1’b1;</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span><span class="rvts356">&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Pend_ch1_in &amp; Pend_ch1_in_enb &amp; Enb_ch1) //hw driven interrupt&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= 1’b1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">end // always clk</span></p>
<p class="rvps426"><span class="rvts367"><br/></span></p>
<p class="rvps426"><span class="rvts15">IDS 6.4.0.0 onwards: Note the higher precedence of HW interrupt over SW interrupt. The old implementation can be obtained using rtl.precedence=sw&nbsp;</span></p>
<p class="rvps426"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">&nbsp; The following code is generated in Verilog:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps426"><span class="rvts367">&nbsp; &nbsp;</span><span class="rvts356"> always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_Ch1_q &nbsp;&lt;= 1'b0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Pend_Ch1_in_enb &nbsp;&amp; &nbsp;Pend_Ch1_in &amp; Enable_Ch1_q &nbsp; ) &nbsp;// hw driven interrupt</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_Ch1_q &lt;= 1'b1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1105">else if (Post_Ch1_q) &nbsp;// sw driven interrupt</span></p>
<p class="rvps426"><span class="rvts1105">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts1105">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_Ch1_q &lt;= 1'b1;</span></p>
<p class="rvps426"><span class="rvts1105">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Pend_wr_valid) &nbsp;// acknowledging &nbsp;pending</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_Ch1_q &lt;= ( wr_data[7] &amp; reg_enb[7] ) | (Pend_Ch1_q &amp; (~reg_enb[7]));</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
<p class="rvps426"><span class="rvts367"><br/></span></p>
<p class="rvps12"><span class="rvts14">The following code is generated in VHDL</span><span class="rvts6">:</span></p>
<p class="rvps2"><span class="rvts6">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts1093">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts370">Pend : process (clk)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_ch1 &lt;= ‘0’ ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if ( Pend_ch1_wr_valid = '1' ) then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- ACKNOWLEDGING &nbsp;PENDING</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= Pend_ch1 and ( not(wr_data(7)));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1106">elsif ( Post_ch1 = '1' ) &nbsp; then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- SW DRIVEN INTERRUPT</span></p>
<p class="rvps2"><span class="rvts1106">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= '1' ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- HW DRIVEN INTERRUPT</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;elsif ( reg_in_enb.Pend_ch1 = '1' and reg_in.Pend_ch1 = '1' and Enb_ch1 = '1' ) &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; then&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= '1' ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- reset</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end process Pend;</span></p>
<p class="rvps2"><span class="rvts1094"><br/></span></p>
<p class="rvps2"><span class="rvts25">Case 2: Enable and Status with optional Pending and Post register</span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<p class="rvps12"><span class="rvts14">Here Stat_ch1(sw=r/w1c,hw=wo),Pend_ch1(sw=ro), Post_ch1(sw=r/w1s), Enb_ch1(sw=rw) &nbsp;are the first bit field/channel of Status, Pending , Post and Enable register.</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem245.png"></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Figure </span><span class="rvts14">2</span><span class="rvts14"> : RTL implementation for Pending, Status and Enable register</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Note:</span><span class="rvts14"> Here dotted line entity in diagram is optional</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">Likewise ,halt output signal is generated from pair of status and halt enable/mask register</span></p>
<p class="rvps426"><span class="rvts323"><br/></span></p>
<p class="rvps426"><span class="rvts611">In this case, the following code is generated in Verilog (until 6.4):</span></p>
<p class="rvps426"><span class="rvts14"><br/></span></p>
<p class="rvps426"><span class="rvts6">&nbsp; </span><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Stat_ch1 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp;else begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; if (Stat_ch1_wr_valid) &nbsp;// acknowledging status</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Stat_ch1 &lt;= Stat_ch1 &amp; ~wr_data;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; else if (Post_ch1) &nbsp; &nbsp; &nbsp;// sw driven interrupt</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_ch1 &lt;= 1’b1;</span></p>
<p class="rvps426"><span class="rvts1104">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; else begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (Stat_ch1_in &amp; Stat_ch1_in_enb) &nbsp; // hw write</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_ch1 &lt;= 1’b1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; end&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">end //always clk</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp;</span></p>
<p class="rvps426"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= 1’b0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; else begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Pend_ch1 &lt;= Stat_ch1 &amp; Enb_ch1 ;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; end // always&nbsp;</span></p>
<p class="rvps426"><span class="rvts356"><br/></span></p>
<p class="rvps426"><span class="rvts15"><br/></span></p>
<p class="rvps426"><span class="rvts15">IDS 6.4.0.0 onwards: Note the higher precedence of HW interrupt over SW interrupt. The old implementation can be obtained using rtl.precedence=sw&nbsp;</span></p>
<p class="rvps441"><span class="rvts367"><br/></span></p>
<p class="rvps441"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_Ch1_q &nbsp;&lt;= 1'b0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Stat_Ch1_in_enb &nbsp;&amp; &nbsp;Stat_Ch1_in ) &nbsp; // hw driven interrupt</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_Ch1_q &lt;= 1'b1 &nbsp;;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else if (Post_Ch1_q) &nbsp;// sw driven interrupt</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_Ch1_q &lt;= 1'b1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Stat_wr_valid) &nbsp;// acknowledging &nbsp;status</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_Ch1_q &lt;= Stat_Ch1_q &amp; ( ~( wr_data[7] &amp; reg_enb[7] ));</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
<p class="rvps426"><span class="rvts356"><br/></span></p>
<p class="rvps441"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_Ch1_q &nbsp;&lt;= 1'b0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_Ch1_q &lt;= Enable_Ch1_q &nbsp;&amp; &nbsp;Stat_Ch1_q;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
<p class="rvps426"><span class="rvts356"><br/></span></p>
<p class="rvps426"><span class="rvts1092"><br/></span></p>
<p class="rvps426"><span class="rvts611">The following code is generated in VHDL</span></p>
<p class="rvps2"><span class="rvts1093"><br/></span></p>
<p class="rvps2"><span class="rvts1094">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts304"> </span><span class="rvts370">status : process (clk)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_ch1 &lt;= ‘0’ ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (</span><span class="rvts356">Stat_ch1_wr_valid</span><span class="rvts370"> = '1' ) then &nbsp; &nbsp; &nbsp; &nbsp;-- ACKNOWLEDGING &nbsp;STATUS</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_ch1 &lt;= Stat_ch1 and ( not(wr_data(7)));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1106">elsif ( Post_ch1 = '1' ) &nbsp; then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- SW DRIVEN INTERRUPT</span></p>
<p class="rvps2"><span class="rvts1106">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_ch1 &lt;= '1' ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; elsif (reg_in_enb.status_ch1 = '1' &nbsp;and &nbsp;reg_in.status_ch1 = '1' ) &nbsp; then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- HW DRIVEN INTERRUPT</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stat_ch1 &lt;= '1' ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- reset</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end process status;</span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts304">For Pending Register(Pend_ch1)</span></p>
<p class="rvps2"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts370">Pend : process (clk)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_ch1 &lt;= ‘0’ ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- Pending &lt;= Status and Enable</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Pend_ch1 &lt;= Enb_ch1 &nbsp;and &nbsp;Stat_ch1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- reset</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;end process Pend;</span></p>
<p class="rvps2"><span class="rvts1094"><br/></span></p>
<p class="rvps2"><span class="rvts25">Case 3: Status register and optional Post register&nbsp;</span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<p class="rvps12"><span class="rvts14">&nbsp;HW Access - &nbsp;wo, rw</span></p>
<p class="rvps12"><span class="rvts14">&nbsp;SW Access – r/w1c,rc or ro(for unregistered status)</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem246.png"></p>
<p class="rvps12"><span class="rvts6">&nbsp; &nbsp;</span><span class="rvts14">Figure </span><span class="rvts14">3</span><span class="rvts14"> : IDS generated hardware &nbsp;in case of only status register(internal or unregistered)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; Status can be</span></p>
<p class="rvps427"><span class="rvts14">&nbsp; &nbsp; &nbsp; 1. &nbsp;Physically present such that interrupts are first registered in status register and whenever decode is high bus reads the status of incoming interrupts.</span></p>
<p class="rvps428"><span class="rvts14">&nbsp; &nbsp; &nbsp; In this case use property { intr.status = &lt;identifier&gt;} at register or field.Here post register if defined can set the bit in status register. &nbsp;</span></p>
<p class="rvps427"><span class="rvts14">&nbsp; &nbsp; &nbsp; 2. &nbsp;Or it may be just wires such that whenever decode is high bus will read the unregistered (read only) view of incoming interrupts. In this case use property&nbsp;</span></p>
<p class="rvps427"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; {intr.status = &lt;identifier&gt;} along with property {registered = false} at register or field.In this release post register cannot be used to assert the interrupt&nbsp;</span></p>
<p class="rvps427"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; signals.&nbsp;</span></p>
<p class="rvps427"><span class="rvts14"><br/></span></p>
<p class="rvps426"><a name="Example for code generated in UVM"></a><span class="rvts611">Example for code generated in UVM:</span></p>
<p class="rvps426"><span class="rvts611"><br/></span></p>
<p class="rvps426"><img alt="" style="width : 645px; height : 485px; padding : 1px;" src="lib/NewItem1793.png"></p>
<p class="rvps426"><span class="rvts611"><br/></span></p>
<p class="rvps426"><span class="rvts611"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">class intr_reg_field extends uvm_reg_field; //used for interrupt source field</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;`uvm_object_utils(intr_reg_field)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;uvm_reg_data_t write_data;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;local string m_sig_out;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;local string m_pending_field;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;local string m_enable_field;</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">class intr_status_class extends uvm_reg_cbs; \\ Callback class for status register&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">class intr_class extends uvm_reg_cbs; \\ Callback class for enable register</span></p>
<p class="rvps2"><span class="rvts6">.</span><span class="rvts6"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts6">.</span><span class="rvts6"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts6">.</span></p>
<p class="rvps2"><span class="rvts6">.</span><span class="rvts6"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts6">.</span></p>
<h2 class="rvps375"><span class="rvts0"><span class="rvts308">Grouping of Interrupt Registers</span></span></h2>
<p class="rvps12"><span class="rvts14">Identifier is used to pair/group set of interrupt registers for a single channel / group channel. Following are the guidelines for using identifier.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1369.png"></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps127 noindent"><span class="rvts186">Can have alphanumeric character.</span></li>
 <li class="rvps127 noindent"><span class="rvts186">If ‘false’ is used as identifier, register is not considered as an interrupt registers.</span></li>
</ol>
<p class="rvps127"><span class="rvts186"><br/></span></p>
<p class="rvps96"><span class="rvts209">(Note: </span><span class="rvts186">Avoid using ‘false’ as identifier name.)</span></p>
<p class="rvps96"><span class="rvts186"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li value="3" class="rvps127 noindent"><span class="rvts186">Identifier ‘ true’ indicates registers can be considered as an interrupt registers.</span></li>
</ol>
<p class="rvps127"><span class="rvts186"><br/></span></p>
<p class="rvps127"><span class="rvts186"><br/></span></p>
<p class="rvps127"><span class="rvts209">Note:&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps127 noindent"><span class="rvts186">Use ‘true’ only if one interrupt/group is selected as part of interrupt registers in a block.</span></li>
 <li class="rvps127 noindent"><span class="rvts186">Avoid using multiple same name identifier.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Status, enable and pending doesn’t necessarily need to have same offset, but their field size should be same. Otherwise grouping won’t take place.</span></li>
</ul>
<p class="rvps2"><span class="rvts323"><br/></span></p>
<h1 class="rvps425"><span class="rvts0"><span class="rvts15">Edge Detection of Interrupt Sources</span></span></h1>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6">&nbsp; &nbsp;</span><span class="rvts14"> Interrupt Source can be detected for positive and negative edge following the circuitry described below. Whenever an edge is detected Register/fields &nbsp;identified &nbsp; &nbsp; as status(hw=wo,sw=r/w1c) or pending(hw=wo,sw=r/w1c) are set to 1 .Here Flip Flop FFO avoIDS meta-stability &nbsp;while detecting the interrupt source. FF1 &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Output Anded with negate of FF2 o/p detects positive edge.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts1097">Implementation of Edge Detection&nbsp;</span></p>
<p class="rvps3"><span class="rvts6">&nbsp; &nbsp; </span><img alt="" style="padding : 1px;" src="lib/NewItem247.png"></p>
<p class="rvps3"><span class="rvts1097">&nbsp;</span></p>
<p class="rvps426"><span class="rvts611">In this case, the following code is generated in Verilog:</span></p>
<p class="rvps426"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF0 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF1 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; else&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF0 &lt;= interrupt_source;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF1 &lt;= FF0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= FF1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; end // always clk</span></p>
<p class="rvps426"><span class="rvts356">assign interrupt_source_r &lt;= FF1 &amp; ~ FF2; &nbsp;// detects posedge/rising edge</span></p>
<p class="rvps426"><span class="rvts356">assign interrupt_source_f &nbsp;&lt;= ~FF1 &amp; FF2; &nbsp; // detects negedge/falling edge</span><span class="rvts1092">&nbsp;</span></p>
<p class="rvps3"><span class="rvts356"><br/></span></p>
<p class="rvps426"><span class="rvts611">In this case, the following code is generated in VHDL:</span></p>
<p class="rvps426"><span class="rvts611"><br/></span></p>
<p class="rvps2"><span class="rvts356">posedge_detection_ch1 &nbsp;: &nbsp;process (clk) &nbsp; &nbsp; &nbsp;-- &nbsp;detects the posedge of ch1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reset_l = '0') then</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF0 &lt;= '0';</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF1 &lt;= '0';</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF2 &lt;= '0';</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF0 &lt;= interrupt_source;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF1 &lt;= FF0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; FF2 &lt;= FF1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;end process posedge_detection_ch1 ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp;interrupt_source_r &lt;= FF1 &amp; ~ FF2; &nbsp;-- detects posedge/rising edge</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;interrupt_source_f &nbsp;&lt;= ~FF1 &amp; FF2; &nbsp; -- detects negedge/falling edge</span></p>
<p class="rvps2"><span class="rvts367"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note : </span><span class="rvts14">By following the detection mechanism described above we are assuming that interrupt source remains high for at least 1 clock period for posedge detection and low for negedge detection Here are the various combinations of the various interrupt registers identified using intr.pending, intr.status, intr.enable properties.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="inter.detect_nometa"></a><span class="rvts15">intr.detect_nometa:</span><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">To </span><span class="rvts36">remove the Flip Flop FFO which avoIDS meta-stability while detecting the interrupt source, intr.detect_nometa property is used.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 571px; height : 305px; padding : 1px;" src="lib/NewItem2040.png"></p>
<p class="rvps426"><span class="rvts611">In this case, the following code is generated in Verilog:</span></p>
<p class="rvps426"><span class="rvts611"><br/></span></p>
<p class="rvps426"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; if (!reset)</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF1 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= 0;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; else&nbsp;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF1 &lt;= interrupt_source;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= FF1;</span></p>
<p class="rvps426"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; end // always clk</span></p>
<p class="rvps426"><span class="rvts356">assign interrupt_source_r &lt;= FF1 &amp; ~ FF2; &nbsp;// detects posedge/rising edge</span></p>
<p class="rvps426"><span class="rvts356">assign interrupt_source_f &nbsp;&lt;= ~FF1 &amp; FF2; &nbsp; // detects negedge/falling edge&nbsp;</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts31">NOTE:</span><span class="rvts36"> &nbsp;'_in_enb' of status register should be asserted for atleast one clock cycle when intr.status is applied on the register to write the value into register. When 'intr.status' property is used along with 'intr.detect = posedge/negedge' property, then IDS creates interrupt detection logic. So, '_in_enb' signal should be asserted high for atleast 3 clock cycles to write the value into register. To do this in 2 clock cycles, user can use the property, 'intr.detect_nometa=true'. This is only applicable when rtl.hw_enb=true.</span></p>
<p class="rvps2"><a name="Enhancement_int_detect"></a><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts31">Enhancement in intr.detect_nometa</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts37">When&nbsp;the interrupt source signal is already synchronized with module clock, and hence no need of this 2FF synchronizer. This reduces the number of regs and improves interrupt latency.For removing 2FF synchronizers we will enhance the property intr.detect_nometa.</span></p>
<p class="rvps2"><span class="rvts629"><br/></span></p>
<p class="rvps442"><img alt="" style="width : 553px; height : 166px; padding : 1px;" src="lib/NewItem3769.png"></p>
<p class="rvps443"><span class="rvts611"><br/></span></p>
<p class="rvps443"><span class="rvts611"><br/></span></p>
<p class="rvps443"><span class="rvts611"><br/></span></p>
<p class="rvps443"><span class="rvts611">In this case, the following code is generated in Verilog:</span></p>
<p class="rvps10"><span class="rvts151">&nbsp;</span></p>
<p class="rvps10"><span class="rvts370">always @(posedge clk)</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; begin</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; if (! reset)</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;begin&nbsp;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= 0;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; else</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;FF2 &lt;= interrupt_source;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; end // always clk</span></p>
<p class="rvps14"><span class="rvts151">&nbsp;</span></p>
<p class="rvps10"><span class="rvts370">assign interrupt_source_r &lt;= ~ FF2; &nbsp;// detects posedge/rising edge</span></p>
<p class="rvps10"><span class="rvts370">assign interrupt_source_f &nbsp;&lt;= FF2; &nbsp; // detects negedge/falling edge</span><span class="rvts456">&nbsp;</span></p>
<p class="rvps10"><span class="rvts456"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_detect_nometa/intr_detect_nometa.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_detect_nometa/intr_detect_nometa.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_detect_nometa/intr_detect_nometa.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_detect_nometa/intr_detect_nometa.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 621px; height : 294px; padding : 1px;" src="lib/NewItem5298.png"></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 680px; height : 153px; padding : 1px;" src="lib/NewItem5299.png"></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;property intr_detect_nometa {type = string; component = addrmap;&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;property intr_detect {type = string; component = addrmap |reg |field;&nbsp; };&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;intr_detect = "posedge";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;intr_detect_nometa = "2FF";</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg status {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=woclr;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;intr;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg enable {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;status status @0x0;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;enable enable @0x4;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;status.F1 -&gt; enable = enable.F1;</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts225">Verilog&nbsp;</span></p>
<p class="rvps2"><span class="rvts151"></span><br/><span class="rvts151"><br/></span></p>
<p class="rvps2"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_F1_in_sr &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(status_F1_in_enb)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_F1_in_sr &lt;= status_F1_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;assign status_F1_in_r = ~ {status_F1_in_sr};</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts31">Timing Diagram:</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><span class="rvts31">Scenario 1: {intr.status=&lt;channel&gt;}</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 986px; height : 328px; padding : 1px;" src="lib/NewItem2286.png"></p>
<p class="rvps2"><span class="rvts36">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts31">Scenario 2: {intr.status=&lt;channel&gt;;intr.detect=posedge}</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 987px; height : 402px; padding : 1px;" src="lib/NewItem2287.png"></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><span class="rvts36"><br/></span></p>
<p class="rvps2"><a name="Irq Signal"></a><span class="rvts15">For Irq Signal</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<div class="rvps12">
<table cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Pending</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Status</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Enable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Post</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Validity</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Invalid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Invalid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Case3 Model</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts35">Case2 Model (pending may not be necessary)</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Invalid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts35">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Case1 Model</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps436"><span class="rvts15">Invalid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Optional</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 212px;">
   <p class="rvps2"><span class="rvts15">Case 2 Model</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts6">&nbsp;</span></p>
<p class="rvps12"><a name="Halt Signal"></a><span class="rvts15">For Halt Signal</span></p>
<p class="rvps12"><span class="rvts6"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts351">Status</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts351">Halt Enable&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts351">Halt Mask</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts351">Validity</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">Valid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts351">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps436"><span class="rvts6">Valid</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <p class="rvps2"><span class="rvts6">Invalid</span></p>
  </td>
 </tr>
</table>
</div>
<h1 class="rvps425"><a name="Interrupt Hierarchy"></a><span class="rvts0"><span class="rvts15">Interrupt Hierarchy</span></span></h1>
<p class="rvps12"><span class="rvts14">It is also possible to have hierarchy of interrupt signals that are generated to processor, Like in this case block level interrupt signals are generated out to chip level module. The Interrupt signal generated goes to system level interrupt module and there on to processor.</span></p>
<p class="rvps3"><img alt="" style="width : 540px; height : 307px; padding : 1px;" src="lib/NewItem248.png"></p>
<p class="rvps12"><span class="rvts14">Note: This functionality is not implemented in current release. It is also possible to have block having input from other block’s interrupt output signal. This block then OR all the interrupt input signals which finally propagates to CPU as shown below.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem249.png"></p>
<p class="rvps12"><span class="rvts14">In this case, Block C can be given additional input signals for IRQ from the other blocks. This is done using the intr.in property e.g. {intr.in &nbsp;= BlockA_irq, BlockB_irq}.</span></p>
<p class="rvps12"><span class="rvts14">Interrupt hierarchy can be implemented at register level by using property "next" (for more </span><a class="rvts169" href="Nextproperty.html#next">click here</a><span class="rvts14">)</span></p>
<h1 class="rvps425"><span class="rvts0"><span class="rvts15">Word/Excel description</span></span></h1>
<p class="rvps2"><span class="rvts25">Properties</span></p>
<p class="rvps2"><span class="rvts930"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property </span><span class="rvts15">in</span><a name="intr_out"></a><span class="rvts15">tr.out&nbsp;</span></li>
</ul>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp;intr.out specifies the name of output interrupt signal, to translate it into RTL.&nbsp;</span></p>
<p class="rvps161"><span class="rvts14">Default name for this signal is irq, even if this property is not used. But user must have defined interrupt registers.&nbsp;</span></p>
<p class="rvps161"><span class="rvts14">In the case below irq_block is the signal coming out from the block level.</span></p>
<p class="rvps161"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_out/intr_out.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_out/intr_out.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_out/intr_out.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_out/intr_out.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps132"><img alt="" style="width : 624px; height : 171px; padding : 1px;" src="lib/NewItem5421.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps132"><img alt="" style="width : 765px; height : 117px; padding : 1px;" src="lib/NewItem5422.png"></p>
<p class="rvps132"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Note: </span><span class="rvts34">Applicable to both chip and block</span></p>
<p class="rvps161"><span class="rvts1098"><br/></span></p>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property </span><span class="rvts15">in</span><a name="intr_in"></a><span class="rvts15">tr.in&nbsp;</span></li>
</ul>
<p class="rvps161"><span class="rvts14">intr.in is used to specify name of 1 bit interrupt input signal that needs to be simply ORed, not registered in flip flops.&nbsp;</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li style="text-indent: 0px" class="rvps417 noindent"><span class="rvts14">Output interrupt signal specified using property intr.out can &nbsp;be OR of all the above signals , if none of register/fields &nbsp;identified as enable , status or pending are &nbsp;defined in template.</span></li>
 <li style="text-indent: 0px" class="rvps417 noindent"><span class="rvts14">If register identified as enable , status or pending are &nbsp;defined in template &nbsp;along with above signals in intr.in property. Output interrupt is OR of all the channels created using status, enable or pending as well of the signals in intr.in property.</span></li>
</ol>
<p class="rvps417"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_in/intr_in.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_in/intr_in.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_in/intr_in.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_in/intr_in.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps430"><span class="rvts6">&nbsp; &nbsp;&nbsp;</span><span class="rvts505">&nbsp;</span></p>
<p class="rvps3"><span class="rvts323">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 623px; height : 402px; padding : 1px;" src="lib/NewItem5391.png"></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 657px; height : 192px; padding : 1px;" src="lib/NewItem5392.png"></p>
<p class="rvps2"><span class="rvts35">Note : &nbsp;</span><span class="rvts34">Applicable to block only&nbsp;</span></p>
<p class="rvps438"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">module block_ids(</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src1, &nbsp; &nbsp; &nbsp; &nbsp; // interrupt source</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src1_enb , &nbsp; &nbsp;// interrupt source enable</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src2, &nbsp; &nbsp; &nbsp; &nbsp; // interrupt source</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src2_enb , &nbsp; &nbsp;// interrupt source enable</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src3, &nbsp; &nbsp; &nbsp; &nbsp; // interrupt source</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; intr_src3_enb , &nbsp; &nbsp;// interrupt source enable</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; irq, &nbsp; &nbsp; &nbsp; &nbsp;// Output interrupt signal</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // REGISTER : CRC_STAT PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // REGISTER : CRC_ENB PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcenb_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcenb_Crcerr_r,</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; parameter block_size &nbsp;= 'h3;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src1_enb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src2_enb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src3_enb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; input intr_src3;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; output irq;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_wr_valid = Crcstat_decode &amp;&amp; wr_stb &nbsp;;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_offset = block_offset +'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_decode = (address[addr_width-1 : 0] == Crcstat_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_rd_valid = Crcstat_decode &amp;&amp; rd_stb ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_enb = Crcstat_wr_valid;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Crcstat_Crcerr_q &lt;= 8'd0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if (Crcstat_Crcerr_in_enb)</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> //Crcerr : hw driven interrupts</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Crcstat_Crcerr_q &lt;= Crcstat_Crcerr_in | (Crcstat_wr_valid ? Crcstat_Crcerr_q &amp; ( ~(wr_data [7 : 0] &nbsp;&amp; reg_enb [7 : 0] &nbsp;)) : Crcstat_Crcerr_q);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Crcstat_wr_valid)</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> //CRCERR acknowledging status</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Crcstat_Crcerr_q &lt;= Crcstat_Crcerr_q &amp; ( ~ ( wr_data [7 : 0] &nbsp;&amp; reg_enb &nbsp;[7 : 0] ));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts370">endmodule</span></p>
<p class="rvps431"><span class="rvts1100"><br/></span></p>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property </span><span class="rvts15">in</span><a name="intr_status"></a><span class="rvts15">tr.status or intr.enable or intr.pending or intr.post</span></li>
</ul>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;Enable &nbsp; &nbsp; &nbsp; &nbsp;Enable register/field (SW =RW)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;Pending &nbsp; &nbsp; &nbsp;Pending register /field(SW=R/W1C or RO)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;Status &nbsp; &nbsp; &nbsp; &nbsp; Status register/field (SW= R/W1C)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;Post &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Post register/field (SW = W1S or R/W1S or WO or RW)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;User select status register by using property intr.status= &lt;identifier&gt; inside register template.</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;The array of these register can also be created using property repeat = &lt;count number&gt; .</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp;These registers can also be defined inside Regroup with any number of count.&nbsp;</span></p>
<p class="rvps12"><span class="rvts6">&nbsp; &nbsp;&nbsp;</span></p>
<div class="rvps432">
<table width="183" style="border-width: 0px; border-collapse: collapse;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; padding: 0px 7px; vertical-align: top; width: 168px; height: 24px;">
   <p class="rvps12"><span class="rvts6">Intr.status &nbsp; &nbsp;= &lt;identifier&gt;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<p class="rvps12"><span class="rvts14">Identifies register/field as status &nbsp;identify enable register/field &nbsp;that gets anded with status register/field both &nbsp;having same identifier)</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_post/intr_post.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_post/intr_post.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_post/intr_post.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_post/intr_post.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 591px; height : 424px; padding : 1px;" src="lib/NewItem5426.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 627px; height : 149px; padding : 1px;" src="lib/NewItem5427.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property intr_status {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">property intr_enable {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">property intr_post {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">addrmap block_name {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; name &nbsp;= "block_name Address Map";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Crc_stat {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;intr_status = "abc";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; woclr = true;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = " Crc_error ";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Crc_err[7:7] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Crc_enb {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_enable = "cmd";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = " Crc_error ";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Crc_err[7:7] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Crc_post {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_post = "cmd";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = na;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; woset = true;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; desc = " Crc_error ";&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } Crc_post[7:7] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Crc_stat Crc_stat ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Crc_enb Crc_enb ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Crc_post Crc_post ;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note</span><span class="rvts14">: 1. Bit position must be same for a channel in status, enable and pending register.</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2. Channel formed in these registers is ORed with signals provided in property intr.in</span><span class="rvts15">&nbsp;</span></p>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><a name="intr.nonsticky"></a><span class="rvts34">Property </span><span class="rvts35">intr.nonsticky</span></li>
</ul>
<p class="rvps429"><span class="rvts35">&nbsp; &nbsp; &nbsp; </span><span class="rvts34">This property should be used alongwith status and pending registers.&nbsp;</span></p>
<p class="rvps429"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_nonsticky/intr_nonsticky.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_nonsticky/intr_nonsticky.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_nonsticky/intr_nonsticky.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_nonsticky/intr_nonsticky.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 623px; height : 185px; padding : 1px;" src="lib/NewItem5419.png"></p>
<p class="rvps2"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps439"><img alt="" style="width : 654px; height : 157px; padding : 1px;" src="lib/NewItem5420.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">module blockname_ids(</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; irq, &nbsp; &nbsp; &nbsp; &nbsp;// Output interrupt signal</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // REGISTER : CRC_STAT PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; Crcstat_Crcerr_r,</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Crcstat_Crcerr_q &lt;= 8'd0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; if (Crcstat_Crcerr_in_enb)</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> //Crcerr : hw driven interrupts</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Crcstat_Crcerr_q &lt;= Crcstat_Crcerr_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_Crcerr_r = Crcstat_Crcerr_q; // Field : CRCERR</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign Crcstat_rd_data &nbsp;= Crcstat_rd_valid ? {Crcstat_Crcerr_q} : 8'd0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign &nbsp;irq = ( | (Crcstat_Crcerr_q ));</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; assign error = 1'b0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">endmodule</span></p>
<p class="rvps429"><span class="rvts35"><br/></span></p>
<p class="rvps429"><span class="rvts35">Note : </span><span class="rvts34">By Default these registers are sticky (intr.nonsticky = 0 | false)</span></p>
<p class="rvps429"><span class="rvts34"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><a name="Next Property"></a><span class="rvts34">Property </span><span class="rvts35">next</span></li>
</ul>
<p class="rvps429"><span class="rvts35">&nbsp; &nbsp; &nbsp; </span><span class="rvts34">This property is used to create hierarchal interrupt tree. Field having property next registers the Logical Ored Value of interrupts down the hierarchy.</span></p>
<p class="rvps429"><span class="rvts34"><br/></span></p>
<p class="rvps429"><span class="rvts34"><br/></span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp;E.g</span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp;next = &nbsp;&lt; Reg_name&gt; @ intr;&nbsp;</span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Or</span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp;next = &nbsp;&lt; Reg_name&gt; @ halt;</span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps429"><span class="rvts34">&nbsp;</span><span class="rvts531"> &nbsp; </span><span class="rvts15">Status register</span></p>
<p class="rvps429"><span class="rvts531"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps439"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><img alt="" style="padding : 1px;" src="lib/NewItem705.png"></p>
<p class="rvps439"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel</span></p>
<p class="rvps439"><img alt="" style="padding : 1px;" src="lib/NewItem1171.png"></p>
<p class="rvps439"><span class="rvts6"><br/></span></p>
<p class="rvps439"><span class="rvts6"><br/></span></p>
<p class="rvps439"><span class="rvts6"><br/></span></p>
<p class="rvps439"><span class="rvts34"><br/></span></p>
<p class="rvps440"><span class="rvts34">&nbsp; &nbsp; &nbsp;Global_int register whose field global_int registers the Logical OR of all the fields of status register.Optionally this field can be treated as status register by using property intr.status etc.&nbsp;</span></p>
<p class="rvps440"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps439"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem706.png"></p>
<p class="rvps439"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1172.png"></p>
<p class="rvps439"><span class="rvts34">&nbsp;&nbsp;</span></p>
<p class="rvps429"><span class="rvts34">&nbsp; &nbsp; &nbsp;</span><span class="rvts35">Note:</span><span class="rvts34"> Applicable to field only</span></p>
<p class="rvps429"><span class="rvts1099"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property&nbsp;</span><span class="rvts15"> halt.enable or halt.mask &nbsp;</span></li>
</ul>
<p class="rvps429"><span class="rvts15">&nbsp; &nbsp; &nbsp; </span><span class="rvts14">Halt Enable &nbsp; &nbsp; &nbsp; &nbsp;Enable register/field (SW =RW)</span></p>
<p class="rvps12"><span class="rvts14">&nbsp; &nbsp; &nbsp;Halt Mask &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Mask register /field(SW=RW)</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">&nbsp; &nbsp; &nbsp; Note:&nbsp;</span><span class="rvts14"> These registers should be used along with status register. &nbsp; &nbsp;</span><span class="rvts15"> &nbsp;</span></p>
<p class="rvps429"><span class="rvts15"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property </span><span class="rvts15">in</span><a name="intr_detect"></a><span class="rvts15">tr.detect</span></li>
</ul>
<p class="rvps161"><span class="rvts15">Intr.detect &nbsp;</span><span class="rvts14">property is used to specify the detection circuitry for &nbsp;input interrupt signal registered in any of register / field identified as status(hw=wo, sw= r/w1c) or pending (hw=wo,sw=r/w1c)&nbsp;</span></p>
<p class="rvps161"><span class="rvts14">Property &nbsp;Intr.detect can be equal to&nbsp;</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li value="3" style="text-indent: 0px" class="rvps417 noindent"><span class="rvts14">posedge&nbsp;</span></li>
 <li style="text-indent: 0px" class="rvps417 noindent"><span class="rvts14">negedge</span></li>
</ol>
<p class="rvps417"><a name="intr.detect=posedge,out"></a><span class="rvts14"><br/></span></p>
<p class="rvps417"><span class="rvts15">&nbsp;Note:</span><span class="rvts14"> &nbsp;If user wants to make edge detecting signal, for example, interrupt_source</span><span class="rvts15">_r </span><span class="rvts14">(in case of posedge)</span><span class="rvts15"> </span><span class="rvts14">as an output signal, then user</span><span class="rvts356"> </span><span class="rvts14">can use this &nbsp;property as {intr.detect=posedge,out}. Similar functionality can be obtained both for 'negedge' and 'bothedges'.</span></p>
<p class="rvps417"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts351">IDSWord</span></p>
<p class="rvps3"><span class="rvts6">&nbsp; </span><img alt="" style="padding : 1px;" src="lib/NewItem253.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts351">IDSExcel</span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps439"><img alt="" style="padding : 1px;" src="lib/NewItem1147.png"></p>
<p class="rvps161"><span class="rvts323"><br/></span></p>
<p class="rvps161"><span class="rvts14">Note: Please ensure that field/register are hw writable to specify this property</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: '⮚ ';">
 <li style="text-indent: 0px" class="rvps429 noindent"><span class="rvts14">Property </span><span class="rvts15">in</span><a name="intr_irq_bit"></a><span class="rvts15">tr.irq_bit</span></li>
</ul>
<p class="rvps161"><span class="rvts14">The Ored value of all the interrupt channel after enable control logic &nbsp;can be registered and stored in a field by specifying it &nbsp;with a property {intr.irq_bit = 1}.i.e Output interrupt signal specified in property intr.out is registered in this field.</span></p>
<p class="rvps161"><span class="rvts6"><br/></span></p>
<p class="rvps161"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts351">IDSWord</span></p>
<p class="rvps132"><img alt="" style="padding : 1px;" src="lib/NewItem254.png"></p>
<p class="rvps132"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts351">IDSExcel</span></p>
<p class="rvps132"><span class="rvts6"><br/></span></p>
<p class="rvps132"><img alt="" style="padding : 1px;" src="lib/NewItem1148.png"></p>
<p class="rvps132"><span class="rvts6"><br/></span></p>
<p class="rvps132"><span class="rvts6"><br/></span></p>
<p class="rvps132"><img alt="" style="padding : 1px;" src="lib/NewItem255.png"></p>
<p class="rvps12"><span class="rvts14">Figure </span><span class="rvts14">4</span><span class="rvts14">: Property to register IRQ bit.</span></p>
<h2 class="rvps108"><span class="rvts0"><span class="rvts25">Example</span></span></h2>
<p class="rvps2"><span class="rvts14">The following is a complete example of the interrupt model created in IDesignSpec™.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps392">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 238px;">
   <h1 class="rvps433"><span class="rvts0"><span class="rvts440">1 HOST_CONTROLLER</span></span></h1>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 174px;">
   <p class="rvps12"><span class="rvts505">HOST_CONTROLLER</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem256.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">0x00000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 96px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #ffffff; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1078">{</span><span class="rvts351">intr.out = irq_block; intr.in = in1, in2, in3; intr.detect=posedge }</span></p>
   <p class="rvps12"><span class="rvts6">Single Input Interrupt &nbsp;in1,in2,in3 are detected on positive edge of clock&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps392"><span class="rvts6"><br/></span></p>
<p class="rvps392"><span class="rvts6"><br/></span></p>
<p class="rvps392"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 244px; height: 31px;">
   <h2 class="rvps434"><span class="rvts0"><span class="rvts1091">1.1 BG</span></span></h2>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 170px; height: 31px;">
   <p class="rvps2"><span class="rvts505">BG</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 110px; height: 31px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem257.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 98px; height: 31px;">
   <p class="rvps2"><span class="rvts505">0x00000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px; height: 19px;">
   <p class="rvps2"><span class="rvts505">&nbsp; &nbsp; &nbsp; &nbsp; offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #ffffff; vertical-align: top; width: 80px; height: 19px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px; height: 19px;">
   <p class="rvps2"><span class="rvts505">&nbsp; &nbsp; &nbsp; external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #ffffff; vertical-align: top; width: 80px; height: 19px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 80px; height: 19px;">
   <p class="rvps2"><span class="rvts505">&nbsp; &nbsp; &nbsp; &nbsp; Repeat</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #ffffff; vertical-align: top; width: 78px; height: 19px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px; height: 19px;">
   <p class="rvps2"><span class="rvts505">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #ffffff; vertical-align: top; width: 80px; height: 19px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="11" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <p class="rvps2"><span class="rvts506"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.1 Flg_enb</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Flg_enb</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem258.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00000</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">External</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts323">{</span><span class="rvts351">intr.enable=flg</span><span class="rvts323">}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Flg_Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">ro</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts506">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Propogates the interrupts registered in status &nbsp;by &nbsp;writing 1 to it &nbsp;, Identifier </span><span class="rvts1033">flg</span><span class="rvts505"> identifies status registering interrupts.&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.2 Flg_stat</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Flg_stat</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem259.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00002</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.status=flg; intr.detect=negedge}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Flg_Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">R/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">wo</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Set to 1 When the negedge of field input is detected. Sw acknowledges the interrupt by writing 1 to it</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.3 Flg_pend</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Flg_pend</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem260.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00003</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.pending=flg}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Flg_Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">Ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">ro</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Sw reads this register to identifies which interrupts are both enabled and asserted. And of enable, status bits identified by identifier f</span><span class="rvts1033">lg</span><span class="rvts505"> is registered&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.4 Flg_post</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Flg_post</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem261.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00003</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.post=flg}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Flg_Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">r/w1s</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">na</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts506">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Sw sets the interrupt in Flg_stat by writing one to this field</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.5 Int_enb</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Int_enb</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem262.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00001</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.enable=int}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">R/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">wo</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Set to 1 when Finish_in is asserted Identifier </span><span class="rvts1033">Int </span><span class="rvts505">pairs the pending and enable</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.6 Int_pend</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Int_pend</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem263.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00004</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">External</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.pending=int}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Finish</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">R/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">wo</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">Set to 1 when the corresponding enable bit &nbsp;and interrupt &nbsp;is asserted. Sw acknowledged the interrupt by writing 1 to it.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts351">1.1.7 LegacyStatus</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps2"><span class="rvts505">LegacyStatus</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem264.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps2"><span class="rvts505">0x00005</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps3"><span class="rvts505">0x1</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps3"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps3"><span class="rvts505">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">7:4</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Status</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">r/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">Wo</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts1095">{</span><span class="rvts1033">intr.status=cmd; intr.detect=posedge} </span><span class="rvts505">Registers</span><span class="rvts1033"> </span><span class="rvts505">vectored interrupts. Set particular bit to 1 when posedge on corresponding input is detected. Sw acknowledges the interrupt by writing 1 to it &nbsp;.&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">3:0&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Frame_length</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">rw</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">1</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts505">&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts351">1.1.8 LegacyControl</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps2"><span class="rvts505">LegacyControl</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem265.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps2"><span class="rvts505">0x00006</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps3"><span class="rvts505">0xb</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps3"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps3"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">7:4</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Enable</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">rw</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts1095">{</span><span class="rvts1033">intr.enable=cmd} </span><span class="rvts505">Each bit enables the corresponding vectored interrupts identified by </span><span class="rvts1033">cmd</span><span class="rvts505"> identifier.&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">3</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Port_detect</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">rw</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">1</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">2:0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Port_length</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Ro&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">Na&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">3</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts351">1.1.9 AUX</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps2"><span class="rvts505">AUX</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem266.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps2"><span class="rvts505">0x00007</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps3"><span class="rvts505">0x1</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps3"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">Default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps3"><span class="rvts505">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">7:4</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Fifo_detect</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">r/w1c</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">Wo</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts1095">{</span><span class="rvts1033">intr.pending=aux} </span><span class="rvts505">Set particular bit to 1 when the corresponding enable bit &nbsp;and interrupt vector pin is asserted. Sw acknowledged the interrupt by writing 1 to it. &nbsp;Identifier </span><span class="rvts1033">aux </span><span class="rvts505">identifies pending and enable pair</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">3:0&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">AuxIrq</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">rw</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">1</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps3">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts351">1.1.10 AUX_MU</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps2"><span class="rvts505">AUX_MU</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem267.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps2"><span class="rvts505">0x00008</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps3"><span class="rvts505">0x1</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <p class="rvps3"><span class="rvts6"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps3"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps3"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps3"><span class="rvts505">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">7:4</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">Fifo_enb</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">ro</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts1095">{</span><span class="rvts1033">intr.enable=aux}</span><span class="rvts505"> when specific bit &nbsp;set to 1 , Interrupt is registered in corresponding Fifo_detect bit.&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">3:0&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps2"><span class="rvts505">CTS2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts505">Rw</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts505">rw</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps2"><span class="rvts505">1</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps2"><span class="rvts505"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<div class="rvps392">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="10" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 244px;">
   <h3 class="rvps435"><span class="rvts0"><span class="rvts547">1.1.11 Irq_reg</span></span></h3>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 178px;">
   <p class="rvps12"><span class="rvts505">Irq_reg</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <p class="rvps12"><img alt="" style="padding : 1px;" src="lib/NewItem268.jpg"></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f2f2f2; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x00009</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps12"><span class="rvts505">offset</span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">external</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 106px;">
   <br/>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 106px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 94px;">
   <p class="rvps12"><span class="rvts505">0x0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="18" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 622px; height: 1px;">
   <br/>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">6</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">5</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">4</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">3</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 78px;">
   <p class="rvps12"><span class="rvts505">2</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #c0c0c0; vertical-align: top; width: 80px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">name</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">s/w</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">h/w&nbsp;</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">default</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts505">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">7</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 92px;">
   <p class="rvps12"><span class="rvts505">Irq_field</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps12"><span class="rvts505">Ro</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps12"><span class="rvts505">ro</span></p>
  </td>
  <td colspan="4" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 68px;">
   <p class="rvps12"><span class="rvts505">0</span></p>
  </td>
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 350px;">
   <p class="rvps12"><span class="rvts1095">{</span><span class="rvts1033">intr.irq_bit=true} </span><span class="rvts505">Registers the Ored value of all the interrupts after enable control logic&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps392"><span class="rvts6"><br/></span></p>
<p class="rvps392"><span class="rvts6"><br/></span></p>
<div class="rvps407">
<table width="617" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 616px;">
   <p class="rvps3"><span class="rvts505">End RegGroup</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps407"><span class="rvts6"><br/></span></p>
<p class="rvps407"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel</span></p>
<p class="rvps407"><span class="rvts6"><br/></span></p>
<p class="rvps407"><img alt="" style="padding : 1px;" src="lib/NewItem1143.png"></p>
<p class="rvps407"><span class="rvts6"><br/></span></p>
<p class="rvps407"><img alt="" style="padding : 1px;" src="lib/NewItem1144.png"></p>
<p class="rvps407"><img alt="" style="padding : 1px;" src="lib/NewItem1145.png"></p>
<p class="rvps407"><img alt="" style="padding : 1px;" src="lib/NewItem1146.png"></p>
<h1 class="rvps425"><span class="rvts0"><span class="rvts15">Summary</span></span></h1>
<p class="rvps2"><span class="rvts14">IDesignSpec™ can be used to describe interrupts. The following table summarizes the properties used to describe the behavior of the registers.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps436"><span class="rvts351">Property Name</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps436"><span class="rvts1096">Default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps436"><span class="rvts351">Applies To</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps436"><span class="rvts351">Description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">intr.status</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/ Field / Register Array</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.status = &lt;identifier&gt;} identifies the status register.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">in</span><a name="intr_pending"></a><span class="rvts15">tr.pending</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/ Field&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.pending= &lt;identifier&gt;} identifies the pending register.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">intr.enable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/ Field / Register Array</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.enable = &lt;identifier&gt;} identifies the enable register.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">intr.out</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">irq</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Block</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">Name of the Interrupt Out signal of the Block.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">intr.in</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Block</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">Single bit input to the block that is ORed with the other interrupt channel IRQs.</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">Intr.irq_bit</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">0</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Field</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">Register the Interrupt Output Signal of the Block into the register bit field marked with this property.&nbsp;</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">Intr.detect</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">High level&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">&nbsp;Block</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;Or</span></p>
   <p class="rvps2"><span class="rvts14">Register/Field identified as Pending or Status (hw=wo)</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.detect= posedge | negedge | bothedges} detects the specified edge of incoming interrupt signal</span></p>
   <p class="rvps2"><span class="rvts14">Note: &nbsp;when defined with </span><span class="rvts15">intr.in</span><span class="rvts14"> at block, it detects the edge of 1-bit </span><span class="rvts15">intr.in</span><span class="rvts14">’s interrupts</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">In</span><a name="Intr_post"></a><span class="rvts15">tr.post &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No Default &nbsp; &nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/field</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.post = &lt;identifier&gt;} &nbsp;identifies the post register</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">intr.mask&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No Default&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/field</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{intr.mask = &lt;identifier&gt; } identifies the mask register</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">halt.enable</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No Default&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/field</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{halt.enable = &lt;identifier&gt; } identifies the halt enable register</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts15">halt.mask</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 173px;">
   <p class="rvps2"><span class="rvts14">No Default</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 210px;">
   <p class="rvps2"><span class="rvts14">Register/field</span></p>
  </td>
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px; width: 508px;">
   <p class="rvps2"><span class="rvts14">{halt.mask = &lt;identifier&gt; } identifies the halt mask register</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts14">Note:</span></p>
<p class="rvps2"><span class="rvts14">1. &lt;identifier&gt; must be defined for identifying &nbsp;status &nbsp;register ,pending as well for identifying legal pairs &nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Note: in case if only status register is defined identifier can be any name</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="interrupt overflow"></a><span class="rvts16">Interrupt overflow Register</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps12"><span class="rvts14">When an interrupt event is still been serviced by the interrupt channel, all additional incoming HW interrupt events will be stored in the Overflow Register. When the current interrupt has been serviced, if overflow register contains any interrupt event it is moved to the status register for service, and overflow register is cleared.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">This new register type is identified using the property “intr.overflow=&lt;channel_id&gt;” Or in case of SystemRDL input “intr_overflow=&lt;channel_id&gt;”. This property can be put at the register level or field level. When put at the register level, the property will apply to all fields in the register.</span></p>
<p class="rvps2"><span class="rvts14">Note that the rest of the properties for status, pending, enable, mask, post remain unchanged</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Overflow Register</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">When an interrupt event is still been serviced by the interrupt channel, all additional incoming HW interrupt events will be stored in the Overflow Register. When the current interrupt has been serviced, if overflow register contains any interrupt event it is moved to the status register for service, and overflow register is cleared.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_mask/intr_mask.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_mask/intr_mask.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_mask/intr_mask.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_mask/intr_mask.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 581px; height : 380px; padding : 1px;" src="lib/NewItem5416.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 629px; height : 173px; padding : 1px;" src="lib/NewItem5417.png"></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts356">property intr_status {type=string; component=reg;};</span></p>
<p class="rvps12"><span class="rvts356">property intr_mask {type=string; component=reg;};</span></p>
<p class="rvps12"><span class="rvts356">property intr_overflow {type=string; component=reg;};</span></p>
<p class="rvps12"><span class="rvts356">addrmap Block1 {</span></p>
<p class="rvps12"><span class="rvts356">reg statusReg {&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;intr_status = "channel1";</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; woclr = true;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } F2[31:0] = 32'h0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps12"><span class="rvts356">reg MaskReg {&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;intr_mask = "channel1";</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } F3[31:0] = 32'h0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps12"><span class="rvts356">reg overflowReg {&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; intr_overflow = "channel1";</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; } F5[31:0] = 32'h0;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; statusReg statusReg;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; MaskReg MaskReg ;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; overflowReg overflowReg ;</span></p>
<p class="rvps12"><span class="rvts356">};</span></p>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Output:</span></p>
<p class="rvps12"><span class="rvts1078"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts355">// Status register fields are of type intr_reg_field</span></p>
<p class="rvps12"><span class="rvts356">class intr_reg_field extends uvm_reg_field;</span></p>
<p class="rvps12"><span class="rvts356">:</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; virtual function void do_predict(uvm_reg_item rw,</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // &nbsp;Update the status field</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
<p class="rvps12"><span class="rvts356">endclass</span></p>
<p class="rvps12"><span class="rvts355">// Status fields Callback</span></p>
<p class="rvps12"><span class="rvts356">class intr_status_class extends uvm_reg_cbs;</span></p>
<p class="rvps12"><span class="rvts356">:</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; virtual function void post_predict(…);</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp;// Check / Update all other register bits in the channel&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
<p class="rvps12"><span class="rvts356">endclass</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">:</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts1103">Acknowledging Hardware Driven Interrupts in IDS:</span></p>
<p class="rvps2"><span class="rvts1102"><br/></span></p>
<p class="rvps12"><span class="rvts14">To capture HW interrupt events, “interrupt_monitor” task has been created, that captures interrupt events written into the status register. Overflow register can be defined to store additional incoming interrupt events when an interrupt event is still been serviced by the interrupt channel.</span></p>
<p class="rvps12"><span class="rvts14">Status register is accessed from the UVM (RAL) through a hardware interface “Block1_intr_if” that gets created when interrupts are present in the specification. User has to set a pointer (virtual interface handle) to this interface in the “uvm_config_db”, in his/her verification environment or can pass the pointer to the virtual interface in test class.</span></p>
<p class="rvps12"><span class="rvts323"><br/></span></p>
<p class="rvps12"><span class="rvts392">Code for interrupt_monitor:</span></p>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts356">virtual Block1_intr_if intr_hw; </span><span class="rvts355">// HW Interface pointer</span></p>
<p class="rvps2"><span class="rvts356">uvm_config_db #(virtual Block1_intr_if)::get(null,"*","IDS_intr_hif",intr_hw); &nbsp;</span><span class="rvts355">// get HW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Interface from config_db</span></p>
<p class="rvps2"><span class="rvts356">task interrupt_monitor ( );</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">fork begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">forever @(intr_hw.status_F1_in) begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (intr_hw.status_F1_in_enb) begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if(status.F1.get_mirrored_value() &amp; !mask.F1.get_mirrored_value()) begin&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(overflow.F4.predict(intr_hw.status_F1_in));</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">else begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(status.F1.predict(intr_hw.status_F1_in | status.F1.get()));</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">join</span></p>
<p class="rvps2"><span class="rvts356">endtask</span></p>
<p class="rvps2"><span class="rvts367"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example Use Case:</span></p>
<p class="rvps2"><span class="rvts1101"><br/></span></p>
<p class="rvps72"><span class="rvts186">We have called the “</span><span class="rvts521">interrupt_monitor</span><span class="rvts186">” task in the “main_phase“ of the uvm_test class.</span></p>
<p class="rvps72"><span class="rvts285"><br/></span></p>
<p class="rvps2"><span class="rvts356">task main_phase(uvm_phase phase);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; phase.raise_objection(this);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; resetseq.start(env.v_seqr);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; fork&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;modelinst.interrupt_monitor( ); </span><span class="rvts355">// Task defined in IDS UVM-RAL, that wait for HW write in status register and then accordingly updates the RAL model.</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">begin</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;seq.start(env.v_seqr); </span><span class="rvts355">// IDS sequences</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; join_any</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; phase.drop_objection(this);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; endtask</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="hw_monitor"></a><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">HW Monitor For Interrupt</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">To capture HW interrupt events, “</span><span class="rvts101">hw_monitor</span><span class="rvts14">” task has been created, that captures interrupt events written into the status register. Pending register is originally the Logical And of interrupt source &amp; enable field. Interrupt source can be registered in a flip flop or it can be a signal. Pending register has been used in two different contexts with the same basic principles.</span></p>
<p class="rvps12"><span class="rvts14">Status register is accessed from the UVM (RAL) through a hardware interface “hw_if” that gets created when interrupts are present in the specification. User has to set a pointer (virtual interface handle) to this interface in the “uvm_config_db”, in his/her verification environment or can pass the pointer to the virtual interface in test class.</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_pending/intr_pending.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_pending/intr_pending.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_pending/intr_pending.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_pending/intr_pending.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 673px; height : 353px; padding : 1px;" src="lib/NewItem5423.png"></p>
<p class="rvps3"><img alt="" style="width : 670px; height : 281px; padding : 1px;" src="lib/NewItem5424.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 596px; height : 242px; padding : 1px;" src="lib/NewItem5425.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property intr_status {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">property intr_enable {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">property intr_pending {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">property intr_mask {type = string; component = reg|field; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts356">addrmap Int_block {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; name &nbsp;= "Int_block Address Map";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg reg_status {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_status = "flag";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; woclr = true;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F_status[0:0] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg reg_enable {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_enable = "flag";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F_enable[0:0] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Reg_pending {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_pending = "flag";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = na;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F_pending[0:0] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg reg_mask {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; intr_mask = "flag";</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F_mask[0:0] = 1'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg_status reg_status @0x00;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg_enable reg_enable @0x04;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Reg_pending Reg_pending @0x08;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg_mask reg_mask @0x0C;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated UVM Output</span><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts370">class int_block_block extends uvm_reg_block;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(int_block_block)</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;virtual int_block_hw_if hw_if;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;// Function : build</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;uvm_config_db #(virtual int_block_hw_if)::get(null,"*","int_block_hif",hw_if);</span></p>
<p class="rvps2"><span class="rvts304">..</span></p>
<p class="rvps2"><span class="rvts304">..</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts373">task hw_monitor;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fork</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;forever&nbsp; &nbsp; //For PENDING Register.</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;@(hw_if.reg_status_f_status_in_enb,hw_if.reg_enable_f_enable_in_enb,hw_if.reg_mask_f_mask_in_enb);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;do</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(hw_if.reg_status_f_status_in_enb == 1 &amp;&amp; hw_if.reg_enable_f_enable_in_enb == 1 &amp;&amp; hw_if.reg_mask_f_mask_in_enb == 1 )&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(hw_if.reg_enable_f_enable_in &amp; hw_if.reg_status_f_status_in &amp; ~hw_if.reg_mask_f_mask_in));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_status_f_status_in_enb == 1 &amp;&amp; hw_if.reg_enable_f_enable_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(hw_if.reg_enable_f_enable_in &amp; hw_if.reg_status_f_status_in &amp; ~reg_mask.f_mask.get_mirrored_value));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_status_f_status_in_enb == 1 &amp;&amp; hw_if.reg_mask_f_mask_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(reg_enable.f_enable.get_mirrored_value &amp; hw_if.reg_status_f_status_in &amp; ~hw_if.reg_mask_f_mask_in));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_enable_f_enable_in_enb == 1 &amp;&amp; hw_if.reg_mask_f_mask_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(reg_status.f_status.get_mirrored_value &amp; hw_if.reg_enable_f_enable_in &amp; ~hw_if.reg_mask_f_mask_in));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_status_f_status_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(reg_enable.f_enable.get_mirrored_value &amp; hw_if.reg_status_f_status_in &amp; ~reg_mask.f_mask.get_mirrored_value));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_enable_f_enable_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(reg_status.f_status.get_mirrored_value &amp; hw_if.reg_enable_f_enable_in &amp; ~reg_mask.f_mask.get_mirrored_value));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(hw_if.reg_mask_f_mask_in_enb == 1 ) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;void'(reg_pending.f_pending.predict(reg_status.f_status.get_mirrored_value &amp; reg_enable.f_enable.get_mirrored_value &amp; ~hw_if.reg_mask_f_mask_in));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;@(hw_if.reg_status_f_status_in_enb,hw_if.reg_enable_f_enable_in_enb,hw_if.reg_enable_f_enable_in,hw_if.reg_status_f_status_in,hw_if.reg_mask_f_mask_in_enb,hw_if.reg_mask_f_mask_in);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;while(hw_if.reg_enable_f_enable_in_enb | hw_if.reg_status_f_status_in_enb | hw_if.reg_mask_f_mask_in_enb);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;join</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;endtask</span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts370">..</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35">Special interrupts support</span><a name="sp_interrupt_support"></a><span class="rvts35">:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts34">To clear the status register whenever there is a write operation on a pending register and status register can only be clear when the value 1 is written at the pending register by the bus interface; if the value is 0 then there will be no change. The below snippet shows the flow for better understanding. In this case status register marked to RO access and pending register marked to w1c or r/w1c.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4204.png"></p>
<p class="rvps12"><span class="rvts35">Example:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4203.png"></p>
<p class="rvps2"><span class="rvts35">Verilog code:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside;">
 <li class="rvps12 noindent"><span class="rvts1107">With “register=false”</span></li>
</ol>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= 1'd0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (regA_f1_in_enb &amp; regA_f1_in ) &nbsp; &nbsp; // hw driven interrupt</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= 1'b1 ;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">if (regC_wr_valid) //F1 : SW Write One To Clear</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= regA_f1_q &amp; ( ~ ( wr_data [0]&nbsp; &amp; reg_enb&nbsp; [0] ));</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts373">assign regC_f3_r =(regA_f1_q &amp; regB_f2_q ); </span><span class="rvts370">// Field : F3</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign regC_rd_data&nbsp; = regC_rd_valid ? {31'h0, irq} : 32'd0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside;">
 <li value="2" class="rvps12 noindent"><span class="rvts1107">Without registered=false</span></li>
</ol>
<p class="rvps12"><span class="rvts304">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts304">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts304">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= 1'd0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (regA_f1_in_enb &amp; regA_f1_in ) &nbsp; &nbsp; // hw driven interrupt</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= 1'b1 ;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">if (regC_wr_valid) //F1 : SW Write One To Clear</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regA_f1_q &lt;= regA_f1_q &amp; ( ~ ( wr_data [0]&nbsp; &amp; reg_enb&nbsp; [0] ));</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.</span></p>
<p class="rvps12"><span class="rvts373">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regC_f3_q &lt;= 1'd0;</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (regC_wr_valid) //F2 : SW Write</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regC_f3_q &lt;= (regA_f1_q &amp; regB_f2_q );</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside;">
 <li value="3" class="rvps12 noindent"><span class="rvts1107">UVM callback class for pending register</span></li>
</ol>
<p class="rvps12"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Same for both cases&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">.</span></p>
<p class="rvps12"><span class="rvts370">.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts373">class intr_pending2_class extends uvm_reg_cbs;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;intr_reg_field m_estatus;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_field m_enable;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_field m_pending;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;function new(intr_reg_field estatus, uvm_reg_field pending,enable);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new();</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;m_estatus = estatus;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;m_pending = pending;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;m_enable = enable;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
<p class="rvps2"><span class="rvts373">virtual task pre_write(uvm_reg_item rw);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;if(rw.status == UVM_IS_OK) begin</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;void'(m_estatus.predict(m_estatus.value ^ rw.value[0]));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;void'(m_pending.predict(m_estatus.value &amp; m_enable.value));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp; end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endtask</span></p>
<p class="rvps2"><span class="rvts373">virtual task pre_read(uvm_reg_item rw);</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(rw.status == UVM_IS_OK) begin</span></p>
<p class="rvps2"><span class="rvts373">void'(m_pending.predict(m_estatus.get_mirrored_value &amp; m_enable.get_mirrored_value));</span></p>
<p class="rvps2"><span class="rvts373">&nbsp; end</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endtask</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;endclass</span></p>
<p class="rvps2"><span class="rvts373">.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts15">References</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li style="text-indent: 0px" class="rvps437 noindent"><span class="rvts14">Hardware/Firmware Interface Design by Gary Stringham, Newnes, Dec 2009.</span></li>
 <li style="text-indent: 0px" class="rvps437 noindent"><span class="rvts14">Enhanced Host Controller Interface Specification for Universal Serial Bus by Intel.&nbsp;</span></li>
 <li style="text-indent: 0px" class="rvps437 noindent"><span class="rvts14">TMS320C674x/OMAP-L1x Processor DDR2/mDDR Memory Controller Specification by Texas Intsruments.&nbsp;</span></li>
 <li style="text-indent: 0px" class="rvps27 noindent"><span class="rvts14">Universal Asynchronous Receiver/Transmitter (UART) Data Sheet by Quick Logic.&nbsp;</span></li>
</ol>
<h1 class="rvps425"><span class="rvts0"><span class="rvts15">Unsupported features/areas for future enhancements&nbsp;</span></span></h1>
<p class="rvps437"><span class="rvts34">1. &nbsp; Interrupt register following the standard Interrupt Channel model are supported. For example, interrupt register containing two fields e.g. one for enable (acting as enable reg) and one for Mask are not supported.</span></p>
<p class="rvps437"><span class="rvts34">2. &nbsp; Interrupt priority is not supported.</span></p>
<p class="rvps437"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts214">Support of flopp</span><a name="flopped_irq"></a><span class="rvts214">ed irq signal in case of interrupts</span></p>
<p class="rvps12"><span class="rvts126"></span><br/><span class="rvts34">IDesignSpec</span><span class="rvts829">TM </span><span class="rvts34">supports the interrupts output without any delay which is a limitation for CDC usage. Sometimes as per the requirement, it is important to provide the delay in the interrupts for the design optimization.</span><br/><span class="rvts34">To achieve this objective we have designed a top property that creates a separate assigned block for each interrupt which causes a delay in the interrupt.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts35">The property: </span><span class="rvts34">“intr_out_flopped=true”</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts34">To generate the flops for the interrupts we have to use </span><span class="rvts35">+top_property”intr_out_flopped=true” </span><span class="rvts34">in the command line or we can apply this property on the top component in the configure window as {intr_out_flopped}.</span><br/><span class="rvts34"></span><br/><span class="rvts48">Example: </span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_enable/intr_enable.zip">IDS-NG</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_enable/intr_enable.docx">IDS-Word</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_enable/intr_enable.xlsx">IDS-Excel</a><span class="rvts40"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts802" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/intr_enable/intr_enable.rdl">SystemRDL</a><span class="rvts24">&nbsp;</span></p>
<p class="rvps12"><span class="rvts48"><br/></span></p>
<p class="rvps12"><span class="rvts48">IDS-NG Register View</span></p>
<p class="rvps3"><span class="rvts36">&nbsp;</span></p>
<p class="rvps3"><img alt="" style="width : 616px; height : 292px; padding : 1px;" src="lib/NewItem5300.png"><br/><span class="rvts35"></span><br/><span class="rvts35"><br/></span></p>
<p class="rvps12"><span class="rvts48">IDS-NG Spreadsheet View</span><span class="rvts472"> &nbsp;</span></p>
<p class="rvps3"><span class="rvts472"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 671px; height : 139px; padding : 1px;" src="lib/NewItem5301.png"><br/><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts15"></span><br/><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">property intr_status {type=string; component=reg|field;};</span></p>
<p class="rvps2"><span class="rvts370">property intr_enable {type=string; component=reg|field;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">addrmap block1{</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;reg reg1{</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;intr_status=”Channel1”;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;woclr=true;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}f1;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;reg reg2{</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{intr_enable=”Channel1”;}f2;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;};</span><br/><span class="rvts430">&nbsp; reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts430">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts126">Generated RTL:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">module block1_ids#(</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output reg irq,&nbsp; &nbsp; &nbsp; &nbsp; // Output interrupt signal</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire irq_wire;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign&nbsp; irq_wire = (reg1_f1_q &amp; reg2_f2_q );</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;irq &lt;= 1'b0 ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;irq &lt;= irq_wire;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. .&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Free PDF documentation generator</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

