

================================================================
== Vivado HLS Report for 'single_block_AES_encrypt_add_round_key'
================================================================
* Date:           Tue Feb 06 11:53:20 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     60|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     96|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_148_p2       |     +    |      0|  0|   3|           3|           1|
    |exitcond_fu_142_p2  |   icmp   |      0|  0|   2|           3|           4|
    |tmp_56_fu_187_p2    |    or    |      0|  0|   8|           8|           1|
    |tmp_61_fu_222_p2    |    or    |      0|  0|   8|           8|           2|
    |tmp_65_fu_240_p2    |    or    |      0|  0|   8|           8|           2|
    |grp_fu_135_p2       |    xor   |      0|  0|   8|           8|           8|
    |state_d1            |    xor   |      0|  0|   8|           8|           8|
    |tmp_54_fu_176_p2    |    xor   |      0|  0|   7|           3|           4|
    |tmp_58_fu_202_p2    |    xor   |      0|  0|   8|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  60|          57|          38|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          6|    1|          6|
    |c_reg_118       |   3|          2|    3|          6|
    |reg_130         |   8|          2|    8|         16|
    |state_address0  |   4|          5|    4|         20|
    |state_address1  |   4|          5|    4|         20|
    |state_d0        |   8|          3|    8|         24|
    |w_address0      |   8|          4|    8|         32|
    +----------------+----+-----------+-----+-----------+
    |Total           |  36|         27|   36|        124|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  5|   0|    5|          0|
    |c_1_reg_265           |  3|   0|    3|          0|
    |c_reg_118             |  3|   0|    3|          0|
    |reg_130               |  8|   0|    8|          0|
    |state_addr_6_reg_287  |  3|   0|    4|          1|
    |state_addr_7_reg_303  |  3|   0|    4|          1|
    |state_addr_8_reg_314  |  4|   0|    4|          0|
    |state_addr_reg_270    |  3|   0|    4|          1|
    |tmp_51_reg_275        |  6|   0|    8|          2|
    |tmp_54_reg_282        |  3|   0|    3|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 41|   0|   46|          5|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|ap_start        |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|ap_done         | out |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|ap_idle         | out |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|ap_ready        | out |    1| ap_ctrl_hs | single_block_AES_encrypt_add_round_key | return value |
|state_address0  | out |    4|  ap_memory |                  state                 |     array    |
|state_ce0       | out |    1|  ap_memory |                  state                 |     array    |
|state_we0       | out |    1|  ap_memory |                  state                 |     array    |
|state_d0        | out |    8|  ap_memory |                  state                 |     array    |
|state_q0        |  in |    8|  ap_memory |                  state                 |     array    |
|state_address1  | out |    4|  ap_memory |                  state                 |     array    |
|state_ce1       | out |    1|  ap_memory |                  state                 |     array    |
|state_we1       | out |    1|  ap_memory |                  state                 |     array    |
|state_d1        | out |    8|  ap_memory |                  state                 |     array    |
|state_q1        |  in |    8|  ap_memory |                  state                 |     array    |
|w_address0      | out |    8|  ap_memory |                    w                   |     array    |
|w_ce0           | out |    1|  ap_memory |                    w                   |     array    |
|w_q0            |  in |    8|  ap_memory |                    w                   |     array    |
|w_address1      | out |    8|  ap_memory |                    w                   |     array    |
|w_ce1           | out |    1|  ap_memory |                    w                   |     array    |
|w_q1            |  in |    8|  ap_memory |                    w                   |     array    |
|r               |  in |    6|   ap_none  |                    r                   |    scalar    |
+----------------+-----+-----+------------+----------------------------------------+--------------+

