
---------- Begin Simulation Statistics ----------
simSeconds                                   2.549099                       # Number of seconds simulated (Second)
simTicks                                 2549099142000                       # Number of ticks simulated (Tick)
finalTick                                2549099142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  12914.27                       # Real time elapsed on the host (Second)
hostTickRate                                197386183                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8736516                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1537799114                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    77434                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     119077                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       5098198285                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1547766425                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      223                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1547685211                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2655                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              9967428                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14628660                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 151                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          5098109523                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.303580                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.113596                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                4572906393     89.70%     89.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 188695847      3.70%     93.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  86305438      1.69%     95.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  77732196      1.52%     96.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  45765094      0.90%     97.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  47591046      0.93%     98.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  42165210      0.83%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  16411358      0.32%     99.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  20536941      0.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            5098109523                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 5270576     35.96%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     35.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    625      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     5      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     35.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           1801540     12.29%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult          5414634     36.95%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1139      0.01%     85.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                105890      0.72%     85.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           1497048     10.22%     96.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           563796      3.85%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        82065      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     550201251     35.55%     35.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       120136      0.01%     35.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1883      0.00%     35.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd    135061228      8.73%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          148      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      7310432      0.47%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          212      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        40383      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd    303338009     19.60%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp      5013342      0.32%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        40003      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      6759432      0.44%     65.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult    146698477      9.48%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            3      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     56254855      3.63%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     26789194      1.73%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead    177626769     11.48%     91.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    132347389      8.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1547685211                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.303575                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            14655257                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009469                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               6089434913                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               496551483                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       492400704                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                2118702940                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               1061187064                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses       1051248447                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   498268143                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                   1063990260                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1547478626                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     233850789                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    206581                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          392977799                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       66775235                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    159127010                       # Number of stores executed (Count)
system.cpu.numRate                           0.303534                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             968                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           88762                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1537799114                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.098198                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.098198                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.196148                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.196148                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  779304600                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 355375369                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                  1813469617                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                  920787642                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   319363616                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  162975153                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 554099298                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       72                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      232797980                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     159234354                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     28904402                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      9435079                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                67236723                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          55024122                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            115463                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             27165434                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                27162720                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999900                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2633596                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         2664190                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            2662844                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1346                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          284                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         9867200                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            115355                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   5096712378                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.301724                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.228379                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      4601781932     90.29%     90.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       229431860      4.50%     94.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        57731323      1.13%     95.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        34748221      0.68%     96.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        46481625      0.91%     97.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        27058328      0.53%     98.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        10218861      0.20%     98.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         7953185      0.16%     98.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        81307043      1.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   5096712378                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1537799114                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   387185038                       # Number of memory references committed (Count)
system.cpu.commit.loads                     231478419                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   66515714                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                 1048224828                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   794142382                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               2629050                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        80090      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    547216012     35.58%     35.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120102      0.01%     35.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1723      0.00%     35.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd    134041582      8.72%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          128      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      7310402      0.48%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          180      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        40332      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     44.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd    303292372     19.72%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp      5013338      0.33%     64.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        40002      0.00%     64.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      6759427      0.44%     65.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult    146698384      9.54%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     56039425      3.64%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     26534750      1.73%     80.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead    175438994     11.41%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    129171869      8.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1537799114                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      81307043                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      254326938                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         254326938                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     254326938                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        254326938                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     86656143                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        86656143                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     86656143                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       86656143                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 5938537340316                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 5938537340316                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 5938537340316                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 5938537340316                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    340983081                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     340983081                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    340983081                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    340983081                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.254136                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.254136                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.254136                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.254136                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68529.906072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68529.906072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68529.906072                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68529.906072                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    115934232                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       523404                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1177731                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         9138                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      98.438635                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    57.277741                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     34419079                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          34419079                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     43867123                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      43867123                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     43867123                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     43867123                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     42789020                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     42789020                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     42789020                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     42789020                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2860425888816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2860425888816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2860425888816                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2860425888816                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.125487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.125487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.125487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.125487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66849.530296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66849.530296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66849.530296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66849.530296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               42788505                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    132849742                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       132849742                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     52426736                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      52426736                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 3621614008500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3621614008500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    185276478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    185276478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.282965                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.282965                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69079.524777                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69079.524777                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     43867085                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     43867085                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8559651                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8559651                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 577732606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 577732606000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67494.878705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67494.878705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    121477196                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      121477196                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     34229407                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     34229407                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 2316923331816                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 2316923331816                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    155706603                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    155706603                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.219833                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.219833                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67688.094387                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67688.094387                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           38                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           38                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     34229369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     34229369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 2282693282816                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 2282693282816                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.219832                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.219832                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66688.149665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66688.149665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.994639                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            297115957                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           42789017                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.943743                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.994639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          175                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          331                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2770653665                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2770653665                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 55334344                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            4829918929                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 139695995                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              72936364                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 223891                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             26974049                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   761                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1549507889                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3711                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          102313804                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1012907228                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    67236723                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           32459160                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    4995565822                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  449256                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4583                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 102164153                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 37018                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         5098109523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.305362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.432767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               4838576964     94.91%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 16655767      0.33%     95.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 22238902      0.44%     95.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 21996613      0.43%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 14559368      0.29%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 19639719      0.39%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 11982535      0.24%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 18361741      0.36%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                134097914      2.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           5098109523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.013188                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.198679                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      102162182                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         102162182                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     102162182                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        102162182                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1971                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1971                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1971                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1971                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    118441000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    118441000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    118441000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    118441000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    102164153                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     102164153                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    102164153                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    102164153                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 60091.831558                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 60091.831558                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 60091.831558                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 60091.831558                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          219                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             73                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          957                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               957                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          500                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           500                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          500                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          500                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1471                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1471                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1471                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1471                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     93313000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     93313000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     93313000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     93313000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 63435.078178                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 63435.078178                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 63435.078178                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 63435.078178                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    957                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    102162182                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       102162182                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1971                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1971                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    118441000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    118441000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    102164153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    102164153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 60091.831558                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 60091.831558                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          500                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          500                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1471                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1471                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     93313000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     93313000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 63435.078178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 63435.078178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.982382                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            102163653                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1471                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           69451.837525                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.982382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          817314695                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         817314695                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    223891                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  337944974                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               1589323566                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1547766648                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5416                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                232797980                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               159234354                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   124                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1988336                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1583715399                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4490                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          39721                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        76616                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               116337                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1545750948                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1543649151                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1027678312                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1810447414                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.302783                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.567638                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    47247482                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1319557                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4490                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3527727                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 238586                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          231478417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.929984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            65.328618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              179269166     77.45%     77.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               276616      0.12%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               182368      0.08%     77.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                92598      0.04%     77.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               152925      0.07%     77.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               129806      0.06%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               123771      0.05%     77.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                89908      0.04%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               238145      0.10%     78.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              2594476      1.12%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            6263458      2.71%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119           11690173      5.05%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129           10587600      4.57%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            1120159      0.48%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            2060793      0.89%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            3565292      1.54%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            4369702      1.89%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            5453040      2.36%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             831348      0.36%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              37158      0.02%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              70603      0.03%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              15253      0.01%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              14298      0.01%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              13534      0.01%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              67197      0.03%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             110436      0.05%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             249587      0.11%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             125024      0.05%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              94515      0.04%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             141069      0.06%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          1448399      0.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            231478417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               232525176                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               159127022                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    167016                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   2429730                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               102164849                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       897                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 223891                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 87492314                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1958433380                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2371                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 179197409                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            2872760158                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1548444494                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                504396                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               63289402                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               10358585                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             2784960438                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1730402099                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4258446667                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                779401519                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                1816646567                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1720087114                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 10314877                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      92                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  77                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 452774886                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       6561703867                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3096730134                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1537799114                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   383                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples  34420035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1464.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  42788217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.185970140500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      2149936                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      2149936                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           116075475                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           32299502                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    42790487                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   34420035                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  42790487                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 34420035                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    806                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              42790487                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             34420035                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                35617698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 3656976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 2556942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  958050                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1926541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                2079508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                2158519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                2176712                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                2171641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                2158451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                2153359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                2166877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                2203135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                2297995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                2159404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                2155137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                2151724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                2150346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                2150189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                2149986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      2149936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.902761                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.278908                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2216.184254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-131071      2149935    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       2149936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      2149936                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.009781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.009355                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.120898                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          2133771     99.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17            11654      0.54%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4241      0.20%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              191      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               77      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       2149936                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   51584                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              2738591168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           2202882240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1074336859.98235679                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              864180683.95395494                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  2549099125000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      33014.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        93696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   2738445888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   2202880256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 36756.514666780269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1074279867.299096107483                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 864179905.639778256416                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1469                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     42789018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     34420035                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     45507000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 1425852718250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 62842009028250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30978.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33322.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1825739.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        94016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   2738497152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     2738591168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        94016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        94016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   2202821056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   2202821056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1469                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     42789018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        42790487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     34419079                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       34419079                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          36882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1074299978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1074336860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         36882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    864156682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        864156682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    864156682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         36882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1074299978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1938493542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             42789681                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            34420004                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      2673120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      2678863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      2678709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      2673036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      2673035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      2680876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      2675592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      2673189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      2672662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      2672882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      2672932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      2673054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      2673000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      2672651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      2673087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      2672993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      2150958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      2150916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      2150728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      2150649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      2150776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      2156739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      2150702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      2150905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      2150781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      2150951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      2151014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      2151077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      2151116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      2150890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      2150948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      2150854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            623591706500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          213948405000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1425898225250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14573.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33323.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            32552319                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           30340381                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14316973                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   345.143818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   219.953585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   327.637047                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      3541433     24.74%     24.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      4316236     30.15%     54.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1781565     12.44%     67.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      1026712      7.17%     74.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       830333      5.80%     80.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       377513      2.64%     82.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       309154      2.16%     85.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       255557      1.78%     86.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1878470     13.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14316973                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            2738539584                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         2202880256                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1074.316624                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              864.179906                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     51161819940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     27193125630                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   152841838800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   89848587060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 201223301760.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1054507098780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  90848092800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1667623864770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   654.201258                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 225081364000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  85119840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2238897938000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     51061452960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     27139786905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   152676483540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   89823833820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 201223301760.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1052221988730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  92772396000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1666919243715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   653.924838                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 230098264750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  85119840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 2233881037250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             8561122                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      34419079                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           957                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           8369426                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           34229367                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          34229366                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1471                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        8559651                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         3897                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         3897                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    128366542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total    128366542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               128370439                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       155264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       155264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port   4941318144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total   4941318144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               4941473408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           42790491                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000002                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.001536                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 42790390    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      101      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             42790491                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2549099142000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        226664610000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            7808000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       228028347000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       85579953                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     42789462                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
