<h1 id="logic_tree_bus-Blocks:"><style>[data-colorid=yphzl4khbf]{color:#707070} html[data-color-mode=dark] [data-colorid=yphzl4khbf]{color:#8f8f8f}</style><strong>Blocks:</strong></h1><p>logic_tree_bus<br />logic_tree_bus_pipe<br />logic_tree_bus_pipe_rdy_vld&nbsp;</p><h1 id="logic_tree_bus-SWvisible:"><strong>SW visible:</strong></h1><p>no</p><h1 id="logic_tree_bus-parameters"><strong>parameters</strong></h1><h2 id="logic_tree_bus-java_script(logic_tree_bus):"><strong>java_script (logic_tree_bus):</strong></h2><pre>{</pre><pre>	&quot;width&quot; : any positive integer, <br />        &quot;bus_width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^</pre><pre>}</pre><h2 id="logic_tree_bus-java_script(logic_tree_bus_pipe):"><strong>java_script (logic_tree_bus_pipe):</strong></h2><pre>{</pre><pre>	&quot;width&quot; : any positive integer, <br />        &quot;bus_width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^, <br />        &quot;pipeStart&quot; : non-negative integer, //Defaults 0, stage to pipelining at <br />        &quot;pipeInc&quot; : non-negative integer,   //Defaults 0, number of levels between pipe stages <br />        &quot;protectionStyle&quot; : {},             //Defaults null, Style of protection for pipe stages<br />        &quot;protectionInterface&quot; : {&quot;name&quot; : &quot;a_string&quot;, interface name &quot;signals&quot; : {signal bundle}} //Defaults null, ProtectionStyle interface signals</pre><pre>}</pre><h2 id="logic_tree_bus-java_script(logic_tree_bus_pipe_rdy_vld):"><strong>java_script (logic_tree_bus_pipe_rdy_vld):</strong></h2><pre>{</pre><pre>	&quot;width&quot; : any positive integer, <br />        &quot;bus_width&quot; : any positive integer,
	&quot;logic&quot; : |, &amp;, ^, ~|, ~&amp; or ~^, <br />        &quot;pipeStart&quot; : non-negative integer, //Defaults 0, stage to start pipelining at <br />        &quot;pipeInc&quot; : non-negative integer,   //Defaults 0, number of levels between pipe stages <br />        &quot;fullPipe&quot; : boolean,               //Defaults false, True means two stage pipes, false means 1 stage pipes with flow through ready.<br />        &quot;protectionStyle&quot; : {},             //Defaults null, Style of protection for pipe stages<br />        &quot;protectionInterface&quot; : {&quot;name&quot; : &quot;a_string&quot;, interface name &quot;signals&quot; : {signal bundle}} //Defaults null, ProtectionStyle interface signals</pre><pre>}</pre><h2 id="logic_tree_bus-verilog:"><strong>verilog:</strong></h2><p>none.</p><h1 id="logic_tree_bus-I/O(logic_tree_bus):"><strong>I/O (logic_tree_bus):</strong></h1><p>input [bus_width-1:0]&nbsp;din_0;</p><p>input [bus_width-1:0]&nbsp;din_1;</p><p>.</p><p>.</p><p>input [bus_width-1:0]&nbsp;din_width-1;</p><p>output [bus_width-1:0]&nbsp;dout;</p><h1 id="logic_tree_bus-I/O(logic_tree_bus_pipe):"><strong>I/O (logic_tree_bus_pipe):</strong></h1><p>input [bus_width-1:0]&nbsp;din_0;</p><p>input [bus_width-1:0]&nbsp;din_1;</p><p>.</p><p>.</p><p>input [bus_width-1:0]&nbsp;din_width-1;</p><p>output [bus_width-1:0]&nbsp;dout;</p><p>input clk;</p><p>input reset_n;</p><p>if ((protectionStyle&nbsp;!= null) || (protectionStyle.protection != none))&nbsp;{</p><p>&nbsp; u.interface(<a class="external-link" href="http://protectionInterface.name" rel="nofollow">protectionInterface.name</a>,protectionInterface.signals,master)</p><p>}</p><h1 id="logic_tree_bus-I/O(logic_tree_bus_pipe_rdy_vld):"><strong>I/O (logic_tree_bus_pipe_rdy_vld):</strong></h1><p>input [bus_width-1:0]&nbsp;din_0;</p><p>input [bus_width-1:0]&nbsp;din_1;</p><p>.</p><p>.</p><p>input [bus_width-1:0]&nbsp;din_width-1;</p><p>output [bus_width-1:0]&nbsp;dout;</p><p>input clk;</p><p>input reset_n;</p><p>input in_valid;</p><p>output in_ready;</p><p>output out_valid;</p><p>input out_ready;</p><p>if ((protectionStyle&nbsp;!= null) || (protectionStyle.protection != none))&nbsp;{</p><p>&nbsp; u.interface(<a class="external-link" href="http://protectionInterface.name" rel="nofollow">protectionInterface.name</a>,protectionInterface.signals,master)</p><p>}</p><p><strong style="font-size: 24.0px;">Description</strong></p><p>Creates a 2 input logic tree of the function passed in by logic.</p><p>Logic types:</p><p style="margin-left: 30.0px;">| creates an OR tree.</p><p style="margin-left: 30.0px;">&amp; creates an AND tree.</p><p style="margin-left: 30.0px;">^ creates an XOR tree.</p><p style="margin-left: 30.0px;">~| creates an OR tree, with an inversion before the output.</p><p style="margin-left: 30.0px;">~&amp; creates an AND tree, with an inversion before the output.</p><p style="margin-left: 30.0px;">~^ creates an NOR tree, with an inversion before the output.</p><h2 id="logic_tree_bus-Pipelining(logic_bus_pipeandlogic_bus_pipe_rdy_vld)"><span style="font-size: 20.0px;">Pipelining (logic_bus_pipe and logic_bus_pipe_rdy_vld)</span></h2><p>pipeStart indicates the first level of pipelining. pipeStart = 0 means pipe before first level of logic tree. If pipeStart = 1, 2 &nbsp;it means a pipe is always put after indicated level of the logic tree.&nbsp;</p><div class="wiki-content"><p>pipeInc indicates how many levels in the logic tree do you add the next pipe stage after the first level of pipelining. A value of 0 means don't add anything after pipeStart.</p><p>Examples:</p><p>pipeStart: 0, pipeInc: 0&nbsp;// Pipe stage is inserted at level 0, but nowhere else.</p><p>pipeStart: 0, pipeInc: 2&nbsp;// Pipe stages are inserted at levels 0, 2, 4 . . . to the depth of the logic tree.</p><p>pipeStart: 3, pipeInc: 5&nbsp;// Pipe stages are at 3, 8, 13, . . . too the depth of the logic tree.</p><p>If the first pipe stage indicates is after the last depth of the logic tree, no pipes are inserted. However, conditional interfaces and I/O are still added. The protectionInterface will be tied off; inReady shorted to outReady and outValid shorted to inValid.</p><h2 id="logic_tree_bus-ReadyValidFlowControl(logic_bus_pipe_rdy_vld)">Ready Valid Flow Control (logic_bus_pipe_rdy_vld)</h2><p>Flow control through the use of ready and valids will be added to control how the pipelines propagate forward. When fullPipe = false, each pipe stage will be only 1 deep and ready will be combinational through all the pipe stages (pipeForward = true, pipeBackward = false). When fullPipe = true, each pipe stage will be 2 deep and ready and valid signals will be fully pipelined (pipeForward = true, pipeBackward = false)</p><h2 id="logic_tree_bus-Protection(logic_bus_pipeandlogic_bus_pipe_rdy_vld)">Protection (logic_bus_pipe and logic_bus_pipe_rdy_vld)</h2><p>The values in the pipes can be protected with a protectionScheme. If there is a protectionStyle, the block will expect a protectionInterface to be defined and will use that interface to propagate errors out of block.</p></div><div><div><a class="external-link" href="https://confluence.arteris.com/" rel="nofollow"><span data-colorid="yphzl4khbf" class="aui-icon aui-icon-small aui-iconfont-like">&nbsp;</span></a></div></div>