
template_master.elf:     file format elf32-pic30

Disassembly of section .aivt._AltADC1Interrupt:

0000012e <.aivt._AltADC1Interrupt>:
 12e:	74 1c 00    	nop       
Disassembly of section .aivt._AltAddressError:

00000108 <.aivt._AltAddressError>:
 108:	74 1c 00    	nop       
Disassembly of section .aivt._AltCNInterrupt:

0000013a <.aivt._AltCNInterrupt>:
 13a:	74 1c 00    	nop       
Disassembly of section .aivt._AltCRCInterrupt:

0000019a <.aivt._AltCRCInterrupt>:
 19a:	74 1c 00    	nop       
Disassembly of section .aivt._AltCTMUInterrupt:

000001ae <.aivt._AltCTMUInterrupt>:
 1ae:	74 1c 00    	nop       
Disassembly of section .aivt._AltCompInterrupt:

00000138 <.aivt._AltCompInterrupt>:
 138:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC1Interrupt:

00000116 <.aivt._AltIC1Interrupt>:
 116:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC2Interrupt:

0000011e <.aivt._AltIC2Interrupt>:
 11e:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC3Interrupt:

0000015e <.aivt._AltIC3Interrupt>:
 15e:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC4Interrupt:

00000160 <.aivt._AltIC4Interrupt>:
 160:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC5Interrupt:

00000162 <.aivt._AltIC5Interrupt>:
 162:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC6Interrupt:

00000164 <.aivt._AltIC6Interrupt>:
 164:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC7Interrupt:

00000140 <.aivt._AltIC7Interrupt>:
 140:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC8Interrupt:

00000142 <.aivt._AltIC8Interrupt>:
 142:	74 1c 00    	nop       
Disassembly of section .aivt._AltIC9Interrupt:

000001ce <.aivt._AltIC9Interrupt>:
 1ce:	74 1c 00    	nop       
Disassembly of section .aivt._AltINT0Interrupt:

00000114 <.aivt._AltINT0Interrupt>:
 114:	74 1c 00    	nop       
Disassembly of section .aivt._AltINT1Interrupt:

0000013c <.aivt._AltINT1Interrupt>:
 13c:	74 1c 00    	nop       
Disassembly of section .aivt._AltINT2Interrupt:

0000014e <.aivt._AltINT2Interrupt>:
 14e:	74 1c 00    	nop       
Disassembly of section .aivt._AltINT3Interrupt:

0000017e <.aivt._AltINT3Interrupt>:
 17e:	74 1c 00    	nop       
Disassembly of section .aivt._AltINT4Interrupt:

00000180 <.aivt._AltINT4Interrupt>:
 180:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt14:

00000130 <.aivt._AltInterrupt14>:
 130:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt15:

00000132 <.aivt._AltInterrupt15>:
 132:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt21:

0000013e <.aivt._AltInterrupt21>:
 13e:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt24:

00000144 <.aivt._AltInterrupt24>:
 144:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt34:

00000158 <.aivt._AltInterrupt34>:
 158:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt35:

0000015a <.aivt._AltInterrupt35>:
 15a:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt36:

0000015c <.aivt._AltInterrupt36>:
 15c:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt4:

0000011c <.aivt._AltInterrupt4>:
 11c:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt46:

00000170 <.aivt._AltInterrupt46>:
 170:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt47:

00000172 <.aivt._AltInterrupt47>:
 172:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt48:

00000174 <.aivt._AltInterrupt48>:
 174:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt51:

0000017a <.aivt._AltInterrupt51>:
 17a:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt52:

0000017c <.aivt._AltInterrupt52>:
 17c:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt55:

00000182 <.aivt._AltInterrupt55>:
 182:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt56:

00000184 <.aivt._AltInterrupt56>:
 184:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt57:

00000186 <.aivt._AltInterrupt57>:
 186:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt58:

00000188 <.aivt._AltInterrupt58>:
 188:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt59:

0000018a <.aivt._AltInterrupt59>:
 18a:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt60:

0000018c <.aivt._AltInterrupt60>:
 18c:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt61:

0000018e <.aivt._AltInterrupt61>:
 18e:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt63:

00000192 <.aivt._AltInterrupt63>:
 192:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt64:

00000194 <.aivt._AltInterrupt64>:
 194:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt68:

0000019c <.aivt._AltInterrupt68>:
 19c:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt69:

0000019e <.aivt._AltInterrupt69>:
 19e:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt70:

000001a0 <.aivt._AltInterrupt70>:
 1a0:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt71:

000001a2 <.aivt._AltInterrupt71>:
 1a2:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt73:

000001a6 <.aivt._AltInterrupt73>:
 1a6:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt74:

000001a8 <.aivt._AltInterrupt74>:
 1a8:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt75:

000001aa <.aivt._AltInterrupt75>:
 1aa:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt76:

000001ac <.aivt._AltInterrupt76>:
 1ac:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt78:

000001b0 <.aivt._AltInterrupt78>:
 1b0:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt79:

000001b2 <.aivt._AltInterrupt79>:
 1b2:	74 1c 00    	nop       
Disassembly of section .aivt._AltInterrupt80:

000001b4 <.aivt._AltInterrupt80>:
 1b4:	74 1c 00    	nop       
Disassembly of section .aivt._AltLVDInterrupt:

000001a4 <.aivt._AltLVDInterrupt>:
 1a4:	74 1c 00    	nop       
Disassembly of section .aivt._AltMI2C1Interrupt:

00000136 <.aivt._AltMI2C1Interrupt>:
 136:	74 1c 00    	nop       
Disassembly of section .aivt._AltMI2C2Interrupt:

00000178 <.aivt._AltMI2C2Interrupt>:
 178:	74 1c 00    	nop       
Disassembly of section .aivt._AltMI2C3Interrupt:

000001be <.aivt._AltMI2C3Interrupt>:
 1be:	74 1c 00    	nop       
Disassembly of section .aivt._AltMathError:

0000010c <.aivt._AltMathError>:
 10c:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC1Interrupt:

00000118 <.aivt._AltOC1Interrupt>:
 118:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC2Interrupt:

00000120 <.aivt._AltOC2Interrupt>:
 120:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC3Interrupt:

00000146 <.aivt._AltOC3Interrupt>:
 146:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC4Interrupt:

00000148 <.aivt._AltOC4Interrupt>:
 148:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC5Interrupt:

00000166 <.aivt._AltOC5Interrupt>:
 166:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC6Interrupt:

00000168 <.aivt._AltOC6Interrupt>:
 168:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC7Interrupt:

0000016a <.aivt._AltOC7Interrupt>:
 16a:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC8Interrupt:

0000016c <.aivt._AltOC8Interrupt>:
 16c:	74 1c 00    	nop       
Disassembly of section .aivt._AltOC9Interrupt:

000001cc <.aivt._AltOC9Interrupt>:
 1cc:	74 1c 00    	nop       
Disassembly of section .aivt._AltOscillatorFail:

00000106 <.aivt._AltOscillatorFail>:
 106:	74 1c 00    	nop       
Disassembly of section .aivt._AltPMPInterrupt:

0000016e <.aivt._AltPMPInterrupt>:
 16e:	74 1c 00    	nop       
Disassembly of section .aivt._AltRTCCInterrupt:

00000190 <.aivt._AltRTCCInterrupt>:
 190:	74 1c 00    	nop       
Disassembly of section .aivt._AltReservedTrap0:

00000104 <.aivt._AltReservedTrap0>:
 104:	74 1c 00    	nop       
Disassembly of section .aivt._AltReservedTrap5:

0000010e <.aivt._AltReservedTrap5>:
 10e:	74 1c 00    	nop       
Disassembly of section .aivt._AltReservedTrap6:

00000110 <.aivt._AltReservedTrap6>:
 110:	74 1c 00    	nop       
Disassembly of section .aivt._AltReservedTrap7:

00000112 <.aivt._AltReservedTrap7>:
 112:	74 1c 00    	nop       
Disassembly of section .aivt._AltSI2C1Interrupt:

00000134 <.aivt._AltSI2C1Interrupt>:
 134:	74 1c 00    	nop       
Disassembly of section .aivt._AltSI2C2Interrupt:

00000176 <.aivt._AltSI2C2Interrupt>:
 176:	74 1c 00    	nop       
Disassembly of section .aivt._AltSI2C3Interrupt:

000001bc <.aivt._AltSI2C3Interrupt>:
 1bc:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI1ErrInterrupt:

00000126 <.aivt._AltSPI1ErrInterrupt>:
 126:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI1Interrupt:

00000128 <.aivt._AltSPI1Interrupt>:
 128:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI2ErrInterrupt:

00000154 <.aivt._AltSPI2ErrInterrupt>:
 154:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI2Interrupt:

00000156 <.aivt._AltSPI2Interrupt>:
 156:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI3ErrInterrupt:

000001c8 <.aivt._AltSPI3ErrInterrupt>:
 1c8:	74 1c 00    	nop       
Disassembly of section .aivt._AltSPI3Interrupt:

000001ca <.aivt._AltSPI3Interrupt>:
 1ca:	74 1c 00    	nop       
Disassembly of section .aivt._AltStackError:

0000010a <.aivt._AltStackError>:
 10a:	74 1c 00    	nop       
Disassembly of section .aivt._AltT1Interrupt:

0000011a <.aivt._AltT1Interrupt>:
 11a:	74 1c 00    	nop       
Disassembly of section .aivt._AltT2Interrupt:

00000122 <.aivt._AltT2Interrupt>:
 122:	74 1c 00    	nop       
Disassembly of section .aivt._AltT3Interrupt:

00000124 <.aivt._AltT3Interrupt>:
 124:	74 1c 00    	nop       
Disassembly of section .aivt._AltT4Interrupt:

0000014a <.aivt._AltT4Interrupt>:
 14a:	74 1c 00    	nop       
Disassembly of section .aivt._AltT5Interrupt:

0000014c <.aivt._AltT5Interrupt>:
 14c:	74 1c 00    	nop       
Disassembly of section .aivt._AltU1ErrInterrupt:

00000196 <.aivt._AltU1ErrInterrupt>:
 196:	74 1c 00    	nop       
Disassembly of section .aivt._AltU1RXInterrupt:

0000012a <.aivt._AltU1RXInterrupt>:
 12a:	74 1c 00    	nop       
Disassembly of section .aivt._AltU1TXInterrupt:

0000012c <.aivt._AltU1TXInterrupt>:
 12c:	74 1c 00    	nop       
Disassembly of section .aivt._AltU2ErrInterrupt:

00000198 <.aivt._AltU2ErrInterrupt>:
 198:	74 1c 00    	nop       
Disassembly of section .aivt._AltU2RXInterrupt:

00000150 <.aivt._AltU2RXInterrupt>:
 150:	74 1c 00    	nop       
Disassembly of section .aivt._AltU2TXInterrupt:

00000152 <.aivt._AltU2TXInterrupt>:
 152:	74 1c 00    	nop       
Disassembly of section .aivt._AltU3ErrInterrupt:

000001b6 <.aivt._AltU3ErrInterrupt>:
 1b6:	74 1c 00    	nop       
Disassembly of section .aivt._AltU3RXInterrupt:

000001b8 <.aivt._AltU3RXInterrupt>:
 1b8:	74 1c 00    	nop       
Disassembly of section .aivt._AltU3TXInterrupt:

000001ba <.aivt._AltU3TXInterrupt>:
 1ba:	74 1c 00    	nop       
Disassembly of section .aivt._AltU4ErrInterrupt:

000001c2 <.aivt._AltU4ErrInterrupt>:
 1c2:	74 1c 00    	nop       
Disassembly of section .aivt._AltU4RXInterrupt:

000001c4 <.aivt._AltU4RXInterrupt>:
 1c4:	74 1c 00    	nop       
Disassembly of section .aivt._AltU4TXInterrupt:

000001c6 <.aivt._AltU4TXInterrupt>:
 1c6:	74 1c 00    	nop       
Disassembly of section .aivt._AltUSB1Interrupt:

000001c0 <.aivt._AltUSB1Interrupt>:
 1c0:	74 1c 00    	nop       
Disassembly of section .reset:

00000000 <.reset>:
   0:	10 11 04    	goto      0x1110 <__reset>
   2:	00 00 00 
Disassembly of section .text:

00001110 <__reset>:
    1110:	ef 41 21    	mov.w     #0x141e, w15
    1112:	0e ff 27    	mov.w     #0x7ff0, w14
    1114:	0e 01 88    	mov.w     w14, 0x20
    1116:	00 00 00    	nop       
    1118:	00 00 20    	mov.w     #0x0, w0
    111a:	00 00 e0    	cp0.w     w0
    111c:	02 00 32    	bra       Z, 0x1122 <CORCON_RESET>
    111e:	00 01 20    	mov.w     #0x10, w0
    1120:	20 02 88    	mov.w     w0, 0x44

00001122 <CORCON_RESET>:
    1122:	14 00 07    	rcall     0x114c <__psv_init>
    1124:	77 00 07    	rcall     0x1214 <__crt_start_mode> <__crt_start_mode_normal>
    1126:	00 00 e0    	cp0.w     w0
    1128:	03 00 3a    	bra       NZ, 0x1130 <L11>
    112a:	00 c5 21    	mov.w     #0x1c50, w0
    112c:	01 00 20    	mov.w     #0x0, w1
    112e:	02 00 37    	bra       0x1134 <L21>

00001130 <L11>:
    1130:	00 00 20    	mov.w     #0x0, w0
    1132:	01 00 20    	mov.w     #0x0, w1

00001134 <L21>:
    1134:	81 0f 70    	ior.w     w0, w1, [w15]
    1136:	01 00 32    	bra       Z, 0x113a <L12>
    1138:	14 00 07    	rcall     0x1162 <__data_init> <__data_init_da>

0000113a <L12>:
    113a:	00 00 20    	mov.w     #0x0, w0
    113c:	00 00 e0    	cp0.w     w0
    113e:	02 00 32    	bra       Z, 0x1144 <L13>
    1140:	00 00 02    	call      0x0 <__DEFAULT_VECTOR-0x110c>
    1142:	00 00 00 

00001144 <L13>:
    1144:	5e 19 02    	call      0x195e <_main>
    1146:	00 00 00 
    1148:	00 40 da    	break     
    114a:	00 00 fe    	reset     

0000114c <__psv_init>:
    114c:	44 40 a9    	bclr.b    0x44, #0x2
    114e:	20 00 20    	mov.w     #0x2, w0
    1150:	00 00 e0    	cp0.w     w0
    1152:	03 00 32    	bra       Z, 0x115a <L14>
    1154:	10 00 20    	mov.w     #0x1, w0
    1156:	90 01 88    	mov.w     w0, 0x32
    1158:	44 40 a8    	bset.b    0x44, #0x2

0000115a <L14>:
    115a:	00 00 06    	return    

0000115c <__long_indirect_call>:
    115c:	8a 1f 78    	mov.w     w10, [w15++]
    115e:	8b 1f 78    	mov.w     w11, [w15++]
    1160:	00 00 06    	return    

00001162 <__data_init>:
    1162:	a1 02 88    	mov.w     w1, 0x54
    1164:	80 04 78    	mov.w     w0, w9
    1166:	00 00 eb    	clr.w     w0
    1168:	1f 00 37    	bra       0x11a8 <L41>

0000116a <L11>:
    116a:	e2 84 44    	add.w     w9, #0x2, w9
    116c:	54 a0 b4    	addc.w    0x54
    116e:	99 05 ba    	tblrdl.w  [w9], w11
    1170:	e2 84 44    	add.w     w9, #0x2, w9
    1172:	54 a0 b4    	addc.w    0x54
    1174:	99 06 ba    	tblrdl.w  [w9], w13
    1176:	e2 84 44    	add.w     w9, #0x2, w9
    1178:	54 a0 b4    	addc.w    0x54
    117a:	00 06 eb    	clr.w     w12
    117c:	47 6f de    	lsr.w     w13, #0x7, w14
    117e:	fd 07 b2    	and.w     #0x7f, w13
    1180:	ae 01 88    	mov.w     w14, 0x34
    1182:	63 6c e1    	cp.b      w13, #0x3
    1184:	03 00 3a    	bra       NZ, 0x118c <L21>
    1186:	ea ff 07    	rcall     0x115c <__long_indirect_call>
    1188:	00 00 eb    	clr.w     w0
    118a:	0e 00 37    	bra       0x11a8 <L41>

0000118c <L21>:
    118c:	60 6c e1    	cp.b      w13, #0x0
    118e:	08 00 3a    	bra       NZ, 0x11a0 <L22>

00001190 <L91>:
    1190:	00 4d eb    	clr.b     [w10]
    1192:	0a 05 e8    	inc.w     w10, w10
    1194:	02 00 39    	bra       NC, 0x119a <L81>
    1196:	34 20 ec    	inc.w     0x34
    1198:	0a f0 a0    	bset.w    w10, #0xf

0000119a <L81>:
    119a:	8b 05 e9    	dec.w     w11, w11
    119c:	f9 ff 3e    	bra       GTU, 0x1190 <L91>
    119e:	04 00 37    	bra       0x11a8 <L41>

000011a0 <L22>:
    11a0:	61 68 e1    	cp.w      w13, #0x1
    11a2:	01 00 32    	bra       Z, 0x11a6 <L31>
    11a4:	00 86 eb    	setm.w    w12

000011a6 <L31>:
    11a6:	0b 00 07    	rcall     0x11be <L13> <__memcpyd3extended>

000011a8 <L41>:
    11a8:	19 c7 ba    	tblrdh.b  [w9], w14
    11aa:	19 05 ba    	tblrdl.w  [w9], w10
    11ac:	0e 04 e0    	cp0.b     w14
    11ae:	03 00 3a    	bra       NZ, 0x11b6 <L12>
    11b0:	0a 00 e0    	cp0.w     w10
    11b2:	db ff 3a    	bra       NZ, 0x116a <L11>
    11b4:	00 00 06    	return    

000011b6 <L12>:
    11b6:	fe 07 b2    	and.w     #0x7f, w14
    11b8:	ae 02 88    	mov.w     w14, 0x54
    11ba:	8a 04 78    	mov.w     w10, w9
    11bc:	f5 ff 37    	bra       0x11a8 <L41>

000011be <L13>:
    11be:	0c d0 a3    	btst.c    w12, #0xd
    11c0:	e2 0f 4d    	addc.w    w10, #0x2, [w15]
    11c2:	1c 00 39    	bra       NC, 0x11fc <L23>
    11c4:	89 02 78    	mov.w     w9, w5
    11c6:	35 4d ba    	tblrdl.b  [w5++], [w10]
    11c8:	0a 05 e8    	inc.w     w10, w10
    11ca:	02 00 39    	bra       NC, 0x11d0 <L32>
    11cc:	34 20 ec    	inc.w     0x34
    11ce:	0a f0 a0    	bset.w    w10, #0xf

000011d0 <L32>:
    11d0:	8b 05 e9    	dec.w     w11, w11
    11d2:	0f 00 32    	bra       Z, 0x11f2 <L42>
    11d4:	25 4d ba    	tblrdl.b  [w5--], [w10]
    11d6:	0a 05 e8    	inc.w     w10, w10
    11d8:	02 00 39    	bra       NC, 0x11de <L33>
    11da:	34 20 ec    	inc.w     0x34
    11dc:	0a f0 a0    	bset.w    w10, #0xf

000011de <L33>:
    11de:	8b 05 e9    	dec.w     w11, w11
    11e0:	08 00 32    	bra       Z, 0x11f2 <L42>
    11e2:	0c 00 e0    	cp0.w     w12
    11e4:	06 00 32    	bra       Z, 0x11f2 <L42>
    11e6:	15 cd ba    	tblrdh.b  [w5], [w10]
    11e8:	0a 05 e8    	inc.w     w10, w10
    11ea:	02 00 39    	bra       NC, 0x11f0 <L34>
    11ec:	34 20 ec    	inc.w     0x34
    11ee:	0a f0 a0    	bset.w    w10, #0xf

000011f0 <L34>:
    11f0:	8b 05 e9    	dec.w     w11, w11

000011f2 <L42>:
    11f2:	89 84 e8    	inc2.w    w9, w9
    11f4:	54 a0 b4    	addc.w    0x54
    11f6:	0b 00 e0    	cp0.w     w11
    11f8:	e2 ff 3a    	bra       NZ, 0x11be <L13> <__memcpyd3extended>
    11fa:	00 00 06    	return    

000011fc <L23>:
    11fc:	99 02 ba    	tblrdl.w  [w9], w5
    11fe:	05 5d 78    	mov.b     w5, [w10++]
    1200:	8b 05 e9    	dec.w     w11, w11
    1202:	f7 ff 32    	bra       Z, 0x11f2 <L42>
    1204:	c8 2a de    	lsr.w     w5, #0x8, w5
    1206:	05 5d 78    	mov.b     w5, [w10++]
    1208:	8b 05 e9    	dec.w     w11, w11
    120a:	f3 ff 32    	bra       Z, 0x11f2 <L42>
    120c:	0c 00 e0    	cp0.w     w12
    120e:	f1 ff 32    	bra       Z, 0x11f2 <L42>
    1210:	19 dd ba    	tblrdh.b  [w9], [w10++]
    1212:	ee ff 37    	bra       0x11f0 <L34>

00001214 <__crt_start_mode>:
    1214:	00 00 05    	retlw.w   #0x0, w0
Disassembly of section .application_ivt:

00001000 <__DEFAULT_VECTOR-0x10c>:
    1000:	10 11 04    	goto      0x1110 <__reset>
    1002:	00 00 00 
    1004:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1006:	00 00 00 
    1008:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    100a:	00 00 00 
    100c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    100e:	00 00 00 
    1010:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1012:	00 00 00 
    1014:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1016:	00 00 00 
    1018:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    101a:	00 00 00 
    101c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    101e:	00 00 00 
    1020:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1022:	00 00 00 
    1024:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1026:	00 00 00 
    1028:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    102a:	00 00 00 
    102c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    102e:	00 00 00 
    1030:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1032:	00 00 00 
    1034:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1036:	00 00 00 
    1038:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    103a:	00 00 00 
    103c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    103e:	00 00 00 
    1040:	80 1b 04    	goto      0x1b80 <__U1RXInterrupt>
    1042:	00 00 00 
    1044:	1e 1b 04    	goto      0x1b1e <__U1TXInterrupt>
    1046:	00 00 00 
    1048:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    104a:	00 00 00 
    104c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    104e:	00 00 00 
    1050:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1052:	00 00 00 
    1054:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1056:	00 00 00 
    1058:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    105a:	00 00 00 
    105c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    105e:	00 00 00 
    1060:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1062:	00 00 00 
    1064:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1066:	00 00 00 
    1068:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    106a:	00 00 00 
    106c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    106e:	00 00 00 
    1070:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1072:	00 00 00 
    1074:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1076:	00 00 00 
    1078:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    107a:	00 00 00 
    107c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    107e:	00 00 00 
    1080:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1082:	00 00 00 
    1084:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1086:	00 00 00 
    1088:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    108a:	00 00 00 
    108c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    108e:	00 00 00 
    1090:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1092:	00 00 00 
    1094:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1096:	00 00 00 
    1098:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    109a:	00 00 00 
    109c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    109e:	00 00 00 
    10a0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10a2:	00 00 00 
    10a4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10a6:	00 00 00 
    10a8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10aa:	00 00 00 
    10ac:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ae:	00 00 00 
    10b0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10b2:	00 00 00 
    10b4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10b6:	00 00 00 
    10b8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ba:	00 00 00 
    10bc:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10be:	00 00 00 
    10c0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10c2:	00 00 00 
    10c4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10c6:	00 00 00 
    10c8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ca:	00 00 00 
    10cc:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ce:	00 00 00 
    10d0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10d2:	00 00 00 
    10d4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10d6:	00 00 00 
    10d8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10da:	00 00 00 
    10dc:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10de:	00 00 00 
    10e0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10e2:	00 00 00 
    10e4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10e6:	00 00 00 
    10e8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ea:	00 00 00 
    10ec:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10ee:	00 00 00 
    10f0:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10f2:	00 00 00 
    10f4:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10f6:	00 00 00 
    10f8:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10fa:	00 00 00 
    10fc:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    10fe:	00 00 00 
    1100:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1102:	00 00 00 
    1104:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    1106:	00 00 00 
    1108:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    110a:	00 00 00 

0000110c <__DEFAULT_VECTOR>:
    110c:	74 1c 04    	goto      0x1c74 <__DefaultInterrupt>
    110e:	00 00 00 
Disassembly of section .ivt:

00000004 <.ivt>:
   4:	04 10 00    	nop       
   6:	08 10 00    	nop       
   8:	0c 10 00    	nop       
   a:	10 10 00    	nop       
   c:	14 10 00    	nop       
   e:	0c 11 00    	nop       
  10:	0c 11 00    	nop       
  12:	0c 11 00    	nop       
  14:	18 10 00    	nop       
  16:	1c 10 00    	nop       
  18:	20 10 00    	nop       
  1a:	24 10 00    	nop       
  1c:	0c 11 00    	nop       
  1e:	28 10 00    	nop       
  20:	2c 10 00    	nop       
  22:	30 10 00    	nop       
  24:	34 10 00    	nop       
  26:	38 10 00    	nop       
  28:	3c 10 00    	nop       
  2a:	40 10 00    	nop       
  2c:	44 10 00    	nop       
  2e:	48 10 00    	nop       
  30:	0c 11 00    	nop       
  32:	0c 11 00    	nop       
  34:	4c 10 00    	nop       
  36:	50 10 00    	nop       
  38:	54 10 00    	nop       
  3a:	58 10 00    	nop       
  3c:	5c 10 00    	nop       
  3e:	0c 11 00    	nop       
  40:	60 10 00    	nop       
  42:	64 10 00    	nop       
  44:	0c 11 00    	nop       
  46:	68 10 00    	nop       
  48:	6c 10 00    	nop       
  4a:	70 10 00    	nop       
  4c:	74 10 00    	nop       
  4e:	78 10 00    	nop       
  50:	7c 10 00    	nop       
  52:	80 10 00    	nop       
  54:	84 10 00    	nop       
  56:	88 10 00    	nop       
  58:	0c 11 00    	nop       
  5a:	0c 11 00    	nop       
  5c:	0c 11 00    	nop       
  5e:	8c 10 00    	nop       
  60:	90 10 00    	nop       
  62:	94 10 00    	nop       
  64:	98 10 00    	nop       
  66:	9c 10 00    	nop       
  68:	a0 10 00    	nop       
  6a:	a4 10 00    	nop       
  6c:	a8 10 00    	nop       
  6e:	ac 10 00    	nop       
  70:	0c 11 00    	nop       
  72:	0c 11 00    	nop       
  74:	0c 11 00    	nop       
  76:	b0 10 00    	nop       
  78:	b4 10 00    	nop       
  7a:	0c 11 00    	nop       
  7c:	0c 11 00    	nop       
  7e:	b8 10 00    	nop       
  80:	bc 10 00    	nop       
  82:	0c 11 00    	nop       
  84:	0c 11 00    	nop       
  86:	0c 11 00    	nop       
  88:	0c 11 00    	nop       
  8a:	0c 11 00    	nop       
  8c:	0c 11 00    	nop       
  8e:	0c 11 00    	nop       
  90:	c0 10 00    	nop       
  92:	0c 11 00    	nop       
  94:	0c 11 00    	nop       
  96:	c4 10 00    	nop       
  98:	c8 10 00    	nop       
  9a:	cc 10 00    	nop       
  9c:	0c 11 00    	nop       
  9e:	0c 11 00    	nop       
  a0:	0c 11 00    	nop       
  a2:	0c 11 00    	nop       
  a4:	d0 10 00    	nop       
  a6:	0c 11 00    	nop       
  a8:	0c 11 00    	nop       
  aa:	0c 11 00    	nop       
  ac:	0c 11 00    	nop       
  ae:	d4 10 00    	nop       
  b0:	0c 11 00    	nop       
  b2:	0c 11 00    	nop       
  b4:	0c 11 00    	nop       
  b6:	d8 10 00    	nop       
  b8:	dc 10 00    	nop       
  ba:	e0 10 00    	nop       
  bc:	e4 10 00    	nop       
  be:	e8 10 00    	nop       
  c0:	ec 10 00    	nop       
  c2:	f0 10 00    	nop       
  c4:	f4 10 00    	nop       
  c6:	f8 10 00    	nop       
  c8:	fc 10 00    	nop       
  ca:	00 11 00    	nop       
  cc:	04 11 00    	nop       
  ce:	08 11 00    	nop       
  d0:	0c 11 00    	nop       
  d2:	0c 11 00    	nop       
  d4:	0c 11 00    	nop       
  d6:	0c 11 00    	nop       
  d8:	0c 11 00    	nop       
  da:	0c 11 00    	nop       
  dc:	0c 11 00    	nop       
  de:	0c 11 00    	nop       
  e0:	0c 11 00    	nop       
  e2:	0c 11 00    	nop       
  e4:	0c 11 00    	nop       
  e6:	0c 11 00    	nop       
  e8:	0c 11 00    	nop       
  ea:	0c 11 00    	nop       
  ec:	0c 11 00    	nop       
  ee:	0c 11 00    	nop       
  f0:	0c 11 00    	nop       
  f2:	0c 11 00    	nop       
  f4:	0c 11 00    	nop       
  f6:	0c 11 00    	nop       
  f8:	0c 11 00    	nop       
  fa:	0c 11 00    	nop       
  fc:	0c 11 00    	nop       
  fe:	0c 11 00    	nop       
Disassembly of section .text:

00001216 <_delay_by_nop>:
// From https://web.archive.org/web/20161223060411/http://www.engscope.com/pic24-tutorial/10-2-i2c-basic-functions/

#include "i2c_reg.h"

void delay_by_nop(uint32_t num_nops){    // 1 nop= 375ns
    1216:	08 00 fa    	lnk       #0x8
    1218:	20 07 98    	mov.w     w0, [w14+4]
    121a:	31 07 98    	mov.w     w1, [w14+6]
    uint32_t count = 0;
    121c:	60 00 b8    	mul.uu    w0, #0x0, w0
    121e:	00 8f be    	mov.d     w0, [w14]
    while (count < num_nops){
    1220:	05 00 37    	bra       0x122c <.L2>

00001222 <.L3>:
        __asm__("nop");
    1222:	00 00 00    	nop       
        count +=1;
    1224:	12 00 20    	mov.w     #0x1, w2
    1226:	03 00 20    	mov.w     #0x0, w3
    1228:	1e 0f 41    	add.w     w2, [w14], [w14]
    122a:	5e 97 49    	addc.w    w3, [++w14], [w14--]

0000122c <.L2>:
    122c:	2e 00 90    	mov.w     [w14+4], w0
    122e:	be 00 90    	mov.w     [w14+6], w1
    1230:	1e 01 be    	mov.d     [w14], w2
    1232:	80 0f 51    	sub.w     w2, w0, [w15]
    1234:	81 8f 59    	subb.w    w3, w1, [w15]
    1236:	f5 ff 39    	bra       NC, 0x1222 <.L3>
    }
}
    1238:	00 80 fa    	ulnk      
    123a:	00 00 06    	return    

0000123c <_i2c_init>:

// initiates I2C3 module to baud rate BRG
void i2c_init(int BRG){      // I2CBRG = 157 for 16Mhz OSC with 100kHz I2C clock
    123c:	04 00 fa    	lnk       #0x4
    123e:	10 07 98    	mov.w     w0, [w14+2]
   int temp;
   I2C3BRG = BRG;           // Sets freq to 100kHz
    1240:	1e 00 90    	mov.w     [w14+2], w0
    1242:	a0 13 88    	mov.w     w0, 0x274
   I2C3CONbits.I2CEN = 0;	// Disable I2C Mode
    1244:	77 e2 a9    	bclr.b    0x277, #0x7
   I2C3CONbits.DISSLW = 1;	// Disable slew rate control
    1246:	77 22 a8    	bset.b    0x277, #0x1
   IFS5bits.MI2C3IF = 0;	 // Clear Interrupt
    1248:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3CONbits.I2CEN = 1;	// Enable I2C Mode
    124a:	77 e2 a8    	bset.b    0x277, #0x7
   temp = I2C3RCV;	 // read buffer to clear buffer full
    124c:	80 13 80    	mov.w     0x270, w0
    124e:	00 0f 78    	mov.w     w0, [w14]
   reset_i2c_bus();	 // set bus to idle
    1250:	36 00 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    1252:	00 80 fa    	ulnk      
    1254:	00 00 06    	return    

00001256 <_i2c_start>:

//function iniates a start condition on bus
void i2c_start(void){
    1256:	02 00 fa    	lnk       #0x2
   int x = 0;
    1258:	00 00 eb    	clr.w     w0
    125a:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.ACKDT = 0;	//Reset any previous Ack
    125c:	76 a2 a9    	bclr.b    0x276, #0x5
   delay_by_nop(10);
    125e:	a0 00 20    	mov.w     #0xa, w0
    1260:	01 00 20    	mov.w     #0x0, w1
    1262:	d9 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   I2C3CONbits.SEN = 1;	//Initiate Start condition
    1264:	76 02 a8    	bset.b    0x276, #0x0
   __asm__("nop");
    1266:	00 00 00    	nop       

   while (I2C3CONbits.SEN){    //the hardware will automatically clear Start Bit
    1268:	07 00 37    	bra       0x1278 <.L6>

0000126a <.L8>:
      delay_by_nop(1);      //wait for automatic clear before proceding
    126a:	10 00 20    	mov.w     #0x1, w0
    126c:	01 00 20    	mov.w     #0x0, w1
    126e:	d3 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    1270:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)
    1272:	1e 00 78    	mov.w     [w14], w0
    1274:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    1276:	05 00 3c    	bra       GT, 0x1282 <.L9>

00001278 <.L6>:
    1278:	b0 13 80    	mov.w     0x276, w0
    127a:	61 00 60    	and.w     w0, #0x1, w0
    127c:	00 00 e0    	cp0.w     w0
    127e:	f5 ff 3a    	bra       NZ, 0x126a <.L8>
    1280:	01 00 37    	bra       0x1284 <.L7>

00001282 <.L9>:
      break;
    1282:	00 00 00    	nop       

00001284 <.L7>:
   }
   delay_by_nop(2);
    1284:	20 00 20    	mov.w     #0x2, w0
    1286:	01 00 20    	mov.w     #0x0, w1
    1288:	c6 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    128a:	00 80 fa    	ulnk      
    128c:	00 00 06    	return    

0000128e <_i2c_restart>:

void i2c_restart(void){
    128e:	02 00 fa    	lnk       #0x2
   int x = 0;
    1290:	00 00 eb    	clr.w     w0
    1292:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.RSEN = 1;	//Initiate restart condition
    1294:	76 22 a8    	bset.b    0x276, #0x1
   __asm__("nop");
    1296:	00 00 00    	nop       
   //the hardware will automatically clear restart bit
   //wait for automatic clear before proceding
   while (I2C3CONbits.RSEN){
    1298:	07 00 37    	bra       0x12a8 <.L11>

0000129a <.L13>:
      delay_by_nop(1);
    129a:	10 00 20    	mov.w     #0x1, w0
    129c:	01 00 20    	mov.w     #0x0, w1
    129e:	bb ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    12a0:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)	break;
    12a2:	1e 00 78    	mov.w     [w14], w0
    12a4:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    12a6:	05 00 3c    	bra       GT, 0x12b2 <.L14>

000012a8 <.L11>:
    12a8:	b0 13 80    	mov.w     0x276, w0
    12aa:	62 00 60    	and.w     w0, #0x2, w0
    12ac:	00 00 e0    	cp0.w     w0
    12ae:	f5 ff 3a    	bra       NZ, 0x129a <.L13>
    12b0:	01 00 37    	bra       0x12b4 <.L12>

000012b2 <.L14>:
    12b2:	00 00 00    	nop       

000012b4 <.L12>:
   }
   delay_by_nop(2);
    12b4:	20 00 20    	mov.w     #0x2, w0
    12b6:	01 00 20    	mov.w     #0x0, w1
    12b8:	ae ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    12ba:	00 80 fa    	ulnk      
    12bc:	00 00 06    	return    

000012be <_reset_i2c_bus>:


//Resets the I2C bus to Idle
void reset_i2c_bus(void){
    12be:	02 00 fa    	lnk       #0x2
   int x = 0;
    12c0:	00 00 eb    	clr.w     w0
    12c2:	00 0f 78    	mov.w     w0, [w14]
   I2C3CONbits.PEN = 1;     //initiate stop bit
    12c4:	76 42 a8    	bset.b    0x276, #0x2
   while (I2C3CONbits.PEN) {     //wait for hardware clear of stop bit
    12c6:	07 00 37    	bra       0x12d6 <.L16>

000012c8 <.L18>:
      // delay_by_nop(1);
      delay_by_nop(1);
    12c8:	10 00 20    	mov.w     #0x1, w0
    12ca:	01 00 20    	mov.w     #0x0, w1
    12cc:	a4 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x ++;
    12ce:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20) break;
    12d0:	1e 00 78    	mov.w     [w14], w0
    12d2:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    12d4:	05 00 3c    	bra       GT, 0x12e0 <.L19>

000012d6 <.L16>:
    12d6:	b0 13 80    	mov.w     0x276, w0
    12d8:	64 00 60    	and.w     w0, #0x4, w0
    12da:	00 00 e0    	cp0.w     w0
    12dc:	f5 ff 3a    	bra       NZ, 0x12c8 <.L18>
    12de:	01 00 37    	bra       0x12e2 <.L17>

000012e0 <.L19>:
    12e0:	00 00 00    	nop       

000012e2 <.L17>:
   }

   I2C3CONbits.RCEN = 0;
    12e2:	76 62 a9    	bclr.b    0x276, #0x3
   IFS5bits.MI2C3IF = 0; // Clear Interrupt
    12e4:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3STATbits.IWCOL = 0;
    12e6:	78 e2 a9    	bclr.b    0x278, #0x7
   I2C3STATbits.BCL = 0;
    12e8:	79 42 a9    	bclr.b    0x279, #0x2
   // delay_by_nop(10);
   delay_by_nop(20);
    12ea:	40 01 20    	mov.w     #0x14, w0
    12ec:	01 00 20    	mov.w     #0x0, w1
    12ee:	93 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    12f0:	00 80 fa    	ulnk      
    12f2:	00 00 06    	return    

000012f4 <_send_i2c_byte>:


//basic I2C byte send
char send_i2c_byte(int data){
    12f4:	04 00 fa    	lnk       #0x4
    12f6:	10 07 98    	mov.w     w0, [w14+2]
   int i;
   while (I2C3STATbits.TBF) { }
    12f8:	00 00 00    	nop       

000012fa <.L21>:
    12fa:	c0 13 80    	mov.w     0x278, w0
    12fc:	61 00 60    	and.w     w0, #0x1, w0
    12fe:	00 00 e0    	cp0.w     w0
    1300:	fc ff 3a    	bra       NZ, 0x12fa <.L21>
   IFS5bits.MI2C3IF = 0; // Clear Interrupt
    1302:	8e a0 a9    	bclr.b    0x8e, #0x5
   I2C3TRN = data; // load the outgoing data byte
    1304:	1e 00 90    	mov.w     [w14+2], w0
    1306:	90 13 88    	mov.w     w0, 0x272

   for (i=0; i<500; i++){           // wait for transmission
    1308:	00 00 eb    	clr.w     w0
    130a:	00 0f 78    	mov.w     w0, [w14]
    130c:	09 00 37    	bra       0x1320 <.L22>

0000130e <.L25>:
      if (!I2C3STATbits.TRSTAT) break; // if master transmit not in progress break
    130e:	c1 13 80    	mov.w     0x278, w1
    1310:	00 00 24    	mov.w     #0x4000, w0
    1312:	00 80 60    	and.w     w1, w0, w0
    1314:	00 00 e0    	cp0.w     w0
    1316:	09 00 32    	bra       Z, 0x132a <.L29>
      delay_by_nop(1); }
    1318:	10 00 20    	mov.w     #0x1, w0
    131a:	01 00 20    	mov.w     #0x0, w1
    131c:	7c ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    131e:	1e 0f e8    	inc.w     [w14], [w14]

00001320 <.L22>:
    1320:	30 1f 20    	mov.w     #0x1f3, w0
    1322:	9e 00 78    	mov.w     [w14], w1
    1324:	80 8f 50    	sub.w     w1, w0, [w15]
    1326:	f3 ff 34    	bra       LE, 0x130e <.L25>
    1328:	01 00 37    	bra       0x132c <.L24>

0000132a <.L29>:
    132a:	00 00 00    	nop       

0000132c <.L24>:

    if (i == 500) {     // if i got to 500, then there was an issue`
    132c:	40 1f 20    	mov.w     #0x1f4, w0
    132e:	9e 00 78    	mov.w     [w14], w1
    1330:	80 8f 50    	sub.w     w1, w0, [w15]
    1332:	02 00 3a    	bra       NZ, 0x1338 <.L26>
        return(1); }    // return 1 to indicate failure
    1334:	10 c0 b3    	mov.b     #0x1, w0
    1336:	0c 00 37    	bra       0x1350 <.L27>

00001338 <.L26>:

   if (I2C3STATbits.ACKSTAT == 1){   // Check for NO_ACK from slave,
    1338:	c1 13 80    	mov.w     0x278, w1
    133a:	00 00 28    	mov.w     #0x8000, w0
    133c:	00 80 60    	and.w     w1, w0, w0
    133e:	00 00 e0    	cp0.w     w0
    1340:	03 00 32    	bra       Z, 0x1348 <.L28>
      reset_i2c_bus();
    1342:	bd ff 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
      return(1); }            // abort if not found
    1344:	10 c0 b3    	mov.b     #0x1, w0
    1346:	04 00 37    	bra       0x1350 <.L27>

00001348 <.L28>:

   delay_by_nop(2);
    1348:	20 00 20    	mov.w     #0x2, w0
    134a:	01 00 20    	mov.w     #0x0, w1
    134c:	64 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return(0);
    134e:	00 40 eb    	clr.b     w0

00001350 <.L27>:
}
    1350:	00 80 fa    	ulnk      
    1352:	00 00 06    	return    

00001354 <_i2c_read>:


//function reads data, returns the read data, no ack
// helper function
char i2c_read(void){
    1354:	04 00 fa    	lnk       #0x4
   int i = 0;
    1356:	00 00 eb    	clr.w     w0
    1358:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    135a:	00 40 eb    	clr.b     w0
    135c:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    135e:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {           //if no response, break
    1360:	05 00 37    	bra       0x136c <.L31>

00001362 <.L33>:
      i ++;
    1362:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;  }
    1364:	00 7d 20    	mov.w     #0x7d0, w0
    1366:	9e 00 78    	mov.w     [w14], w1
    1368:	80 8f 50    	sub.w     w1, w0, [w15]
    136a:	05 00 3c    	bra       GT, 0x1376 <.L34>

0000136c <.L31>:
    136c:	c0 13 80    	mov.w     0x278, w0
    136e:	62 00 60    	and.w     w0, #0x2, w0
    1370:	00 00 e0    	cp0.w     w0
    1372:	f7 ff 32    	bra       Z, 0x1362 <.L33>
    1374:	01 00 37    	bra       0x1378 <.L32>

00001376 <.L34>:
    1376:	00 00 00    	nop       

00001378 <.L32>:

   data = I2C3RCV;       //get data from I2C3RCV register
    1378:	80 13 80    	mov.w     0x270, w0
    137a:	20 47 98    	mov.b     w0, [w14+2]
   return data;
    137c:	2e 40 90    	mov.b     [w14+2], w0
}
    137e:	00 80 fa    	ulnk      
    1380:	00 00 06    	return    

00001382 <_i2c_read_ack>:


//function reads data, returns the read data, with ack
char i2c_read_ack(void){	//does not reset bus!!!
    1382:	04 00 fa    	lnk       #0x4
   int i = 0;
    1384:	00 00 eb    	clr.w     w0
    1386:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    1388:	00 40 eb    	clr.b     w0
    138a:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    138c:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {       //if no response, break
    138e:	05 00 37    	bra       0x139a <.L36>

00001390 <.L38>:
      i++;
    1390:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    1392:	00 7d 20    	mov.w     #0x7d0, w0
    1394:	9e 00 78    	mov.w     [w14], w1
    1396:	80 8f 50    	sub.w     w1, w0, [w15]
    1398:	05 00 3c    	bra       GT, 0x13a4 <.L39>

0000139a <.L36>:
    139a:	c0 13 80    	mov.w     0x278, w0
    139c:	62 00 60    	and.w     w0, #0x2, w0
    139e:	00 00 e0    	cp0.w     w0
    13a0:	f7 ff 32    	bra       Z, 0x1390 <.L38>
    13a2:	01 00 37    	bra       0x13a6 <.L37>

000013a4 <.L39>:
    13a4:	00 00 00    	nop       

000013a6 <.L37>:

   data = I2C3RCV;               //get data from I2C3RCV register
    13a6:	80 13 80    	mov.w     0x270, w0
    13a8:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.ACKEN = 1;        //start ACK generation
    13aa:	76 82 a8    	bset.b    0x276, #0x4
   delay_by_nop(10);             //wait before exiting
    13ac:	a0 00 20    	mov.w     #0xa, w0
    13ae:	01 00 20    	mov.w     #0x0, w1
    13b0:	32 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    13b2:	2e 40 90    	mov.b     [w14+2], w0
}
    13b4:	00 80 fa    	ulnk      
    13b6:	00 00 06    	return    

000013b8 <_i2c_read_nack>:

char i2c_read_nack(void){	//does not reset bus!!!
    13b8:	04 00 fa    	lnk       #0x4
   int i = 0;
    13ba:	00 00 eb    	clr.w     w0
    13bc:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    13be:	00 40 eb    	clr.b     w0
    13c0:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.RCEN = 1;            //set I2C module to receive
    13c2:	76 62 a8    	bset.b    0x276, #0x3

   while (!I2C3STATbits.RBF) {       //if no response, break
    13c4:	05 00 37    	bra       0x13d0 <.L41>

000013c6 <.L43>:
      i++;
    13c6:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    13c8:	00 7d 20    	mov.w     #0x7d0, w0
    13ca:	9e 00 78    	mov.w     [w14], w1
    13cc:	80 8f 50    	sub.w     w1, w0, [w15]
    13ce:	05 00 3c    	bra       GT, 0x13da <.L44>

000013d0 <.L41>:
    13d0:	c0 13 80    	mov.w     0x278, w0
    13d2:	62 00 60    	and.w     w0, #0x2, w0
    13d4:	00 00 e0    	cp0.w     w0
    13d6:	f7 ff 32    	bra       Z, 0x13c6 <.L43>
    13d8:	01 00 37    	bra       0x13dc <.L42>

000013da <.L44>:
    13da:	00 00 00    	nop       

000013dc <.L42>:

   data = I2C3RCV;               //get data from I2C3RCV register
    13dc:	80 13 80    	mov.w     0x270, w0
    13de:	20 47 98    	mov.b     w0, [w14+2]
   I2C3CONbits.ACKDT = 1;        // set mastrer to nack instead of ack
    13e0:	76 a2 a8    	bset.b    0x276, #0x5
   I2C3CONbits.ACKEN = 1;        //start ack generation
    13e2:	76 82 a8    	bset.b    0x276, #0x4
   delay_by_nop(10);             //wait before exiting
    13e4:	a0 00 20    	mov.w     #0xa, w0
    13e6:	01 00 20    	mov.w     #0x0, w1
    13e8:	16 ff 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    13ea:	2e 40 90    	mov.b     [w14+2], w0
}
    13ec:	00 80 fa    	ulnk      
    13ee:	00 00 06    	return    

000013f0 <_I2Cwrite>:

// function puts together I2C protocol for random write
void I2Cwrite(char addr, char subaddr, char value){
    13f0:	04 00 fa    	lnk       #0x4
    13f2:	00 4f 78    	mov.b     w0, [w14]
    13f4:	11 47 98    	mov.b     w1, [w14+1]
    13f6:	22 47 98    	mov.b     w2, [w14+2]
   i2c_start();
    13f8:	2e ff 07    	rcall     0x1256 <_i2c_start> <.LFB2> <.LFE1>
   send_i2c_byte(addr & 0xfffe); // set /W bit, turns least sig, bit to 0
    13fa:	1e 00 fb    	se        [w14], w0
    13fc:	80 00 78    	mov.w     w0, w1
    13fe:	e0 ff 2f    	mov.w     #0xfffe, w0
    1400:	00 80 60    	and.w     w1, w0, w0
    1402:	78 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(subaddr);
    1404:	1e 40 90    	mov.b     [w14+1], w0
    1406:	00 00 fb    	se        w0, w0
    1408:	75 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(value);
    140a:	2e 40 90    	mov.b     [w14+2], w0
    140c:	00 00 fb    	se        w0, w0
    140e:	72 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   reset_i2c_bus();
    1410:	56 ff 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    1412:	00 80 fa    	ulnk      
    1414:	00 00 06    	return    

00001416 <_I2Cread>:

// function puts together I2C protocol for random read
char I2Cread(char addr, char subaddr){
    1416:	04 00 fa    	lnk       #0x4
    1418:	20 47 98    	mov.b     w0, [w14+2]
    141a:	31 47 98    	mov.b     w1, [w14+3]
   char temp;
   i2c_start();
    141c:	1c ff 07    	rcall     0x1256 <_i2c_start> <.LFB2> <.LFE1>
   send_i2c_byte(addr);
    141e:	2e 40 90    	mov.b     [w14+2], w0
    1420:	00 00 fb    	se        w0, w0
    1422:	68 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   send_i2c_byte(subaddr);
    1424:	3e 40 90    	mov.b     [w14+3], w0
    1426:	00 00 fb    	se        w0, w0
    1428:	65 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   delay_by_nop(10);
    142a:	a0 00 20    	mov.w     #0xa, w0
    142c:	01 00 20    	mov.w     #0x0, w1
    142e:	f3 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   i2c_restart();
    1430:	2e ff 07    	rcall     0x128e <_i2c_restart> <.LFB3> <.LFE2>

   send_i2c_byte(addr | 0x01); // set R bit, turn least sig. bit to 1
    1432:	2e 40 90    	mov.b     [w14+2], w0
    1434:	00 04 a0    	bset.b    w0, #0x0
    1436:	00 00 fb    	se        w0, w0
    1438:	5d ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
   temp = i2c_read();
    143a:	8c ff 07    	rcall     0x1354 <_i2c_read> <.LFB6> <.LFE5>
    143c:	00 4f 78    	mov.b     w0, [w14]

   reset_i2c_bus();
    143e:	3f ff 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
   return temp;
    1440:	1e 40 78    	mov.b     [w14], w0
}
    1442:	00 80 fa    	ulnk      
    1444:	00 00 06    	return    

00001446 <_I2Cpoll>:

// function checks if device at addr is on bus
// 1 means it is there, 0 means it is not there
unsigned char I2Cpoll(char addr){
    1446:	04 00 fa    	lnk       #0x4
    1448:	20 47 98    	mov.b     w0, [w14+2]
    unsigned char temp = 0;
    144a:	00 40 eb    	clr.b     w0
    144c:	00 4f 78    	mov.b     w0, [w14]
    i2c_start();
    144e:	03 ff 07    	rcall     0x1256 <_i2c_start> <.LFB2> <.LFE1>
    temp = send_i2c_byte((addr) & (0xfffe)); // set /W bit
    1450:	2e 40 90    	mov.b     [w14+2], w0
    1452:	00 00 fb    	se        w0, w0
    1454:	80 00 78    	mov.w     w0, w1
    1456:	e0 ff 2f    	mov.w     #0xfffe, w0
    1458:	00 80 60    	and.w     w1, w0, w0
    145a:	4c ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
    145c:	00 4f 78    	mov.b     w0, [w14]
    reset_i2c_bus();
    145e:	2f ff 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
    if (temp == 0) {
    1460:	1e 40 78    	mov.b     [w14], w0
    1462:	00 04 e0    	cp0.b     w0
    1464:	02 00 3a    	bra       NZ, 0x146a <.L48>
        return 1; // We found it, no error
    1466:	10 c0 b3    	mov.b     #0x1, w0
    1468:	01 00 37    	bra       0x146c <.L49>

0000146a <.L48>:
    } else return 0;
    146a:	00 40 eb    	clr.b     w0

0000146c <.L49>:
}
    146c:	00 80 fa    	ulnk      
    146e:	00 00 06    	return    

00001470 <_I2Cwritearray>:

// function writes a byte array over i2c
unsigned char I2Cwritearray(char addr, char dat[], uint8_t len) {
    1470:	08 00 fa    	lnk       #0x8
    1472:	20 47 98    	mov.b     w0, [w14+2]
    1474:	21 07 98    	mov.w     w1, [w14+4]
    1476:	62 47 98    	mov.b     w2, [w14+6]
  unsigned char err = 0;
    1478:	00 40 eb    	clr.b     w0
    147a:	00 4f 78    	mov.b     w0, [w14]
  i2c_start();
    147c:	ec fe 07    	rcall     0x1256 <_i2c_start> <.LFB2> <.LFE1>
  err = send_i2c_byte(addr & (0xfffe)); // takes 7 bit address and adds /W bit
    147e:	2e 40 90    	mov.b     [w14+2], w0
    1480:	00 00 fb    	se        w0, w0
    1482:	80 00 78    	mov.w     w0, w1
    1484:	e0 ff 2f    	mov.w     #0xfffe, w0
    1486:	00 80 60    	and.w     w1, w0, w0
    1488:	35 ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
    148a:	00 4f 78    	mov.b     w0, [w14]
  uint8_t j;
  for (j = 0; j < len; j++) { // keep sending data bytes til we're done unless it misses an ack
    148c:	00 40 eb    	clr.b     w0
    148e:	10 47 98    	mov.b     w0, [w14+1]
    1490:	0d 00 37    	bra       0x14ac <.L51>

00001492 <.L52>:
    err |= send_i2c_byte(dat[j]);
    1492:	1e 40 90    	mov.b     [w14+1], w0
    1494:	00 80 fb    	ze        w0, w0
    1496:	ae 00 90    	mov.w     [w14+4], w1
    1498:	00 80 40    	add.w     w1, w0, w0
    149a:	10 40 78    	mov.b     [w0], w0
    149c:	00 00 fb    	se        w0, w0
    149e:	2a ff 07    	rcall     0x12f4 <_send_i2c_byte> <.LFB5> <.LFE4>
    14a0:	9e 40 78    	mov.b     [w14], w1
    14a2:	01 40 70    	ior.b     w0, w1, w0
    14a4:	00 4f 78    	mov.b     w0, [w14]
    14a6:	1e 40 90    	mov.b     [w14+1], w0
    14a8:	00 40 e8    	inc.b     w0, w0
    14aa:	10 47 98    	mov.b     w0, [w14+1]

000014ac <.L51>:
    14ac:	9e 40 90    	mov.b     [w14+1], w1
    14ae:	6e 40 90    	mov.b     [w14+6], w0
    14b0:	80 cf 50    	sub.b     w1, w0, [w15]
    14b2:	ef ff 39    	bra       NC, 0x1492 <.L52>
  }
  reset_i2c_bus();
    14b4:	04 ff 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
  return err;
    14b6:	1e 40 78    	mov.b     [w14], w0
}
    14b8:	00 80 fa    	ulnk      
    14ba:	00 00 06    	return    

000014bc <_i2c2_init>:

////////////////////////////////////////////////////////////////////////////////
// I2C2 ////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

// initiates I2C3 module to baud rate BRG
void i2c2_init(int BRG){      // I2CBRG = 157 for 16Mhz OSC with 100kHz I2C clock
    14bc:	04 00 fa    	lnk       #0x4
    14be:	10 07 98    	mov.w     w0, [w14+2]
   int temp;
   I2C2BRG = BRG;           // Sets freq to 100kHz
    14c0:	1e 00 90    	mov.w     [w14+2], w0
    14c2:	a0 10 88    	mov.w     w0, 0x214
   I2C2CONbits.I2CEN = 0;	// Disable I2C Mode
    14c4:	17 e2 a9    	bclr.b    0x217, #0x7
   I2C2CONbits.DISSLW = 1;	// Disable slew rate control
    14c6:	17 22 a8    	bset.b    0x217, #0x1
   IFS3bits.MI2C2IF = 0;	 // Clear Interrupt
    14c8:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2CONbits.I2CEN = 1;	// Enable I2C Mode
    14ca:	17 e2 a8    	bset.b    0x217, #0x7
   temp = I2C2RCV;	 // read buffer to clear buffer full
    14cc:	80 10 80    	mov.w     0x210, w0
    14ce:	00 0f 78    	mov.w     w0, [w14]
   reset_i2c_bus();	 // set bus to idle
    14d0:	f6 fe 07    	rcall     0x12be <_reset_i2c_bus> <.LFB4> <.LFE3>
}
    14d2:	00 80 fa    	ulnk      
    14d4:	00 00 06    	return    

000014d6 <_i2c2_start>:

//function iniates a start condition on bus
void i2c2_start(void){
    14d6:	02 00 fa    	lnk       #0x2
   int x = 0;
    14d8:	00 00 eb    	clr.w     w0
    14da:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.ACKDT = 0;	//Reset any previous Ack
    14dc:	16 a2 a9    	bclr.b    0x216, #0x5
   delay_by_nop(10);
    14de:	a0 00 20    	mov.w     #0xa, w0
    14e0:	01 00 20    	mov.w     #0x0, w1
    14e2:	99 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   I2C2CONbits.SEN = 1;	//Initiate Start condition
    14e4:	16 02 a8    	bset.b    0x216, #0x0
   __asm__("nop");
    14e6:	00 00 00    	nop       

   while (I2C2CONbits.SEN){    //the hardware will automatically clear Start Bit
    14e8:	07 00 37    	bra       0x14f8 <.L55>

000014ea <.L57>:
      delay_by_nop(1);      //wait for automatic clear before proceding
    14ea:	10 00 20    	mov.w     #0x1, w0
    14ec:	01 00 20    	mov.w     #0x0, w1
    14ee:	93 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    14f0:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)
    14f2:	1e 00 78    	mov.w     [w14], w0
    14f4:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    14f6:	05 00 3c    	bra       GT, 0x1502 <.L58>

000014f8 <.L55>:
    14f8:	b0 10 80    	mov.w     0x216, w0
    14fa:	61 00 60    	and.w     w0, #0x1, w0
    14fc:	00 00 e0    	cp0.w     w0
    14fe:	f5 ff 3a    	bra       NZ, 0x14ea <.L57>
    1500:	01 00 37    	bra       0x1504 <.L56>

00001502 <.L58>:
      break;
    1502:	00 00 00    	nop       

00001504 <.L56>:
   }
   delay_by_nop(2);
    1504:	20 00 20    	mov.w     #0x2, w0
    1506:	01 00 20    	mov.w     #0x0, w1
    1508:	86 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    150a:	00 80 fa    	ulnk      
    150c:	00 00 06    	return    

0000150e <_i2c2_restart>:

void i2c2_restart(void){
    150e:	02 00 fa    	lnk       #0x2
   int x = 0;
    1510:	00 00 eb    	clr.w     w0
    1512:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.RSEN = 1;	//Initiate restart condition
    1514:	16 22 a8    	bset.b    0x216, #0x1
   __asm__("nop");
    1516:	00 00 00    	nop       
   //the hardware will automatically clear restart bit
   //wait for automatic clear before proceding
   while (I2C2CONbits.RSEN){
    1518:	07 00 37    	bra       0x1528 <.L60>

0000151a <.L62>:
      delay_by_nop(1);
    151a:	10 00 20    	mov.w     #0x1, w0
    151c:	01 00 20    	mov.w     #0x0, w1
    151e:	7b fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x++;
    1520:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20)	break;
    1522:	1e 00 78    	mov.w     [w14], w0
    1524:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    1526:	05 00 3c    	bra       GT, 0x1532 <.L63>

00001528 <.L60>:
    1528:	b0 10 80    	mov.w     0x216, w0
    152a:	62 00 60    	and.w     w0, #0x2, w0
    152c:	00 00 e0    	cp0.w     w0
    152e:	f5 ff 3a    	bra       NZ, 0x151a <.L62>
    1530:	01 00 37    	bra       0x1534 <.L61>

00001532 <.L63>:
    1532:	00 00 00    	nop       

00001534 <.L61>:
   }
   delay_by_nop(2);
    1534:	20 00 20    	mov.w     #0x2, w0
    1536:	01 00 20    	mov.w     #0x0, w1
    1538:	6e fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    153a:	00 80 fa    	ulnk      
    153c:	00 00 06    	return    

0000153e <_reset_i2c2_bus>:


//Resets the I2C bus to Idle
void reset_i2c2_bus(void){
    153e:	02 00 fa    	lnk       #0x2
   int x = 0;
    1540:	00 00 eb    	clr.w     w0
    1542:	00 0f 78    	mov.w     w0, [w14]
   I2C2CONbits.PEN = 1;     //initiate stop bit
    1544:	16 42 a8    	bset.b    0x216, #0x2
   while (I2C2CONbits.PEN) {     //wait for hardware clear of stop bit
    1546:	07 00 37    	bra       0x1556 <.L65>

00001548 <.L67>:
      // delay_by_nop(1);
      delay_by_nop(1);
    1548:	10 00 20    	mov.w     #0x1, w0
    154a:	01 00 20    	mov.w     #0x0, w1
    154c:	64 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
      x ++;
    154e:	1e 0f e8    	inc.w     [w14], [w14]
      if (x > 20) break;
    1550:	1e 00 78    	mov.w     [w14], w0
    1552:	f4 0f 50    	sub.w     w0, #0x14, [w15]
    1554:	05 00 3c    	bra       GT, 0x1560 <.L68>

00001556 <.L65>:
    1556:	b0 10 80    	mov.w     0x216, w0
    1558:	64 00 60    	and.w     w0, #0x4, w0
    155a:	00 00 e0    	cp0.w     w0
    155c:	f5 ff 3a    	bra       NZ, 0x1548 <.L67>
    155e:	01 00 37    	bra       0x1562 <.L66>

00001560 <.L68>:
    1560:	00 00 00    	nop       

00001562 <.L66>:
   }

   I2C2CONbits.RCEN = 0;
    1562:	16 62 a9    	bclr.b    0x216, #0x3
   IFS3bits.MI2C2IF = 0; // Clear Interrupt
    1564:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2STATbits.IWCOL = 0;
    1566:	18 e2 a9    	bclr.b    0x218, #0x7
   I2C2STATbits.BCL = 0;
    1568:	19 42 a9    	bclr.b    0x219, #0x2
   // delay_by_nop(10);
   delay_by_nop(20);
    156a:	40 01 20    	mov.w     #0x14, w0
    156c:	01 00 20    	mov.w     #0x0, w1
    156e:	53 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
}
    1570:	00 80 fa    	ulnk      
    1572:	00 00 06    	return    

00001574 <_send_i2c2_byte>:


//basic I2C byte send
char send_i2c2_byte(int data){
    1574:	04 00 fa    	lnk       #0x4
    1576:	10 07 98    	mov.w     w0, [w14+2]
   int i;
   while (I2C2STATbits.TBF) { }
    1578:	00 00 00    	nop       

0000157a <.L70>:
    157a:	c0 10 80    	mov.w     0x218, w0
    157c:	61 00 60    	and.w     w0, #0x1, w0
    157e:	00 00 e0    	cp0.w     w0
    1580:	fc ff 3a    	bra       NZ, 0x157a <.L70>
   IFS3bits.MI2C2IF = 0; // Clear Interrupt
    1582:	8a 40 a9    	bclr.b    0x8a, #0x2
   I2C2TRN = data; // load the outgoing data byte
    1584:	1e 00 90    	mov.w     [w14+2], w0
    1586:	90 10 88    	mov.w     w0, 0x212

   for (i=0; i<500; i++){           // wait for transmission
    1588:	00 00 eb    	clr.w     w0
    158a:	00 0f 78    	mov.w     w0, [w14]
    158c:	09 00 37    	bra       0x15a0 <.L71>

0000158e <.L74>:
      if (!I2C2STATbits.TRSTAT) break; // if master transmit not in progress break
    158e:	c1 10 80    	mov.w     0x218, w1
    1590:	00 00 24    	mov.w     #0x4000, w0
    1592:	00 80 60    	and.w     w1, w0, w0
    1594:	00 00 e0    	cp0.w     w0
    1596:	09 00 32    	bra       Z, 0x15aa <.L78>
      delay_by_nop(1); }
    1598:	10 00 20    	mov.w     #0x1, w0
    159a:	01 00 20    	mov.w     #0x0, w1
    159c:	3c fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    159e:	1e 0f e8    	inc.w     [w14], [w14]

000015a0 <.L71>:
    15a0:	30 1f 20    	mov.w     #0x1f3, w0
    15a2:	9e 00 78    	mov.w     [w14], w1
    15a4:	80 8f 50    	sub.w     w1, w0, [w15]
    15a6:	f3 ff 34    	bra       LE, 0x158e <.L74>
    15a8:	01 00 37    	bra       0x15ac <.L73>

000015aa <.L78>:
    15aa:	00 00 00    	nop       

000015ac <.L73>:

    if (i == 500) {     // if i got to 500, then there was an issue`
    15ac:	40 1f 20    	mov.w     #0x1f4, w0
    15ae:	9e 00 78    	mov.w     [w14], w1
    15b0:	80 8f 50    	sub.w     w1, w0, [w15]
    15b2:	02 00 3a    	bra       NZ, 0x15b8 <.L75>
        return(1); }    // return 1 to indicate failure
    15b4:	10 c0 b3    	mov.b     #0x1, w0
    15b6:	0c 00 37    	bra       0x15d0 <.L76>

000015b8 <.L75>:

   if (I2C2STATbits.ACKSTAT == 1){   // Check for NO_ACK from slave,
    15b8:	c1 10 80    	mov.w     0x218, w1
    15ba:	00 00 28    	mov.w     #0x8000, w0
    15bc:	00 80 60    	and.w     w1, w0, w0
    15be:	00 00 e0    	cp0.w     w0
    15c0:	03 00 32    	bra       Z, 0x15c8 <.L77>
      reset_i2c2_bus();
    15c2:	bd ff 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
      return(1); }            // abort if not found
    15c4:	10 c0 b3    	mov.b     #0x1, w0
    15c6:	04 00 37    	bra       0x15d0 <.L76>

000015c8 <.L77>:

   delay_by_nop(2);
    15c8:	20 00 20    	mov.w     #0x2, w0
    15ca:	01 00 20    	mov.w     #0x0, w1
    15cc:	24 fe 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return(0);
    15ce:	00 40 eb    	clr.b     w0

000015d0 <.L76>:
}
    15d0:	00 80 fa    	ulnk      
    15d2:	00 00 06    	return    

000015d4 <_i2c2_read>:


//function reads data, returns the read data, no ack
// helper function
char i2c2_read(void){
    15d4:	04 00 fa    	lnk       #0x4
   int i = 0;
    15d6:	00 00 eb    	clr.w     w0
    15d8:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    15da:	00 40 eb    	clr.b     w0
    15dc:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    15de:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {           //if no response, break
    15e0:	05 00 37    	bra       0x15ec <.L80>

000015e2 <.L82>:
      i ++;
    15e2:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;  }
    15e4:	00 7d 20    	mov.w     #0x7d0, w0
    15e6:	9e 00 78    	mov.w     [w14], w1
    15e8:	80 8f 50    	sub.w     w1, w0, [w15]
    15ea:	05 00 3c    	bra       GT, 0x15f6 <.L83>

000015ec <.L80>:
    15ec:	c0 10 80    	mov.w     0x218, w0
    15ee:	62 00 60    	and.w     w0, #0x2, w0
    15f0:	00 00 e0    	cp0.w     w0
    15f2:	f7 ff 32    	bra       Z, 0x15e2 <.L82>
    15f4:	01 00 37    	bra       0x15f8 <.L81>

000015f6 <.L83>:
    15f6:	00 00 00    	nop       

000015f8 <.L81>:

   data = I2C2RCV;       //get data from I2C2RCV register
    15f8:	80 10 80    	mov.w     0x210, w0
    15fa:	20 47 98    	mov.b     w0, [w14+2]
   return data;
    15fc:	2e 40 90    	mov.b     [w14+2], w0
}
    15fe:	00 80 fa    	ulnk      
    1600:	00 00 06    	return    

00001602 <_i2c2_read_ack>:


//function reads data, returns the read data, with ack
char i2c2_read_ack(void){	//does not reset bus!!!
    1602:	04 00 fa    	lnk       #0x4
   int i = 0;
    1604:	00 00 eb    	clr.w     w0
    1606:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    1608:	00 40 eb    	clr.b     w0
    160a:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    160c:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {       //if no response, break
    160e:	05 00 37    	bra       0x161a <.L85>

00001610 <.L87>:
      i++;
    1610:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    1612:	00 7d 20    	mov.w     #0x7d0, w0
    1614:	9e 00 78    	mov.w     [w14], w1
    1616:	80 8f 50    	sub.w     w1, w0, [w15]
    1618:	05 00 3c    	bra       GT, 0x1624 <.L88>

0000161a <.L85>:
    161a:	c0 10 80    	mov.w     0x218, w0
    161c:	62 00 60    	and.w     w0, #0x2, w0
    161e:	00 00 e0    	cp0.w     w0
    1620:	f7 ff 32    	bra       Z, 0x1610 <.L87>
    1622:	01 00 37    	bra       0x1626 <.L86>

00001624 <.L88>:
    1624:	00 00 00    	nop       

00001626 <.L86>:

   data = I2C2RCV;               //get data from I2C2RCV register
    1626:	80 10 80    	mov.w     0x210, w0
    1628:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.ACKEN = 1;        //start ACK generation
    162a:	16 82 a8    	bset.b    0x216, #0x4
   delay_by_nop(10);             //wait before exiting
    162c:	a0 00 20    	mov.w     #0xa, w0
    162e:	01 00 20    	mov.w     #0x0, w1
    1630:	f2 fd 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    1632:	2e 40 90    	mov.b     [w14+2], w0
}
    1634:	00 80 fa    	ulnk      
    1636:	00 00 06    	return    

00001638 <_i2c2_read_nack>:

char i2c2_read_nack(void){	//does not reset bus!!!
    1638:	04 00 fa    	lnk       #0x4
   int i = 0;
    163a:	00 00 eb    	clr.w     w0
    163c:	00 0f 78    	mov.w     w0, [w14]
   char data = 0;
    163e:	00 40 eb    	clr.b     w0
    1640:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.RCEN = 1;            //set I2C module to receive
    1642:	16 62 a8    	bset.b    0x216, #0x3

   while (!I2C2STATbits.RBF) {       //if no response, break
    1644:	05 00 37    	bra       0x1650 <.L90>

00001646 <.L92>:
      i++;
    1646:	1e 0f e8    	inc.w     [w14], [w14]
      if (i > 2000) break;}
    1648:	00 7d 20    	mov.w     #0x7d0, w0
    164a:	9e 00 78    	mov.w     [w14], w1
    164c:	80 8f 50    	sub.w     w1, w0, [w15]
    164e:	05 00 3c    	bra       GT, 0x165a <.L93>

00001650 <.L90>:
    1650:	c0 10 80    	mov.w     0x218, w0
    1652:	62 00 60    	and.w     w0, #0x2, w0
    1654:	00 00 e0    	cp0.w     w0
    1656:	f7 ff 32    	bra       Z, 0x1646 <.L92>
    1658:	01 00 37    	bra       0x165c <.L91>

0000165a <.L93>:
    165a:	00 00 00    	nop       

0000165c <.L91>:

   data = I2C2RCV;               //get data from I2C2RCV register
    165c:	80 10 80    	mov.w     0x210, w0
    165e:	20 47 98    	mov.b     w0, [w14+2]
   I2C2CONbits.ACKDT = 1;        // set mastrer to nack instead of ack
    1660:	16 a2 a8    	bset.b    0x216, #0x5
   I2C2CONbits.ACKEN = 1;        //start ack generation
    1662:	16 82 a8    	bset.b    0x216, #0x4
   delay_by_nop(10);             //wait before exiting
    1664:	a0 00 20    	mov.w     #0xa, w0
    1666:	01 00 20    	mov.w     #0x0, w1
    1668:	d6 fd 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
   return data;
    166a:	2e 40 90    	mov.b     [w14+2], w0
}
    166c:	00 80 fa    	ulnk      
    166e:	00 00 06    	return    

00001670 <_I2C2poll>:

// function checks if device at addr i bus
// 1 means it is not there, 0 means it is not there
unsigned char I2C2poll(char addr){
    1670:	04 00 fa    	lnk       #0x4
    1672:	20 47 98    	mov.b     w0, [w14+2]
   unsigned char temp = 0;
    1674:	00 40 eb    	clr.b     w0
    1676:	00 4f 78    	mov.b     w0, [w14]
   i2c2_start();
    1678:	2e ff 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
   temp = send_i2c2_byte((addr) & (0xfffe)); // set /W bit
    167a:	2e 40 90    	mov.b     [w14+2], w0
    167c:	00 00 fb    	se        w0, w0
    167e:	80 00 78    	mov.w     w0, w1
    1680:	e0 ff 2f    	mov.w     #0xfffe, w0
    1682:	00 80 60    	and.w     w1, w0, w0
    1684:	77 ff 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1686:	00 4f 78    	mov.b     w0, [w14]
   reset_i2c2_bus();
    1688:	5a ff 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
   if (temp == 0) {
    168a:	1e 40 78    	mov.b     [w14], w0
    168c:	00 04 e0    	cp0.b     w0
    168e:	02 00 3a    	bra       NZ, 0x1694 <.L95>
       return 1; // We found it, no error
    1690:	10 c0 b3    	mov.b     #0x1, w0
    1692:	01 00 37    	bra       0x1696 <.L96>

00001694 <.L95>:
   } else return 0;
    1694:	00 40 eb    	clr.b     w0

00001696 <.L96>:
}
    1696:	00 80 fa    	ulnk      
    1698:	00 00 06    	return    

0000169a <_init_ajuart>:
uint8_t U1TXbuffer[U1_TX_BUFFER_LENGTH];
uint8_t U1RXbuffer[U1_RX_BUFFER_LENGTH];
uint16_t U1_tx_threshold;

void init_ajuart(void) {
    169a:	04 00 fa    	lnk       #0x4
    uint8_t *RPOR, *RPINR;

    // Configure audio jack UART pins and connect them to UART1
    AJ_TX_DIR = OUT; AJ_TX = 1;
    169c:	f0 c2 a9    	bclr.b    0x2f0, #0x6
    169e:	f2 c2 a8    	bset.b    0x2f2, #0x6
    AJ_RX_DIR = IN;
    16a0:	f0 e2 a8    	bset.b    0x2f0, #0x7

    RPOR = (uint8_t *)&RPOR0;
    16a2:	00 6c 20    	mov.w     #0x6c0, w0
    16a4:	00 0f 78    	mov.w     w0, [w14]
    RPINR = (uint8_t *)&RPINR0;
    16a6:	00 68 20    	mov.w     #0x680, w0
    16a8:	10 07 98    	mov.w     w0, [w14+2]

    __builtin_write_OSCCONL(OSCCON & 0xBF);
    16aa:	11 3a 80    	mov.w     0x742, w1
    16ac:	f0 0b 20    	mov.w     #0xbf, w0
    16ae:	00 81 60    	and.w     w1, w0, w2
    16b0:	60 04 20    	mov.w     #0x46, w0
    16b2:	71 05 20    	mov.w     #0x57, w1
    16b4:	23 74 20    	mov.w     #0x742, w3
    16b6:	80 49 78    	mov.b     w0, [w3]
    16b8:	81 49 78    	mov.b     w1, [w3]
    16ba:	82 49 78    	mov.b     w2, [w3]
    RPINR[U1RX_RP] = AJ_RX_RP;
    16bc:	1e 00 90    	mov.w     [w14+2], w0
    16be:	40 02 b0    	add.w     #0x24, w0
    16c0:	a1 c1 b3    	mov.b     #0x1a, w1
    16c2:	01 48 78    	mov.b     w1, [w0]
    RPOR[AJ_TX_RP] = U1TX_RP;
    16c4:	9e 00 78    	mov.w     [w14], w1
    16c6:	75 80 40    	add.w     w1, #0x15, w0
    16c8:	31 c0 b3    	mov.b     #0x3, w1
    16ca:	01 48 78    	mov.b     w1, [w0]
    __builtin_write_OSCCONL(OSCCON | 0x40);
    16cc:	10 3a 80    	mov.w     0x742, w0
    16ce:	00 01 78    	mov.w     w0, w2
    16d0:	02 60 a0    	bset.w    w2, #0x6
    16d2:	60 04 20    	mov.w     #0x46, w0
    16d4:	71 05 20    	mov.w     #0x57, w1
    16d6:	23 74 20    	mov.w     #0x742, w3
    16d8:	80 49 78    	mov.b     w0, [w3]
    16da:	81 49 78    	mov.b     w1, [w3]
    16dc:	82 49 78    	mov.b     w2, [w3]

    U1MODE = 0x0008;                // configure UART1 for transmission at
    16de:	80 00 20    	mov.w     #0x8, w0
    16e0:	00 11 88    	mov.w     w0, 0x220
    U1BRG = 0x0022;                 //   115,200 baud, no parity, 1 stop bit
    16e2:	20 02 20    	mov.w     #0x22, w0
    16e4:	40 11 88    	mov.w     w0, 0x228

    U1_tx_buffer.data = U1TXbuffer;
    16e6:	80 81 20    	mov.w     #0x818, w0
    16e8:	20 40 88    	mov.w     w0, 0x804
    U1_tx_buffer.length = U1_TX_BUFFER_LENGTH;
    16ea:	00 40 20    	mov.w     #0x400, w0
    16ec:	30 40 88    	mov.w     w0, 0x806
    U1_tx_buffer.head = 0;
    16ee:	00 00 eb    	clr.w     w0
    16f0:	40 40 88    	mov.w     w0, 0x808
    U1_tx_buffer.tail = 0;
    16f2:	00 00 eb    	clr.w     w0
    16f4:	50 40 88    	mov.w     w0, 0x80a
    U1_tx_buffer.count = 0;
    16f6:	00 00 eb    	clr.w     w0
    16f8:	60 40 88    	mov.w     w0, 0x80c
    U1_tx_threshold = 3 * U1_TX_BUFFER_LENGTH / 4;
    16fa:	00 30 20    	mov.w     #0x300, w0
    16fc:	10 40 88    	mov.w     w0, 0x802

    U1_rx_buffer.data = U1RXbuffer;
    16fe:	80 c1 20    	mov.w     #0xc18, w0
    1700:	70 40 88    	mov.w     w0, 0x80e
    U1_rx_buffer.length = U1_RX_BUFFER_LENGTH;
    1702:	00 40 20    	mov.w     #0x400, w0
    1704:	80 40 88    	mov.w     w0, 0x810
    U1_rx_buffer.head = 0;
    1706:	00 00 eb    	clr.w     w0
    1708:	90 40 88    	mov.w     w0, 0x812
    U1_rx_buffer.tail = 0;
    170a:	00 00 eb    	clr.w     w0
    170c:	a0 40 88    	mov.w     w0, 0x814
    U1_rx_buffer.count = 0;
    170e:	00 00 eb    	clr.w     w0
    1710:	b0 40 88    	mov.w     w0, 0x816

    U1STAbits.UTXISEL1 = 0;         // set UART1 UTXISEL<1:0> = 01, TX interrupt
    1712:	23 e2 a9    	bclr.b    0x223, #0x7
    U1STAbits.UTXISEL0 = 1;         //   when all transmit operations are done
    1714:	23 a2 a8    	bset.b    0x223, #0x5

    IFS0bits.U1TXIF = 0;            // lower UART1 TX interrupt flag
    1716:	85 80 a9    	bclr.b    0x85, #0x4
    IEC0bits.U1TXIE = 1;            // enable UART1 TX interrupt
    1718:	95 80 a8    	bset.b    0x95, #0x4

    IFS0bits.U1RXIF = 0;            // lower UART1 RX interrupt flag
    171a:	85 60 a9    	bclr.b    0x85, #0x3
    IEC0bits.U1RXIE = 1;            // enable UART1 RX interrupt
    171c:	95 60 a8    	bset.b    0x95, #0x3

    U1MODEbits.UARTEN = 1;          // enable UART1 module
    171e:	21 e2 a8    	bset.b    0x221, #0x7
    U1STAbits.UTXEN = 1;            // enable UART1 data transmission
    1720:	23 42 a8    	bset.b    0x223, #0x2
}
    1722:	00 80 fa    	ulnk      
    1724:	00 00 06    	return    

00001726 <_U1_in_waiting>:

void __attribute__((interrupt, auto_psv)) _U1TXInterrupt(void) {
    uint8_t ch;

    IFS0bits.U1TXIF = 0;            // lower UART1 TX interrupt flag

    if (U1_tx_buffer.count == 0)    // if nothing left in UART1 TX buffer, 
        U1STAbits.UTXEN = 0;        //   disable data transmission

    while ((U1STAbits.UTXBF == 0) && (U1_tx_buffer.count != 0)) {
        disable_interrupts();
        ch = U1_tx_buffer.data[U1_tx_buffer.head];
        U1_tx_buffer.head++;
        if (U1_tx_buffer.head == U1_tx_buffer.length)
            U1_tx_buffer.head = 0;
        U1_tx_buffer.count--;
        enable_interrupts();
        U1TXREG = (uint16_t)ch;
    }
}

void __attribute__((interrupt, auto_psv)) _U1RXInterrupt(void) {
    IFS0bits.U1RXIF = 0;            // lower UART1 RX interrupt flag

    while ((U1STAbits.URXDA == 1) && (U1_rx_buffer.count != U1_rx_buffer.length)) {
        disable_interrupts();
        U1_rx_buffer.data[U1_rx_buffer.tail] = (uint8_t)U1RXREG;
        U1_rx_buffer.tail++;
        if (U1_rx_buffer.tail == U1_rx_buffer.length)
            U1_rx_buffer.tail = 0;
        U1_rx_buffer.count++;
        enable_interrupts();
    }
}

uint16_t U1_in_waiting(void) {
    1726:	00 00 fa    	lnk       #0x0
    return U1_rx_buffer.count;
    1728:	b0 40 80    	mov.w     0x816, w0
}
    172a:	00 80 fa    	ulnk      
    172c:	00 00 06    	return    

0000172e <_U1_flush_tx_buffer>:

void U1_flush_tx_buffer(void) {
    172e:	00 00 fa    	lnk       #0x0
    if (U1STAbits.UTXEN == 0)       // if UART1 transmission is disabled,
    1730:	11 11 80    	mov.w     0x222, w1
    1732:	00 40 20    	mov.w     #0x400, w0
    1734:	00 80 60    	and.w     w1, w0, w0
    1736:	00 00 e0    	cp0.w     w0
    1738:	01 00 3a    	bra       NZ, 0x173c <.L15>
        U1STAbits.UTXEN = 1;        //   enable it
    173a:	23 42 a8    	bset.b    0x223, #0x2

0000173c <.L15>:
}
    173c:	00 80 fa    	ulnk      
    173e:	00 00 06    	return    

00001740 <_U1_putc>:

void U1_putc(uint8_t ch) {
    1740:	02 00 fa    	lnk       #0x2
    1742:	00 4f 78    	mov.b     w0, [w14]
    // Wait until UART1 TX buffer is not full
    while (U1_tx_buffer.count == U1_tx_buffer.length) {}
    1744:	00 00 00    	nop       

00001746 <.L18>:
    1746:	61 40 80    	mov.w     0x80c, w1
    1748:	30 40 80    	mov.w     0x806, w0
    174a:	80 8f 50    	sub.w     w1, w0, [w15]
    174c:	fc ff 32    	bra       Z, 0x1746 <.L18>

    disable_interrupts();
    174e:	ff 3f fc    	disi      #0x3fff
    U1_tx_buffer.data[U1_tx_buffer.tail] = ch;
    1750:	21 40 80    	mov.w     0x804, w1
    1752:	50 40 80    	mov.w     0x80a, w0
    1754:	00 80 40    	add.w     w1, w0, w0
    1756:	1e 48 78    	mov.b     [w14], [w0]
    U1_tx_buffer.tail++;
    1758:	50 40 80    	mov.w     0x80a, w0
    175a:	00 00 e8    	inc.w     w0, w0
    175c:	50 40 88    	mov.w     w0, 0x80a
    if (U1_tx_buffer.tail == U1_tx_buffer.length)
    175e:	51 40 80    	mov.w     0x80a, w1
    1760:	30 40 80    	mov.w     0x806, w0
    1762:	80 8f 50    	sub.w     w1, w0, [w15]
    1764:	02 00 3a    	bra       NZ, 0x176a <.L19>
        U1_tx_buffer.tail = 0;
    1766:	00 00 eb    	clr.w     w0
    1768:	50 40 88    	mov.w     w0, 0x80a

0000176a <.L19>:
    U1_tx_buffer.count++;
    176a:	60 40 80    	mov.w     0x80c, w0
    176c:	00 00 e8    	inc.w     w0, w0
    176e:	60 40 88    	mov.w     w0, 0x80c
    enable_interrupts();
    1770:	52 20 ef    	clr.w     0x52

    // If UART1 TX buffer is full enough, enable data transmission
    if (U1_tx_buffer.count >= U1_tx_threshold)
    1772:	61 40 80    	mov.w     0x80c, w1
    1774:	10 40 80    	mov.w     0x802, w0
    1776:	80 8f 50    	sub.w     w1, w0, [w15]
    1778:	01 00 39    	bra       NC, 0x177c <.L17>
        U1STAbits.UTXEN = 1;
    177a:	23 42 a8    	bset.b    0x223, #0x2

0000177c <.L17>:
}
    177c:	00 80 fa    	ulnk      
    177e:	00 00 06    	return    

00001780 <_U1_getc>:

uint8_t U1_getc(void) {
    1780:	02 00 fa    	lnk       #0x2
    uint8_t ch;

    // Wait until UART1 RX buffer is not empty
    while (U1_rx_buffer.count == 0) {}
    1782:	00 00 00    	nop       

00001784 <.L22>:
    1784:	b0 40 80    	mov.w     0x816, w0
    1786:	00 00 e0    	cp0.w     w0
    1788:	fd ff 32    	bra       Z, 0x1784 <.L22>

    disable_interrupts();
    178a:	ff 3f fc    	disi      #0x3fff
    ch = U1_rx_buffer.data[U1_rx_buffer.head];
    178c:	71 40 80    	mov.w     0x80e, w1
    178e:	90 40 80    	mov.w     0x812, w0
    1790:	00 80 40    	add.w     w1, w0, w0
    1792:	10 4f 78    	mov.b     [w0], [w14]
    U1_rx_buffer.head++;
    1794:	90 40 80    	mov.w     0x812, w0
    1796:	00 00 e8    	inc.w     w0, w0
    1798:	90 40 88    	mov.w     w0, 0x812
    if (U1_rx_buffer.head == U1_rx_buffer.length)
    179a:	91 40 80    	mov.w     0x812, w1
    179c:	80 40 80    	mov.w     0x810, w0
    179e:	80 8f 50    	sub.w     w1, w0, [w15]
    17a0:	02 00 3a    	bra       NZ, 0x17a6 <.L23>
        U1_rx_buffer.head = 0;
    17a2:	00 00 eb    	clr.w     w0
    17a4:	90 40 88    	mov.w     w0, 0x812

000017a6 <.L23>:
    U1_rx_buffer.count--;
    17a6:	b0 40 80    	mov.w     0x816, w0
    17a8:	00 00 e9    	dec.w     w0, w0
    17aa:	b0 40 88    	mov.w     w0, 0x816
    enable_interrupts();
    17ac:	52 20 ef    	clr.w     0x52

    return ch;
    17ae:	1e 40 78    	mov.b     [w14], w0
}
    17b0:	00 80 fa    	ulnk      
    17b2:	00 00 06    	return    

000017b4 <_U1_puts>:

void U1_puts(uint8_t *str) {
    17b4:	02 00 fa    	lnk       #0x2
    17b6:	00 0f 78    	mov.w     w0, [w14]
    while (*str)
    17b8:	04 00 37    	bra       0x17c2 <.L25>

000017ba <.L26>:
        U1_putc(*str++);
    17ba:	1e 00 78    	mov.w     [w14], w0
    17bc:	10 40 78    	mov.b     [w0], w0
    17be:	1e 0f e8    	inc.w     [w14], [w14]
    17c0:	bf ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>

000017c2 <.L25>:
    17c2:	1e 00 78    	mov.w     [w14], w0
    17c4:	10 40 78    	mov.b     [w0], w0
    17c6:	00 04 e0    	cp0.b     w0
    17c8:	f8 ff 3a    	bra       NZ, 0x17ba <.L26>
    U1_flush_tx_buffer();
    17ca:	b1 ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
}
    17cc:	00 80 fa    	ulnk      
    17ce:	00 00 06    	return    

000017d0 <_U1_gets>:

void U1_gets(uint8_t *str, uint16_t len) {
    17d0:	04 00 fa    	lnk       #0x4
    17d2:	00 0f 78    	mov.w     w0, [w14]
    17d4:	11 07 98    	mov.w     w1, [w14+2]
    if (len == 0)
    17d6:	1e 00 90    	mov.w     [w14+2], w0
    17d8:	00 00 e0    	cp0.w     w0
    17da:	1a 00 32    	bra       Z, 0x1810 <.L32>
        return;

    if (len == 1) {
    17dc:	1e 00 90    	mov.w     [w14+2], w0
    17de:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    17e0:	04 00 3a    	bra       NZ, 0x17ea <.L30>
        *str = '\0';
    17e2:	1e 00 78    	mov.w     [w14], w0
    17e4:	80 40 eb    	clr.b     w1
    17e6:	01 48 78    	mov.b     w1, [w0]
        return;
    17e8:	14 00 37    	bra       0x1812 <.L27>

000017ea <.L30>:
    }

    while (1) {
        *str = U1_getc();
    17ea:	ca ff 07    	rcall     0x1780 <_U1_getc> <.LFB6> <.LFE5>
    17ec:	9e 00 78    	mov.w     [w14], w1
    17ee:	80 48 78    	mov.b     w0, [w1]
        if ((*str == '\r') || (len == 1))
    17f0:	1e 00 78    	mov.w     [w14], w0
    17f2:	10 40 78    	mov.b     [w0], w0
    17f4:	ed 4f 50    	sub.b     w0, #0xd, [w15]
    17f6:	08 00 32    	bra       Z, 0x1808 <.L31>
    17f8:	1e 00 90    	mov.w     [w14+2], w0
    17fa:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    17fc:	05 00 32    	bra       Z, 0x1808 <.L31>
            break;
        str++;
    17fe:	1e 0f e8    	inc.w     [w14], [w14]
        len--;
    1800:	1e 00 90    	mov.w     [w14+2], w0
    1802:	00 00 e9    	dec.w     w0, w0
    1804:	10 07 98    	mov.w     w0, [w14+2]
    }
    1806:	f1 ff 37    	bra       0x17ea <.L30>

00001808 <.L31>:
    *str = '\0';
    1808:	1e 00 78    	mov.w     [w14], w0
    180a:	80 40 eb    	clr.b     w1
    180c:	01 48 78    	mov.b     w1, [w0]
    180e:	01 00 37    	bra       0x1812 <.L27>

00001810 <.L32>:
    1810:	00 00 00    	nop       

00001812 <.L27>:
}
    1812:	00 80 fa    	ulnk      
    1814:	00 00 06    	return    

00001816 <_U1_gets_term>:

void U1_gets_term(uint8_t *str, uint16_t len) {
    1816:	08 00 fa    	lnk       #0x8
    1818:	20 07 98    	mov.w     w0, [w14+4]
    181a:	31 07 98    	mov.w     w1, [w14+6]
    uint8_t *start;
    uint16_t left;

    if (len == 0)
    181c:	3e 00 90    	mov.w     [w14+6], w0
    181e:	00 00 e0    	cp0.w     w0
    1820:	6f 00 32    	bra       Z, 0x1900 <.L46>
        return;

    if (len == 1) {
    1822:	3e 00 90    	mov.w     [w14+6], w0
    1824:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1826:	04 00 3a    	bra       NZ, 0x1830 <.L36>
        *str = '\0';
    1828:	2e 00 90    	mov.w     [w14+4], w0
    182a:	80 40 eb    	clr.b     w1
    182c:	01 48 78    	mov.b     w1, [w0]
        return;
    182e:	69 00 37    	bra       0x1902 <.L33>

00001830 <.L36>:
    }

    U1_putc(0x1B);                          // save current cursor position
    1830:	b0 c1 b3    	mov.b     #0x1b, w0
    1832:	86 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    U1_putc('7');
    1834:	70 c3 b3    	mov.b     #0x37, w0
    1836:	84 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    U1_flush_tx_buffer();
    1838:	7a ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    start = str;
    183a:	ae 00 90    	mov.w     [w14+4], w1
    183c:	11 07 98    	mov.w     w1, [w14+2]
    left = len;
    183e:	be 00 90    	mov.w     [w14+6], w1
    1840:	01 0f 78    	mov.w     w1, [w14]
    1842:	03 00 37    	bra       0x184a <.L45>

00001844 <.L47>:
    while (1) {
        *str = U1_getc();                   // get a character
        if (*str == '\r')                   // if character is return,
            break;                          //   end the loop
        if (*str == 0x1B) {                 // if character is escape,
            U1_putc(0x1B);                  //   restore cursor position,
            U1_putc('8');
            U1_putc(0x1B);                  //   clear to end of line, and
            U1_putc('[');
            U1_putc('K');
            U1_flush_tx_buffer();
            str = start;                    //   start over at the beginning
            left = len;
            continue;
        }
        if ((*str == '\b') ||               // if character is backspace
            (*str == 0x7F)) {               //   or delete, 
            if (str > start) {              //   and we are not at the start, 
                U1_putc('\b');              //   erase the last character and
                U1_putc(' ');
                U1_putc('\b');
                U1_flush_tx_buffer();
                str--;                      //   back up the pointer,
                left++;
            } else {                        //   otherwise
                U1_putc('\a');              //   send alert/bell character
                U1_flush_tx_buffer();
            }
            continue;
        }
        if (left == 1) {                    // if string buffer is full,
            U1_putc('\a');                  //   send alert/bell character
            U1_flush_tx_buffer();
            continue;
        }
        if ((*str >= 32) && (*str < 127)) { // if character is printable,
            U1_putc(*str);                  //   echo the received character
            U1_flush_tx_buffer();
            str++;                          //   and advance the pointer
            left--;
        }
    }
    1844:	00 00 00    	nop       
    1846:	01 00 37    	bra       0x184a <.L45>

00001848 <.L48>:
    1848:	00 00 00    	nop       

0000184a <.L45>:
    184a:	9a ff 07    	rcall     0x1780 <_U1_getc> <.LFB6> <.LFE5>
    184c:	ae 00 90    	mov.w     [w14+4], w1
    184e:	80 48 78    	mov.b     w0, [w1]
    1850:	2e 00 90    	mov.w     [w14+4], w0
    1852:	10 40 78    	mov.b     [w0], w0
    1854:	ed 4f 50    	sub.b     w0, #0xd, [w15]
    1856:	09 00 3a    	bra       NZ, 0x186a <.L37>
    *str = '\0';                            // terminarte the string with null
    1858:	2e 00 90    	mov.w     [w14+4], w0
    185a:	80 40 eb    	clr.b     w1
    185c:	01 48 78    	mov.b     w1, [w0]
    U1_putc('\n');                          // send newline and
    185e:	a0 c0 b3    	mov.b     #0xa, w0
    1860:	6f ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    U1_putc('\r');                          //   carriage return
    1862:	d0 c0 b3    	mov.b     #0xd, w0
    1864:	6d ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    U1_flush_tx_buffer();
    1866:	63 ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    1868:	4c 00 37    	bra       0x1902 <.L33>

0000186a <.L37>:
    186a:	2e 00 90    	mov.w     [w14+4], w0
    186c:	10 40 78    	mov.b     [w0], w0
    186e:	fb 4f 50    	sub.b     w0, #0x1b, [w15]
    1870:	10 00 3a    	bra       NZ, 0x1892 <.L38>
    1872:	b0 c1 b3    	mov.b     #0x1b, w0
    1874:	65 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    1876:	80 c3 b3    	mov.b     #0x38, w0
    1878:	63 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    187a:	b0 c1 b3    	mov.b     #0x1b, w0
    187c:	61 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    187e:	b0 c5 b3    	mov.b     #0x5b, w0
    1880:	5f ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    1882:	b0 c4 b3    	mov.b     #0x4b, w0
    1884:	5d ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    1886:	53 ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    1888:	9e 00 90    	mov.w     [w14+2], w1
    188a:	21 07 98    	mov.w     w1, [w14+4]
    188c:	be 00 90    	mov.w     [w14+6], w1
    188e:	01 0f 78    	mov.w     w1, [w14]
    1890:	36 00 37    	bra       0x18fe <.L39>

00001892 <.L38>:
    1892:	2e 00 90    	mov.w     [w14+4], w0
    1894:	10 40 78    	mov.b     [w0], w0
    1896:	e8 4f 50    	sub.b     w0, #0x8, [w15]
    1898:	05 00 32    	bra       Z, 0x18a4 <.L40>
    189a:	2e 00 90    	mov.w     [w14+4], w0
    189c:	90 40 78    	mov.b     [w0], w1
    189e:	f0 c7 b3    	mov.b     #0x7f, w0
    18a0:	80 cf 50    	sub.b     w1, w0, [w15]
    18a2:	14 00 3a    	bra       NZ, 0x18cc <.L41>

000018a4 <.L40>:
    18a4:	ae 00 90    	mov.w     [w14+4], w1
    18a6:	1e 00 90    	mov.w     [w14+2], w0
    18a8:	80 8f 50    	sub.w     w1, w0, [w15]
    18aa:	0c 00 36    	bra       LEU, 0x18c4 <.L42>
    18ac:	80 c0 b3    	mov.b     #0x8, w0
    18ae:	48 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18b0:	00 c2 b3    	mov.b     #0x20, w0
    18b2:	46 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18b4:	80 c0 b3    	mov.b     #0x8, w0
    18b6:	44 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18b8:	3a ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    18ba:	2e 00 90    	mov.w     [w14+4], w0
    18bc:	00 00 e9    	dec.w     w0, w0
    18be:	20 07 98    	mov.w     w0, [w14+4]
    18c0:	1e 0f e8    	inc.w     [w14], [w14]
    18c2:	03 00 37    	bra       0x18ca <.L43>

000018c4 <.L42>:
    18c4:	70 c0 b3    	mov.b     #0x7, w0
    18c6:	3c ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18c8:	32 ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>

000018ca <.L43>:
    18ca:	19 00 37    	bra       0x18fe <.L39>

000018cc <.L41>:
    18cc:	1e 00 78    	mov.w     [w14], w0
    18ce:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    18d0:	04 00 3a    	bra       NZ, 0x18da <.L44>
    18d2:	70 c0 b3    	mov.b     #0x7, w0
    18d4:	35 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18d6:	2b ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    18d8:	12 00 37    	bra       0x18fe <.L39>

000018da <.L44>:
    18da:	2e 00 90    	mov.w     [w14+4], w0
    18dc:	10 40 78    	mov.b     [w0], w0
    18de:	ff 4f 50    	sub.b     w0, #0x1f, [w15]
    18e0:	b1 ff 36    	bra       LEU, 0x1844 <.L47>
    18e2:	2e 00 90    	mov.w     [w14+4], w0
    18e4:	90 40 78    	mov.b     [w0], w1
    18e6:	e0 c7 b3    	mov.b     #0x7e, w0
    18e8:	80 cf 50    	sub.b     w1, w0, [w15]
    18ea:	ae ff 3e    	bra       GTU, 0x1848 <.L48>
    18ec:	2e 00 90    	mov.w     [w14+4], w0
    18ee:	10 40 78    	mov.b     [w0], w0
    18f0:	27 ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    18f2:	1d ff 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
    18f4:	2e 00 90    	mov.w     [w14+4], w0
    18f6:	00 00 e8    	inc.w     w0, w0
    18f8:	20 07 98    	mov.w     w0, [w14+4]
    18fa:	1e 0f e9    	dec.w     [w14], [w14]
    18fc:	a6 ff 37    	bra       0x184a <.L45>

000018fe <.L39>:
    18fe:	a5 ff 37    	bra       0x184a <.L45>

00001900 <.L46>:
    1900:	00 00 00    	nop       

00001902 <.L33>:
}
    1902:	00 80 fa    	ulnk      
    1904:	00 00 06    	return    

00001906 <_write>:

int16_t write(int16_t handle, void *buffer, uint16_t len) {
    1906:	08 00 fa    	lnk       #0x8
    1908:	10 07 98    	mov.w     w0, [w14+2]
    190a:	21 07 98    	mov.w     w1, [w14+4]
    190c:	32 07 98    	mov.w     w2, [w14+6]
    int16_t i;

    switch (handle) {
    190e:	1e 00 90    	mov.w     [w14+2], w0
    1910:	60 00 40    	add.w     w0, #0x0, w0
    1912:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1914:	10 00 3e    	bra       GTU, 0x1936 <.L55>
        case 0:
        case 1:
        case 2:
            for (i = 0; i < len; i++)
    1916:	00 00 eb    	clr.w     w0
    1918:	00 0f 78    	mov.w     w0, [w14]
    191a:	07 00 37    	bra       0x192a <.L52>

0000191c <.L53>:
                U1_putc(*(uint8_t *)buffer++);
    191c:	2e 00 90    	mov.w     [w14+4], w0
    191e:	10 40 78    	mov.b     [w0], w0
    1920:	ae 00 90    	mov.w     [w14+4], w1
    1922:	81 00 e8    	inc.w     w1, w1
    1924:	21 07 98    	mov.w     w1, [w14+4]
    1926:	0c ff 07    	rcall     0x1740 <_U1_putc> <.LFB5> <.LFE4>
    1928:	1e 0f e8    	inc.w     [w14], [w14]

0000192a <.L52>:
    192a:	9e 00 78    	mov.w     [w14], w1
    192c:	3e 00 90    	mov.w     [w14+6], w0
    192e:	80 8f 50    	sub.w     w1, w0, [w15]
    1930:	f5 ff 39    	bra       NC, 0x191c <.L53>
            U1_flush_tx_buffer();
    1932:	fd fe 07    	rcall     0x172e <_U1_flush_tx_buffer> <.LFB4> <.LFE3>
            break;
    1934:	01 00 37    	bra       0x1938 <.L54>

00001936 <.L55>:
        default:
            break;
    1936:	00 00 00    	nop       

00001938 <.L54>:
    }
    return len;
    1938:	3e 00 90    	mov.w     [w14+6], w0
}
    193a:	00 80 fa    	ulnk      
    193c:	00 00 06    	return    

0000193e <_ledoff>:
    193e:	00 00 fa    	lnk       #0x0
    1940:	dc e2 a9    	bclr.b    0x2dc, #0x7
    1942:	10 00 20    	mov.w     #0x1, w0
    1944:	01 00 20    	mov.w     #0x0, w1
    1946:	67 fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1948:	ec 02 a9    	bclr.b    0x2ec, #0x0
    194a:	10 00 20    	mov.w     #0x1, w0
    194c:	01 00 20    	mov.w     #0x0, w1
    194e:	63 fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1950:	ec 22 a9    	bclr.b    0x2ec, #0x1
    1952:	10 00 20    	mov.w     #0x1, w0
    1954:	01 00 20    	mov.w     #0x0, w1
    1956:	5f fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1958:	da a2 a9    	bclr.b    0x2da, #0x5
    195a:	00 80 fa    	ulnk      
    195c:	00 00 06    	return    

0000195e <_main>:
    195e:	10 00 fa    	lnk       #0x10
    1960:	88 1f 78    	mov.w     w8, [w15++]
    1962:	39 01 07    	rcall     0x1bd6 <.LFE2> <_init_elecanisms> <.L0> <.LFB0> <.Ltext0>
    1964:	9a fe 07    	rcall     0x169a <_init_ajuart> <.L0> <.LFB0> <.LFE21> <.Letext0> <.Ltext0>
    1966:	e4 00 47    	add.w     w14, #0x4, w1
    1968:	02 00 09    	repeat    #0x2
    196a:	80 18 eb    	clr.w     [w1++]
    196c:	ea 00 47    	add.w     w14, #0xa, w1
    196e:	02 00 09    	repeat    #0x2
    1970:	80 18 eb    	clr.w     [w1++]
    1972:	00 40 eb    	clr.b     w0
    1974:	00 4f 78    	mov.b     w0, [w14]
    1976:	00 40 eb    	clr.b     w0
    1978:	30 47 98    	mov.b     w0, [w14+3]
    197a:	00 40 eb    	clr.b     w0
    197c:	10 47 98    	mov.b     w0, [w14+1]
    197e:	d0 09 20    	mov.w     #0x9d, w0
    1980:	9d fd 07    	rcall     0x14bc <_i2c2_init> <.LFB13> <.LFE12>
    1982:	80 bb 20    	mov.w     #0xbb8, w0
    1984:	01 00 20    	mov.w     #0x0, w1
    1986:	47 fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1988:	d8 a2 a9    	bclr.b    0x2d8, #0x5
    198a:	00 3e 29    	mov.w     #0x93e0, w0
    198c:	41 00 20    	mov.w     #0x4, w1
    198e:	43 fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1990:	00 40 eb    	clr.b     w0
    1992:	20 47 98    	mov.b     w0, [w14+2]
    1994:	00 40 eb    	clr.b     w0
    1996:	20 47 98    	mov.b     w0, [w14+2]
    1998:	0c 00 37    	bra       0x19b2 <.L3>

0000199a <.L4>:
    199a:	2e 40 90    	mov.b     [w14+2], w0
    199c:	00 84 fb    	ze        w0, w8
    199e:	2e 40 90    	mov.b     [w14+2], w0
    19a0:	00 80 fb    	ze        w0, w0
    19a2:	81 41 21    	mov.w     #0x1418, w1
    19a4:	61 40 78    	mov.b     [w1+w0], w0
    19a6:	64 fe 07    	rcall     0x1670 <_I2C2poll> <.LFB21> <.LFE20>
    19a8:	88 00 47    	add.w     w14, w8, w1
    19aa:	c0 40 98    	mov.b     w0, [w1+4]
    19ac:	2e 40 90    	mov.b     [w14+2], w0
    19ae:	00 40 e8    	inc.b     w0, w0
    19b0:	20 47 98    	mov.b     w0, [w14+2]

000019b2 <.L3>:
    19b2:	2e 40 90    	mov.b     [w14+2], w0
    19b4:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    19b6:	f1 ff 36    	bra       LEU, 0x199a <.L4>
    19b8:	00 40 eb    	clr.b     w0
    19ba:	20 47 98    	mov.b     w0, [w14+2]
    19bc:	13 00 37    	bra       0x19e4 <.L5>

000019be <.L7>:
    19be:	2e 40 90    	mov.b     [w14+2], w0
    19c0:	00 80 fb    	ze        w0, w0
    19c2:	00 00 47    	add.w     w14, w0, w0
    19c4:	40 40 90    	mov.b     [w0+4], w0
    19c6:	00 04 e0    	cp0.b     w0
    19c8:	0a 00 32    	bra       Z, 0x19de <.L6>
    19ca:	85 fd 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
    19cc:	2e 40 90    	mov.b     [w14+2], w0
    19ce:	00 80 fb    	ze        w0, w0
    19d0:	81 41 21    	mov.w     #0x1418, w1
    19d2:	61 40 78    	mov.b     [w1+w0], w0
    19d4:	00 80 fb    	ze        w0, w0
    19d6:	ce fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    19d8:	00 0c 20    	mov.w     #0xc0, w0
    19da:	cc fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    19dc:	b0 fd 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>

000019de <.L6>:
    19de:	2e 40 90    	mov.b     [w14+2], w0
    19e0:	00 40 e8    	inc.b     w0, w0
    19e2:	20 47 98    	mov.b     w0, [w14+2]

000019e4 <.L5>:
    19e4:	2e 40 90    	mov.b     [w14+2], w0
    19e6:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    19e8:	ea ff 36    	bra       LEU, 0x19be <.L7>

000019ea <.L25>:
    19ea:	00 68 ef    	clr.b     0x800
    19ec:	40 1f 20    	mov.w     #0x1f4, w0
    19ee:	01 00 20    	mov.w     #0x0, w1
    19f0:	12 fc 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    19f2:	ec 22 a8    	bset.b    0x2ec, #0x1
    19f4:	9e 40 78    	mov.b     [w14], w1
    19f6:	31 47 98    	mov.b     w1, [w14+3]
    19f8:	00 40 eb    	clr.b     w0
    19fa:	20 47 98    	mov.b     w0, [w14+2]
    19fc:	26 00 37    	bra       0x1a4a <.L8>

000019fe <.L12>:
    19fe:	2e 40 90    	mov.b     [w14+2], w0
    1a00:	00 80 fb    	ze        w0, w0
    1a02:	00 00 47    	add.w     w14, w0, w0
    1a04:	40 40 90    	mov.b     [w0+4], w0
    1a06:	00 04 e0    	cp0.b     w0
    1a08:	1d 00 32    	bra       Z, 0x1a44 <.L9>
    1a0a:	65 fd 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
    1a0c:	2e 40 90    	mov.b     [w14+2], w0
    1a0e:	00 80 fb    	ze        w0, w0
    1a10:	81 41 21    	mov.w     #0x1418, w1
    1a12:	61 40 78    	mov.b     [w1+w0], w0
    1a14:	00 04 a0    	bset.b    w0, #0x0
    1a16:	00 80 fb    	ze        w0, w0
    1a18:	ad fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1a1a:	0e fe 07    	rcall     0x1638 <_i2c2_read_nack> <.LFB20> <.LFE19>
    1a1c:	00 e8 b7    	mov.b     WREG, 0x800
    1a1e:	8f fd 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
    1a20:	00 c8 bf    	mov.b     0x800, WREG
    1a22:	00 04 e0    	cp0.b     w0
    1a24:	05 00 3d    	bra       GE, 0x1a30 <.L10>
    1a26:	2e 40 90    	mov.b     [w14+2], w0
    1a28:	00 80 fb    	ze        w0, w0
    1a2a:	00 00 47    	add.w     w14, w0, w0
    1a2c:	11 c0 b3    	mov.b     #0x1, w1
    1a2e:	21 48 98    	mov.b     w1, [w0+10]

00001a30 <.L10>:
    1a30:	00 c8 bf    	mov.b     0x800, WREG
    1a32:	80 80 fb    	ze        w0, w1
    1a34:	00 07 20    	mov.w     #0x70, w0
    1a36:	00 80 60    	and.w     w1, w0, w0
    1a38:	c4 80 de    	asr.w     w0, #0x4, w1
    1a3a:	3e 40 90    	mov.b     [w14+3], w0
    1a3c:	00 80 fb    	ze        w0, w0
    1a3e:	80 8f 50    	sub.w     w1, w0, [w15]
    1a40:	01 00 34    	bra       LE, 0x1a44 <.L9>
    1a42:	1e 4f e8    	inc.b     [w14], [w14]

00001a44 <.L9>:
    1a44:	2e 40 90    	mov.b     [w14+2], w0
    1a46:	00 40 e8    	inc.b     w0, w0
    1a48:	20 47 98    	mov.b     w0, [w14+2]

00001a4a <.L8>:
    1a4a:	2e 40 90    	mov.b     [w14+2], w0
    1a4c:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    1a4e:	d7 ff 36    	bra       LEU, 0x19fe <.L12>
    1a50:	10 c0 b3    	mov.b     #0x1, w0
    1a52:	10 47 98    	mov.b     w0, [w14+1]
    1a54:	00 40 eb    	clr.b     w0
    1a56:	20 47 98    	mov.b     w0, [w14+2]
    1a58:	11 00 37    	bra       0x1a7c <.L13>

00001a5a <.L15>:
    1a5a:	2e 40 90    	mov.b     [w14+2], w0
    1a5c:	00 80 fb    	ze        w0, w0
    1a5e:	00 00 47    	add.w     w14, w0, w0
    1a60:	40 40 90    	mov.b     [w0+4], w0
    1a62:	00 04 e0    	cp0.b     w0
    1a64:	08 00 32    	bra       Z, 0x1a76 <.L14>
    1a66:	2e 40 90    	mov.b     [w14+2], w0
    1a68:	00 80 fb    	ze        w0, w0
    1a6a:	00 00 47    	add.w     w14, w0, w0
    1a6c:	20 48 90    	mov.b     [w0+10], w0
    1a6e:	00 04 e0    	cp0.b     w0
    1a70:	02 00 3a    	bra       NZ, 0x1a76 <.L14>
    1a72:	00 40 eb    	clr.b     w0
    1a74:	10 47 98    	mov.b     w0, [w14+1]

00001a76 <.L14>:
    1a76:	2e 40 90    	mov.b     [w14+2], w0
    1a78:	00 40 e8    	inc.b     w0, w0
    1a7a:	20 47 98    	mov.b     w0, [w14+2]

00001a7c <.L13>:
    1a7c:	2e 40 90    	mov.b     [w14+2], w0
    1a7e:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    1a80:	ec ff 36    	bra       LEU, 0x1a5a <.L15>
    1a82:	1e 40 90    	mov.b     [w14+1], w0
    1a84:	00 04 e0    	cp0.b     w0
    1a86:	13 00 32    	bra       Z, 0x1aae <.L16>
    1a88:	00 40 eb    	clr.b     w0
    1a8a:	20 47 98    	mov.b     w0, [w14+2]
    1a8c:	0d 00 37    	bra       0x1aa8 <.L17>

00001a8e <.L18>:
    1a8e:	23 fd 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
    1a90:	2e 40 90    	mov.b     [w14+2], w0
    1a92:	00 80 fb    	ze        w0, w0
    1a94:	81 41 21    	mov.w     #0x1418, w1
    1a96:	61 40 78    	mov.b     [w1+w0], w0
    1a98:	00 80 fb    	ze        w0, w0
    1a9a:	6c fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1a9c:	00 02 20    	mov.w     #0x20, w0
    1a9e:	6a fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1aa0:	4e fd 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
    1aa2:	2e 40 90    	mov.b     [w14+2], w0
    1aa4:	00 40 e8    	inc.b     w0, w0
    1aa6:	20 47 98    	mov.b     w0, [w14+2]

00001aa8 <.L17>:
    1aa8:	2e 40 90    	mov.b     [w14+2], w0
    1aaa:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    1aac:	f0 ff 36    	bra       LEU, 0x1a8e <.L18>

00001aae <.L16>:
    1aae:	1e 40 78    	mov.b     [w14], w0
    1ab0:	e2 4f 50    	sub.b     w0, #0x2, [w15]
    1ab2:	14 00 36    	bra       LEU, 0x1adc <.L19>
    1ab4:	00 40 eb    	clr.b     w0
    1ab6:	20 47 98    	mov.b     w0, [w14+2]
    1ab8:	0d 00 37    	bra       0x1ad4 <.L20>

00001aba <.L21>:
    1aba:	0d fd 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
    1abc:	2e 40 90    	mov.b     [w14+2], w0
    1abe:	00 80 fb    	ze        w0, w0
    1ac0:	81 41 21    	mov.w     #0x1418, w1
    1ac2:	61 40 78    	mov.b     [w1+w0], w0
    1ac4:	00 80 fb    	ze        w0, w0
    1ac6:	56 fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1ac8:	00 04 20    	mov.w     #0x40, w0
    1aca:	54 fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1acc:	38 fd 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
    1ace:	2e 40 90    	mov.b     [w14+2], w0
    1ad0:	00 40 e8    	inc.b     w0, w0
    1ad2:	20 47 98    	mov.b     w0, [w14+2]

00001ad4 <.L20>:
    1ad4:	2e 40 90    	mov.b     [w14+2], w0
    1ad6:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    1ad8:	f0 ff 36    	bra       LEU, 0x1aba <.L21>
    1ada:	19 00 37    	bra       0x1b0e <.L22>

00001adc <.L19>:
    1adc:	3e 40 90    	mov.b     [w14+3], w0
    1ade:	9e 40 78    	mov.b     [w14], w1
    1ae0:	80 cf 50    	sub.b     w1, w0, [w15]
    1ae2:	15 00 36    	bra       LEU, 0x1b0e <.L22>
    1ae4:	00 40 eb    	clr.b     w0
    1ae6:	20 47 98    	mov.b     w0, [w14+2]
    1ae8:	0f 00 37    	bra       0x1b08 <.L23>

00001aea <.L24>:
    1aea:	f5 fc 07    	rcall     0x14d6 <_i2c2_start> <.LFB14> <.LFE13>
    1aec:	2e 40 90    	mov.b     [w14+2], w0
    1aee:	00 80 fb    	ze        w0, w0
    1af0:	81 41 21    	mov.w     #0x1418, w1
    1af2:	61 40 78    	mov.b     [w1+w0], w0
    1af4:	00 80 fb    	ze        w0, w0
    1af6:	3e fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1af8:	00 ce b3    	mov.b     #0xe0, w0
    1afa:	1e 40 70    	ior.b     w0, [w14], w0
    1afc:	00 80 fb    	ze        w0, w0
    1afe:	3a fd 07    	rcall     0x1574 <_send_i2c2_byte> <.LFB17> <.LFE16>
    1b00:	1e fd 07    	rcall     0x153e <_reset_i2c2_bus> <.LFB16> <.LFE15>
    1b02:	2e 40 90    	mov.b     [w14+2], w0
    1b04:	00 40 e8    	inc.b     w0, w0
    1b06:	20 47 98    	mov.b     w0, [w14+2]

00001b08 <.L23>:
    1b08:	2e 40 90    	mov.b     [w14+2], w0
    1b0a:	e5 4f 50    	sub.b     w0, #0x5, [w15]
    1b0c:	ee ff 36    	bra       LEU, 0x1aea <.L24>

00001b0e <.L22>:
    1b0e:	00 24 24    	mov.w     #0x4240, w0
    1b10:	f1 00 20    	mov.w     #0xf, w1
    1b12:	81 fb 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1b14:	14 ff 07    	rcall     0x193e <_ledoff> <.L0> <.LFB0> <.LFE10> <.Letext0> <.Ltext0>
    1b16:	00 24 24    	mov.w     #0x4240, w0
    1b18:	f1 00 20    	mov.w     #0xf, w1
    1b1a:	7d fb 07    	rcall     0x1216 <_delay_by_nop> <.L0> <.LFB0> <.Ltext0>
    1b1c:	66 ff 37    	bra       0x19ea <.L25>
Disassembly of section .isr.text:

00001b1e <__U1TXInterrupt>:
    U1MODEbits.UARTEN = 1;          // enable UART1 module
    U1STAbits.UTXEN = 1;            // enable UART1 data transmission
}

void __attribute__((interrupt, auto_psv)) _U1TXInterrupt(void) {
    1b1e:	80 9f be    	mov.d     w0, [w15++]
    1b20:	32 00 f8    	push      0x32
    1b22:	34 00 f8    	push      0x34
    1b24:	10 00 20    	mov.w     #0x1, w0
    1b26:	a0 01 88    	mov.w     w0, 0x34
    1b28:	10 00 20    	mov.w     #0x1, w0
    1b2a:	90 01 88    	mov.w     w0, 0x32
    1b2c:	02 00 fa    	lnk       #0x2
    uint8_t ch;

    IFS0bits.U1TXIF = 0;            // lower UART1 TX interrupt flag
    1b2e:	85 80 a9    	bclr.b    0x85, #0x4

    if (U1_tx_buffer.count == 0)    // if nothing left in UART1 TX buffer, 
    1b30:	60 40 80    	mov.w     0x80c, w0
    1b32:	00 00 e0    	cp0.w     w0
    1b34:	17 00 3a    	bra       NZ, 0x1b64 <.L8>
        U1STAbits.UTXEN = 0;        //   disable data transmission
    1b36:	23 42 a9    	bclr.b    0x223, #0x2

    while ((U1STAbits.UTXBF == 0) && (U1_tx_buffer.count != 0)) {
    1b38:	16 00 37    	bra       0x1b66 <.L4>

00001b3a <.L7>:
        disable_interrupts();
    1b3a:	ff 3f fc    	disi      #0x3fff
        ch = U1_tx_buffer.data[U1_tx_buffer.head];
    1b3c:	21 40 80    	mov.w     0x804, w1
    1b3e:	40 40 80    	mov.w     0x808, w0
    1b40:	00 80 40    	add.w     w1, w0, w0
    1b42:	10 4f 78    	mov.b     [w0], [w14]
        U1_tx_buffer.head++;
    1b44:	40 40 80    	mov.w     0x808, w0
    1b46:	00 00 e8    	inc.w     w0, w0
    1b48:	40 40 88    	mov.w     w0, 0x808
        if (U1_tx_buffer.head == U1_tx_buffer.length)
    1b4a:	41 40 80    	mov.w     0x808, w1
    1b4c:	30 40 80    	mov.w     0x806, w0
    1b4e:	80 8f 50    	sub.w     w1, w0, [w15]
    1b50:	02 00 3a    	bra       NZ, 0x1b56 <.L5>
            U1_tx_buffer.head = 0;
    1b52:	00 00 eb    	clr.w     w0
    1b54:	40 40 88    	mov.w     w0, 0x808

00001b56 <.L5>:
        U1_tx_buffer.count--;
    1b56:	60 40 80    	mov.w     0x80c, w0
    1b58:	00 00 e9    	dec.w     w0, w0
    1b5a:	60 40 88    	mov.w     w0, 0x80c
        enable_interrupts();
    1b5c:	52 20 ef    	clr.w     0x52
        U1TXREG = (uint16_t)ch;
    1b5e:	1e 80 fb    	ze        [w14], w0
    1b60:	20 11 88    	mov.w     w0, 0x224
    1b62:	01 00 37    	bra       0x1b66 <.L4>

00001b64 <.L8>:
    1b64:	00 00 00    	nop       

00001b66 <.L4>:
    1b66:	11 11 80    	mov.w     0x222, w1
    1b68:	00 20 20    	mov.w     #0x200, w0
    1b6a:	00 80 60    	and.w     w1, w0, w0
    1b6c:	00 00 e0    	cp0.w     w0
    1b6e:	03 00 3a    	bra       NZ, 0x1b76 <.L2>
    1b70:	60 40 80    	mov.w     0x80c, w0
    1b72:	00 00 e0    	cp0.w     w0
    1b74:	e2 ff 3a    	bra       NZ, 0x1b3a <.L7>

00001b76 <.L2>:
    }
}
    1b76:	00 80 fa    	ulnk      
    1b78:	34 00 f9    	pop       0x34
    1b7a:	32 00 f9    	pop       0x32
    1b7c:	4f 00 be    	mov.d     [--w15], w0
    1b7e:	00 40 06    	retfie    

00001b80 <__U1RXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U1RXInterrupt(void) {
    1b80:	80 9f be    	mov.d     w0, [w15++]
    1b82:	32 00 f8    	push      0x32
    1b84:	34 00 f8    	push      0x34
    1b86:	10 00 20    	mov.w     #0x1, w0
    1b88:	a0 01 88    	mov.w     w0, 0x34
    1b8a:	10 00 20    	mov.w     #0x1, w0
    1b8c:	90 01 88    	mov.w     w0, 0x32
    1b8e:	00 00 fa    	lnk       #0x0
    IFS0bits.U1RXIF = 0;            // lower UART1 RX interrupt flag
    1b90:	85 60 a9    	bclr.b    0x85, #0x3

    while ((U1STAbits.URXDA == 1) && (U1_rx_buffer.count != U1_rx_buffer.length)) {
    1b92:	14 00 37    	bra       0x1bbc <.L10>

00001b94 <.L13>:
        disable_interrupts();
    1b94:	ff 3f fc    	disi      #0x3fff
        U1_rx_buffer.data[U1_rx_buffer.tail] = (uint8_t)U1RXREG;
    1b96:	71 40 80    	mov.w     0x80e, w1
    1b98:	a0 40 80    	mov.w     0x814, w0
    1b9a:	00 80 40    	add.w     w1, w0, w0
    1b9c:	31 11 80    	mov.w     0x226, w1
    1b9e:	81 40 78    	mov.b     w1, w1
    1ba0:	01 48 78    	mov.b     w1, [w0]
        U1_rx_buffer.tail++;
    1ba2:	a0 40 80    	mov.w     0x814, w0
    1ba4:	00 00 e8    	inc.w     w0, w0
    1ba6:	a0 40 88    	mov.w     w0, 0x814
        if (U1_rx_buffer.tail == U1_rx_buffer.length)
    1ba8:	a1 40 80    	mov.w     0x814, w1
    1baa:	80 40 80    	mov.w     0x810, w0
    1bac:	80 8f 50    	sub.w     w1, w0, [w15]
    1bae:	02 00 3a    	bra       NZ, 0x1bb4 <.L11>
            U1_rx_buffer.tail = 0;
    1bb0:	00 00 eb    	clr.w     w0
    1bb2:	a0 40 88    	mov.w     w0, 0x814

00001bb4 <.L11>:
        U1_rx_buffer.count++;
    1bb4:	b0 40 80    	mov.w     0x816, w0
    1bb6:	00 00 e8    	inc.w     w0, w0
    1bb8:	b0 40 88    	mov.w     w0, 0x816
        enable_interrupts();
    1bba:	52 20 ef    	clr.w     0x52

00001bbc <.L10>:
    1bbc:	10 11 80    	mov.w     0x222, w0
    1bbe:	61 00 60    	and.w     w0, #0x1, w0
    1bc0:	00 00 e0    	cp0.w     w0
    1bc2:	04 00 32    	bra       Z, 0x1bcc <.L9>
    1bc4:	b1 40 80    	mov.w     0x816, w1
    1bc6:	80 40 80    	mov.w     0x810, w0
    1bc8:	80 8f 50    	sub.w     w1, w0, [w15]
    1bca:	e4 ff 3a    	bra       NZ, 0x1b94 <.L13>

00001bcc <.L9>:
    }
}
    1bcc:	00 80 fa    	ulnk      
    1bce:	34 00 f9    	pop       0x34
    1bd0:	32 00 f9    	pop       0x32
    1bd2:	4f 00 be    	mov.d     [--w15], w0
    1bd4:	00 40 06    	retfie    
Disassembly of section .text:

00001bd6 <_init_elecanisms>:
*/

#include "elecanisms.h"

void init_elecanisms(void) {
    1bd6:	00 00 fa    	lnk       #0x0
    CLKDIV = 0x0100;        // RCDIV = 001 (4MHz, div2), 
    1bd8:	00 10 20    	mov.w     #0x100, w0
    1bda:	20 3a 88    	mov.w     w0, 0x744
                            // CPDIV = 00 (FOSC = 32MHz, FCY = 16MHz)

    // Configure all pins on the digital headers to be inputs
    D0_DIR = IN;
    1bdc:	d8 a2 a8    	bset.b    0x2d8, #0x5
    D1_DIR = IN;
    1bde:	d8 82 a8    	bset.b    0x2d8, #0x4
    D2_DIR = IN;
    1be0:	e8 82 a8    	bset.b    0x2e8, #0x4
    D3_DIR = IN;
    1be2:	e8 a2 a8    	bset.b    0x2e8, #0x5
    D4_DIR = IN;
    1be4:	c9 e2 a8    	bset.b    0x2c9, #0x7
    D5_DIR = IN;
    1be6:	e8 62 a8    	bset.b    0x2e8, #0x3
    D6_DIR = IN;
    1be8:	d9 02 a8    	bset.b    0x2d9, #0x0
    D7_DIR = IN;
    1bea:	d9 62 a8    	bset.b    0x2d9, #0x3
    D8_DIR = IN;
    1bec:	d9 22 a8    	bset.b    0x2d9, #0x1
    D9_DIR = IN;
    1bee:	d9 42 a8    	bset.b    0x2d9, #0x2
    D10_DIR = IN;
    1bf0:	d8 02 a8    	bset.b    0x2d8, #0x0
    D11_DIR = IN;
    1bf2:	d8 22 a8    	bset.b    0x2d8, #0x1
    D12_DIR = IN;
    1bf4:	d8 42 a8    	bset.b    0x2d8, #0x2
    D13_DIR = IN;
    1bf6:	d8 62 a8    	bset.b    0x2d8, #0x3

    // Configure all pins on the analog header to be inputs
    A0_DIR = IN;
    1bf8:	c8 a2 a8    	bset.b    0x2c8, #0x5
    A1_DIR = IN;
    1bfa:	c8 82 a8    	bset.b    0x2c8, #0x4
    A2_DIR = IN;
    1bfc:	c8 62 a8    	bset.b    0x2c8, #0x3
    A3_DIR = IN;
    1bfe:	c8 42 a8    	bset.b    0x2c8, #0x2
    A4_DIR = IN;
    1c00:	c8 22 a8    	bset.b    0x2c8, #0x1
    A5_DIR = IN;
    1c02:	c8 02 a8    	bset.b    0x2c8, #0x0

    // Make all pins digital I/Os except for A0,...,A5
    ANSB = 0x003F;
    1c04:	f0 03 20    	mov.w     #0x3f, w0
    1c06:	10 27 88    	mov.w     w0, 0x4e2
    ANSC = 0;
    1c08:	e4 24 ef    	clr.w     0x4e4
    ANSD = 0;
    1c0a:	e6 24 ef    	clr.w     0x4e6
    ANSF = 0;
    1c0c:	ea 24 ef    	clr.w     0x4ea
    ANSG = 0;
    1c0e:	ec 24 ef    	clr.w     0x4ec

    // Configure and enable the ADC module: 
    //   set output data format to integer (FORM<1:0> = 0b00)
    //   set conversion trigger source select bits to internal counter 
    //     (SSRC<2:0> = 0b111)
    //   set auto-sample time bits to 12*TAD (SAMC<4:0> = 12)
    //   set conversion clock select bits to 64*TCY (ADCS<7:0> = 64)
    //   set initial channel selection to A0
    AD1CON1 = 0x00E0; 
    1c10:	00 0e 20    	mov.w     #0xe0, w0
    1c12:	00 19 88    	mov.w     w0, 0x320
    AD1CON2 = 0;
    1c14:	22 23 ef    	clr.w     0x322
    AD1CON3 = 0x0C40;
    1c16:	00 c4 20    	mov.w     #0xc40, w0
    1c18:	20 19 88    	mov.w     w0, 0x324
    AD1CHS = A0_AN;
    1c1a:	50 00 20    	mov.w     #0x5, w0
    1c1c:	40 19 88    	mov.w     w0, 0x328
    AD1CON1bits.ADON = 1;
    1c1e:	21 e3 a8    	bset.b    0x321, #0x7

    // Configure LED pins as outputs, set to low (off)
    LED1_DIR = OUT; LED1 = 0;
    1c20:	d8 e2 a9    	bclr.b    0x2d8, #0x7
    1c22:	dc e2 a9    	bclr.b    0x2dc, #0x7
    LED2_DIR = OUT; LED2 = 0;
    1c24:	e8 02 a9    	bclr.b    0x2e8, #0x0
    1c26:	ec 02 a9    	bclr.b    0x2ec, #0x0
    LED3_DIR = OUT; LED3 = 0;
    1c28:	e8 22 a9    	bclr.b    0x2e8, #0x1
    1c2a:	ec 22 a9    	bclr.b    0x2ec, #0x1

    // Configure SW pins as inputs
    SW1_DIR = IN;
    1c2c:	d1 e2 a8    	bset.b    0x2d1, #0x7
    SW2_DIR = IN;
    1c2e:	d1 82 a8    	bset.b    0x2d1, #0x4
    SW3_DIR = IN;
    1c30:	c9 82 a8    	bset.b    0x2c9, #0x4
}
    1c32:	00 80 fa    	ulnk      
    1c34:	00 00 06    	return    

00001c36 <_read_analog>:

uint16_t read_analog(uint16_t pin_an) {
    1c36:	02 00 fa    	lnk       #0x2
    1c38:	00 0f 78    	mov.w     w0, [w14]
    AD1CHS = pin_an;
    1c3a:	9e 00 78    	mov.w     [w14], w1
    1c3c:	41 19 88    	mov.w     w1, 0x328
    AD1CON1bits.SAMP = 1;
    1c3e:	20 23 a8    	bset.b    0x320, #0x1
    while (AD1CON1bits.DONE == 0) {}
    1c40:	00 00 00    	nop       

00001c42 <.L3>:
    1c42:	00 19 80    	mov.w     0x320, w0
    1c44:	61 00 60    	and.w     w0, #0x1, w0
    1c46:	00 00 e0    	cp0.w     w0
    1c48:	fc ff 32    	bra       Z, 0x1c42 <.L3>
    return ADC1BUF0;
    1c4a:	00 18 80    	mov.w     0x300, w0
}
    1c4c:	00 80 fa    	ulnk      
    1c4e:	00 00 06    	return    
Disassembly of section .dinit:

00001c50 <.dinit>:
    1c50:	18 14 00    	nop       
    1c52:	06 00 00    	nop       
    1c54:	82 00 00    	nop       
    1c56:	10 20 30    	bra       OV, 0x5c78
    1c58:	40 50 60    	and.b     w0, [--w0], [w0--]
    1c5a:	18 10 00    	nop       
    1c5c:	00 04 00    	nop       
    1c5e:	80 00 00    	nop       
    1c60:	00 08 00    	nop       
    1c62:	02 00 00    	nop       
    1c64:	80 00 00    	nop       
    1c66:	04 08 00    	nop       
    1c68:	14 08 00    	nop       
    1c6a:	80 00 00    	nop       
    1c6c:	02 08 00    	nop       
    1c6e:	02 00 00    	nop       
    1c70:	80 00 00    	nop       
    1c72:	00 00 00    	nop       
Disassembly of section .isr:

00001c74 <__DefaultInterrupt>:
    1c74:	00 40 da    	break     
    1c76:	00 00 fe    	reset     
