

================================================================
== Vitis HLS Report for 'conv33'
================================================================
* Date:           Tue Oct 28 17:21:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129579|   129579|  1.296 ms|  1.296 ms|  129579|  129579|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                           |                                                                 |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42  |conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |     9250|     9250|  92.500 us|  92.500 us|    9250|    9250|       no|
        |grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49             |conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4             |      291|      291|   2.910 us|   2.910 us|     291|     291|       no|
        |grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56        |conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6        |   120325|   120325|   1.203 ms|   1.203 ms|  120325|  120325|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    4030|    9236|    -|
|Memory           |       22|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     187|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       22|     0|    4070|    9425|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     0|       1|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56        |conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6        |        0|   0|  3966|  8746|    0|
    |grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49             |conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4             |        0|   0|    21|   177|    0|
    |grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42  |conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |        0|   0|    43|   313|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                 |        0|   0|  4030|  9236|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_tile_U  |conv33_input_tile_RAM_1WNR_AUTO_1R1W  |       22|  0|   0|    0|  9248|   32|     1|       295936|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                      |       22|  0|   0|    0|  9248|   32|     1|       295936|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |conv2_to_conv3_read          |   9|          2|    1|          2|
    |grp_fu_79_ce                 |   9|          2|    1|          2|
    |grp_fu_83_ce                 |   9|          2|    1|          2|
    |grp_fu_87_ce                 |   9|          2|    1|          2|
    |grp_fu_91_ce                 |   9|          2|    1|          2|
    |grp_fu_95_ce                 |   9|          2|    1|          2|
    |input_tile_address0          |  14|          3|   14|         42|
    |input_tile_ce0               |  14|          3|    1|          3|
    |input_tile_ce1               |   9|          2|    1|          2|
    |input_tile_we0               |   9|          2|    1|          2|
    |layer3_output_tile_address0  |  14|          3|    9|         27|
    |layer3_output_tile_ce0       |  14|          3|    1|          3|
    |layer3_output_tile_d0        |  14|          3|   32|         96|
    |layer3_output_tile_we0       |  14|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 187|         40|   67|        196|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   5|   0|    5|          0|
    |empty_132_reg_74                                                                        |  32|   0|   32|          0|
    |grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg        |   1|   0|    1|          0|
    |grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |  40|   0|   40|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+--------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|              conv33|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|              conv33|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|              conv33|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11819_p_din0                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11819_p_din1                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11819_p_opcode                      |  out|    2|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11819_p_dout0                       |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11819_p_ce                          |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11823_p_din0                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11823_p_din1                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11823_p_opcode                      |  out|    2|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11823_p_dout0                       |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11823_p_ce                          |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11887_p_din0                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11887_p_din1                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11887_p_dout0                       |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11887_p_ce                          |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11891_p_din0                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11891_p_din1                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11891_p_dout0                       |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11891_p_ce                          |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11955_p_din0                        |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11955_p_dout0                       |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_fu_11955_p_ce                          |  out|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmax_float_s_fu_11962_p_din1   |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmax_float_s_fu_11962_p_dout0  |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmax_float_s_fu_11962_p_ready  |   in|    1|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmin_float_s_fu_11966_p_din1   |  out|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmin_float_s_fu_11966_p_dout0  |   in|   32|  ap_ctrl_hs|              conv33|  return value|
|grp_generic_fmin_float_s_fu_11966_p_ready  |   in|    1|  ap_ctrl_hs|              conv33|  return value|
|conv2_to_conv3_dout                        |   in|   32|     ap_fifo|      conv2_to_conv3|       pointer|
|conv2_to_conv3_empty_n                     |   in|    1|     ap_fifo|      conv2_to_conv3|       pointer|
|conv2_to_conv3_read                        |  out|    1|     ap_fifo|      conv2_to_conv3|       pointer|
|conv3_weights_address0                     |  out|   10|   ap_memory|       conv3_weights|         array|
|conv3_weights_ce0                          |  out|    1|   ap_memory|       conv3_weights|         array|
|conv3_weights_q0                           |   in|   32|   ap_memory|       conv3_weights|         array|
|conv3_weights_address1                     |  out|   10|   ap_memory|       conv3_weights|         array|
|conv3_weights_ce1                          |  out|    1|   ap_memory|       conv3_weights|         array|
|conv3_weights_q1                           |   in|   32|   ap_memory|       conv3_weights|         array|
|conv3_biases_read                          |   in|   32|     ap_none|   conv3_biases_read|        scalar|
|layer3_output_tile_address0                |  out|    9|   ap_memory|  layer3_output_tile|         array|
|layer3_output_tile_ce0                     |  out|    1|   ap_memory|  layer3_output_tile|         array|
|layer3_output_tile_we0                     |  out|    1|   ap_memory|  layer3_output_tile|         array|
|layer3_output_tile_d0                      |  out|   32|   ap_memory|  layer3_output_tile|         array|
|layer3_output_tile_q0                      |   in|   32|   ap_memory|  layer3_output_tile|         array|
+-------------------------------------------+-----+-----+------------+--------------------+--------------+

