vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/PCEnable/PC_enable_combinacional.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/SHIFT_2LEFT/26bits/SHIFT_2LEFT_26.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/somador.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/romDespacho2.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/romDespacho1.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/mux4.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/microPC.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/microCodigo.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/enderecamento.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/cntr32/cntrMIPS.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/Control_ALU/ALUcontrol.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux4x1/MIPS_Mux4x1_32bits_ORIGBALU.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux3x1/Mux3x1_32bits_OrigPC.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux2x1/MIPS_Mux2x1_32bits_OrigAALU.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux2x1/MIPS_Mux2x1_32bits_MemparaReg.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux2x1/MIPS_Mux2x1_32bits_IouD.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MUX/Mux2x1/MIPS_Mux2x1_5bits_RegEscrita.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/SHIFT_2LEFT/32bits/SHIFT_2LEFT_32.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/EXTEND_SIGNAL/EXTEND_SIGNAL.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/ULA/ULA_OAC.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/BREG/bregMIPS.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MEM/RAM_MIPS.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MIPS_MULTICICLO.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/REG32/reg32.vhd
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/db/MIPS_MULTICILO.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/db/altsyncram_8mc1.tdf
source_file = 1, C:/Users/User/Desktop/MIPS_MULTICILO/MEM/Mif1.mif
source_file = 1, mif1.mif
design_name = MIPS_MULTICICLO
instance = comp, \Clock~I\, Clock, MIPS_MULTICICLO, 1
instance = comp, \PC[0]~I\, PC[0], MIPS_MULTICICLO, 1
instance = comp, \PC[1]~I\, PC[1], MIPS_MULTICICLO, 1
instance = comp, \PC[2]~I\, PC[2], MIPS_MULTICICLO, 1
instance = comp, \PC[3]~I\, PC[3], MIPS_MULTICICLO, 1
instance = comp, \PC[4]~I\, PC[4], MIPS_MULTICICLO, 1
instance = comp, \PC[5]~I\, PC[5], MIPS_MULTICICLO, 1
instance = comp, \PC[6]~I\, PC[6], MIPS_MULTICICLO, 1
instance = comp, \PC[7]~I\, PC[7], MIPS_MULTICICLO, 1
instance = comp, \PC[8]~I\, PC[8], MIPS_MULTICICLO, 1
instance = comp, \PC[9]~I\, PC[9], MIPS_MULTICICLO, 1
instance = comp, \PC[10]~I\, PC[10], MIPS_MULTICICLO, 1
instance = comp, \PC[11]~I\, PC[11], MIPS_MULTICICLO, 1
instance = comp, \PC[12]~I\, PC[12], MIPS_MULTICICLO, 1
instance = comp, \PC[13]~I\, PC[13], MIPS_MULTICICLO, 1
instance = comp, \PC[14]~I\, PC[14], MIPS_MULTICICLO, 1
instance = comp, \PC[15]~I\, PC[15], MIPS_MULTICICLO, 1
instance = comp, \PC[16]~I\, PC[16], MIPS_MULTICICLO, 1
instance = comp, \PC[17]~I\, PC[17], MIPS_MULTICICLO, 1
instance = comp, \PC[18]~I\, PC[18], MIPS_MULTICICLO, 1
instance = comp, \PC[19]~I\, PC[19], MIPS_MULTICICLO, 1
instance = comp, \PC[20]~I\, PC[20], MIPS_MULTICICLO, 1
instance = comp, \PC[21]~I\, PC[21], MIPS_MULTICICLO, 1
instance = comp, \PC[22]~I\, PC[22], MIPS_MULTICICLO, 1
instance = comp, \PC[23]~I\, PC[23], MIPS_MULTICICLO, 1
instance = comp, \PC[24]~I\, PC[24], MIPS_MULTICICLO, 1
instance = comp, \PC[25]~I\, PC[25], MIPS_MULTICICLO, 1
instance = comp, \PC[26]~I\, PC[26], MIPS_MULTICICLO, 1
instance = comp, \PC[27]~I\, PC[27], MIPS_MULTICICLO, 1
instance = comp, \PC[28]~I\, PC[28], MIPS_MULTICICLO, 1
instance = comp, \PC[29]~I\, PC[29], MIPS_MULTICICLO, 1
instance = comp, \PC[30]~I\, PC[30], MIPS_MULTICICLO, 1
instance = comp, \PC[31]~I\, PC[31], MIPS_MULTICICLO, 1
instance = comp, \RI[0]~I\, RI[0], MIPS_MULTICICLO, 1
instance = comp, \RI[1]~I\, RI[1], MIPS_MULTICICLO, 1
instance = comp, \RI[2]~I\, RI[2], MIPS_MULTICICLO, 1
instance = comp, \RI[3]~I\, RI[3], MIPS_MULTICICLO, 1
instance = comp, \RI[4]~I\, RI[4], MIPS_MULTICICLO, 1
instance = comp, \RI[5]~I\, RI[5], MIPS_MULTICICLO, 1
instance = comp, \RI[6]~I\, RI[6], MIPS_MULTICICLO, 1
instance = comp, \RI[7]~I\, RI[7], MIPS_MULTICICLO, 1
instance = comp, \RI[8]~I\, RI[8], MIPS_MULTICICLO, 1
instance = comp, \RI[9]~I\, RI[9], MIPS_MULTICICLO, 1
instance = comp, \RI[10]~I\, RI[10], MIPS_MULTICICLO, 1
instance = comp, \RI[11]~I\, RI[11], MIPS_MULTICICLO, 1
instance = comp, \RI[12]~I\, RI[12], MIPS_MULTICICLO, 1
instance = comp, \RI[13]~I\, RI[13], MIPS_MULTICICLO, 1
instance = comp, \RI[14]~I\, RI[14], MIPS_MULTICICLO, 1
instance = comp, \RI[15]~I\, RI[15], MIPS_MULTICICLO, 1
instance = comp, \RI[16]~I\, RI[16], MIPS_MULTICICLO, 1
instance = comp, \RI[17]~I\, RI[17], MIPS_MULTICICLO, 1
instance = comp, \RI[18]~I\, RI[18], MIPS_MULTICICLO, 1
instance = comp, \RI[19]~I\, RI[19], MIPS_MULTICICLO, 1
instance = comp, \RI[20]~I\, RI[20], MIPS_MULTICICLO, 1
instance = comp, \RI[21]~I\, RI[21], MIPS_MULTICICLO, 1
instance = comp, \RI[22]~I\, RI[22], MIPS_MULTICICLO, 1
instance = comp, \RI[23]~I\, RI[23], MIPS_MULTICICLO, 1
instance = comp, \RI[24]~I\, RI[24], MIPS_MULTICICLO, 1
instance = comp, \RI[25]~I\, RI[25], MIPS_MULTICICLO, 1
instance = comp, \RI[26]~I\, RI[26], MIPS_MULTICICLO, 1
instance = comp, \RI[27]~I\, RI[27], MIPS_MULTICICLO, 1
instance = comp, \RI[28]~I\, RI[28], MIPS_MULTICICLO, 1
instance = comp, \RI[29]~I\, RI[29], MIPS_MULTICICLO, 1
instance = comp, \RI[30]~I\, RI[30], MIPS_MULTICICLO, 1
instance = comp, \RI[31]~I\, RI[31], MIPS_MULTICICLO, 1
instance = comp, \RDM[0]~I\, RDM[0], MIPS_MULTICICLO, 1
instance = comp, \RDM[1]~I\, RDM[1], MIPS_MULTICICLO, 1
instance = comp, \RDM[2]~I\, RDM[2], MIPS_MULTICICLO, 1
instance = comp, \RDM[3]~I\, RDM[3], MIPS_MULTICICLO, 1
instance = comp, \RDM[4]~I\, RDM[4], MIPS_MULTICICLO, 1
instance = comp, \RDM[5]~I\, RDM[5], MIPS_MULTICICLO, 1
instance = comp, \RDM[6]~I\, RDM[6], MIPS_MULTICICLO, 1
instance = comp, \RDM[7]~I\, RDM[7], MIPS_MULTICICLO, 1
instance = comp, \RDM[8]~I\, RDM[8], MIPS_MULTICICLO, 1
instance = comp, \RDM[9]~I\, RDM[9], MIPS_MULTICICLO, 1
instance = comp, \RDM[10]~I\, RDM[10], MIPS_MULTICICLO, 1
instance = comp, \RDM[11]~I\, RDM[11], MIPS_MULTICICLO, 1
instance = comp, \RDM[12]~I\, RDM[12], MIPS_MULTICICLO, 1
instance = comp, \RDM[13]~I\, RDM[13], MIPS_MULTICICLO, 1
instance = comp, \RDM[14]~I\, RDM[14], MIPS_MULTICICLO, 1
instance = comp, \RDM[15]~I\, RDM[15], MIPS_MULTICICLO, 1
instance = comp, \RDM[16]~I\, RDM[16], MIPS_MULTICICLO, 1
instance = comp, \RDM[17]~I\, RDM[17], MIPS_MULTICICLO, 1
instance = comp, \RDM[18]~I\, RDM[18], MIPS_MULTICICLO, 1
instance = comp, \RDM[19]~I\, RDM[19], MIPS_MULTICICLO, 1
instance = comp, \RDM[20]~I\, RDM[20], MIPS_MULTICICLO, 1
instance = comp, \RDM[21]~I\, RDM[21], MIPS_MULTICICLO, 1
instance = comp, \RDM[22]~I\, RDM[22], MIPS_MULTICICLO, 1
instance = comp, \RDM[23]~I\, RDM[23], MIPS_MULTICICLO, 1
instance = comp, \RDM[24]~I\, RDM[24], MIPS_MULTICICLO, 1
instance = comp, \RDM[25]~I\, RDM[25], MIPS_MULTICICLO, 1
instance = comp, \RDM[26]~I\, RDM[26], MIPS_MULTICICLO, 1
instance = comp, \RDM[27]~I\, RDM[27], MIPS_MULTICICLO, 1
instance = comp, \RDM[28]~I\, RDM[28], MIPS_MULTICICLO, 1
instance = comp, \RDM[29]~I\, RDM[29], MIPS_MULTICICLO, 1
instance = comp, \RDM[30]~I\, RDM[30], MIPS_MULTICICLO, 1
instance = comp, \RDM[31]~I\, RDM[31], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[0]~I\, SaidaALU[0], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[1]~I\, SaidaALU[1], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[2]~I\, SaidaALU[2], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[3]~I\, SaidaALU[3], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[4]~I\, SaidaALU[4], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[5]~I\, SaidaALU[5], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[6]~I\, SaidaALU[6], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[7]~I\, SaidaALU[7], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[8]~I\, SaidaALU[8], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[9]~I\, SaidaALU[9], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[10]~I\, SaidaALU[10], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[11]~I\, SaidaALU[11], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[12]~I\, SaidaALU[12], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[13]~I\, SaidaALU[13], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[14]~I\, SaidaALU[14], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[15]~I\, SaidaALU[15], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[16]~I\, SaidaALU[16], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[17]~I\, SaidaALU[17], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[18]~I\, SaidaALU[18], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[19]~I\, SaidaALU[19], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[20]~I\, SaidaALU[20], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[21]~I\, SaidaALU[21], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[22]~I\, SaidaALU[22], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[23]~I\, SaidaALU[23], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[24]~I\, SaidaALU[24], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[25]~I\, SaidaALU[25], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[26]~I\, SaidaALU[26], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[27]~I\, SaidaALU[27], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[28]~I\, SaidaALU[28], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[29]~I\, SaidaALU[29], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[30]~I\, SaidaALU[30], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[31]~I\, SaidaALU[31], MIPS_MULTICICLO, 1
