# Frequency Divider (50â€¯MHz to 1â€¯MHz)

This Verilog module implements a **frequency divider** that converts a 50â€¯MHz input clock into a 1â€¯MHz output clock signal. It uses a simple counter-based method to toggle the output signal every 25 clock cycles of the input.

---

## âš™ï¸ Module: `freq`

### ğŸ”§ Ports

| Signal       | Direction | Width | Description                        |
|--------------|-----------|-------|------------------------------------|
| `clk_50MHz`  | Input     | 1-bit | System input clock (50â€¯MHz)        |
| `clk_1MHz`   | Output    | 1-bit | Derived output clock (1â€¯MHz)       |

---

## ğŸ“ Functionality

- The module uses a 26-bit counter to count up to 50 million cycles of the 50â€¯MHz clock.
- For the **first 25 million** cycles, `clk_1MHz` is held HIGH.
- For the **next 25 million** cycles, `clk_1MHz` is held LOW.
- This generates a square wave with a period of 50â€¯Âµs (1â€¯MHz frequency).

### â± Timing

- Input clock frequency: 50â€¯MHz (20â€¯ns period)
- Counter max value: 49,999,999
- Output clock toggles every 25,000,000 cycles â†’ 1â€¯MHz (500â€¯ns high, 500â€¯ns low)

---

## ğŸ§  Implementation Notes

- Uses a 26-bit counter to count up to 50 million.
- `clk_1MHz` is initially set to `1` in an `initial` block.
- Output is updated on every rising edge of the input clock.
- The output is a **50% duty cycle** square wave.

---

## ğŸ” Example Waveform

| Time (ns) | `clk_50MHz` | `counter` | `clk_1MHz` |
|-----------|-------------|-----------|------------|
| 0         | â†‘           | 0         | 1          |
| ...       | ...         | ...       | ...        |
| 500,000   | â†‘           | 25M       | 0          |
| 1,000,000 | â†‘           | 50M       | 1 (reset)  |

---


