############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name IGCN "IGCN"
set_directive_pipeline "IGCN/IGCN_label0"
set_directive_loop_tripcount -min 5 -max 5 "t/t_label1"
