# 02_uart
UART TX/RX design in SystemVerilog with optional FIFO, baud generator and testbench.
