
ALL_PID2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f168  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000035c0  0800f350  0800f350  0001f350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012910  08012910  000301e8  2**0
                  CONTENTS
  4 .ARM          00000000  08012910  08012910  000301e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012910  08012910  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012910  08012910  00022910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012914  08012914  00022914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08012918  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  200001e8  08012b00  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  08012b00  000305b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e41  00000000  00000000  00030211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e2  00000000  00000000  00046052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  00049338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001288  00000000  00000000  0004a6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cd5a  00000000  00000000  0004b980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a60d  00000000  00000000  000686da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a10c6  00000000  00000000  00082ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00123dad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a00  00000000  00000000  00123e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800f338 	.word	0x0800f338

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	0800f338 	.word	0x0800f338

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800028a:	2afd      	cmp	r2, #253	; 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	; 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	; 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_f2iz>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010b8:	d30f      	bcc.n	80010da <__aeabi_f2iz+0x2a>
 80010ba:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010be:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010c2:	d90d      	bls.n	80010e0 <__aeabi_f2iz+0x30>
 80010c4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010cc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010d0:	fa23 f002 	lsr.w	r0, r3, r2
 80010d4:	bf18      	it	ne
 80010d6:	4240      	negne	r0, r0
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr
 80010e0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e4:	d101      	bne.n	80010ea <__aeabi_f2iz+0x3a>
 80010e6:	0242      	lsls	r2, r0, #9
 80010e8:	d105      	bne.n	80010f6 <__aeabi_f2iz+0x46>
 80010ea:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010ee:	bf08      	it	eq
 80010f0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	4605      	mov	r5, r0
 8001140:	460c      	mov	r4, r1
 8001142:	2200      	movs	r2, #0
 8001144:	2300      	movs	r3, #0
 8001146:	4628      	mov	r0, r5
 8001148:	4621      	mov	r1, r4
 800114a:	f7ff fd57 	bl	8000bfc <__aeabi_dcmplt>
 800114e:	b928      	cbnz	r0, 800115c <__aeabi_d2lz+0x20>
 8001150:	4628      	mov	r0, r5
 8001152:	4621      	mov	r1, r4
 8001154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001158:	f000 b80a 	b.w	8001170 <__aeabi_d2ulz>
 800115c:	4628      	mov	r0, r5
 800115e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001162:	f000 f805 	bl	8001170 <__aeabi_d2ulz>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	bd38      	pop	{r3, r4, r5, pc}
 800116e:	bf00      	nop

08001170 <__aeabi_d2ulz>:
 8001170:	b5d0      	push	{r4, r6, r7, lr}
 8001172:	2200      	movs	r2, #0
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <__aeabi_d2ulz+0x34>)
 8001176:	4606      	mov	r6, r0
 8001178:	460f      	mov	r7, r1
 800117a:	f7ff facd 	bl	8000718 <__aeabi_dmul>
 800117e:	f7ff fda3 	bl	8000cc8 <__aeabi_d2uiz>
 8001182:	4604      	mov	r4, r0
 8001184:	f7ff fa4e 	bl	8000624 <__aeabi_ui2d>
 8001188:	2200      	movs	r2, #0
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <__aeabi_d2ulz+0x38>)
 800118c:	f7ff fac4 	bl	8000718 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4630      	mov	r0, r6
 8001196:	4639      	mov	r1, r7
 8001198:	f7ff f906 	bl	80003a8 <__aeabi_dsub>
 800119c:	f7ff fd94 	bl	8000cc8 <__aeabi_d2uiz>
 80011a0:	4621      	mov	r1, r4
 80011a2:	bdd0      	pop	{r4, r6, r7, pc}
 80011a4:	3df00000 	.word	0x3df00000
 80011a8:	41f00000 	.word	0x41f00000

080011ac <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	; 0x38
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]
 80011c2:	615a      	str	r2, [r3, #20]
 80011c4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011c6:	463b      	mov	r3, r7
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
 80011d4:	615a      	str	r2, [r3, #20]
 80011d6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011d8:	4b30      	ldr	r3, [pc, #192]	; (800129c <MX_FSMC_Init+0xf0>)
 80011da:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80011de:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011e0:	4b2e      	ldr	r3, [pc, #184]	; (800129c <MX_FSMC_Init+0xf0>)
 80011e2:	4a2f      	ldr	r2, [pc, #188]	; (80012a0 <MX_FSMC_Init+0xf4>)
 80011e4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80011e6:	4b2d      	ldr	r3, [pc, #180]	; (800129c <MX_FSMC_Init+0xf0>)
 80011e8:	2206      	movs	r2, #6
 80011ea:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MX_FSMC_Init+0xf0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011f2:	4b2a      	ldr	r3, [pc, #168]	; (800129c <MX_FSMC_Init+0xf0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011f8:	4b28      	ldr	r3, [pc, #160]	; (800129c <MX_FSMC_Init+0xf0>)
 80011fa:	2210      	movs	r2, #16
 80011fc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MX_FSMC_Init+0xf0>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001204:	4b25      	ldr	r3, [pc, #148]	; (800129c <MX_FSMC_Init+0xf0>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800120a:	4b24      	ldr	r3, [pc, #144]	; (800129c <MX_FSMC_Init+0xf0>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001210:	4b22      	ldr	r3, [pc, #136]	; (800129c <MX_FSMC_Init+0xf0>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <MX_FSMC_Init+0xf0>)
 8001218:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800121c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800121e:	4b1f      	ldr	r3, [pc, #124]	; (800129c <MX_FSMC_Init+0xf0>)
 8001220:	2200      	movs	r2, #0
 8001222:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001224:	4b1d      	ldr	r3, [pc, #116]	; (800129c <MX_FSMC_Init+0xf0>)
 8001226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800122a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <MX_FSMC_Init+0xf0>)
 800122e:	2200      	movs	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001232:	4b1a      	ldr	r3, [pc, #104]	; (800129c <MX_FSMC_Init+0xf0>)
 8001234:	2200      	movs	r2, #0
 8001236:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800123c:	230f      	movs	r3, #15
 800123e:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001248:	2310      	movs	r3, #16
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800124c:	2311      	movs	r3, #17
 800124e:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001250:	2300      	movs	r3, #0
 8001252:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001258:	230f      	movs	r3, #15
 800125a:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 800125c:	2301      	movs	r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001264:	2310      	movs	r3, #16
 8001266:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001268:	2311      	movs	r3, #17
 800126a:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800126c:	2300      	movs	r3, #0
 800126e:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001270:	463a      	mov	r2, r7
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	4808      	ldr	r0, [pc, #32]	; (800129c <MX_FSMC_Init+0xf0>)
 800127a:	f006 ff0b 	bl	8008094 <HAL_SRAM_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001284:	f001 fabc 	bl	8002800 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <MX_FSMC_Init+0xf8>)
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <MX_FSMC_Init+0xf8>)
 800128e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001292:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001294:	bf00      	nop
 8001296:	3738      	adds	r7, #56	; 0x38
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000204 	.word	0x20000204
 80012a0:	a0000104 	.word	0xa0000104
 80012a4:	40010000 	.word	0x40010000

080012a8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <HAL_FSMC_MspInit+0x94>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d136      	bne.n	8001332 <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 80012c4:	4b1d      	ldr	r3, [pc, #116]	; (800133c <HAL_FSMC_MspInit+0x94>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	4a1c      	ldr	r2, [pc, #112]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d4:	6153      	str	r3, [r2, #20]
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin;
 80012e2:	f241 0301 	movw	r3, #4097	; 0x1001
 80012e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e8:	2302      	movs	r3, #2
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ec:	2303      	movs	r3, #3
 80012ee:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4619      	mov	r1, r3
 80012f6:	4813      	ldr	r0, [pc, #76]	; (8001344 <HAL_FSMC_MspInit+0x9c>)
 80012f8:	f005 ff9c 	bl	8007234 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012fc:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001300:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	4619      	mov	r1, r3
 8001310:	480d      	ldr	r0, [pc, #52]	; (8001348 <HAL_FSMC_MspInit+0xa0>)
 8001312:	f005 ff8f 	bl	8007234 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001316:	f24c 7333 	movw	r3, #50995	; 0xc733
 800131a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|LCD_RD_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001324:	f107 0308 	add.w	r3, r7, #8
 8001328:	4619      	mov	r1, r3
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <HAL_FSMC_MspInit+0xa4>)
 800132c:	f005 ff82 	bl	8007234 <HAL_GPIO_Init>
 8001330:	e000      	b.n	8001334 <HAL_FSMC_MspInit+0x8c>
    return;
 8001332:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000024c 	.word	0x2000024c
 8001340:	40021000 	.word	0x40021000
 8001344:	40012000 	.word	0x40012000
 8001348:	40011800 	.word	0x40011800
 800134c:	40011400 	.word	0x40011400

08001350 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001358:	f7ff ffa6 	bl	80012a8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08c      	sub	sp, #48	; 0x30
 8001368:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 0320 	add.w	r3, r7, #32
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001378:	4b69      	ldr	r3, [pc, #420]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	4a68      	ldr	r2, [pc, #416]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800137e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001382:	6193      	str	r3, [r2, #24]
 8001384:	4b66      	ldr	r3, [pc, #408]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800138c:	61fb      	str	r3, [r7, #28]
 800138e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001390:	4b63      	ldr	r3, [pc, #396]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a62      	ldr	r2, [pc, #392]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b60      	ldr	r3, [pc, #384]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	61bb      	str	r3, [r7, #24]
 80013a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a8:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	4a5c      	ldr	r2, [pc, #368]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b2:	6193      	str	r3, [r2, #24]
 80013b4:	4b5a      	ldr	r3, [pc, #360]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c0:	4b57      	ldr	r3, [pc, #348]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a56      	ldr	r2, [pc, #344]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013c6:	f043 0304 	orr.w	r3, r3, #4
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b54      	ldr	r3, [pc, #336]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0304 	and.w	r3, r3, #4
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d8:	4b51      	ldr	r3, [pc, #324]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a50      	ldr	r2, [pc, #320]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013de:	f043 0308 	orr.w	r3, r3, #8
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b4e      	ldr	r3, [pc, #312]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013f0:	4b4b      	ldr	r3, [pc, #300]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a4a      	ldr	r2, [pc, #296]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b48      	ldr	r3, [pc, #288]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001408:	4b45      	ldr	r3, [pc, #276]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a44      	ldr	r2, [pc, #272]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800140e:	f043 0320 	orr.w	r3, r3, #32
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b42      	ldr	r3, [pc, #264]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0320 	and.w	r3, r3, #32
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	2120      	movs	r1, #32
 8001424:	483f      	ldr	r0, [pc, #252]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001426:	f006 f8b0 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2140      	movs	r1, #64	; 0x40
 800142e:	483d      	ldr	r0, [pc, #244]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001430:	f006 f8ab 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2102      	movs	r1, #2
 8001438:	483b      	ldr	r0, [pc, #236]	; (8001528 <MX_GPIO_Init+0x1c4>)
 800143a:	f006 f8a6 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	2104      	movs	r1, #4
 8001442:	4839      	ldr	r0, [pc, #228]	; (8001528 <MX_GPIO_Init+0x1c4>)
 8001444:	f006 f8a1 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|LED0_Pin, GPIO_PIN_SET);
 8001448:	2201      	movs	r2, #1
 800144a:	2121      	movs	r1, #33	; 0x21
 800144c:	4837      	ldr	r0, [pc, #220]	; (800152c <MX_GPIO_Init+0x1c8>)
 800144e:	f006 f89c 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001458:	4834      	ldr	r0, [pc, #208]	; (800152c <MX_GPIO_Init+0x1c8>)
 800145a:	f006 f896 	bl	800758a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800145e:	2308      	movs	r3, #8
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	4619      	mov	r1, r3
 8001470:	482c      	ldr	r0, [pc, #176]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001472:	f005 fedf 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8001476:	2310      	movs	r3, #16
 8001478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147e:	2301      	movs	r3, #1
 8001480:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	4619      	mov	r1, r3
 8001488:	4826      	ldr	r0, [pc, #152]	; (8001524 <MX_GPIO_Init+0x1c0>)
 800148a:	f005 fed3 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INB1_Pin|INB2_Pin;
 800148e:	2360      	movs	r3, #96	; 0x60
 8001490:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001496:	2301      	movs	r3, #1
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149a:	2303      	movs	r3, #3
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	4619      	mov	r1, r3
 80014a4:	481f      	ldr	r0, [pc, #124]	; (8001524 <MX_GPIO_Init+0x1c0>)
 80014a6:	f005 fec5 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin;
 80014aa:	2306      	movs	r3, #6
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014ba:	f107 0320 	add.w	r3, r7, #32
 80014be:	4619      	mov	r1, r3
 80014c0:	4819      	ldr	r0, [pc, #100]	; (8001528 <MX_GPIO_Init+0x1c4>)
 80014c2:	f005 feb7 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80014c6:	2301      	movs	r3, #1
 80014c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ce:	2302      	movs	r3, #2
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 0320 	add.w	r3, r7, #32
 80014d6:	4619      	mov	r1, r3
 80014d8:	4815      	ldr	r0, [pc, #84]	; (8001530 <MX_GPIO_Init+0x1cc>)
 80014da:	f005 feab 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LED0_Pin;
 80014de:	2321      	movs	r3, #33	; 0x21
 80014e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	f107 0320 	add.w	r3, r7, #32
 80014f2:	4619      	mov	r1, r3
 80014f4:	480d      	ldr	r0, [pc, #52]	; (800152c <MX_GPIO_Init+0x1c8>)
 80014f6:	f005 fe9d 	bl	8007234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80014fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001504:	2302      	movs	r3, #2
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001508:	2303      	movs	r3, #3
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0320 	add.w	r3, r7, #32
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	; (800152c <MX_GPIO_Init+0x1c8>)
 8001514:	f005 fe8e 	bl	8007234 <HAL_GPIO_Init>

}
 8001518:	bf00      	nop
 800151a:	3730      	adds	r7, #48	; 0x30
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40021000 	.word	0x40021000
 8001524:	40011800 	.word	0x40011800
 8001528:	40011c00 	.word	0x40011c00
 800152c:	40010c00 	.word	0x40010c00
 8001530:	40010800 	.word	0x40010800

08001534 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C2_Init+0x50>)
 800153a:	4a13      	ldr	r2, [pc, #76]	; (8001588 <MX_I2C2_Init+0x54>)
 800153c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C2_Init+0x50>)
 8001540:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_I2C2_Init+0x58>)
 8001542:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C2_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_I2C2_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_I2C2_Init+0x50>)
 8001552:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001556:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <MX_I2C2_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_I2C2_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <MX_I2C2_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_I2C2_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <MX_I2C2_Init+0x50>)
 8001572:	f006 f83b 	bl	80075ec <HAL_I2C_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800157c:	f001 f940 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000250 	.word	0x20000250
 8001588:	40005800 	.word	0x40005800
 800158c:	00061a80 	.word	0x00061a80

08001590 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a16      	ldr	r2, [pc, #88]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d124      	bne.n	80015fa <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015b6:	f043 0308 	orr.w	r3, r3, #8
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0308 	and.w	r3, r3, #8
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ce:	2312      	movs	r3, #18
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d2:	2303      	movs	r3, #3
 80015d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	4619      	mov	r1, r3
 80015dc:	480b      	ldr	r0, [pc, #44]	; (800160c <HAL_I2C_MspInit+0x7c>)
 80015de:	f005 fe29 	bl	8007234 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a08      	ldr	r2, [pc, #32]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40005800 	.word	0x40005800
 8001608:	40021000 	.word	0x40021000
 800160c:	40010c00 	.word	0x40010c00

08001610 <PID_Loc>:
//    return PIDLoc;
//}

/* PID */
float PID_Loc(float SetValue, float ActualValue, PID_IncTypeDef *PID)
{
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    float deltaU;  // 
    static int16_t err_lowout, err_lowout_last;

    /*  */
    PID->Ek = SetValue - ActualValue;
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff fbc6 	bl	8000db0 <__aeabi_fsub>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	60da      	str	r2, [r3, #12]
    err_lowout = 0.3 * PID->Ek + 0.7 * err_lowout_last;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff f819 	bl	8000668 <__aeabi_f2d>
 8001636:	a35a      	add	r3, pc, #360	; (adr r3, 80017a0 <PID_Loc+0x190>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7ff f86c 	bl	8000718 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4614      	mov	r4, r2
 8001646:	461d      	mov	r5, r3
 8001648:	4b59      	ldr	r3, [pc, #356]	; (80017b0 <PID_Loc+0x1a0>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fff8 	bl	8000644 <__aeabi_i2d>
 8001654:	a354      	add	r3, pc, #336	; (adr r3, 80017a8 <PID_Loc+0x198>)
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f85d 	bl	8000718 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fea1 	bl	80003ac <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fb01 	bl	8000c78 <__aeabi_d2iz>
 8001676:	4603      	mov	r3, r0
 8001678:	b21a      	sxth	r2, r3
 800167a:	4b4e      	ldr	r3, [pc, #312]	; (80017b4 <PID_Loc+0x1a4>)
 800167c:	801a      	strh	r2, [r3, #0]
    err_lowout_last = err_lowout;
 800167e:	4b4d      	ldr	r3, [pc, #308]	; (80017b4 <PID_Loc+0x1a4>)
 8001680:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001684:	4b4a      	ldr	r3, [pc, #296]	; (80017b0 <PID_Loc+0x1a0>)
 8001686:	801a      	strh	r2, [r3, #0]

    /* PID */
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681c      	ldr	r4, [r3, #0]
 800168c:	4b49      	ldr	r3, [pc, #292]	; (80017b4 <PID_Loc+0x1a4>)
 800168e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fc42 	bl	8000f1c <__aeabi_i2f>
 8001698:	4602      	mov	r2, r0
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	4619      	mov	r1, r3
 80016a0:	4610      	mov	r0, r2
 80016a2:	f7ff fb85 	bl	8000db0 <__aeabi_fsub>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4619      	mov	r1, r3
 80016aa:	4620      	mov	r0, r4
 80016ac:	f7fe fdc4 	bl	8000238 <__aeabi_fmul>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461d      	mov	r5, r3
             PID->Ki * err_lowout +
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685c      	ldr	r4, [r3, #4]
 80016b8:	4b3e      	ldr	r3, [pc, #248]	; (80017b4 <PID_Loc+0x1a4>)
 80016ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fc2c 	bl	8000f1c <__aeabi_i2f>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4619      	mov	r1, r3
 80016c8:	4620      	mov	r0, r4
 80016ca:	f7fe fdb5 	bl	8000238 <__aeabi_fmul>
 80016ce:	4603      	mov	r3, r0
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 80016d0:	4619      	mov	r1, r3
 80016d2:	4628      	mov	r0, r5
 80016d4:	f7ff fb6e 	bl	8000db4 <__addsf3>
 80016d8:	4603      	mov	r3, r0
 80016da:	461e      	mov	r6, r3
             PID->Kd * (err_lowout - 2 * PID->Ek1 + PID->Ek2);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689c      	ldr	r4, [r3, #8]
 80016e0:	4b34      	ldr	r3, [pc, #208]	; (80017b4 <PID_Loc+0x1a4>)
 80016e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fc18 	bl	8000f1c <__aeabi_i2f>
 80016ec:	4605      	mov	r5, r0
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	4619      	mov	r1, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fb5d 	bl	8000db4 <__addsf3>
 80016fa:	4603      	mov	r3, r0
 80016fc:	4619      	mov	r1, r3
 80016fe:	4628      	mov	r0, r5
 8001700:	f7ff fb56 	bl	8000db0 <__aeabi_fsub>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	4619      	mov	r1, r3
 800170e:	4610      	mov	r0, r2
 8001710:	f7ff fb50 	bl	8000db4 <__addsf3>
 8001714:	4603      	mov	r3, r0
 8001716:	4619      	mov	r1, r3
 8001718:	4620      	mov	r0, r4
 800171a:	f7fe fd8d 	bl	8000238 <__aeabi_fmul>
 800171e:	4603      	mov	r3, r0
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 8001720:	4619      	mov	r1, r3
 8001722:	4630      	mov	r0, r6
 8001724:	f7ff fb46 	bl	8000db4 <__addsf3>
 8001728:	4603      	mov	r3, r0
 800172a:	61fb      	str	r3, [r7, #28]

    /*  */
    PID->Ek2 = PID->Ek1;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	615a      	str	r2, [r3, #20]
    PID->Ek1 = err_lowout;
 8001734:	4b1f      	ldr	r3, [pc, #124]	; (80017b4 <PID_Loc+0x1a4>)
 8001736:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fbee 	bl	8000f1c <__aeabi_i2f>
 8001740:	4602      	mov	r2, r0
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	611a      	str	r2, [r3, #16]

    /*  */
    PID->LastOutput += deltaU;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	69f9      	ldr	r1, [r7, #28]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fb31 	bl	8000db4 <__addsf3>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	619a      	str	r2, [r3, #24]

    /*  */
    const float OutMax = 5000.0f;
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <PID_Loc+0x1a8>)
 800175c:	61bb      	str	r3, [r7, #24]
    const float OutMin = -5000.0f;
 800175e:	4b17      	ldr	r3, [pc, #92]	; (80017bc <PID_Loc+0x1ac>)
 8001760:	617b      	str	r3, [r7, #20]

    if(PID->LastOutput > OutMax) PID->LastOutput = OutMax;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	4619      	mov	r1, r3
 8001768:	69b8      	ldr	r0, [r7, #24]
 800176a:	f7ff fc79 	bl	8001060 <__aeabi_fcmplt>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <PID_Loc+0x16c>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	619a      	str	r2, [r3, #24]
 800177a:	e00b      	b.n	8001794 <PID_Loc+0x184>
    else if(PID->LastOutput < OutMin) PID->LastOutput = OutMin;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	4619      	mov	r1, r3
 8001782:	6978      	ldr	r0, [r7, #20]
 8001784:	f7ff fc8a 	bl	800109c <__aeabi_fcmpgt>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <PID_Loc+0x184>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	619a      	str	r2, [r3, #24]

    return PID->LastOutput;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	699b      	ldr	r3, [r3, #24]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3724      	adds	r7, #36	; 0x24
 800179c:	46bd      	mov	sp, r7
 800179e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a0:	33333333 	.word	0x33333333
 80017a4:	3fd33333 	.word	0x3fd33333
 80017a8:	66666666 	.word	0x66666666
 80017ac:	3fe66666 	.word	0x3fe66666
 80017b0:	200002e0 	.word	0x200002e0
 80017b4:	200002e2 	.word	0x200002e2
 80017b8:	459c4000 	.word	0x459c4000
 80017bc:	c59c4000 	.word	0xc59c4000

080017c0 <PID_Loc1>:


float PID_Loc1(float SetValue, float ActualValue, PID_IncTypeDef *PID)
{
 80017c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c2:	b089      	sub	sp, #36	; 0x24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
    float deltaU;  // 
    static int16_t err_lowout, err_lowout_last;

    /*  */
    PID->Ek = SetValue - ActualValue;
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f7ff faee 	bl	8000db0 <__aeabi_fsub>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	60da      	str	r2, [r3, #12]
    err_lowout = 0.3 * PID->Ek + 0.7 * err_lowout_last;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe ff41 	bl	8000668 <__aeabi_f2d>
 80017e6:	a35a      	add	r3, pc, #360	; (adr r3, 8001950 <PID_Loc1+0x190>)
 80017e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ec:	f7fe ff94 	bl	8000718 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4614      	mov	r4, r2
 80017f6:	461d      	mov	r5, r3
 80017f8:	4b59      	ldr	r3, [pc, #356]	; (8001960 <PID_Loc1+0x1a0>)
 80017fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe ff20 	bl	8000644 <__aeabi_i2d>
 8001804:	a354      	add	r3, pc, #336	; (adr r3, 8001958 <PID_Loc1+0x198>)
 8001806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180a:	f7fe ff85 	bl	8000718 <__aeabi_dmul>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe fdc9 	bl	80003ac <__adddf3>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff fa29 	bl	8000c78 <__aeabi_d2iz>
 8001826:	4603      	mov	r3, r0
 8001828:	b21a      	sxth	r2, r3
 800182a:	4b4e      	ldr	r3, [pc, #312]	; (8001964 <PID_Loc1+0x1a4>)
 800182c:	801a      	strh	r2, [r3, #0]
    err_lowout_last = err_lowout;
 800182e:	4b4d      	ldr	r3, [pc, #308]	; (8001964 <PID_Loc1+0x1a4>)
 8001830:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001834:	4b4a      	ldr	r3, [pc, #296]	; (8001960 <PID_Loc1+0x1a0>)
 8001836:	801a      	strh	r2, [r3, #0]

    /* PID */
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681c      	ldr	r4, [r3, #0]
 800183c:	4b49      	ldr	r3, [pc, #292]	; (8001964 <PID_Loc1+0x1a4>)
 800183e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff fb6a 	bl	8000f1c <__aeabi_i2f>
 8001848:	4602      	mov	r2, r0
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	4619      	mov	r1, r3
 8001850:	4610      	mov	r0, r2
 8001852:	f7ff faad 	bl	8000db0 <__aeabi_fsub>
 8001856:	4603      	mov	r3, r0
 8001858:	4619      	mov	r1, r3
 800185a:	4620      	mov	r0, r4
 800185c:	f7fe fcec 	bl	8000238 <__aeabi_fmul>
 8001860:	4603      	mov	r3, r0
 8001862:	461d      	mov	r5, r3
             PID->Ki * err_lowout +
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685c      	ldr	r4, [r3, #4]
 8001868:	4b3e      	ldr	r3, [pc, #248]	; (8001964 <PID_Loc1+0x1a4>)
 800186a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff fb54 	bl	8000f1c <__aeabi_i2f>
 8001874:	4603      	mov	r3, r0
 8001876:	4619      	mov	r1, r3
 8001878:	4620      	mov	r0, r4
 800187a:	f7fe fcdd 	bl	8000238 <__aeabi_fmul>
 800187e:	4603      	mov	r3, r0
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 8001880:	4619      	mov	r1, r3
 8001882:	4628      	mov	r0, r5
 8001884:	f7ff fa96 	bl	8000db4 <__addsf3>
 8001888:	4603      	mov	r3, r0
 800188a:	461e      	mov	r6, r3
             PID->Kd * (err_lowout - 2 * PID->Ek1 + PID->Ek2);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689c      	ldr	r4, [r3, #8]
 8001890:	4b34      	ldr	r3, [pc, #208]	; (8001964 <PID_Loc1+0x1a4>)
 8001892:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fb40 	bl	8000f1c <__aeabi_i2f>
 800189c:	4605      	mov	r5, r0
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
 80018a2:	4619      	mov	r1, r3
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff fa85 	bl	8000db4 <__addsf3>
 80018aa:	4603      	mov	r3, r0
 80018ac:	4619      	mov	r1, r3
 80018ae:	4628      	mov	r0, r5
 80018b0:	f7ff fa7e 	bl	8000db0 <__aeabi_fsub>
 80018b4:	4603      	mov	r3, r0
 80018b6:	461a      	mov	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	695b      	ldr	r3, [r3, #20]
 80018bc:	4619      	mov	r1, r3
 80018be:	4610      	mov	r0, r2
 80018c0:	f7ff fa78 	bl	8000db4 <__addsf3>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4619      	mov	r1, r3
 80018c8:	4620      	mov	r0, r4
 80018ca:	f7fe fcb5 	bl	8000238 <__aeabi_fmul>
 80018ce:	4603      	mov	r3, r0
    deltaU = PID->Kp * (err_lowout - PID->Ek1) +
 80018d0:	4619      	mov	r1, r3
 80018d2:	4630      	mov	r0, r6
 80018d4:	f7ff fa6e 	bl	8000db4 <__addsf3>
 80018d8:	4603      	mov	r3, r0
 80018da:	61fb      	str	r3, [r7, #28]

    /*  */
    PID->Ek2 = PID->Ek1;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	615a      	str	r2, [r3, #20]
    PID->Ek1 = err_lowout;
 80018e4:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <PID_Loc1+0x1a4>)
 80018e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff fb16 	bl	8000f1c <__aeabi_i2f>
 80018f0:	4602      	mov	r2, r0
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	611a      	str	r2, [r3, #16]

    /*  */
    PID->LastOutput += deltaU;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	69f9      	ldr	r1, [r7, #28]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fa59 	bl	8000db4 <__addsf3>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	619a      	str	r2, [r3, #24]

    /*  */
    const float OutMax = 5000.0f;
 800190a:	4b17      	ldr	r3, [pc, #92]	; (8001968 <PID_Loc1+0x1a8>)
 800190c:	61bb      	str	r3, [r7, #24]
    const float OutMin = -5000.0f;
 800190e:	4b17      	ldr	r3, [pc, #92]	; (800196c <PID_Loc1+0x1ac>)
 8001910:	617b      	str	r3, [r7, #20]

    if(PID->LastOutput > OutMax) PID->LastOutput = OutMax;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	4619      	mov	r1, r3
 8001918:	69b8      	ldr	r0, [r7, #24]
 800191a:	f7ff fba1 	bl	8001060 <__aeabi_fcmplt>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <PID_Loc1+0x16c>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	619a      	str	r2, [r3, #24]
 800192a:	e00b      	b.n	8001944 <PID_Loc1+0x184>
    else if(PID->LastOutput < OutMin) PID->LastOutput = OutMin;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4619      	mov	r1, r3
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff fbb2 	bl	800109c <__aeabi_fcmpgt>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <PID_Loc1+0x184>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	697a      	ldr	r2, [r7, #20]
 8001942:	619a      	str	r2, [r3, #24]

    return PID->LastOutput;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3724      	adds	r7, #36	; 0x24
 800194c:	46bd      	mov	sp, r7
 800194e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001950:	33333333 	.word	0x33333333
 8001954:	3fd33333 	.word	0x3fd33333
 8001958:	66666666 	.word	0x66666666
 800195c:	3fe66666 	.word	0x3fe66666
 8001960:	200002e4 	.word	0x200002e4
 8001964:	200002e6 	.word	0x200002e6
 8001968:	459c4000 	.word	0x459c4000
 800196c:	c59c4000 	.word	0xc59c4000

08001970 <extractZXData>:
 *  z  x 
 * @param input 
 * @param value 
 * @return 0 -1 
 */
int extractZXData(const char *input, double *value) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b096      	sub	sp, #88	; 0x58
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
    //  'z' 
    const char *start = strchr(input, 'z');
 800197a:	217a      	movs	r1, #122	; 0x7a
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f009 ff07 	bl	800b790 <strchr>
 8001982:	6578      	str	r0, [r7, #84]	; 0x54
    if (start == NULL) return -1;
 8001984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001986:	2b00      	cmp	r3, #0
 8001988:	d102      	bne.n	8001990 <extractZXData+0x20>
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
 800198e:	e03f      	b.n	8001a10 <extractZXData+0xa0>

    //  'z'  'x'
    const char *end = strchr(start + 1, 'x');
 8001990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001992:	3301      	adds	r3, #1
 8001994:	2178      	movs	r1, #120	; 0x78
 8001996:	4618      	mov	r0, r3
 8001998:	f009 fefa 	bl	800b790 <strchr>
 800199c:	6538      	str	r0, [r7, #80]	; 0x50
    if (end == NULL) return -1;
 800199e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d102      	bne.n	80019aa <extractZXData+0x3a>
 80019a4:	f04f 33ff 	mov.w	r3, #4294967295
 80019a8:	e032      	b.n	8001a10 <extractZXData+0xa0>

    // 
    size_t len = end - start - 1;
 80019aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80019ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	3b01      	subs	r3, #1
 80019b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (len <= 0) return -1;
 80019b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d102      	bne.n	80019c0 <extractZXData+0x50>
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e027      	b.n	8001a10 <extractZXData+0xa0>

    // 
    char buffer[64]; // 63
    strncpy(buffer, start + 1, len);
 80019c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019c2:	1c59      	adds	r1, r3, #1
 80019c4:	f107 030c 	add.w	r3, r7, #12
 80019c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019ca:	4618      	mov	r0, r3
 80019cc:	f009 feed 	bl	800b7aa <strncpy>
    buffer[len] = '\0';
 80019d0:	f107 020c 	add.w	r2, r7, #12
 80019d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019d6:	4413      	add	r3, r2
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]

    // 
    char *endptr;
    *value = strtod(buffer, &endptr);
 80019dc:	f107 0208 	add.w	r2, r7, #8
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4611      	mov	r1, r2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f00a fd04 	bl	800c3f4 <strtod>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	6839      	ldr	r1, [r7, #0]
 80019f2:	e9c1 2300 	strd	r2, r3, [r1]

    // 
    if (endptr == buffer || *endptr != '\0') {
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f107 030c 	add.w	r3, r7, #12
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d003      	beq.n	8001a08 <extractZXData+0x98>
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d002      	beq.n	8001a0e <extractZXData+0x9e>
        return -1; // 
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0c:	e000      	b.n	8001a10 <extractZXData+0xa0>
    }

    return 0;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3758      	adds	r7, #88	; 0x58
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <extractData>:


int extractData(const char *input, char *data1, char *data2) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
    // xy
    const char *start1 = strchr(input, 'x');
 8001a24:	2178      	movs	r1, #120	; 0x78
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f009 feb2 	bl	800b790 <strchr>
 8001a2c:	6278      	str	r0, [r7, #36]	; 0x24
    if (!start1) return -1; // x
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <extractData+0x22>
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
 8001a38:	e055      	b.n	8001ae6 <extractData+0xce>

    const char *end1 = strchr(start1 + 1, 'y');
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	2179      	movs	r1, #121	; 0x79
 8001a40:	4618      	mov	r0, r3
 8001a42:	f009 fea5 	bl	800b790 <strchr>
 8001a46:	6238      	str	r0, [r7, #32]
    if (!end1) return -1; // y
 8001a48:	6a3b      	ldr	r3, [r7, #32]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d102      	bne.n	8001a54 <extractData+0x3c>
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a52:	e048      	b.n	8001ae6 <extractData+0xce>

    // 
    size_t len1 = end1 - start1 - 1;
 8001a54:	6a3a      	ldr	r2, [r7, #32]
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	61fb      	str	r3, [r7, #28]
    if (len1 <= 0) return -1; // 0
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d102      	bne.n	8001a6a <extractData+0x52>
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
 8001a68:	e03d      	b.n	8001ae6 <extractData+0xce>
    strncpy(data1, start1 + 1, len1);
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	4619      	mov	r1, r3
 8001a72:	68b8      	ldr	r0, [r7, #8]
 8001a74:	f009 fe99 	bl	800b7aa <strncpy>
    data1[len1] = '\0'; // 
 8001a78:	68ba      	ldr	r2, [r7, #8]
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]

    // xy
    const char *start2 = strchr(end1 + 1, 'x');
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	3301      	adds	r3, #1
 8001a86:	2178      	movs	r1, #120	; 0x78
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f009 fe81 	bl	800b790 <strchr>
 8001a8e:	61b8      	str	r0, [r7, #24]
    if (!start2) return -1;
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d102      	bne.n	8001a9c <extractData+0x84>
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e024      	b.n	8001ae6 <extractData+0xce>

    const char *end2 = strchr(start2 + 1, 'y');
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	2179      	movs	r1, #121	; 0x79
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f009 fe74 	bl	800b790 <strchr>
 8001aa8:	6178      	str	r0, [r7, #20]
    if (!end2) return -1;
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <extractData+0x9e>
 8001ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab4:	e017      	b.n	8001ae6 <extractData+0xce>

    // 
    size_t len2 = end2 - start2 - 1;
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	613b      	str	r3, [r7, #16]
    if (len2 <= 0) return -1;
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d102      	bne.n	8001acc <extractData+0xb4>
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aca:	e00c      	b.n	8001ae6 <extractData+0xce>
    strncpy(data2, start2 + 1, len2);
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f009 fe68 	bl	800b7aa <strncpy>
    data2[len2] = '\0';
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4413      	add	r3, r2
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]

    return 0; // 
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3728      	adds	r7, #40	; 0x28
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <Right_Motor_Forward>:
    }
}



void Right_Motor_Forward(){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
 8001af4:	2201      	movs	r2, #1
 8001af6:	2102      	movs	r1, #2
 8001af8:	4804      	ldr	r0, [pc, #16]	; (8001b0c <Right_Motor_Forward+0x1c>)
 8001afa:	f005 fd46 	bl	800758a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2104      	movs	r1, #4
 8001b02:	4802      	ldr	r0, [pc, #8]	; (8001b0c <Right_Motor_Forward+0x1c>)
 8001b04:	f005 fd41 	bl	800758a <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40011c00 	.word	0x40011c00

08001b10 <Right_Motor_Reverse>:
void Right_Motor_Reverse(){
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2102      	movs	r1, #2
 8001b18:	4804      	ldr	r0, [pc, #16]	; (8001b2c <Right_Motor_Reverse+0x1c>)
 8001b1a:	f005 fd36 	bl	800758a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	2104      	movs	r1, #4
 8001b22:	4802      	ldr	r0, [pc, #8]	; (8001b2c <Right_Motor_Reverse+0x1c>)
 8001b24:	f005 fd31 	bl	800758a <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40011c00 	.word	0x40011c00

08001b30 <Left_Motor_Forward>:
void Left_Motor_Forward(){
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	2120      	movs	r1, #32
 8001b38:	4804      	ldr	r0, [pc, #16]	; (8001b4c <Left_Motor_Forward+0x1c>)
 8001b3a:	f005 fd26 	bl	800758a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2140      	movs	r1, #64	; 0x40
 8001b42:	4802      	ldr	r0, [pc, #8]	; (8001b4c <Left_Motor_Forward+0x1c>)
 8001b44:	f005 fd21 	bl	800758a <HAL_GPIO_WritePin>
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40011800 	.word	0x40011800

08001b50 <Left_Motor_Reverse>:
void Left_Motor_Reverse(){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2120      	movs	r1, #32
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <Left_Motor_Reverse+0x1c>)
 8001b5a:	f005 fd16 	bl	800758a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2140      	movs	r1, #64	; 0x40
 8001b62:	4802      	ldr	r0, [pc, #8]	; (8001b6c <Left_Motor_Reverse+0x1c>)
 8001b64:	f005 fd11 	bl	800758a <HAL_GPIO_WritePin>
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40011800 	.word	0x40011800

08001b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b74:	b0b8      	sub	sp, #224	; 0xe0
 8001b76:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  uint8_t x = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
  uint8_t lcd_id[12];
  uint8_t key;
  uint8_t len;
  uint8_t angle=70;
 8001b7e:	2346      	movs	r3, #70	; 0x46
 8001b80:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
  uint8_t t = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
  char *str = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b90:	f005 f89e 	bl	8006cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b94:	f000 fc2c 	bl	80023f0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(72);						   /* ??? */
 8001b98:	2048      	movs	r0, #72	; 0x48
 8001b9a:	f008 fe43 	bl	800a824 <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b9e:	f7ff fbe1 	bl	8001364 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001ba2:	f7ff fb03 	bl	80011ac <MX_FSMC_Init>
  MX_TIM4_Init();
 8001ba6:	f001 f8cd 	bl	8002d44 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001baa:	f000 ff6f 	bl	8002a8c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001bae:	f001 f821 	bl	8002bf4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bb2:	f001 f873 	bl	8002c9c <MX_TIM3_Init>
  MX_TIM6_Init();
 8001bb6:	f001 f941 	bl	8002e3c <MX_TIM6_Init>
  MX_I2C2_Init();
 8001bba:	f7ff fcbb 	bl	8001534 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001bbe:	f001 fac9 	bl	8003154 <MX_USART1_UART_Init>
//  BSP_MPU6050_Init();
//  BSP_MPU6050_UpdateSensors();
  IMU_SensorData_Raw_Structer IMU_SensorData_Raw;


  lcd_init();/* LCD */
 8001bc2:	f004 fbe1 	bl	8006388 <lcd_init>
//  lcd_show_string(30, 70, 200, 16, 16, "REMOTE TEST", RED);
//  lcd_show_string(30, 90, 200, 16, 16, "ATOM@ALIENTEK", RED);
//  lcd_show_string(30, 110, 200, 16, 16, "KEYVAL:", RED);
//  lcd_show_string(30, 130, 200, 16, 16, "KEYCNT:", RED);/* LCD ID */

  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);//???
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	48b9      	ldr	r0, [pc, #740]	; (8001eb0 <main+0x340>)
 8001bca:	f006 fbb7 	bl	800833c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);//???
 8001bce:	2104      	movs	r1, #4
 8001bd0:	48b7      	ldr	r0, [pc, #732]	; (8001eb0 <main+0x340>)
 8001bd2:	f006 fbb3 	bl	800833c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//???
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	48b6      	ldr	r0, [pc, #728]	; (8001eb4 <main+0x344>)
 8001bda:	f006 fbaf 	bl	800833c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);//???
 8001bde:	2104      	movs	r1, #4
 8001be0:	48b4      	ldr	r0, [pc, #720]	; (8001eb4 <main+0x344>)
 8001be2:	f006 fbab 	bl	800833c <HAL_TIM_PWM_Start>

    __HAL_TIM_CLEAR_FLAG(&htim6,TIM_FLAG_UPDATE);
 8001be6:	4bb4      	ldr	r3, [pc, #720]	; (8001eb8 <main+0x348>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f06f 0201 	mvn.w	r2, #1
 8001bee:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(&htim6);
 8001bf0:	48b1      	ldr	r0, [pc, #708]	; (8001eb8 <main+0x348>)
 8001bf2:	f006 faeb 	bl	80081cc <HAL_TIM_Base_Start_IT>

  g_point_color = RED;
 8001bf6:	4bb1      	ldr	r3, [pc, #708]	; (8001ebc <main+0x34c>)
 8001bf8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001bfc:	601a      	str	r2, [r3, #0]
//  sprintf((char *)lcd_id, "LCD ID:%04X", lcddev.id);  /* LCD IDlcd_id */
char a="asdsadas";
 8001bfe:	4bb0      	ldr	r3, [pc, #704]	; (8001ec0 <main+0x350>)
 8001c00:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
//  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);

PID_IncTypeDef motorPID = {
 8001c04:	4baf      	ldr	r3, [pc, #700]	; (8001ec4 <main+0x354>)
 8001c06:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 8001c0a:	461d      	mov	r5, r3
 8001c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .Ek1 = 0,
    .Ek2 = 0,
    .LastOutput = 0
};

PID_IncTypeDef motorPID1 = {
 8001c18:	4bab      	ldr	r3, [pc, #684]	; (8001ec8 <main+0x358>)
 8001c1a:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001c1e:	461d      	mov	r5, r3
 8001c20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c24:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c28:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
 8001c2c:	466b      	mov	r3, sp
 8001c2e:	461d      	mov	r5, r3
//      Send_USART_String(&huart3, "Hello, STM32!\n");
      char str1[20]; // ???
      char str2[20];
      char str3[20];
      char str4[20];
      char str5[len + 1];
 8001c30:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8001c34:	1c59      	adds	r1, r3, #1
 8001c36:	1e4b      	subs	r3, r1, #1
 8001c38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001c3c:	460a      	mov	r2, r1
 8001c3e:	2300      	movs	r3, #0
 8001c40:	4690      	mov	r8, r2
 8001c42:	4699      	mov	r9, r3
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	f04f 0300 	mov.w	r3, #0
 8001c4c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c50:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c54:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c58:	460a      	mov	r2, r1
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	4692      	mov	sl, r2
 8001c5e:	469b      	mov	fp, r3
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c74:	460b      	mov	r3, r1
 8001c76:	3307      	adds	r3, #7
 8001c78:	08db      	lsrs	r3, r3, #3
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001c80:	ab04      	add	r3, sp, #16
 8001c82:	3300      	adds	r3, #0
 8001c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
        memset(str5, 0, sizeof(str5));
 8001c88:	460b      	mov	r3, r1
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001c92:	f008 fe55 	bl	800a940 <memset>




//      HAL_UART_Transmit(&huart1, "qwe\r\n", 30, HAL_MAX_DELAY);
      Get_Motor_Speed(&leftSpeed,&rightSpeed);
 8001c96:	498d      	ldr	r1, [pc, #564]	; (8001ecc <main+0x35c>)
 8001c98:	488d      	ldr	r0, [pc, #564]	; (8001ed0 <main+0x360>)
 8001c9a:	f000 fc9b 	bl	80025d4 <Get_Motor_Speed>
//      printf("%d \n",leftSpeed);

//      left_speed_now = Get_Left_Motor_Speed(left_speed_now);
      left_speed_now =Get_Right_Motor_Speed(left_speed_now);
 8001c9e:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f000 fc1a 	bl	80024dc <Get_Right_Motor_Speed>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      right_speed_now=-Get_Left_Motor_Speed(right_speed_now);
 8001cae:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 fc40 	bl	8002538 <Get_Left_Motor_Speed>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	425b      	negs	r3, r3
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
//                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
//      float left_pid_output = PID_Loc(speed_left_SetPoint,left_speed_now, &left_speed_PID);
//float right_pid_output=PID_Loc(speed_right_SetPoint,right_speed_now, &left_speed_PID);
      float left_pid_output = PID_Loc(left_speed_now,speed_left_SetPoint,&motorPID);
 8001cc4:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff f927 	bl	8000f1c <__aeabi_i2f>
 8001cce:	4604      	mov	r4, r0
 8001cd0:	4b80      	ldr	r3, [pc, #512]	; (8001ed4 <main+0x364>)
 8001cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f920 	bl	8000f1c <__aeabi_i2f>
 8001cdc:	4601      	mov	r1, r0
 8001cde:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4620      	mov	r0, r4
 8001ce6:	f7ff fc93 	bl	8001610 <PID_Loc>
 8001cea:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
  float right_pid_output=PID_Loc1(right_speed_now,speed_right_SetPoint, &motorPID1);
 8001cee:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f912 	bl	8000f1c <__aeabi_i2f>
 8001cf8:	4604      	mov	r4, r0
 8001cfa:	4b77      	ldr	r3, [pc, #476]	; (8001ed8 <main+0x368>)
 8001cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff f90b 	bl	8000f1c <__aeabi_i2f>
 8001d06:	4601      	mov	r1, r0
 8001d08:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4620      	mov	r0, r4
 8001d10:	f7ff fd56 	bl	80017c0 <PID_Loc1>
 8001d14:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
////      	Left_Motor_Reverse();
//            } else {
//      	 Left_Motor_Reverse();
////      	Left_Motor_Forward();
//            }
  if (left_pid_output > 0) {
 8001d18:	f04f 0100 	mov.w	r1, #0
 8001d1c:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001d20:	f7ff f9bc 	bl	800109c <__aeabi_fcmpgt>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <main+0x1c0>
   Right_Motor_Reverse();
 8001d2a:	f7ff fef1 	bl	8001b10 <Right_Motor_Reverse>
 8001d2e:	e001      	b.n	8001d34 <main+0x1c4>

  } else {
  Right_Motor_Forward();
 8001d30:	f7ff fede 	bl	8001af0 <Right_Motor_Forward>

  }

   if (right_pid_output < 0) {
 8001d34:	f04f 0100 	mov.w	r1, #0
 8001d38:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001d3c:	f7ff f990 	bl	8001060 <__aeabi_fcmplt>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <main+0x1dc>
//		  Left_Motor_Reverse();
  	 Left_Motor_Forward();
 8001d46:	f7ff fef3 	bl	8001b30 <Left_Motor_Forward>
 8001d4a:	e001      	b.n	8001d50 <main+0x1e0>
//      	Left_Motor_Reverse();
        } else {
  	 Left_Motor_Reverse();
 8001d4c:	f7ff ff00 	bl	8001b50 <Left_Motor_Reverse>
//      	Left_Motor_Forward();
        }



     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(right_pid_output));
 8001d50:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001d54:	f7ff f9ac 	bl	80010b0 <__aeabi_f2iz>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001d5e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001d62:	4b5e      	ldr	r3, [pc, #376]	; (8001edc <main+0x36c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	635a      	str	r2, [r3, #52]	; 0x34
     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(left_pid_output));
 8001d68:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001d6c:	f7ff f9a0 	bl	80010b0 <__aeabi_f2iz>
 8001d70:	4603      	mov	r3, r0
 8001d72:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001d76:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001d7a:	4b58      	ldr	r3, [pc, #352]	; (8001edc <main+0x36c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
//                lcd_show_string(10, 210, 240, 16, 16, "pidout", RED);
//                lcd_show_string(10, 230, 240, 16, 16, "Kp", RED);
//                lcd_show_num(100, 230,left_speed_PID.Kp, 10, 16, RED);
//                lcd_show_string(10, 250, 240, 16, 16, "Ki", RED);
//                lcd_show_num(100, 250,left_speed_PID.Ki, 10, 16, RED);
     lcd_show_num(100, 210,abs(left_pid_output), 10, 16, RED);
 8001d80:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001d84:	f7ff f994 	bl	80010b0 <__aeabi_f2iz>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	bfb8      	it	lt
 8001d8e:	425b      	neglt	r3, r3
 8001d90:	461a      	mov	r2, r3
 8001d92:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	2310      	movs	r3, #16
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	230a      	movs	r3, #10
 8001d9e:	21d2      	movs	r1, #210	; 0xd2
 8001da0:	2064      	movs	r0, #100	; 0x64
 8001da2:	f004 fdcb 	bl	800693c <lcd_show_num>
                     lcd_show_string(10, 210, 240, 16, 16, "pidout", RED);
 8001da6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	4b4c      	ldr	r3, [pc, #304]	; (8001ee0 <main+0x370>)
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2310      	movs	r3, #16
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	2310      	movs	r3, #16
 8001db6:	22f0      	movs	r2, #240	; 0xf0
 8001db8:	21d2      	movs	r1, #210	; 0xd2
 8001dba:	200a      	movs	r0, #10
 8001dbc:	f004 fe36 	bl	8006a2c <lcd_show_string>
                     lcd_show_string(10, 230, 240, 16, 16, "Kp", RED);
 8001dc0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001dc4:	9302      	str	r3, [sp, #8]
 8001dc6:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <main+0x374>)
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	2310      	movs	r3, #16
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	2310      	movs	r3, #16
 8001dd0:	22f0      	movs	r2, #240	; 0xf0
 8001dd2:	21e6      	movs	r1, #230	; 0xe6
 8001dd4:	200a      	movs	r0, #10
 8001dd6:	f004 fe29 	bl	8006a2c <lcd_show_string>
                     lcd_show_num(100, 230,motorPID.Kp, 10, 16, RED);
 8001dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff f98d 	bl	80010fc <__aeabi_f2uiz>
 8001de2:	4602      	mov	r2, r0
 8001de4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	2310      	movs	r3, #16
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	230a      	movs	r3, #10
 8001df0:	21e6      	movs	r1, #230	; 0xe6
 8001df2:	2064      	movs	r0, #100	; 0x64
 8001df4:	f004 fda2 	bl	800693c <lcd_show_num>
                     lcd_show_string(10, 250, 240, 16, 16, "Ki", RED);
 8001df8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001dfc:	9302      	str	r3, [sp, #8]
 8001dfe:	4b3a      	ldr	r3, [pc, #232]	; (8001ee8 <main+0x378>)
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	2310      	movs	r3, #16
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	2310      	movs	r3, #16
 8001e08:	22f0      	movs	r2, #240	; 0xf0
 8001e0a:	21fa      	movs	r1, #250	; 0xfa
 8001e0c:	200a      	movs	r0, #10
 8001e0e:	f004 fe0d 	bl	8006a2c <lcd_show_string>
                     lcd_show_num(100, 250,motorPID.Ki, 10, 16, RED);
 8001e12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff f971 	bl	80010fc <__aeabi_f2uiz>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2310      	movs	r3, #16
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	230a      	movs	r3, #10
 8001e28:	21fa      	movs	r1, #250	; 0xfa
 8001e2a:	2064      	movs	r0, #100	; 0x64
 8001e2c:	f004 fd86 	bl	800693c <lcd_show_num>
//                printf("%d,%d",&left_speed_now, &pid_output);
//                printf("%lf,%lf,%lf\r\n",left_speed_PID.Kp,left_speed_PID.Ki,left_speed_PID.Kd);
                sprintf(str1, "%d", left_speed_now);
 8001e30:	f9b7 20ce 	ldrsh.w	r2, [r7, #206]	; 0xce
 8001e34:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e38:	492c      	ldr	r1, [pc, #176]	; (8001eec <main+0x37c>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f009 fc88 	bl	800b750 <siprintf>
                sprintf(str2, "%d", speed_left_SetPoint);
 8001e40:	4b24      	ldr	r3, [pc, #144]	; (8001ed4 <main+0x364>)
 8001e42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e46:	461a      	mov	r2, r3
 8001e48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e4c:	4927      	ldr	r1, [pc, #156]	; (8001eec <main+0x37c>)
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f009 fc7e 	bl	800b750 <siprintf>
                sprintf(str3, "%d", right_speed_now);
 8001e54:	f9b7 20ca 	ldrsh.w	r2, [r7, #202]	; 0xca
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4923      	ldr	r1, [pc, #140]	; (8001eec <main+0x37c>)
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f009 fc76 	bl	800b750 <siprintf>
//               						printf("***%s %s %s %d&&&\r\n",str1,str3,str2,value);
//               						                	HAL_Delay(20);
////               						  printf("\r\ndouble: %d\n", value);
//                	}
//
                if (g_usart_rx_sta & 0x8000)        /* ? */
 8001e64:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <main+0x380>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da1b      	bge.n	8001ea6 <main+0x336>
                {
                    len = g_usart_rx_sta & 0x3fff;  /*  */
 8001e6e:	4b20      	ldr	r3, [pc, #128]	; (8001ef0 <main+0x380>)
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
                    HAL_UART_Transmit(&huart1, (uint8_t*)g_usart_rx_buf, len, 1000);    /*  */
 8001e76:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e80:	491c      	ldr	r1, [pc, #112]	; (8001ef4 <main+0x384>)
 8001e82:	481d      	ldr	r0, [pc, #116]	; (8001ef8 <main+0x388>)
 8001e84:	f007 fdcf 	bl	8009a26 <HAL_UART_Transmit>
                    while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) != SET);          /*  */
 8001e88:	bf00      	nop
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	; (8001ef8 <main+0x388>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e94:	2b40      	cmp	r3, #64	; 0x40
 8001e96:	d1f8      	bne.n	8001e8a <main+0x31a>
                    printf("\r\n\r\n");             /*  */
 8001e98:	4818      	ldr	r0, [pc, #96]	; (8001efc <main+0x38c>)
 8001e9a:	f009 fc4d 	bl	800b738 <puts>

                    g_usart_rx_sta = 0;
 8001e9e:	4b14      	ldr	r3, [pc, #80]	; (8001ef0 <main+0x380>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	801a      	strh	r2, [r3, #0]
 8001ea4:	e0b5      	b.n	8002012 <main+0x4a2>
////                        printf("*** Yaw data received: 0x02 ***\r\n");
//                        //  yaw 
//                        HAL_Delay(20);
//                    }
                    // 
                    for (uint16_t i = 0; i < len; i++) {
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
 8001eac:	e036      	b.n	8001f1c <main+0x3ac>
 8001eae:	bf00      	nop
 8001eb0:	20000348 	.word	0x20000348
 8001eb4:	20000390 	.word	0x20000390
 8001eb8:	20000420 	.word	0x20000420
 8001ebc:	20000004 	.word	0x20000004
 8001ec0:	0800f36c 	.word	0x0800f36c
 8001ec4:	0800f44c 	.word	0x0800f44c
 8001ec8:	0800f468 	.word	0x0800f468
 8001ecc:	200002dc 	.word	0x200002dc
 8001ed0:	200002d8 	.word	0x200002d8
 8001ed4:	200002e8 	.word	0x200002e8
 8001ed8:	200002ea 	.word	0x200002ea
 8001edc:	20000300 	.word	0x20000300
 8001ee0:	0800f378 	.word	0x0800f378
 8001ee4:	0800f380 	.word	0x0800f380
 8001ee8:	0800f384 	.word	0x0800f384
 8001eec:	0800f388 	.word	0x0800f388
 8001ef0:	20000530 	.word	0x20000530
 8001ef4:	20000468 	.word	0x20000468
 8001ef8:	20000538 	.word	0x20000538
 8001efc:	0800f38c 	.word	0x0800f38c
                        str5[i] = g_usart_rx_buf[i];
 8001f00:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 8001f04:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8001f08:	49d3      	ldr	r1, [pc, #844]	; (8002258 <main+0x6e8>)
 8001f0a:	5c89      	ldrb	r1, [r1, r2]
 8001f0c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f10:	54d1      	strb	r1, [r2, r3]
                    for (uint16_t i = 0; i < len; i++) {
 8001f12:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8001f16:	3301      	adds	r3, #1
 8001f18:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
 8001f1c:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d3ea      	bcc.n	8001f00 <main+0x390>
                    }
                    str5[len] = '\0';
 8001f2a:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8001f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f32:	2100      	movs	r1, #0
 8001f34:	54d1      	strb	r1, [r2, r3]
                    value = atoi(str5);
 8001f36:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001f3a:	f008 fcd2 	bl	800a8e2 <atoi>
 8001f3e:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8

//                    parse_data(str5);
                    if (extractData(str5, data1, data2) == 0) {
 8001f42:	4ac6      	ldr	r2, [pc, #792]	; (800225c <main+0x6ec>)
 8001f44:	49c6      	ldr	r1, [pc, #792]	; (8002260 <main+0x6f0>)
 8001f46:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001f4a:	f7ff fd65 	bl	8001a18 <extractData>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d107      	bne.n	8001f64 <main+0x3f4>
                            printf("\r\nData1: %s\n", data1); //  Apple
 8001f54:	49c2      	ldr	r1, [pc, #776]	; (8002260 <main+0x6f0>)
 8001f56:	48c3      	ldr	r0, [pc, #780]	; (8002264 <main+0x6f4>)
 8001f58:	f009 fb68 	bl	800b62c <iprintf>
                            printf("\r\nData2: %s\n", data2); //  Orange
 8001f5c:	49bf      	ldr	r1, [pc, #764]	; (800225c <main+0x6ec>)
 8001f5e:	48c2      	ldr	r0, [pc, #776]	; (8002268 <main+0x6f8>)
 8001f60:	f009 fb64 	bl	800b62c <iprintf>
                        } else {
//                            printf("\n");
                        }

                    value2 = atoi(data1);
 8001f64:	48be      	ldr	r0, [pc, #760]	; (8002260 <main+0x6f0>)
 8001f66:	f008 fcbc 	bl	800a8e2 <atoi>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4bbf      	ldr	r3, [pc, #764]	; (800226c <main+0x6fc>)
 8001f70:	701a      	strb	r2, [r3, #0]
                    value3 = atoi(data2);
 8001f72:	48ba      	ldr	r0, [pc, #744]	; (800225c <main+0x6ec>)
 8001f74:	f008 fcb5 	bl	800a8e2 <atoi>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4bbc      	ldr	r3, [pc, #752]	; (8002270 <main+0x700>)
 8001f7e:	701a      	strb	r2, [r3, #0]
                    lcd_show_num(100, 270,value1, 10, 16, BLUE);
 8001f80:	4bbc      	ldr	r3, [pc, #752]	; (8002274 <main+0x704>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	231f      	movs	r3, #31
 8001f88:	9301      	str	r3, [sp, #4]
 8001f8a:	2310      	movs	r3, #16
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	230a      	movs	r3, #10
 8001f90:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001f94:	2064      	movs	r0, #100	; 0x64
 8001f96:	f004 fcd1 	bl	800693c <lcd_show_num>
                    lcd_show_num(100, 290,value2, 10, 16, BLUE);
 8001f9a:	4bb4      	ldr	r3, [pc, #720]	; (800226c <main+0x6fc>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	231f      	movs	r3, #31
 8001fa2:	9301      	str	r3, [sp, #4]
 8001fa4:	2310      	movs	r3, #16
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	230a      	movs	r3, #10
 8001faa:	f44f 7191 	mov.w	r1, #290	; 0x122
 8001fae:	2064      	movs	r0, #100	; 0x64
 8001fb0:	f004 fcc4 	bl	800693c <lcd_show_num>
                    lcd_show_num(10, 300,value3, 10, 16, BLUE);
 8001fb4:	4bae      	ldr	r3, [pc, #696]	; (8002270 <main+0x700>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	231f      	movs	r3, #31
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2310      	movs	r3, #16
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	230a      	movs	r3, #10
 8001fc4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001fc8:	200a      	movs	r0, #10
 8001fca:	f004 fcb7 	bl	800693c <lcd_show_num>
                    if (extractZXData(str5, &number) == 0) {
 8001fce:	49aa      	ldr	r1, [pc, #680]	; (8002278 <main+0x708>)
 8001fd0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001fd4:	f7ff fccc 	bl	8001970 <extractZXData>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d105      	bne.n	8001fea <main+0x47a>
                            printf("\r\n%.2f\n", number); //  45.20
 8001fde:	4ba6      	ldr	r3, [pc, #664]	; (8002278 <main+0x708>)
 8001fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe4:	48a5      	ldr	r0, [pc, #660]	; (800227c <main+0x70c>)
 8001fe6:	f009 fb21 	bl	800b62c <iprintf>
                        } else {
//                            printf("\n");
                        }
                    value1=number;
 8001fea:	4ba3      	ldr	r3, [pc, #652]	; (8002278 <main+0x708>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f7fe fe68 	bl	8000cc8 <__aeabi_d2uiz>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	4b9d      	ldr	r3, [pc, #628]	; (8002274 <main+0x704>)
 8001ffe:	701a      	strb	r2, [r3, #0]
                      printf("***%s %s %s&&&\r\n", str1, str3, str2);
 8002000:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002004:	f107 0214 	add.w	r2, r7, #20
 8002008:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800200c:	489c      	ldr	r0, [pc, #624]	; (8002280 <main+0x710>)
 800200e:	f009 fb0d 	bl	800b62c <iprintf>
                }
                speed_right_SetPoint=value3;
 8002012:	4b97      	ldr	r3, [pc, #604]	; (8002270 <main+0x700>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b21a      	sxth	r2, r3
 8002018:	4b9a      	ldr	r3, [pc, #616]	; (8002284 <main+0x714>)
 800201a:	801a      	strh	r2, [r3, #0]
                      speed_left_SetPoint=value2;
 800201c:	4b93      	ldr	r3, [pc, #588]	; (800226c <main+0x6fc>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b21a      	sxth	r2, r3
 8002022:	4b99      	ldr	r3, [pc, #612]	; (8002288 <main+0x718>)
 8002024:	801a      	strh	r2, [r3, #0]
//     lcd_show_num(15, 190, IMU_SensorData_Raw.ACC_Z, 10, 16,  BLUE);
//     lcd_show_num(20, 170, IMU_SensorData_Raw.GYR_X, 10, 16,  BLUE);
//     lcd_show_num(25, 150, IMU_SensorData_Raw.GYR_Y, 10, 16,  BLUE);
//     lcd_show_num(30, 130, IMU_SensorData_Raw.GYR_Z, 10, 16,  BLUE);
//lcd_show_num(10, 250, key, 3, 16, BLUE);
      key = remote_scan();
 8002026:	f004 fe09 	bl	8006c3c <remote_scan>
 800202a:	4603      	mov	r3, r0
 800202c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
           if (key)
 8002030:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 819d 	beq.w	8002374 <main+0x804>
           {
           lcd_show_num(10, 270, key, 3, 16, BLUE);
 800203a:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800203e:	231f      	movs	r3, #31
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	2310      	movs	r3, #16
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2303      	movs	r3, #3
 8002048:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800204c:	200a      	movs	r0, #10
 800204e:	f004 fc75 	bl	800693c <lcd_show_num>
           lcd_show_num(10, 290, g_remote_cnt, 3, 16, BLUE);
 8002052:	4b8e      	ldr	r3, [pc, #568]	; (800228c <main+0x71c>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	231f      	movs	r3, #31
 800205a:	9301      	str	r3, [sp, #4]
 800205c:	2310      	movs	r3, #16
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2303      	movs	r3, #3
 8002062:	f44f 7191 	mov.w	r1, #290	; 0x122
 8002066:	200a      	movs	r0, #10
 8002068:	f004 fc68 	bl	800693c <lcd_show_num>
           switch (key)
 800206c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002070:	2b5e      	cmp	r3, #94	; 0x5e
 8002072:	f200 8182 	bhi.w	800237a <main+0x80a>
 8002076:	a201      	add	r2, pc, #4	; (adr r2, 800207c <main+0x50c>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	080021f9 	.word	0x080021f9
 8002080:	0800237b 	.word	0x0800237b
 8002084:	0800237b 	.word	0x0800237b
 8002088:	0800237b 	.word	0x0800237b
 800208c:	0800237b 	.word	0x0800237b
 8002090:	0800237b 	.word	0x0800237b
 8002094:	0800237b 	.word	0x0800237b
 8002098:	080022dd 	.word	0x080022dd
 800209c:	08002347 	.word	0x08002347
 80020a0:	08002309 	.word	0x08002309
 80020a4:	0800237b 	.word	0x0800237b
 80020a8:	0800237b 	.word	0x0800237b
 80020ac:	08002327 	.word	0x08002327
 80020b0:	08002321 	.word	0x08002321
 80020b4:	0800237b 	.word	0x0800237b
 80020b8:	0800237b 	.word	0x0800237b
 80020bc:	0800237b 	.word	0x0800237b
 80020c0:	0800237b 	.word	0x0800237b
 80020c4:	0800237b 	.word	0x0800237b
 80020c8:	0800237b 	.word	0x0800237b
 80020cc:	0800237b 	.word	0x0800237b
 80020d0:	080022f1 	.word	0x080022f1
 80020d4:	08002311 	.word	0x08002311
 80020d8:	0800237b 	.word	0x0800237b
 80020dc:	08002337 	.word	0x08002337
 80020e0:	08002319 	.word	0x08002319
 80020e4:	0800237b 	.word	0x0800237b
 80020e8:	0800237b 	.word	0x0800237b
 80020ec:	0800234f 	.word	0x0800234f
 80020f0:	0800237b 	.word	0x0800237b
 80020f4:	0800237b 	.word	0x0800237b
 80020f8:	0800237b 	.word	0x0800237b
 80020fc:	0800237b 	.word	0x0800237b
 8002100:	0800237b 	.word	0x0800237b
 8002104:	0800237b 	.word	0x0800237b
 8002108:	0800237b 	.word	0x0800237b
 800210c:	0800237b 	.word	0x0800237b
 8002110:	0800237b 	.word	0x0800237b
 8002114:	0800237b 	.word	0x0800237b
 8002118:	0800237b 	.word	0x0800237b
 800211c:	0800237b 	.word	0x0800237b
 8002120:	0800237b 	.word	0x0800237b
 8002124:	0800237b 	.word	0x0800237b
 8002128:	0800237b 	.word	0x0800237b
 800212c:	0800237b 	.word	0x0800237b
 8002130:	0800237b 	.word	0x0800237b
 8002134:	0800237b 	.word	0x0800237b
 8002138:	0800237b 	.word	0x0800237b
 800213c:	0800237b 	.word	0x0800237b
 8002140:	0800237b 	.word	0x0800237b
 8002144:	0800237b 	.word	0x0800237b
 8002148:	0800237b 	.word	0x0800237b
 800214c:	0800237b 	.word	0x0800237b
 8002150:	0800237b 	.word	0x0800237b
 8002154:	0800237b 	.word	0x0800237b
 8002158:	0800237b 	.word	0x0800237b
 800215c:	0800237b 	.word	0x0800237b
 8002160:	0800237b 	.word	0x0800237b
 8002164:	0800237b 	.word	0x0800237b
 8002168:	0800237b 	.word	0x0800237b
 800216c:	0800237b 	.word	0x0800237b
 8002170:	0800237b 	.word	0x0800237b
 8002174:	0800237b 	.word	0x0800237b
 8002178:	0800237b 	.word	0x0800237b
 800217c:	08002245 	.word	0x08002245
 8002180:	0800237b 	.word	0x0800237b
 8002184:	0800235f 	.word	0x0800235f
 8002188:	080022b1 	.word	0x080022b1
 800218c:	080022c7 	.word	0x080022c7
 8002190:	08002201 	.word	0x08002201
 8002194:	08002231 	.word	0x08002231
 8002198:	080022a9 	.word	0x080022a9
 800219c:	0800237b 	.word	0x0800237b
 80021a0:	0800237b 	.word	0x0800237b
 80021a4:	0800236d 	.word	0x0800236d
 80021a8:	0800237b 	.word	0x0800237b
 80021ac:	0800237b 	.word	0x0800237b
 80021b0:	0800237b 	.word	0x0800237b
 80021b4:	0800237b 	.word	0x0800237b
 80021b8:	0800237b 	.word	0x0800237b
 80021bc:	0800237b 	.word	0x0800237b
 80021c0:	0800237b 	.word	0x0800237b
 80021c4:	0800237b 	.word	0x0800237b
 80021c8:	0800237b 	.word	0x0800237b
 80021cc:	0800237b 	.word	0x0800237b
 80021d0:	0800237b 	.word	0x0800237b
 80021d4:	0800237b 	.word	0x0800237b
 80021d8:	0800237b 	.word	0x0800237b
 80021dc:	0800237b 	.word	0x0800237b
 80021e0:	0800237b 	.word	0x0800237b
 80021e4:	08002357 	.word	0x08002357
 80021e8:	0800237b 	.word	0x0800237b
 80021ec:	0800237b 	.word	0x0800237b
 80021f0:	0800237b 	.word	0x0800237b
 80021f4:	0800233f 	.word	0x0800233f
           {
           case 0:
           str = "ERROR";
 80021f8:	4b25      	ldr	r3, [pc, #148]	; (8002290 <main+0x720>)
 80021fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           break;
 80021fe:	e0bc      	b.n	800237a <main+0x80a>
           case 69:
           str = "POWER";
 8002200:	4b24      	ldr	r3, [pc, #144]	; (8002294 <main+0x724>)
 8002202:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8002206:	2200      	movs	r2, #0
 8002208:	2102      	movs	r1, #2
 800220a:	4823      	ldr	r0, [pc, #140]	; (8002298 <main+0x728>)
 800220c:	f005 f9bd 	bl	800758a <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8002210:	2200      	movs	r2, #0
 8002212:	2104      	movs	r1, #4
 8002214:	4820      	ldr	r0, [pc, #128]	; (8002298 <main+0x728>)
 8002216:	f005 f9b8 	bl	800758a <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	2120      	movs	r1, #32
 800221e:	481f      	ldr	r0, [pc, #124]	; (800229c <main+0x72c>)
 8002220:	f005 f9b3 	bl	800758a <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8002224:	2200      	movs	r2, #0
 8002226:	2140      	movs	r1, #64	; 0x40
 8002228:	481c      	ldr	r0, [pc, #112]	; (800229c <main+0x72c>)
 800222a:	f005 f9ae 	bl	800758a <HAL_GPIO_WritePin>
           break;
 800222e:	e0a4      	b.n	800237a <main+0x80a>
           case 70:
                    str = "UP";
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <main+0x730>)
 8002232:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = 50.0f;
 8002236:	4b14      	ldr	r3, [pc, #80]	; (8002288 <main+0x718>)
 8002238:	2232      	movs	r2, #50	; 0x32
 800223a:	801a      	strh	r2, [r3, #0]
                    speed_right_SetPoint = 50.0f;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <main+0x714>)
 800223e:	2232      	movs	r2, #50	; 0x32
 8002240:	801a      	strh	r2, [r3, #0]
                    break;
 8002242:	e09a      	b.n	800237a <main+0x80a>
                    case 64:
                    str = "PLAY";
 8002244:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <main+0x734>)
 8002246:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = 0.0f;
 800224a:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <main+0x718>)
 800224c:	2200      	movs	r2, #0
 800224e:	801a      	strh	r2, [r3, #0]
                              speed_right_SetPoint = 0.0f;
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <main+0x714>)
 8002252:	2200      	movs	r2, #0
 8002254:	801a      	strh	r2, [r3, #0]
                    break;
 8002256:	e090      	b.n	800237a <main+0x80a>
 8002258:	20000468 	.word	0x20000468
 800225c:	200002c4 	.word	0x200002c4
 8002260:	200002b0 	.word	0x200002b0
 8002264:	0800f390 	.word	0x0800f390
 8002268:	0800f3a0 	.word	0x0800f3a0
 800226c:	200002a5 	.word	0x200002a5
 8002270:	200002a6 	.word	0x200002a6
 8002274:	200002a4 	.word	0x200002a4
 8002278:	200002a8 	.word	0x200002a8
 800227c:	0800f3b0 	.word	0x0800f3b0
 8002280:	0800f3b8 	.word	0x0800f3b8
 8002284:	200002ea 	.word	0x200002ea
 8002288:	200002e8 	.word	0x200002e8
 800228c:	20000594 	.word	0x20000594
 8002290:	0800f3cc 	.word	0x0800f3cc
 8002294:	0800f3d4 	.word	0x0800f3d4
 8002298:	40011c00 	.word	0x40011c00
 800229c:	40011800 	.word	0x40011800
 80022a0:	0800f3dc 	.word	0x0800f3dc
 80022a4:	0800f3e0 	.word	0x0800f3e0
                    case 71:
                    str = "ALIENTEK";
 80022a8:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <main+0x830>)
 80022aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    break;
 80022ae:	e064      	b.n	800237a <main+0x80a>
                    case 67:
                    str = "RIGHT";
 80022b0:	4b3c      	ldr	r3, [pc, #240]	; (80023a4 <main+0x834>)
 80022b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = -50.0f;
 80022b6:	4b3c      	ldr	r3, [pc, #240]	; (80023a8 <main+0x838>)
 80022b8:	f64f 72ce 	movw	r2, #65486	; 0xffce
 80022bc:	801a      	strh	r2, [r3, #0]
                              speed_right_SetPoint = 50.0f;
 80022be:	4b3b      	ldr	r3, [pc, #236]	; (80023ac <main+0x83c>)
 80022c0:	2232      	movs	r2, #50	; 0x32
 80022c2:	801a      	strh	r2, [r3, #0]
                    break;
 80022c4:	e059      	b.n	800237a <main+0x80a>
                    case 68:
                    str = "LEFT";
 80022c6:	4b3a      	ldr	r3, [pc, #232]	; (80023b0 <main+0x840>)
 80022c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = 50.0f;
 80022cc:	4b36      	ldr	r3, [pc, #216]	; (80023a8 <main+0x838>)
 80022ce:	2232      	movs	r2, #50	; 0x32
 80022d0:	801a      	strh	r2, [r3, #0]
                   speed_right_SetPoint = -50.0f;
 80022d2:	4b36      	ldr	r3, [pc, #216]	; (80023ac <main+0x83c>)
 80022d4:	f64f 72ce 	movw	r2, #65486	; 0xffce
 80022d8:	801a      	strh	r2, [r3, #0]
                   break;
 80022da:	e04e      	b.n	800237a <main+0x80a>
                    case 7:
                    str = "VOL-";
 80022dc:	4b35      	ldr	r3, [pc, #212]	; (80023b4 <main+0x844>)
 80022de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = 0.0f;
 80022e2:	4b31      	ldr	r3, [pc, #196]	; (80023a8 <main+0x838>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	801a      	strh	r2, [r3, #0]
                              speed_right_SetPoint = 0.0f;
 80022e8:	4b30      	ldr	r3, [pc, #192]	; (80023ac <main+0x83c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	801a      	strh	r2, [r3, #0]
                    break;
 80022ee:	e044      	b.n	800237a <main+0x80a>
                    case 21:
                    str = "DOWN";
 80022f0:	4b31      	ldr	r3, [pc, #196]	; (80023b8 <main+0x848>)
 80022f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    speed_left_SetPoint = -50.0f;
 80022f6:	4b2c      	ldr	r3, [pc, #176]	; (80023a8 <main+0x838>)
 80022f8:	f64f 72ce 	movw	r2, #65486	; 0xffce
 80022fc:	801a      	strh	r2, [r3, #0]
                              speed_right_SetPoint = -50.0f;
 80022fe:	4b2b      	ldr	r3, [pc, #172]	; (80023ac <main+0x83c>)
 8002300:	f64f 72ce 	movw	r2, #65486	; 0xffce
 8002304:	801a      	strh	r2, [r3, #0]
                              break;
 8002306:	e038      	b.n	800237a <main+0x80a>
           case 9:
           str = "VOL+";
 8002308:	4b2c      	ldr	r3, [pc, #176]	; (80023bc <main+0x84c>)
 800230a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           break;
 800230e:	e034      	b.n	800237a <main+0x80a>
           case 22:
           str = "1";
 8002310:	4b2b      	ldr	r3, [pc, #172]	; (80023c0 <main+0x850>)
 8002312:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 8002316:	e030      	b.n	800237a <main+0x80a>
           case 25:
           str = "2";
 8002318:	4b2a      	ldr	r3, [pc, #168]	; (80023c4 <main+0x854>)
 800231a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 800231e:	e02c      	b.n	800237a <main+0x80a>
           case 13:
           str = "3";
 8002320:	4b29      	ldr	r3, [pc, #164]	; (80023c8 <main+0x858>)
 8002322:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           case 12:
           str = "4";
 8002326:	4b29      	ldr	r3, [pc, #164]	; (80023cc <main+0x85c>)
 8002328:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           speed_left_SetPoint=-20;
 800232c:	4b1e      	ldr	r3, [pc, #120]	; (80023a8 <main+0x838>)
 800232e:	f64f 72ec 	movw	r2, #65516	; 0xffec
 8002332:	801a      	strh	r2, [r3, #0]
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
           break;
 8002334:	e021      	b.n	800237a <main+0x80a>
           case 24:
           str = "5";
 8002336:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <main+0x860>)
 8002338:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           left_speed_PID.Kp+=0.5;
           break;
 800233c:	e01d      	b.n	800237a <main+0x80a>
           case 94:
           str = "6";
 800233e:	4b25      	ldr	r3, [pc, #148]	; (80023d4 <main+0x864>)
 8002340:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           left_speed_PID.Kp-=0.5;
//           int left_speed_now;
//           left_speed_now = Get_Left_Motor_Speed(left_speed_now);
//                     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
//                     lcd_show_num(100, 210, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID), 10, 16, RED);
           break;
 8002344:	e019      	b.n	800237a <main+0x80a>
           case 8:
           str = "7";
 8002346:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <main+0x868>)
 8002348:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           speed_left_SetPoint=20;
           break;
 800234c:	e015      	b.n	800237a <main+0x80a>
           case 28:
           str = "8";
 800234e:	4b23      	ldr	r3, [pc, #140]	; (80023dc <main+0x86c>)
 8002350:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           left_speed_PID.Ki+=0.1;
           break;
 8002354:	e011      	b.n	800237a <main+0x80a>
           case 90:
           str = "9";
 8002356:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <main+0x870>)
 8002358:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           left_speed_PID.Ki-=0.1;
           break;
 800235c:	e00d      	b.n	800237a <main+0x80a>
           case 66:
           str = "0";
 800235e:	4b21      	ldr	r3, [pc, #132]	; (80023e4 <main+0x874>)
 8002360:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
           speed_left_SetPoint=50;
 8002364:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <main+0x838>)
 8002366:	2232      	movs	r2, #50	; 0x32
 8002368:	801a      	strh	r2, [r3, #0]
           break;
 800236a:	e006      	b.n	800237a <main+0x80a>
           case 74:
           str = "DELETE";
 800236c:	4b1e      	ldr	r3, [pc, #120]	; (80023e8 <main+0x878>)
 800236e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
//           left_speed_PID.Ki+=5;
           break;
 8002372:	e002      	b.n	800237a <main+0x80a>
//           lcd_fill(86, 150, 116 + 8 * 8, 170 + 16, WHITE);
//           lcd_show_string(86, 150, 200, 16, 16, str, BLUE);
           }
           else
           {
           delay_ms(10);
 8002374:	200a      	movs	r0, #10
 8002376:	f008 faa3 	bl	800a8c0 <delay_ms>
           } t ++;
 800237a:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 800237e:	3301      	adds	r3, #1
 8002380:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
           if (t == 20)
 8002384:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8002388:	2b14      	cmp	r3, #20
 800238a:	d106      	bne.n	800239a <main+0x82a>
             {
             t = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
             LED0_TOGGLE(); /* LED0  */
 8002392:	2120      	movs	r1, #32
 8002394:	4815      	ldr	r0, [pc, #84]	; (80023ec <main+0x87c>)
 8002396:	f005 f910 	bl	80075ba <HAL_GPIO_TogglePin>
 800239a:	46ad      	mov	sp, r5
  {
 800239c:	e446      	b.n	8001c2c <main+0xbc>
 800239e:	bf00      	nop
 80023a0:	0800f3e8 	.word	0x0800f3e8
 80023a4:	0800f3f4 	.word	0x0800f3f4
 80023a8:	200002e8 	.word	0x200002e8
 80023ac:	200002ea 	.word	0x200002ea
 80023b0:	0800f3fc 	.word	0x0800f3fc
 80023b4:	0800f404 	.word	0x0800f404
 80023b8:	0800f40c 	.word	0x0800f40c
 80023bc:	0800f414 	.word	0x0800f414
 80023c0:	0800f41c 	.word	0x0800f41c
 80023c4:	0800f420 	.word	0x0800f420
 80023c8:	0800f424 	.word	0x0800f424
 80023cc:	0800f428 	.word	0x0800f428
 80023d0:	0800f42c 	.word	0x0800f42c
 80023d4:	0800f430 	.word	0x0800f430
 80023d8:	0800f434 	.word	0x0800f434
 80023dc:	0800f438 	.word	0x0800f438
 80023e0:	0800f43c 	.word	0x0800f43c
 80023e4:	0800f440 	.word	0x0800f440
 80023e8:	0800f444 	.word	0x0800f444
 80023ec:	40010c00 	.word	0x40010c00

080023f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b090      	sub	sp, #64	; 0x40
 80023f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023f6:	f107 0318 	add.w	r3, r7, #24
 80023fa:	2228      	movs	r2, #40	; 0x28
 80023fc:	2100      	movs	r1, #0
 80023fe:	4618      	mov	r0, r3
 8002400:	f008 fa9e 	bl	800a940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002412:	2301      	movs	r3, #1
 8002414:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002416:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800241a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002420:	2301      	movs	r3, #1
 8002422:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002424:	2302      	movs	r3, #2
 8002426:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800242c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800242e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002434:	f107 0318 	add.w	r3, r7, #24
 8002438:	4618      	mov	r0, r3
 800243a:	f005 fa1b 	bl	8007874 <HAL_RCC_OscConfig>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002444:	f000 f9dc 	bl	8002800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002448:	230f      	movs	r3, #15
 800244a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800244c:	2302      	movs	r3, #2
 800244e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002458:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	2102      	movs	r1, #2
 8002462:	4618      	mov	r0, r3
 8002464:	f005 fc88 	bl	8007d78 <HAL_RCC_ClockConfig>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800246e:	f000 f9c7 	bl	8002800 <Error_Handler>
  }
}
 8002472:	bf00      	nop
 8002474:	3740      	adds	r7, #64	; 0x40
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <getTIMx_DetaCnt>:

/* USER CODE BEGIN 4 */
int getTIMx_DetaCnt(TIM_HandleTypeDef *htim)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af04      	add	r7, sp, #16
 8002482:	6078      	str	r0, [r7, #4]
    int cnt;
    cnt = htim->Instance->CNT - 0x7FFF;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800248e:	3b7f      	subs	r3, #127	; 0x7f
 8002490:	60fb      	str	r3, [r7, #12]
    htim->Instance->CNT = 0x7FFF;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800249a:	625a      	str	r2, [r3, #36]	; 0x24
    lcd_show_string(10, 50, 240, 16, 16, "CNT", RED);
 800249c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024a0:	9302      	str	r3, [sp, #8]
 80024a2:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <getTIMx_DetaCnt+0x5c>)
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	2310      	movs	r3, #16
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	2310      	movs	r3, #16
 80024ac:	22f0      	movs	r2, #240	; 0xf0
 80024ae:	2132      	movs	r1, #50	; 0x32
 80024b0:	200a      	movs	r0, #10
 80024b2:	f004 fabb 	bl	8006a2c <lcd_show_string>
    lcd_show_num(10, 70, cnt, 10, 16, RED);
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	2310      	movs	r3, #16
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	230a      	movs	r3, #10
 80024c4:	2146      	movs	r1, #70	; 0x46
 80024c6:	200a      	movs	r0, #10
 80024c8:	f004 fa38 	bl	800693c <lcd_show_num>
    return cnt;
 80024cc:	68fb      	ldr	r3, [r7, #12]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	0800f484 	.word	0x0800f484

080024dc <Get_Right_Motor_Speed>:

int16_t Get_Right_Motor_Speed(int16_t leftSpeed)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	80fb      	strh	r3, [r7, #6]
			static int leftWheelEncoderNow    = 0;
			static int leftWheelEncoderLast   = 0;

			//???
			leftWheelEncoderNow +=  getTIMx_DetaCnt(&htim3);;
 80024e6:	480f      	ldr	r0, [pc, #60]	; (8002524 <Get_Right_Motor_Speed+0x48>)
 80024e8:	f7ff ffc8 	bl	800247c <getTIMx_DetaCnt>
 80024ec:	4602      	mov	r2, r0
 80024ee:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <Get_Right_Motor_Speed+0x4c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4413      	add	r3, r2
 80024f4:	4a0c      	ldr	r2, [pc, #48]	; (8002528 <Get_Right_Motor_Speed+0x4c>)
 80024f6:	6013      	str	r3, [r2, #0]

			//5ms
			leftSpeed   =  20 * (leftWheelEncoderNow - leftWheelEncoderLast)*10 / 1000;  //cm/s
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <Get_Right_Motor_Speed+0x4c>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <Get_Right_Motor_Speed+0x50>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	4a0b      	ldr	r2, [pc, #44]	; (8002530 <Get_Right_Motor_Speed+0x54>)
 8002504:	fb82 1203 	smull	r1, r2, r2, r3
 8002508:	1052      	asrs	r2, r2, #1
 800250a:	17db      	asrs	r3, r3, #31
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	80fb      	strh	r3, [r7, #6]
			//???
			leftWheelEncoderLast  = leftWheelEncoderNow;
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <Get_Right_Motor_Speed+0x4c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a05      	ldr	r2, [pc, #20]	; (800252c <Get_Right_Motor_Speed+0x50>)
 8002516:	6013      	str	r3, [r2, #0]
      return leftSpeed;
 8002518:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000390 	.word	0x20000390
 8002528:	200002ec 	.word	0x200002ec
 800252c:	200002f0 	.word	0x200002f0
 8002530:	66666667 	.word	0x66666667
 8002534:	00000000 	.word	0x00000000

08002538 <Get_Left_Motor_Speed>:
int16_t Get_Left_Motor_Speed(int16_t rightSpeed)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	80fb      	strh	r3, [r7, #6]
			static int rightWheelEncoderNow   = 0;
			static int rightWheelEncoderLast  = 0;

			//
			rightWheelEncoderNow+= getTIMx_DetaCnt(&htim2);
 8002542:	481f      	ldr	r0, [pc, #124]	; (80025c0 <Get_Left_Motor_Speed+0x88>)
 8002544:	f7ff ff9a 	bl	800247c <getTIMx_DetaCnt>
 8002548:	4602      	mov	r2, r0
 800254a:	4b1e      	ldr	r3, [pc, #120]	; (80025c4 <Get_Left_Motor_Speed+0x8c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4413      	add	r3, r2
 8002550:	4a1c      	ldr	r2, [pc, #112]	; (80025c4 <Get_Left_Motor_Speed+0x8c>)
 8002552:	6013      	str	r3, [r2, #0]


			rightSpeed  =  20.7 * (rightWheelEncoderNow - rightWheelEncoderLast)*10/ 1000;
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <Get_Left_Motor_Speed+0x8c>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <Get_Left_Motor_Speed+0x90>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	4618      	mov	r0, r3
 8002560:	f7fe f870 	bl	8000644 <__aeabi_i2d>
 8002564:	a314      	add	r3, pc, #80	; (adr r3, 80025b8 <Get_Left_Motor_Speed+0x80>)
 8002566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256a:	f7fe f8d5 	bl	8000718 <__aeabi_dmul>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4610      	mov	r0, r2
 8002574:	4619      	mov	r1, r3
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	4b14      	ldr	r3, [pc, #80]	; (80025cc <Get_Left_Motor_Speed+0x94>)
 800257c:	f7fe f8cc 	bl	8000718 <__aeabi_dmul>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <Get_Left_Motor_Speed+0x98>)
 800258e:	f7fe f9ed 	bl	800096c <__aeabi_ddiv>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb6d 	bl	8000c78 <__aeabi_d2iz>
 800259e:	4603      	mov	r3, r0
 80025a0:	80fb      	strh	r3, [r7, #6]

			//???
			rightWheelEncoderLast = rightWheelEncoderNow;
 80025a2:	4b08      	ldr	r3, [pc, #32]	; (80025c4 <Get_Left_Motor_Speed+0x8c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a08      	ldr	r2, [pc, #32]	; (80025c8 <Get_Left_Motor_Speed+0x90>)
 80025a8:	6013      	str	r3, [r2, #0]
      return rightSpeed;
 80025aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	33333333 	.word	0x33333333
 80025bc:	4034b333 	.word	0x4034b333
 80025c0:	20000348 	.word	0x20000348
 80025c4:	200002f4 	.word	0x200002f4
 80025c8:	200002f8 	.word	0x200002f8
 80025cc:	40240000 	.word	0x40240000
 80025d0:	408f4000 	.word	0x408f4000

080025d4 <Get_Motor_Speed>:


void Get_Motor_Speed(int *leftSpeed, int *rightSpeed)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80025da:	af04      	add	r7, sp, #16
 80025dc:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80025e0:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 80025e4:	6018      	str	r0, [r3, #0]
 80025e6:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80025ea:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80025ee:	6019      	str	r1, [r3, #0]
  char str[1000];
//  lcd_show_num(10, 250,6666, 4, 16, BLUE);
//  printf("\r\n6666\r\n");
//  lcd_clear(BLACK);
  lcd_show_string(10, 20, 240, 16, 16, "rightSpeed", RED);
 80025f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025f4:	9302      	str	r3, [sp, #8]
 80025f6:	4b58      	ldr	r3, [pc, #352]	; (8002758 <Get_Motor_Speed+0x184>)
 80025f8:	9301      	str	r3, [sp, #4]
 80025fa:	2310      	movs	r3, #16
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	2310      	movs	r3, #16
 8002600:	22f0      	movs	r2, #240	; 0xf0
 8002602:	2114      	movs	r1, #20
 8002604:	200a      	movs	r0, #10
 8002606:	f004 fa11 	bl	8006a2c <lcd_show_string>
  lcd_show_string(100, 20, 240, 16, 16, "lefttSpeed", BLUE);
 800260a:	231f      	movs	r3, #31
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	4b53      	ldr	r3, [pc, #332]	; (800275c <Get_Motor_Speed+0x188>)
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	2310      	movs	r3, #16
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	2310      	movs	r3, #16
 8002618:	22f0      	movs	r2, #240	; 0xf0
 800261a:	2114      	movs	r1, #20
 800261c:	2064      	movs	r0, #100	; 0x64
 800261e:	f004 fa05 	bl	8006a2c <lcd_show_string>

//  *rightSpeed = getTIMx_DetaCnt(&htim3); *leftSpeed = getTIMx_DetaCnt(&htim2);
  *rightSpeed =Get_Right_Motor_Speed(rightSpeed);
 8002622:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002626:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	b21b      	sxth	r3, r3
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff ff54 	bl	80024dc <Get_Right_Motor_Speed>
 8002634:	4603      	mov	r3, r0
 8002636:	461a      	mov	r2, r3
 8002638:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800263c:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	601a      	str	r2, [r3, #0]
  *leftSpeed = Get_Left_Motor_Speed(leftSpeed);
 8002644:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002648:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	b21b      	sxth	r3, r3
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ff71 	bl	8002538 <Get_Left_Motor_Speed>
 8002656:	4603      	mov	r3, r0
 8002658:	461a      	mov	r2, r3
 800265a:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800265e:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	601a      	str	r2, [r3, #0]
    lcd_show_string(10, 90, 240, 16, 16, "+turn", RED);
 8002666:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800266a:	9302      	str	r3, [sp, #8]
 800266c:	4b3c      	ldr	r3, [pc, #240]	; (8002760 <Get_Motor_Speed+0x18c>)
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	2310      	movs	r3, #16
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2310      	movs	r3, #16
 8002676:	22f0      	movs	r2, #240	; 0xf0
 8002678:	215a      	movs	r1, #90	; 0x5a
 800267a:	200a      	movs	r0, #10
 800267c:	f004 f9d6 	bl	8006a2c <lcd_show_string>
    lcd_show_string(10, 130, 240, 16, 16, "-turn", RED);
 8002680:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002684:	9302      	str	r3, [sp, #8]
 8002686:	4b37      	ldr	r3, [pc, #220]	; (8002764 <Get_Motor_Speed+0x190>)
 8002688:	9301      	str	r3, [sp, #4]
 800268a:	2310      	movs	r3, #16
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2310      	movs	r3, #16
 8002690:	22f0      	movs	r2, #240	; 0xf0
 8002692:	2182      	movs	r1, #130	; 0x82
 8002694:	200a      	movs	r0, #10
 8002696:	f004 f9c9 	bl	8006a2c <lcd_show_string>
    if( *rightSpeed<0  )
 800269a:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800269e:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	da14      	bge.n	80026d4 <Get_Motor_Speed+0x100>
      {

//	 intToString(*rightSpeed, str);
//	 lcd_show_string(10, 150, 240, 16, 16, str, RED);
//	lcd_show_num(10, 150,abs(*rightSpeed/4) , 10, 16, RED);
	lcd_show_num(10, 150,abs(*rightSpeed) , 10, 16, RED);
 80026aa:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80026ae:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bfb8      	it	lt
 80026ba:	425b      	neglt	r3, r3
 80026bc:	461a      	mov	r2, r3
 80026be:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80026c2:	9301      	str	r3, [sp, #4]
 80026c4:	2310      	movs	r3, #16
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	230a      	movs	r3, #10
 80026ca:	2196      	movs	r1, #150	; 0x96
 80026cc:	200a      	movs	r0, #10
 80026ce:	f004 f935 	bl	800693c <lcd_show_num>
 80026d2:	e010      	b.n	80026f6 <Get_Motor_Speed+0x122>

      }
    else  {
//lcd_show_num(10, 110, *rightSpeed/4, 10, 16, RED);
lcd_show_num(10, 110, *rightSpeed, 10, 16, RED);
 80026d4:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80026d8:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	2310      	movs	r3, #16
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	230a      	movs	r3, #10
 80026ee:	216e      	movs	r1, #110	; 0x6e
 80026f0:	200a      	movs	r0, #10
 80026f2:	f004 f923 	bl	800693c <lcd_show_num>

    }

if (*leftSpeed>=0){
 80026f6:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80026fa:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	db10      	blt.n	8002728 <Get_Motor_Speed+0x154>
//    intToString(*leftSpeed*2, str);
//  lcd_show_string(90, 150, 240, 16, 16, str, BLUE);}
//     lcd_show_num(92, 150, *leftSpeed/4, 10, 16,  BLUE);}
lcd_show_num(92, 150, *leftSpeed, 10, 16,  BLUE);}
 8002706:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800270a:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	461a      	mov	r2, r3
 8002714:	231f      	movs	r3, #31
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	2310      	movs	r3, #16
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	230a      	movs	r3, #10
 800271e:	2196      	movs	r1, #150	; 0x96
 8002720:	205c      	movs	r0, #92	; 0x5c
 8002722:	f004 f90b 	bl	800693c <lcd_show_num>
//              }
//          }



}
 8002726:	e012      	b.n	800274e <Get_Motor_Speed+0x17a>
  lcd_show_num(90, 110,abs(*leftSpeed) , 10, 16, BLUE);
 8002728:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800272c:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	bfb8      	it	lt
 8002738:	425b      	neglt	r3, r3
 800273a:	461a      	mov	r2, r3
 800273c:	231f      	movs	r3, #31
 800273e:	9301      	str	r3, [sp, #4]
 8002740:	2310      	movs	r3, #16
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	230a      	movs	r3, #10
 8002746:	216e      	movs	r1, #110	; 0x6e
 8002748:	205a      	movs	r0, #90	; 0x5a
 800274a:	f004 f8f7 	bl	800693c <lcd_show_num>
}
 800274e:	bf00      	nop
 8002750:	f507 777c 	add.w	r7, r7, #1008	; 0x3f0
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	0800f488 	.word	0x0800f488
 800275c:	0800f494 	.word	0x0800f494
 8002760:	0800f4a0 	.word	0x0800f4a0
 8002764:	0800f4a8 	.word	0x0800f4a8

08002768 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]


    if (htim == &htim4){
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a20      	ldr	r2, [pc, #128]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d138      	bne.n	80027ea <HAL_TIM_PeriodElapsedCallback+0x82>
      if (htim->Instance == REMOTE_IN_TIMX)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a1e      	ldr	r2, [pc, #120]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d133      	bne.n	80027ea <HAL_TIM_PeriodElapsedCallback+0x82>
      {
          if (g_remote_sta & 0x80)      /*  */
 8002782:	4b1e      	ldr	r3, [pc, #120]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	b25b      	sxtb	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	da2e      	bge.n	80027ea <HAL_TIM_PeriodElapsedCallback+0x82>
          {
              g_remote_sta &= ~0X10;    /* ??? */
 800278c:	4b1b      	ldr	r3, [pc, #108]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	f023 0310 	bic.w	r3, r3, #16
 8002794:	b2da      	uxtb	r2, r3
 8002796:	4b19      	ldr	r3, [pc, #100]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002798:	701a      	strb	r2, [r3, #0]

              if ((g_remote_sta & 0X0F) == 0X00)
 800279a:	4b18      	ldr	r3, [pc, #96]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d106      	bne.n	80027b4 <HAL_TIM_PeriodElapsedCallback+0x4c>
              {
                  g_remote_sta |= 1 << 6; /* ???? */
 80027a6:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027b2:	701a      	strb	r2, [r3, #0]
              }

              if ((g_remote_sta & 0X0F) < 14)
 80027b4:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	f003 030f 	and.w	r3, r3, #15
 80027bc:	2b0d      	cmp	r3, #13
 80027be:	dc06      	bgt.n	80027ce <HAL_TIM_PeriodElapsedCallback+0x66>
              {
                  g_remote_sta++;
 80027c0:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027ca:	701a      	strb	r2, [r3, #0]
//        Get_Motor_Speed(&leftSpeed,&rightSpeed);
//
//    }


}
 80027cc:	e00d      	b.n	80027ea <HAL_TIM_PeriodElapsedCallback+0x82>
                  g_remote_sta &= ~(1 << 7);    /* ??? */
 80027ce:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	4b08      	ldr	r3, [pc, #32]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027da:	701a      	strb	r2, [r3, #0]
                  g_remote_sta &= 0XF0;         /*  */
 80027dc:	4b07      	ldr	r3, [pc, #28]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	f023 030f 	bic.w	r3, r3, #15
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	4b05      	ldr	r3, [pc, #20]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80027e8:	701a      	strb	r2, [r3, #0]
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr
 80027f4:	200003d8 	.word	0x200003d8
 80027f8:	40000800 	.word	0x40000800
 80027fc:	2000058e 	.word	0x2000058e

08002800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002804:	b672      	cpsid	i
}
 8002806:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002808:	e7fe      	b.n	8002808 <Error_Handler+0x8>
	...

0800280c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002812:	4b16      	ldr	r3, [pc, #88]	; (800286c <HAL_MspInit+0x60>)
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	4a15      	ldr	r2, [pc, #84]	; (800286c <HAL_MspInit+0x60>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6193      	str	r3, [r2, #24]
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <HAL_MspInit+0x60>)
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800282a:	4b10      	ldr	r3, [pc, #64]	; (800286c <HAL_MspInit+0x60>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	4a0f      	ldr	r2, [pc, #60]	; (800286c <HAL_MspInit+0x60>)
 8002830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002834:	61d3      	str	r3, [r2, #28]
 8002836:	4b0d      	ldr	r3, [pc, #52]	; (800286c <HAL_MspInit+0x60>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283e:	607b      	str	r3, [r7, #4]
 8002840:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002842:	2005      	movs	r0, #5
 8002844:	f004 fb72 	bl	8006f2c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002848:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_MspInit+0x64>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4a04      	ldr	r2, [pc, #16]	; (8002870 <HAL_MspInit+0x64>)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002864:	bf00      	nop
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021000 	.word	0x40021000
 8002870:	40010000 	.word	0x40010000

08002874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002878:	e7fe      	b.n	8002878 <NMI_Handler+0x4>

0800287a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800287a:	b480      	push	{r7}
 800287c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800287e:	e7fe      	b.n	800287e <HardFault_Handler+0x4>

08002880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002884:	e7fe      	b.n	8002884 <MemManage_Handler+0x4>

08002886 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002886:	b480      	push	{r7}
 8002888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800288a:	e7fe      	b.n	800288a <BusFault_Handler+0x4>

0800288c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002890:	e7fe      	b.n	8002890 <UsageFault_Handler+0x4>

08002892 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr

0800289e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr

080028aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr

080028b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ba:	f004 fa4f 	bl	8006d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80028c8:	4802      	ldr	r0, [pc, #8]	; (80028d4 <TIM4_IRQHandler+0x10>)
 80028ca:	f006 f805 	bl	80088d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	200003d8 	.word	0x200003d8

080028d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028dc:	4802      	ldr	r0, [pc, #8]	; (80028e8 <USART1_IRQHandler+0x10>)
 80028de:	f007 f94b 	bl	8009b78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000538 	.word	0x20000538

080028ec <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028f0:	4802      	ldr	r0, [pc, #8]	; (80028fc <TIM6_IRQHandler+0x10>)
 80028f2:	f005 fff1 	bl	80088d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000420 	.word	0x20000420

08002900 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  return 1;
 8002904:	2301      	movs	r3, #1
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr

0800290e <_kill>:

int _kill(int pid, int sig)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b082      	sub	sp, #8
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
 8002916:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002918:	f007 ffe8 	bl	800a8ec <__errno>
 800291c:	4603      	mov	r3, r0
 800291e:	2216      	movs	r2, #22
 8002920:	601a      	str	r2, [r3, #0]
  return -1;
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <_exit>:

void _exit (int status)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b082      	sub	sp, #8
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002936:	f04f 31ff 	mov.w	r1, #4294967295
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f7ff ffe7 	bl	800290e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002940:	e7fe      	b.n	8002940 <_exit+0x12>

08002942 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e00a      	b.n	800296a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002954:	f3af 8000 	nop.w
 8002958:	4601      	mov	r1, r0
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	60ba      	str	r2, [r7, #8]
 8002960:	b2ca      	uxtb	r2, r1
 8002962:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	3301      	adds	r3, #1
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	429a      	cmp	r2, r3
 8002970:	dbf0      	blt.n	8002954 <_read+0x12>
  }

  return len;
 8002972:	687b      	ldr	r3, [r7, #4]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	e009      	b.n	80029a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	1c5a      	adds	r2, r3, #1
 8002992:	60ba      	str	r2, [r7, #8]
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f000 fbca 	bl	8003130 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3301      	adds	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	dbf1      	blt.n	800298e <_write+0x12>
  }
  return len;
 80029aa:	687b      	ldr	r3, [r7, #4]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <_close>:

int _close(int file)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr

080029ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
 80029d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029da:	605a      	str	r2, [r3, #4]
  return 0;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <_isatty>:

int _isatty(int file)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029f0:	2301      	movs	r3, #1
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bc80      	pop	{r7}
 80029fa:	4770      	bx	lr

080029fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3714      	adds	r7, #20
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a1c:	4a14      	ldr	r2, [pc, #80]	; (8002a70 <_sbrk+0x5c>)
 8002a1e:	4b15      	ldr	r3, [pc, #84]	; (8002a74 <_sbrk+0x60>)
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a28:	4b13      	ldr	r3, [pc, #76]	; (8002a78 <_sbrk+0x64>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a30:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <_sbrk+0x64>)
 8002a32:	4a12      	ldr	r2, [pc, #72]	; (8002a7c <_sbrk+0x68>)
 8002a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a36:	4b10      	ldr	r3, [pc, #64]	; (8002a78 <_sbrk+0x64>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d207      	bcs.n	8002a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a44:	f007 ff52 	bl	800a8ec <__errno>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	220c      	movs	r2, #12
 8002a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a52:	e009      	b.n	8002a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <_sbrk+0x64>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a5a:	4b07      	ldr	r3, [pc, #28]	; (8002a78 <_sbrk+0x64>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	4a05      	ldr	r2, [pc, #20]	; (8002a78 <_sbrk+0x64>)
 8002a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a66:	68fb      	ldr	r3, [r7, #12]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20010000 	.word	0x20010000
 8002a74:	00000400 	.word	0x00000400
 8002a78:	200002fc 	.word	0x200002fc
 8002a7c:	200005b0 	.word	0x200005b0

08002a80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b096      	sub	sp, #88	; 0x58
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a92:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
 8002a9c:	609a      	str	r2, [r3, #8]
 8002a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aa0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
 8002ab6:	60da      	str	r2, [r3, #12]
 8002ab8:	611a      	str	r2, [r3, #16]
 8002aba:	615a      	str	r2, [r3, #20]
 8002abc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f007 ff3b 	bl	800a940 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aca:	4b48      	ldr	r3, [pc, #288]	; (8002bec <MX_TIM1_Init+0x160>)
 8002acc:	4a48      	ldr	r2, [pc, #288]	; (8002bf0 <MX_TIM1_Init+0x164>)
 8002ace:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002ad0:	4b46      	ldr	r3, [pc, #280]	; (8002bec <MX_TIM1_Init+0x160>)
 8002ad2:	2247      	movs	r2, #71	; 0x47
 8002ad4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad6:	4b45      	ldr	r3, [pc, #276]	; (8002bec <MX_TIM1_Init+0x160>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 8002adc:	4b43      	ldr	r3, [pc, #268]	; (8002bec <MX_TIM1_Init+0x160>)
 8002ade:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002ae2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae4:	4b41      	ldr	r3, [pc, #260]	; (8002bec <MX_TIM1_Init+0x160>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002aea:	4b40      	ldr	r3, [pc, #256]	; (8002bec <MX_TIM1_Init+0x160>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af0:	4b3e      	ldr	r3, [pc, #248]	; (8002bec <MX_TIM1_Init+0x160>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002af6:	483d      	ldr	r0, [pc, #244]	; (8002bec <MX_TIM1_Init+0x160>)
 8002af8:	f005 fb19 	bl	800812e <HAL_TIM_Base_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002b02:	f7ff fe7d 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b0a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b0c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b10:	4619      	mov	r1, r3
 8002b12:	4836      	ldr	r0, [pc, #216]	; (8002bec <MX_TIM1_Init+0x160>)
 8002b14:	f006 f946 	bl	8008da4 <HAL_TIM_ConfigClockSource>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002b1e:	f7ff fe6f 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b22:	4832      	ldr	r0, [pc, #200]	; (8002bec <MX_TIM1_Init+0x160>)
 8002b24:	f005 fbb2 	bl	800828c <HAL_TIM_PWM_Init>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002b2e:	f7ff fe67 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b36:	2300      	movs	r3, #0
 8002b38:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b3a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b3e:	4619      	mov	r1, r3
 8002b40:	482a      	ldr	r0, [pc, #168]	; (8002bec <MX_TIM1_Init+0x160>)
 8002b42:	f006 fe51 	bl	80097e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002b4c:	f7ff fe58 	bl	8002800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b50:	2360      	movs	r3, #96	; 0x60
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 250;
 8002b54:	23fa      	movs	r3, #250	; 0xfa
 8002b56:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b60:	2300      	movs	r3, #0
 8002b62:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b64:	2300      	movs	r3, #0
 8002b66:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b70:	2200      	movs	r2, #0
 8002b72:	4619      	mov	r1, r3
 8002b74:	481d      	ldr	r0, [pc, #116]	; (8002bec <MX_TIM1_Init+0x160>)
 8002b76:	f006 f853 	bl	8008c20 <HAL_TIM_PWM_ConfigChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002b80:	f7ff fe3e 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b88:	220c      	movs	r2, #12
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4817      	ldr	r0, [pc, #92]	; (8002bec <MX_TIM1_Init+0x160>)
 8002b8e:	f006 f847 	bl	8008c20 <HAL_TIM_PWM_ConfigChannel>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002b98:	f7ff fe32 	bl	8002800 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bb4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002bba:	1d3b      	adds	r3, r7, #4
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	480b      	ldr	r0, [pc, #44]	; (8002bec <MX_TIM1_Init+0x160>)
 8002bc0:	f006 fe7e 	bl	80098c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002bca:	f7ff fe19 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002bce:	210c      	movs	r1, #12
 8002bd0:	4806      	ldr	r0, [pc, #24]	; (8002bec <MX_TIM1_Init+0x160>)
 8002bd2:	f005 fbb3 	bl	800833c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4804      	ldr	r0, [pc, #16]	; (8002bec <MX_TIM1_Init+0x160>)
 8002bda:	f005 fbaf 	bl	800833c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002bde:	4803      	ldr	r0, [pc, #12]	; (8002bec <MX_TIM1_Init+0x160>)
 8002be0:	f000 fa72 	bl	80030c8 <HAL_TIM_MspPostInit>

}
 8002be4:	bf00      	nop
 8002be6:	3758      	adds	r7, #88	; 0x58
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	20000300 	.word	0x20000300
 8002bf0:	40012c00 	.word	0x40012c00

08002bf4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b08c      	sub	sp, #48	; 0x30
 8002bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002bfa:	f107 030c 	add.w	r3, r7, #12
 8002bfe:	2224      	movs	r2, #36	; 0x24
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f007 fe9c 	bl	800a940 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c08:	1d3b      	adds	r3, r7, #4
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002c18:	4b1f      	ldr	r3, [pc, #124]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c1e:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002c24:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c40:	2301      	movs	r3, #1
 8002c42:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c50:	2301      	movs	r3, #1
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c54:	2300      	movs	r3, #0
 8002c56:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002c5c:	f107 030c 	add.w	r3, r7, #12
 8002c60:	4619      	mov	r1, r3
 8002c62:	480d      	ldr	r0, [pc, #52]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c64:	f005 fd96 	bl	8008794 <HAL_TIM_Encoder_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002c6e:	f7ff fdc7 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c72:	2300      	movs	r3, #0
 8002c74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c7a:	1d3b      	adds	r3, r7, #4
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4806      	ldr	r0, [pc, #24]	; (8002c98 <MX_TIM2_Init+0xa4>)
 8002c80:	f006 fdb2 	bl	80097e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002c8a:	f7ff fdb9 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c8e:	bf00      	nop
 8002c90:	3730      	adds	r7, #48	; 0x30
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000348 	.word	0x20000348

08002c9c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08c      	sub	sp, #48	; 0x30
 8002ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ca2:	f107 030c 	add.w	r3, r7, #12
 8002ca6:	2224      	movs	r2, #36	; 0x24
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4618      	mov	r0, r3
 8002cac:	f007 fe48 	bl	800a940 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002cb8:	4b20      	ldr	r3, [pc, #128]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002cba:	4a21      	ldr	r2, [pc, #132]	; (8002d40 <MX_TIM3_Init+0xa4>)
 8002cbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002cbe:	4b1f      	ldr	r3, [pc, #124]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc4:	4b1d      	ldr	r3, [pc, #116]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002cca:	4b1c      	ldr	r3, [pc, #112]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002ccc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cd0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd2:	4b1a      	ldr	r3, [pc, #104]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd8:	4b18      	ldr	r3, [pc, #96]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002cea:	2300      	movs	r3, #0
 8002cec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002d02:	f107 030c 	add.w	r3, r7, #12
 8002d06:	4619      	mov	r1, r3
 8002d08:	480c      	ldr	r0, [pc, #48]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002d0a:	f005 fd43 	bl	8008794 <HAL_TIM_Encoder_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002d14:	f7ff fd74 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	4619      	mov	r1, r3
 8002d24:	4805      	ldr	r0, [pc, #20]	; (8002d3c <MX_TIM3_Init+0xa0>)
 8002d26:	f006 fd5f 	bl	80097e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002d30:	f7ff fd66 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d34:	bf00      	nop
 8002d36:	3730      	adds	r7, #48	; 0x30
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	20000390 	.word	0x20000390
 8002d40:	40000400 	.word	0x40000400

08002d44 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08a      	sub	sp, #40	; 0x28
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d4a:	f107 0318 	add.w	r3, r7, #24
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	605a      	str	r2, [r3, #4]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d58:	f107 0310 	add.w	r3, r7, #16
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002d62:	463b      	mov	r3, r7
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d6e:	4b31      	ldr	r3, [pc, #196]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d70:	4a31      	ldr	r2, [pc, #196]	; (8002e38 <MX_TIM4_Init+0xf4>)
 8002d72:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8002d74:	4b2f      	ldr	r3, [pc, #188]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d76:	2247      	movs	r2, #71	; 0x47
 8002d78:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d7a:	4b2e      	ldr	r3, [pc, #184]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002d80:	4b2c      	ldr	r3, [pc, #176]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d82:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d86:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d88:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d8e:	4b29      	ldr	r3, [pc, #164]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d94:	4827      	ldr	r0, [pc, #156]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002d96:	f005 f9ca 	bl	800812e <HAL_TIM_Base_Init>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002da0:	f7ff fd2e 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002daa:	f107 0318 	add.w	r3, r7, #24
 8002dae:	4619      	mov	r1, r3
 8002db0:	4820      	ldr	r0, [pc, #128]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002db2:	f005 fff7 	bl	8008da4 <HAL_TIM_ConfigClockSource>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002dbc:	f7ff fd20 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002dc0:	481c      	ldr	r0, [pc, #112]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002dc2:	f005 fb75 	bl	80084b0 <HAL_TIM_IC_Init>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002dcc:	f7ff fd18 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4815      	ldr	r0, [pc, #84]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002de0:	f006 fd02 	bl	80097e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8002dea:	f7ff fd09 	bl	8002800 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002dee:	2300      	movs	r3, #0
 8002df0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002df2:	2301      	movs	r3, #1
 8002df4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002df6:	2300      	movs	r3, #0
 8002df8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002dfe:	463b      	mov	r3, r7
 8002e00:	220c      	movs	r2, #12
 8002e02:	4619      	mov	r1, r3
 8002e04:	480b      	ldr	r0, [pc, #44]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002e06:	f005 fe6f 	bl	8008ae8 <HAL_TIM_IC_ConfigChannel>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002e10:	f7ff fcf6 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 8002e14:	210c      	movs	r1, #12
 8002e16:	4807      	ldr	r0, [pc, #28]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002e18:	f005 fba2 	bl	8008560 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 8002e1c:	4b05      	ldr	r3, [pc, #20]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <MX_TIM4_Init+0xf0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	60da      	str	r2, [r3, #12]
  /* USER CODE END TIM4_Init 2 */

}
 8002e2c:	bf00      	nop
 8002e2e:	3728      	adds	r7, #40	; 0x28
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	200003d8 	.word	0x200003d8
 8002e38:	40000800 	.word	0x40000800

08002e3c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e42:	463b      	mov	r3, r7
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002e4a:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e4c:	4a15      	ldr	r2, [pc, #84]	; (8002ea4 <MX_TIM6_Init+0x68>)
 8002e4e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002e50:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e56:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002e5c:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e62:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e64:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002e6a:	480d      	ldr	r0, [pc, #52]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e6c:	f005 f95f 	bl	800812e <HAL_TIM_Base_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002e76:	f7ff fcc3 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002e82:	463b      	mov	r3, r7
 8002e84:	4619      	mov	r1, r3
 8002e86:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <MX_TIM6_Init+0x64>)
 8002e88:	f006 fcae 	bl	80097e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002e92:	f7ff fcb5 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000420 	.word	0x20000420
 8002ea4:	40001000 	.word	0x40001000

08002ea8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08a      	sub	sp, #40	; 0x28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb0:	f107 0318 	add.w	r3, r7, #24
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	605a      	str	r2, [r3, #4]
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a30      	ldr	r2, [pc, #192]	; (8002f84 <HAL_TIM_Base_MspInit+0xdc>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d10c      	bne.n	8002ee2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	4a2e      	ldr	r2, [pc, #184]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002ece:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ed2:	6193      	str	r3, [r2, #24]
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002edc:	617b      	str	r3, [r7, #20]
 8002ede:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002ee0:	e04b      	b.n	8002f7a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a29      	ldr	r2, [pc, #164]	; (8002f8c <HAL_TIM_Base_MspInit+0xe4>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d12d      	bne.n	8002f48 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002eec:	4b26      	ldr	r3, [pc, #152]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002ef2:	f043 0304 	orr.w	r3, r3, #4
 8002ef6:	61d3      	str	r3, [r2, #28]
 8002ef8:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f04:	4b20      	ldr	r3, [pc, #128]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	4a1f      	ldr	r2, [pc, #124]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f0a:	f043 0308 	orr.w	r3, r3, #8
 8002f0e:	6193      	str	r3, [r2, #24]
 8002f10:	4b1d      	ldr	r3, [pc, #116]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = REMOTE_IN_Pin;
 8002f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f26:	2301      	movs	r3, #1
 8002f28:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(REMOTE_IN_GPIO_Port, &GPIO_InitStruct);
 8002f2a:	f107 0318 	add.w	r3, r7, #24
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4817      	ldr	r0, [pc, #92]	; (8002f90 <HAL_TIM_Base_MspInit+0xe8>)
 8002f32:	f004 f97f 	bl	8007234 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f36:	2200      	movs	r2, #0
 8002f38:	2100      	movs	r1, #0
 8002f3a:	201e      	movs	r0, #30
 8002f3c:	f004 f801 	bl	8006f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f40:	201e      	movs	r0, #30
 8002f42:	f004 f81a 	bl	8006f7a <HAL_NVIC_EnableIRQ>
}
 8002f46:	e018      	b.n	8002f7a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM6)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a11      	ldr	r2, [pc, #68]	; (8002f94 <HAL_TIM_Base_MspInit+0xec>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d113      	bne.n	8002f7a <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f52:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	4a0c      	ldr	r2, [pc, #48]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f58:	f043 0310 	orr.w	r3, r3, #16
 8002f5c:	61d3      	str	r3, [r2, #28]
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <HAL_TIM_Base_MspInit+0xe0>)
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	2036      	movs	r0, #54	; 0x36
 8002f70:	f003 ffe7 	bl	8006f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002f74:	2036      	movs	r0, #54	; 0x36
 8002f76:	f004 f800 	bl	8006f7a <HAL_NVIC_EnableIRQ>
}
 8002f7a:	bf00      	nop
 8002f7c:	3728      	adds	r7, #40	; 0x28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40012c00 	.word	0x40012c00
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40000800 	.word	0x40000800
 8002f90:	40010c00 	.word	0x40010c00
 8002f94:	40001000 	.word	0x40001000

08002f98 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08c      	sub	sp, #48	; 0x30
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa0:	f107 031c 	add.w	r3, r7, #28
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]
 8002faa:	609a      	str	r2, [r3, #8]
 8002fac:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb6:	d14f      	bne.n	8003058 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb8:	4b3e      	ldr	r3, [pc, #248]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	4a3d      	ldr	r2, [pc, #244]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	61d3      	str	r3, [r2, #28]
 8002fc4:	4b3b      	ldr	r3, [pc, #236]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fc6:	69db      	ldr	r3, [r3, #28]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd0:	4b38      	ldr	r3, [pc, #224]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	4a37      	ldr	r2, [pc, #220]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fd6:	f043 0304 	orr.w	r3, r3, #4
 8002fda:	6193      	str	r3, [r2, #24]
 8002fdc:	4b35      	ldr	r3, [pc, #212]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fe8:	4b32      	ldr	r3, [pc, #200]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	4a31      	ldr	r2, [pc, #196]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fee:	f043 0308 	orr.w	r3, r3, #8
 8002ff2:	6193      	str	r3, [r2, #24]
 8002ff4:	4b2f      	ldr	r3, [pc, #188]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003000:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003006:	2300      	movs	r3, #0
 8003008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300a:	2300      	movs	r3, #0
 800300c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300e:	f107 031c 	add.w	r3, r7, #28
 8003012:	4619      	mov	r1, r3
 8003014:	4828      	ldr	r0, [pc, #160]	; (80030b8 <HAL_TIM_Encoder_MspInit+0x120>)
 8003016:	f004 f90d 	bl	8007234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800301a:	2308      	movs	r3, #8
 800301c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800301e:	2300      	movs	r3, #0
 8003020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003026:	f107 031c 	add.w	r3, r7, #28
 800302a:	4619      	mov	r1, r3
 800302c:	4823      	ldr	r0, [pc, #140]	; (80030bc <HAL_TIM_Encoder_MspInit+0x124>)
 800302e:	f004 f901 	bl	8007234 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003032:	4b23      	ldr	r3, [pc, #140]	; (80030c0 <HAL_TIM_Encoder_MspInit+0x128>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003042:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003046:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003050:	4a1b      	ldr	r2, [pc, #108]	; (80030c0 <HAL_TIM_Encoder_MspInit+0x128>)
 8003052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003054:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003056:	e028      	b.n	80030aa <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a19      	ldr	r2, [pc, #100]	; (80030c4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d123      	bne.n	80030aa <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003062:	4b14      	ldr	r3, [pc, #80]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	4a13      	ldr	r2, [pc, #76]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003068:	f043 0302 	orr.w	r3, r3, #2
 800306c:	61d3      	str	r3, [r2, #28]
 800306e:	4b11      	ldr	r3, [pc, #68]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800307a:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	4a0d      	ldr	r2, [pc, #52]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003080:	f043 0304 	orr.w	r3, r3, #4
 8003084:	6193      	str	r3, [r2, #24]
 8003086:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	60bb      	str	r3, [r7, #8]
 8003090:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003092:	23c0      	movs	r3, #192	; 0xc0
 8003094:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309e:	f107 031c 	add.w	r3, r7, #28
 80030a2:	4619      	mov	r1, r3
 80030a4:	4804      	ldr	r0, [pc, #16]	; (80030b8 <HAL_TIM_Encoder_MspInit+0x120>)
 80030a6:	f004 f8c5 	bl	8007234 <HAL_GPIO_Init>
}
 80030aa:	bf00      	nop
 80030ac:	3730      	adds	r7, #48	; 0x30
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40021000 	.word	0x40021000
 80030b8:	40010800 	.word	0x40010800
 80030bc:	40010c00 	.word	0x40010c00
 80030c0:	40010000 	.word	0x40010000
 80030c4:	40000400 	.word	0x40000400

080030c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b088      	sub	sp, #32
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d0:	f107 0310 	add.w	r3, r7, #16
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a10      	ldr	r2, [pc, #64]	; (8003124 <HAL_TIM_MspPostInit+0x5c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d118      	bne.n	800311a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030e8:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <HAL_TIM_MspPostInit+0x60>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	4a0e      	ldr	r2, [pc, #56]	; (8003128 <HAL_TIM_MspPostInit+0x60>)
 80030ee:	f043 0304 	orr.w	r3, r3, #4
 80030f2:	6193      	str	r3, [r2, #24]
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <HAL_TIM_MspPostInit+0x60>)
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8003100:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8003104:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003106:	2302      	movs	r3, #2
 8003108:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800310a:	2302      	movs	r3, #2
 800310c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800310e:	f107 0310 	add.w	r3, r7, #16
 8003112:	4619      	mov	r1, r3
 8003114:	4805      	ldr	r0, [pc, #20]	; (800312c <HAL_TIM_MspPostInit+0x64>)
 8003116:	f004 f88d 	bl	8007234 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800311a:	bf00      	nop
 800311c:	3720      	adds	r7, #32
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40012c00 	.word	0x40012c00
 8003128:	40021000 	.word	0x40021000
 800312c:	40010800 	.word	0x40010800

08003130 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003138:	1d39      	adds	r1, r7, #4
 800313a:	f04f 33ff 	mov.w	r3, #4294967295
 800313e:	2201      	movs	r2, #1
 8003140:	4803      	ldr	r0, [pc, #12]	; (8003150 <__io_putchar+0x20>)
 8003142:	f006 fc70 	bl	8009a26 <HAL_UART_Transmit>
	return ch;
 8003146:	687b      	ldr	r3, [r7, #4]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	20000538 	.word	0x20000538

08003154 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 800315a:	4a14      	ldr	r2, [pc, #80]	; (80031ac <MX_USART1_UART_Init+0x58>)
 800315c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800315e:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 8003160:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003164:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003166:	4b10      	ldr	r3, [pc, #64]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 8003168:	2200      	movs	r2, #0
 800316a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800316c:	4b0e      	ldr	r3, [pc, #56]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 800316e:	2200      	movs	r2, #0
 8003170:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003172:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 8003174:	2200      	movs	r2, #0
 8003176:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003178:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 800317a:	220c      	movs	r2, #12
 800317c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 8003180:	2200      	movs	r2, #0
 8003182:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003184:	4b08      	ldr	r3, [pc, #32]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 8003186:	2200      	movs	r2, #0
 8003188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800318a:	4807      	ldr	r0, [pc, #28]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 800318c:	f006 fbfb 	bl	8009986 <HAL_UART_Init>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003196:	f7ff fb33 	bl	8002800 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* UART_IT_RXNE */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 800319a:	2201      	movs	r2, #1
 800319c:	4904      	ldr	r1, [pc, #16]	; (80031b0 <MX_USART1_UART_Init+0x5c>)
 800319e:	4802      	ldr	r0, [pc, #8]	; (80031a8 <MX_USART1_UART_Init+0x54>)
 80031a0:	f006 fcc4 	bl	8009b2c <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	20000538 	.word	0x20000538
 80031ac:	40013800 	.word	0x40013800
 80031b0:	20000534 	.word	0x20000534

080031b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031bc:	f107 0310 	add.w	r3, r7, #16
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	609a      	str	r2, [r3, #8]
 80031c8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a20      	ldr	r2, [pc, #128]	; (8003250 <HAL_UART_MspInit+0x9c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d139      	bne.n	8003248 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031d4:	4b1f      	ldr	r3, [pc, #124]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	4a1e      	ldr	r2, [pc, #120]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031de:	6193      	str	r3, [r2, #24]
 80031e0:	4b1c      	ldr	r3, [pc, #112]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	4a18      	ldr	r2, [pc, #96]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031f2:	f043 0304 	orr.w	r3, r3, #4
 80031f6:	6193      	str	r3, [r2, #24]
 80031f8:	4b16      	ldr	r3, [pc, #88]	; (8003254 <HAL_UART_MspInit+0xa0>)
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	60bb      	str	r3, [r7, #8]
 8003202:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003204:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003208:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320a:	2302      	movs	r3, #2
 800320c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800320e:	2303      	movs	r3, #3
 8003210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003212:	f107 0310 	add.w	r3, r7, #16
 8003216:	4619      	mov	r1, r3
 8003218:	480f      	ldr	r0, [pc, #60]	; (8003258 <HAL_UART_MspInit+0xa4>)
 800321a:	f004 f80b 	bl	8007234 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800321e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003222:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800322c:	f107 0310 	add.w	r3, r7, #16
 8003230:	4619      	mov	r1, r3
 8003232:	4809      	ldr	r0, [pc, #36]	; (8003258 <HAL_UART_MspInit+0xa4>)
 8003234:	f003 fffe 	bl	8007234 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003238:	2200      	movs	r2, #0
 800323a:	2100      	movs	r1, #0
 800323c:	2025      	movs	r0, #37	; 0x25
 800323e:	f003 fe80 	bl	8006f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003242:	2025      	movs	r0, #37	; 0x25
 8003244:	f003 fe99 	bl	8006f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003248:	bf00      	nop
 800324a:	3720      	adds	r7, #32
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40013800 	.word	0x40013800
 8003254:	40021000 	.word	0x40021000
 8003258:	40010800 	.word	0x40010800

0800325c <HAL_UART_RxCpltCallback>:
                
 * @param       huart:
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)                      /* 1 */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a24      	ldr	r2, [pc, #144]	; (80032fc <HAL_UART_RxCpltCallback+0xa0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d142      	bne.n	80032f4 <HAL_UART_RxCpltCallback+0x98>
    {
        if ((g_usart_rx_sta & 0x8000) == 0)             /*  */
 800326e:	4b24      	ldr	r3, [pc, #144]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	b21b      	sxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	db38      	blt.n	80032ea <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart_rx_sta & 0x4000)                /* 0x0d */
 8003278:	4b21      	ldr	r3, [pc, #132]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d011      	beq.n	80032a8 <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_rx_buffer[0] != 0x0a)             /* 0x0a */
 8003284:	4b1f      	ldr	r3, [pc, #124]	; (8003304 <HAL_UART_RxCpltCallback+0xa8>)
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	2b0a      	cmp	r3, #10
 800328a:	d003      	beq.n	8003294 <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;                 /* , */
 800328c:	4b1c      	ldr	r3, [pc, #112]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 800328e:	2200      	movs	r2, #0
 8003290:	801a      	strh	r2, [r3, #0]
 8003292:	e02a      	b.n	80032ea <HAL_UART_RxCpltCallback+0x8e>
                }
                else                                    /* 0x0a */
                {
                    g_usart_rx_sta |= 0x8000;           /*  */
 8003294:	4b1a      	ldr	r3, [pc, #104]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800329c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032a4:	801a      	strh	r2, [r3, #0]
 80032a6:	e020      	b.n	80032ea <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                        /* 0X0d */
            {
                if (g_rx_buffer[0] == 0x0d)
 80032a8:	4b16      	ldr	r3, [pc, #88]	; (8003304 <HAL_UART_RxCpltCallback+0xa8>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b0d      	cmp	r3, #13
 80032ae:	d107      	bne.n	80032c0 <HAL_UART_RxCpltCallback+0x64>
                    g_usart_rx_sta |= 0x4000;
 80032b0:	4b13      	ldr	r3, [pc, #76]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032bc:	801a      	strh	r2, [r3, #0]
 80032be:	e014      	b.n	80032ea <HAL_UART_RxCpltCallback+0x8e>
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0];
 80032c0:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80032c8:	4a0e      	ldr	r2, [pc, #56]	; (8003304 <HAL_UART_RxCpltCallback+0xa8>)
 80032ca:	7811      	ldrb	r1, [r2, #0]
 80032cc:	4a0e      	ldr	r2, [pc, #56]	; (8003308 <HAL_UART_RxCpltCallback+0xac>)
 80032ce:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	3301      	adds	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032da:	801a      	strh	r2, [r3, #0]

                    if (g_usart_rx_sta > (USART_REC_LEN - 1))
 80032dc:	4b08      	ldr	r3, [pc, #32]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	2bc7      	cmp	r3, #199	; 0xc7
 80032e2:	d902      	bls.n	80032ea <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;             /* , */
 80032e4:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_UART_RxCpltCallback+0xa4>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 80032ea:	2201      	movs	r2, #1
 80032ec:	4905      	ldr	r1, [pc, #20]	; (8003304 <HAL_UART_RxCpltCallback+0xa8>)
 80032ee:	4807      	ldr	r0, [pc, #28]	; (800330c <HAL_UART_RxCpltCallback+0xb0>)
 80032f0:	f006 fc1c 	bl	8009b2c <HAL_UART_Receive_IT>
    }
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40013800 	.word	0x40013800
 8003300:	20000530 	.word	0x20000530
 8003304:	20000534 	.word	0x20000534
 8003308:	20000468 	.word	0x20000468
 800330c:	20000538 	.word	0x20000538

08003310 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003310:	f7ff fbb6 	bl	8002a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003314:	480b      	ldr	r0, [pc, #44]	; (8003344 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003316:	490c      	ldr	r1, [pc, #48]	; (8003348 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003318:	4a0c      	ldr	r2, [pc, #48]	; (800334c <LoopFillZerobss+0x16>)
  movs r3, #0
 800331a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800331c:	e002      	b.n	8003324 <LoopCopyDataInit>

0800331e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800331e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003322:	3304      	adds	r3, #4

08003324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003328:	d3f9      	bcc.n	800331e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800332a:	4a09      	ldr	r2, [pc, #36]	; (8003350 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800332c:	4c09      	ldr	r4, [pc, #36]	; (8003354 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800332e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003330:	e001      	b.n	8003336 <LoopFillZerobss>

08003332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003334:	3204      	adds	r2, #4

08003336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003338:	d3fb      	bcc.n	8003332 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800333a:	f007 fadd 	bl	800a8f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800333e:	f7fe fc17 	bl	8001b70 <main>
  bx lr
 8003342:	4770      	bx	lr
  ldr r0, =_sdata
 8003344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003348:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800334c:	08012918 	.word	0x08012918
  ldr r2, =_sbss
 8003350:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003354:	200005b0 	.word	0x200005b0

08003358 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003358:	e7fe      	b.n	8003358 <ADC1_2_IRQHandler>

0800335a <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 800335e:	2011      	movs	r0, #17
 8003360:	f002 fc38 	bl	8005bd4 <lcd_wr_regno>

     delay_ms(120);
 8003364:	2078      	movs	r0, #120	; 0x78
 8003366:	f007 faab 	bl	800a8c0 <delay_ms>

    lcd_wr_regno(0x36);
 800336a:	2036      	movs	r0, #54	; 0x36
 800336c:	f002 fc32 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003370:	2000      	movs	r0, #0
 8003372:	f002 fc1b 	bl	8005bac <lcd_wr_data>


    lcd_wr_regno(0x3A);
 8003376:	203a      	movs	r0, #58	; 0x3a
 8003378:	f002 fc2c 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0X05);
 800337c:	2005      	movs	r0, #5
 800337e:	f002 fc15 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003382:	20b2      	movs	r0, #178	; 0xb2
 8003384:	f002 fc26 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8003388:	200c      	movs	r0, #12
 800338a:	f002 fc0f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0C);
 800338e:	200c      	movs	r0, #12
 8003390:	f002 fc0c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003394:	2000      	movs	r0, #0
 8003396:	f002 fc09 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x33);
 800339a:	2033      	movs	r0, #51	; 0x33
 800339c:	f002 fc06 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x33);
 80033a0:	2033      	movs	r0, #51	; 0x33
 80033a2:	f002 fc03 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80033a6:	20b7      	movs	r0, #183	; 0xb7
 80033a8:	f002 fc14 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x35);
 80033ac:	2035      	movs	r0, #53	; 0x35
 80033ae:	f002 fbfd 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 80033b2:	20bb      	movs	r0, #187	; 0xbb
 80033b4:	f002 fc0e 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 80033b8:	2032      	movs	r0, #50	; 0x32
 80033ba:	f002 fbf7 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80033be:	20c0      	movs	r0, #192	; 0xc0
 80033c0:	f002 fc08 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 80033c4:	200c      	movs	r0, #12
 80033c6:	f002 fbf1 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80033ca:	20c2      	movs	r0, #194	; 0xc2
 80033cc:	f002 fc02 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80033d0:	2001      	movs	r0, #1
 80033d2:	f002 fbeb 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 80033d6:	20c3      	movs	r0, #195	; 0xc3
 80033d8:	f002 fbfc 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 80033dc:	2010      	movs	r0, #16
 80033de:	f002 fbe5 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 80033e2:	20c4      	movs	r0, #196	; 0xc4
 80033e4:	f002 fbf6 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 80033e8:	2020      	movs	r0, #32
 80033ea:	f002 fbdf 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80033ee:	20c6      	movs	r0, #198	; 0xc6
 80033f0:	f002 fbf0 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 80033f4:	200f      	movs	r0, #15
 80033f6:	f002 fbd9 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xD0);
 80033fa:	20d0      	movs	r0, #208	; 0xd0
 80033fc:	f002 fbea 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8003400:	20a4      	movs	r0, #164	; 0xa4
 8003402:	f002 fbd3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003406:	20a1      	movs	r0, #161	; 0xa1
 8003408:	f002 fbd0 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 800340c:	20e0      	movs	r0, #224	; 0xe0
 800340e:	f002 fbe1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8003412:	20d0      	movs	r0, #208	; 0xd0
 8003414:	f002 fbca 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003418:	2000      	movs	r0, #0
 800341a:	f002 fbc7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 800341e:	2002      	movs	r0, #2
 8003420:	f002 fbc4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x07);
 8003424:	2007      	movs	r0, #7
 8003426:	f002 fbc1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0a);
 800342a:	200a      	movs	r0, #10
 800342c:	f002 fbbe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x28);
 8003430:	2028      	movs	r0, #40	; 0x28
 8003432:	f002 fbbb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x32);
 8003436:	2032      	movs	r0, #50	; 0x32
 8003438:	f002 fbb8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0X44);
 800343c:	2044      	movs	r0, #68	; 0x44
 800343e:	f002 fbb5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x42);
 8003442:	2042      	movs	r0, #66	; 0x42
 8003444:	f002 fbb2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);
 8003448:	2006      	movs	r0, #6
 800344a:	f002 fbaf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0e);
 800344e:	200e      	movs	r0, #14
 8003450:	f002 fbac 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x12);
 8003454:	2012      	movs	r0, #18
 8003456:	f002 fba9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x14);
 800345a:	2014      	movs	r0, #20
 800345c:	f002 fba6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x17);
 8003460:	2017      	movs	r0, #23
 8003462:	f002 fba3 	bl	8005bac <lcd_wr_data>


    lcd_wr_regno(0XE1);  /* Set Gamma */
 8003466:	20e1      	movs	r0, #225	; 0xe1
 8003468:	f002 fbb4 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 800346c:	20d0      	movs	r0, #208	; 0xd0
 800346e:	f002 fb9d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003472:	2000      	movs	r0, #0
 8003474:	f002 fb9a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 8003478:	2002      	movs	r0, #2
 800347a:	f002 fb97 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x07);
 800347e:	2007      	movs	r0, #7
 8003480:	f002 fb94 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0a);
 8003484:	200a      	movs	r0, #10
 8003486:	f002 fb91 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x28);
 800348a:	2028      	movs	r0, #40	; 0x28
 800348c:	f002 fb8e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x31);
 8003490:	2031      	movs	r0, #49	; 0x31
 8003492:	f002 fb8b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x54);
 8003496:	2054      	movs	r0, #84	; 0x54
 8003498:	f002 fb88 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x47);
 800349c:	2047      	movs	r0, #71	; 0x47
 800349e:	f002 fb85 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0e);
 80034a2:	200e      	movs	r0, #14
 80034a4:	f002 fb82 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1c);
 80034a8:	201c      	movs	r0, #28
 80034aa:	f002 fb7f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x17);
 80034ae:	2017      	movs	r0, #23
 80034b0:	f002 fb7c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1b);
 80034b4:	201b      	movs	r0, #27
 80034b6:	f002 fb79 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1e);
 80034ba:	201e      	movs	r0, #30
 80034bc:	f002 fb76 	bl	8005bac <lcd_wr_data>


    lcd_wr_regno(0x2A);
 80034c0:	202a      	movs	r0, #42	; 0x2a
 80034c2:	f002 fb87 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80034c6:	2000      	movs	r0, #0
 80034c8:	f002 fb70 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f002 fb6d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80034d2:	2000      	movs	r0, #0
 80034d4:	f002 fb6a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xef);
 80034d8:	20ef      	movs	r0, #239	; 0xef
 80034da:	f002 fb67 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x2B);
 80034de:	202b      	movs	r0, #43	; 0x2b
 80034e0:	f002 fb78 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f002 fb61 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ea:	2000      	movs	r0, #0
 80034ec:	f002 fb5e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80034f0:	2001      	movs	r0, #1
 80034f2:	f002 fb5b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3f);
 80034f6:	203f      	movs	r0, #63	; 0x3f
 80034f8:	f002 fb58 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 80034fc:	2029      	movs	r0, #41	; 0x29
 80034fe:	f002 fb69 	bl	8005bd4 <lcd_wr_regno>
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}

08003506 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 800350a:	20cf      	movs	r0, #207	; 0xcf
 800350c:	f002 fb62 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003510:	2000      	movs	r0, #0
 8003512:	f002 fb4b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC1);
 8003516:	20c1      	movs	r0, #193	; 0xc1
 8003518:	f002 fb48 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0X30);
 800351c:	2030      	movs	r0, #48	; 0x30
 800351e:	f002 fb45 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xED);
 8003522:	20ed      	movs	r0, #237	; 0xed
 8003524:	f002 fb56 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x64);
 8003528:	2064      	movs	r0, #100	; 0x64
 800352a:	f002 fb3f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x03);
 800352e:	2003      	movs	r0, #3
 8003530:	f002 fb3c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0X12);
 8003534:	2012      	movs	r0, #18
 8003536:	f002 fb39 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0X81);
 800353a:	2081      	movs	r0, #129	; 0x81
 800353c:	f002 fb36 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8003540:	20e8      	movs	r0, #232	; 0xe8
 8003542:	f002 fb47 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8003546:	2085      	movs	r0, #133	; 0x85
 8003548:	f002 fb30 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 800354c:	2010      	movs	r0, #16
 800354e:	f002 fb2d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003552:	207a      	movs	r0, #122	; 0x7a
 8003554:	f002 fb2a 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8003558:	20cb      	movs	r0, #203	; 0xcb
 800355a:	f002 fb3b 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x39);
 800355e:	2039      	movs	r0, #57	; 0x39
 8003560:	f002 fb24 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003564:	202c      	movs	r0, #44	; 0x2c
 8003566:	f002 fb21 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800356a:	2000      	movs	r0, #0
 800356c:	f002 fb1e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x34);
 8003570:	2034      	movs	r0, #52	; 0x34
 8003572:	f002 fb1b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 8003576:	2002      	movs	r0, #2
 8003578:	f002 fb18 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xF7);
 800357c:	20f7      	movs	r0, #247	; 0xf7
 800357e:	f002 fb29 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003582:	2020      	movs	r0, #32
 8003584:	f002 fb12 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8003588:	20ea      	movs	r0, #234	; 0xea
 800358a:	f002 fb23 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800358e:	2000      	movs	r0, #0
 8003590:	f002 fb0c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003594:	2000      	movs	r0, #0
 8003596:	f002 fb09 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 800359a:	20c0      	movs	r0, #192	; 0xc0
 800359c:	f002 fb1a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 80035a0:	201b      	movs	r0, #27
 80035a2:	f002 fb03 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 80035a6:	20c1      	movs	r0, #193	; 0xc1
 80035a8:	f002 fb14 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 80035ac:	2001      	movs	r0, #1
 80035ae:	f002 fafd 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 80035b2:	20c5      	movs	r0, #197	; 0xc5
 80035b4:	f002 fb0e 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 80035b8:	2030      	movs	r0, #48	; 0x30
 80035ba:	f002 faf7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 80035be:	2030      	movs	r0, #48	; 0x30
 80035c0:	f002 faf4 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 80035c4:	20c7      	movs	r0, #199	; 0xc7
 80035c6:	f002 fb05 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0XB7);
 80035ca:	20b7      	movs	r0, #183	; 0xb7
 80035cc:	f002 faee 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 80035d0:	2036      	movs	r0, #54	; 0x36
 80035d2:	f002 faff 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x48);
 80035d6:	2048      	movs	r0, #72	; 0x48
 80035d8:	f002 fae8 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x3A);
 80035dc:	203a      	movs	r0, #58	; 0x3a
 80035de:	f002 faf9 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x55);
 80035e2:	2055      	movs	r0, #85	; 0x55
 80035e4:	f002 fae2 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xB1);
 80035e8:	20b1      	movs	r0, #177	; 0xb1
 80035ea:	f002 faf3 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80035ee:	2000      	movs	r0, #0
 80035f0:	f002 fadc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1A);
 80035f4:	201a      	movs	r0, #26
 80035f6:	f002 fad9 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 80035fa:	20b6      	movs	r0, #182	; 0xb6
 80035fc:	f002 faea 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003600:	200a      	movs	r0, #10
 8003602:	f002 fad3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003606:	20a2      	movs	r0, #162	; 0xa2
 8003608:	f002 fad0 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 800360c:	20f2      	movs	r0, #242	; 0xf2
 800360e:	f002 fae1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003612:	2000      	movs	r0, #0
 8003614:	f002 faca 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 8003618:	2026      	movs	r0, #38	; 0x26
 800361a:	f002 fadb 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800361e:	2001      	movs	r0, #1
 8003620:	f002 fac4 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 8003624:	20e0      	movs	r0, #224	; 0xe0
 8003626:	f002 fad5 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 800362a:	200f      	movs	r0, #15
 800362c:	f002 fabe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003630:	202a      	movs	r0, #42	; 0x2a
 8003632:	f002 fabb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x28);
 8003636:	2028      	movs	r0, #40	; 0x28
 8003638:	f002 fab8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x08);
 800363c:	2008      	movs	r0, #8
 800363e:	f002 fab5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);
 8003642:	200e      	movs	r0, #14
 8003644:	f002 fab2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x08);
 8003648:	2008      	movs	r0, #8
 800364a:	f002 faaf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x54);
 800364e:	2054      	movs	r0, #84	; 0x54
 8003650:	f002 faac 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0XA9);
 8003654:	20a9      	movs	r0, #169	; 0xa9
 8003656:	f002 faa9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x43);
 800365a:	2043      	movs	r0, #67	; 0x43
 800365c:	f002 faa6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0A);
 8003660:	200a      	movs	r0, #10
 8003662:	f002 faa3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003666:	200f      	movs	r0, #15
 8003668:	f002 faa0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800366c:	2000      	movs	r0, #0
 800366e:	f002 fa9d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003672:	2000      	movs	r0, #0
 8003674:	f002 fa9a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003678:	2000      	movs	r0, #0
 800367a:	f002 fa97 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800367e:	2000      	movs	r0, #0
 8003680:	f002 fa94 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0XE1);    /* Set Gamma */
 8003684:	20e1      	movs	r0, #225	; 0xe1
 8003686:	f002 faa5 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800368a:	2000      	movs	r0, #0
 800368c:	f002 fa8e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x15);
 8003690:	2015      	movs	r0, #21
 8003692:	f002 fa8b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x17);
 8003696:	2017      	movs	r0, #23
 8003698:	f002 fa88 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x07);
 800369c:	2007      	movs	r0, #7
 800369e:	f002 fa85 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x11);
 80036a2:	2011      	movs	r0, #17
 80036a4:	f002 fa82 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);
 80036a8:	2006      	movs	r0, #6
 80036aa:	f002 fa7f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2B);
 80036ae:	202b      	movs	r0, #43	; 0x2b
 80036b0:	f002 fa7c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x56);
 80036b4:	2056      	movs	r0, #86	; 0x56
 80036b6:	f002 fa79 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3C);
 80036ba:	203c      	movs	r0, #60	; 0x3c
 80036bc:	f002 fa76 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x05);
 80036c0:	2005      	movs	r0, #5
 80036c2:	f002 fa73 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 80036c6:	2010      	movs	r0, #16
 80036c8:	f002 fa70 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);
 80036cc:	200f      	movs	r0, #15
 80036ce:	f002 fa6d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3F);
 80036d2:	203f      	movs	r0, #63	; 0x3f
 80036d4:	f002 fa6a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3F);
 80036d8:	203f      	movs	r0, #63	; 0x3f
 80036da:	f002 fa67 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);
 80036de:	200f      	movs	r0, #15
 80036e0:	f002 fa64 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x2B);
 80036e4:	202b      	movs	r0, #43	; 0x2b
 80036e6:	f002 fa75 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80036ea:	2000      	movs	r0, #0
 80036ec:	f002 fa5e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f0:	2000      	movs	r0, #0
 80036f2:	f002 fa5b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80036f6:	2001      	movs	r0, #1
 80036f8:	f002 fa58 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3f);
 80036fc:	203f      	movs	r0, #63	; 0x3f
 80036fe:	f002 fa55 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x2A);
 8003702:	202a      	movs	r0, #42	; 0x2a
 8003704:	f002 fa66 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003708:	2000      	movs	r0, #0
 800370a:	f002 fa4f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800370e:	2000      	movs	r0, #0
 8003710:	f002 fa4c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003714:	2000      	movs	r0, #0
 8003716:	f002 fa49 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xef);
 800371a:	20ef      	movs	r0, #239	; 0xef
 800371c:	f002 fa46 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8003720:	2011      	movs	r0, #17
 8003722:	f002 fa57 	bl	8005bd4 <lcd_wr_regno>
    delay_ms(120);
 8003726:	2078      	movs	r0, #120	; 0x78
 8003728:	f007 f8ca 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 800372c:	2029      	movs	r0, #41	; 0x29
 800372e:	f002 fa51 	bl	8005bd4 <lcd_wr_regno>
 }
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}

08003736 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 800373a:	20ed      	movs	r0, #237	; 0xed
 800373c:	f002 fa4a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003740:	2001      	movs	r0, #1
 8003742:	f002 fa33 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFE);
 8003746:	20fe      	movs	r0, #254	; 0xfe
 8003748:	f002 fa30 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xEE);
 800374c:	20ee      	movs	r0, #238	; 0xee
 800374e:	f002 fa41 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8003752:	20de      	movs	r0, #222	; 0xde
 8003754:	f002 fa2a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x21);
 8003758:	2021      	movs	r0, #33	; 0x21
 800375a:	f002 fa27 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF1);
 800375e:	20f1      	movs	r0, #241	; 0xf1
 8003760:	f002 fa38 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003764:	2001      	movs	r0, #1
 8003766:	f002 fa21 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xDF);
 800376a:	20df      	movs	r0, #223	; 0xdf
 800376c:	f002 fa32 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x10);
 8003770:	2010      	movs	r0, #16
 8003772:	f002 fa1b 	bl	8005bac <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8003776:	20c4      	movs	r0, #196	; 0xc4
 8003778:	f002 fa2c 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 800377c:	208f      	movs	r0, #143	; 0x8f
 800377e:	f002 fa15 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003782:	20c6      	movs	r0, #198	; 0xc6
 8003784:	f002 fa26 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003788:	2000      	movs	r0, #0
 800378a:	f002 fa0f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE2);
 800378e:	20e2      	movs	r0, #226	; 0xe2
 8003790:	f002 fa0c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003794:	20e2      	movs	r0, #226	; 0xe2
 8003796:	f002 fa09 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE2);
 800379a:	20e2      	movs	r0, #226	; 0xe2
 800379c:	f002 fa06 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xBF);
 80037a0:	20bf      	movs	r0, #191	; 0xbf
 80037a2:	f002 fa17 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80037a6:	20aa      	movs	r0, #170	; 0xaa
 80037a8:	f002 fa00 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80037ac:	20b0      	movs	r0, #176	; 0xb0
 80037ae:	f002 fa11 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80037b2:	200d      	movs	r0, #13
 80037b4:	f002 f9fa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f002 f9f7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0D);
 80037be:	200d      	movs	r0, #13
 80037c0:	f002 f9f4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c4:	2000      	movs	r0, #0
 80037c6:	f002 f9f1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x11);
 80037ca:	2011      	movs	r0, #17
 80037cc:	f002 f9ee 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d0:	2000      	movs	r0, #0
 80037d2:	f002 f9eb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x19);
 80037d6:	2019      	movs	r0, #25
 80037d8:	f002 f9e8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037dc:	2000      	movs	r0, #0
 80037de:	f002 f9e5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x21);
 80037e2:	2021      	movs	r0, #33	; 0x21
 80037e4:	f002 f9e2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e8:	2000      	movs	r0, #0
 80037ea:	f002 f9df 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2D);
 80037ee:	202d      	movs	r0, #45	; 0x2d
 80037f0:	f002 f9dc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f002 f9d9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3D);
 80037fa:	203d      	movs	r0, #61	; 0x3d
 80037fc:	f002 f9d6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003800:	2000      	movs	r0, #0
 8003802:	f002 f9d3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003806:	205d      	movs	r0, #93	; 0x5d
 8003808:	f002 f9d0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800380c:	2000      	movs	r0, #0
 800380e:	f002 f9cd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003812:	205d      	movs	r0, #93	; 0x5d
 8003814:	f002 f9ca 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003818:	2000      	movs	r0, #0
 800381a:	f002 f9c7 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB1);
 800381e:	20b1      	movs	r0, #177	; 0xb1
 8003820:	f002 f9d8 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8003824:	2080      	movs	r0, #128	; 0x80
 8003826:	f002 f9c1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800382a:	2000      	movs	r0, #0
 800382c:	f002 f9be 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003830:	208b      	movs	r0, #139	; 0x8b
 8003832:	f002 f9bb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003836:	2000      	movs	r0, #0
 8003838:	f002 f9b8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x96);
 800383c:	2096      	movs	r0, #150	; 0x96
 800383e:	f002 f9b5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003842:	2000      	movs	r0, #0
 8003844:	f002 f9b2 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003848:	20b2      	movs	r0, #178	; 0xb2
 800384a:	f002 f9c3 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800384e:	2000      	movs	r0, #0
 8003850:	f002 f9ac 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003854:	2000      	movs	r0, #0
 8003856:	f002 f9a9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 800385a:	2002      	movs	r0, #2
 800385c:	f002 f9a6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003860:	2000      	movs	r0, #0
 8003862:	f002 f9a3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x03);
 8003866:	2003      	movs	r0, #3
 8003868:	f002 f9a0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800386c:	2000      	movs	r0, #0
 800386e:	f002 f99d 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB3);
 8003872:	20b3      	movs	r0, #179	; 0xb3
 8003874:	f002 f9ae 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003878:	2000      	movs	r0, #0
 800387a:	f002 f997 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800387e:	2000      	movs	r0, #0
 8003880:	f002 f994 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003884:	2000      	movs	r0, #0
 8003886:	f002 f991 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800388a:	2000      	movs	r0, #0
 800388c:	f002 f98e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003890:	2000      	movs	r0, #0
 8003892:	f002 f98b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003896:	2000      	movs	r0, #0
 8003898:	f002 f988 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800389c:	2000      	movs	r0, #0
 800389e:	f002 f985 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a2:	2000      	movs	r0, #0
 80038a4:	f002 f982 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f002 f97f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ae:	2000      	movs	r0, #0
 80038b0:	f002 f97c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f002 f979 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ba:	2000      	movs	r0, #0
 80038bc:	f002 f976 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c0:	2000      	movs	r0, #0
 80038c2:	f002 f973 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c6:	2000      	movs	r0, #0
 80038c8:	f002 f970 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f002 f96d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d2:	2000      	movs	r0, #0
 80038d4:	f002 f96a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d8:	2000      	movs	r0, #0
 80038da:	f002 f967 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038de:	2000      	movs	r0, #0
 80038e0:	f002 f964 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f002 f961 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ea:	2000      	movs	r0, #0
 80038ec:	f002 f95e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f0:	2000      	movs	r0, #0
 80038f2:	f002 f95b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f6:	2000      	movs	r0, #0
 80038f8:	f002 f958 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f002 f955 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003902:	2000      	movs	r0, #0
 8003904:	f002 f952 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003908:	20b4      	movs	r0, #180	; 0xb4
 800390a:	f002 f963 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 800390e:	208b      	movs	r0, #139	; 0x8b
 8003910:	f002 f94c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003914:	2000      	movs	r0, #0
 8003916:	f002 f949 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x96);
 800391a:	2096      	movs	r0, #150	; 0x96
 800391c:	f002 f946 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003920:	2000      	movs	r0, #0
 8003922:	f002 f943 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003926:	20a1      	movs	r0, #161	; 0xa1
 8003928:	f002 f940 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800392c:	2000      	movs	r0, #0
 800392e:	f002 f93d 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB5);
 8003932:	20b5      	movs	r0, #181	; 0xb5
 8003934:	f002 f94e 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003938:	2002      	movs	r0, #2
 800393a:	f002 f937 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800393e:	2000      	movs	r0, #0
 8003940:	f002 f934 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x03);
 8003944:	2003      	movs	r0, #3
 8003946:	f002 f931 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800394a:	2000      	movs	r0, #0
 800394c:	f002 f92e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x04);
 8003950:	2004      	movs	r0, #4
 8003952:	f002 f92b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003956:	2000      	movs	r0, #0
 8003958:	f002 f928 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB6);
 800395c:	20b6      	movs	r0, #182	; 0xb6
 800395e:	f002 f939 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003962:	2000      	movs	r0, #0
 8003964:	f002 f922 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003968:	2000      	movs	r0, #0
 800396a:	f002 f91f 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB7);
 800396e:	20b7      	movs	r0, #183	; 0xb7
 8003970:	f002 f930 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003974:	2000      	movs	r0, #0
 8003976:	f002 f919 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800397a:	2000      	movs	r0, #0
 800397c:	f002 f916 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3F);
 8003980:	203f      	movs	r0, #63	; 0x3f
 8003982:	f002 f913 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003986:	2000      	movs	r0, #0
 8003988:	f002 f910 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x5E);
 800398c:	205e      	movs	r0, #94	; 0x5e
 800398e:	f002 f90d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003992:	2000      	movs	r0, #0
 8003994:	f002 f90a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x64);
 8003998:	2064      	movs	r0, #100	; 0x64
 800399a:	f002 f907 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800399e:	2000      	movs	r0, #0
 80039a0:	f002 f904 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x8C);
 80039a4:	208c      	movs	r0, #140	; 0x8c
 80039a6:	f002 f901 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039aa:	2000      	movs	r0, #0
 80039ac:	f002 f8fe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xAC);
 80039b0:	20ac      	movs	r0, #172	; 0xac
 80039b2:	f002 f8fb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039b6:	2000      	movs	r0, #0
 80039b8:	f002 f8f8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDC);
 80039bc:	20dc      	movs	r0, #220	; 0xdc
 80039be:	f002 f8f5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c2:	2000      	movs	r0, #0
 80039c4:	f002 f8f2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x70);
 80039c8:	2070      	movs	r0, #112	; 0x70
 80039ca:	f002 f8ef 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ce:	2000      	movs	r0, #0
 80039d0:	f002 f8ec 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x90);
 80039d4:	2090      	movs	r0, #144	; 0x90
 80039d6:	f002 f8e9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039da:	2000      	movs	r0, #0
 80039dc:	f002 f8e6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xEB);
 80039e0:	20eb      	movs	r0, #235	; 0xeb
 80039e2:	f002 f8e3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f002 f8e0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDC);
 80039ec:	20dc      	movs	r0, #220	; 0xdc
 80039ee:	f002 f8dd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f002 f8da 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB8);
 80039f8:	20b8      	movs	r0, #184	; 0xb8
 80039fa:	f002 f8eb 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f002 f8d4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a04:	2000      	movs	r0, #0
 8003a06:	f002 f8d1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f002 f8ce 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a10:	2000      	movs	r0, #0
 8003a12:	f002 f8cb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f002 f8c8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	f002 f8c5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a22:	2000      	movs	r0, #0
 8003a24:	f002 f8c2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a28:	2000      	movs	r0, #0
 8003a2a:	f002 f8bf 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBA);
 8003a2e:	20ba      	movs	r0, #186	; 0xba
 8003a30:	f002 f8d0 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003a34:	2024      	movs	r0, #36	; 0x24
 8003a36:	f002 f8b9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f002 f8b6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a40:	2000      	movs	r0, #0
 8003a42:	f002 f8b3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a46:	2000      	movs	r0, #0
 8003a48:	f002 f8b0 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003a4c:	20c1      	movs	r0, #193	; 0xc1
 8003a4e:	f002 f8c1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003a52:	2020      	movs	r0, #32
 8003a54:	f002 f8aa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a58:	2000      	movs	r0, #0
 8003a5a:	f002 f8a7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x54);
 8003a5e:	2054      	movs	r0, #84	; 0x54
 8003a60:	f002 f8a4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a64:	2000      	movs	r0, #0
 8003a66:	f002 f8a1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 8003a6a:	20ff      	movs	r0, #255	; 0xff
 8003a6c:	f002 f89e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a70:	2000      	movs	r0, #0
 8003a72:	f002 f89b 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003a76:	20c2      	movs	r0, #194	; 0xc2
 8003a78:	f002 f8ac 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003a7c:	200a      	movs	r0, #10
 8003a7e:	f002 f895 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a82:	2000      	movs	r0, #0
 8003a84:	f002 f892 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x04);
 8003a88:	2004      	movs	r0, #4
 8003a8a:	f002 f88f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a8e:	2000      	movs	r0, #0
 8003a90:	f002 f88c 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC3);
 8003a94:	20c3      	movs	r0, #195	; 0xc3
 8003a96:	f002 f89d 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8003a9a:	203c      	movs	r0, #60	; 0x3c
 8003a9c:	f002 f886 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	f002 f883 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3A);
 8003aa6:	203a      	movs	r0, #58	; 0x3a
 8003aa8:	f002 f880 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aac:	2000      	movs	r0, #0
 8003aae:	f002 f87d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x39);
 8003ab2:	2039      	movs	r0, #57	; 0x39
 8003ab4:	f002 f87a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f002 f877 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x37);
 8003abe:	2037      	movs	r0, #55	; 0x37
 8003ac0:	f002 f874 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f002 f871 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003aca:	203c      	movs	r0, #60	; 0x3c
 8003acc:	f002 f86e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f002 f86b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x36);
 8003ad6:	2036      	movs	r0, #54	; 0x36
 8003ad8:	f002 f868 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f002 f865 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x32);
 8003ae2:	2032      	movs	r0, #50	; 0x32
 8003ae4:	f002 f862 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f002 f85f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003aee:	202f      	movs	r0, #47	; 0x2f
 8003af0:	f002 f85c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f002 f859 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003afa:	202c      	movs	r0, #44	; 0x2c
 8003afc:	f002 f856 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b00:	2000      	movs	r0, #0
 8003b02:	f002 f853 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x29);
 8003b06:	2029      	movs	r0, #41	; 0x29
 8003b08:	f002 f850 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	f002 f84d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x26);
 8003b12:	2026      	movs	r0, #38	; 0x26
 8003b14:	f002 f84a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f002 f847 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x24);
 8003b1e:	2024      	movs	r0, #36	; 0x24
 8003b20:	f002 f844 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b24:	2000      	movs	r0, #0
 8003b26:	f002 f841 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x24);
 8003b2a:	2024      	movs	r0, #36	; 0x24
 8003b2c:	f002 f83e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b30:	2000      	movs	r0, #0
 8003b32:	f002 f83b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x23);
 8003b36:	2023      	movs	r0, #35	; 0x23
 8003b38:	f002 f838 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f002 f835 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003b42:	203c      	movs	r0, #60	; 0x3c
 8003b44:	f002 f832 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f002 f82f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x36);
 8003b4e:	2036      	movs	r0, #54	; 0x36
 8003b50:	f002 f82c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b54:	2000      	movs	r0, #0
 8003b56:	f002 f829 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x32);
 8003b5a:	2032      	movs	r0, #50	; 0x32
 8003b5c:	f002 f826 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b60:	2000      	movs	r0, #0
 8003b62:	f002 f823 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003b66:	202f      	movs	r0, #47	; 0x2f
 8003b68:	f002 f820 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	f002 f81d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003b72:	202c      	movs	r0, #44	; 0x2c
 8003b74:	f002 f81a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f002 f817 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x29);
 8003b7e:	2029      	movs	r0, #41	; 0x29
 8003b80:	f002 f814 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b84:	2000      	movs	r0, #0
 8003b86:	f002 f811 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x26);
 8003b8a:	2026      	movs	r0, #38	; 0x26
 8003b8c:	f002 f80e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b90:	2000      	movs	r0, #0
 8003b92:	f002 f80b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x24);
 8003b96:	2024      	movs	r0, #36	; 0x24
 8003b98:	f002 f808 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	f002 f805 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x24);
 8003ba2:	2024      	movs	r0, #36	; 0x24
 8003ba4:	f002 f802 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba8:	2000      	movs	r0, #0
 8003baa:	f001 ffff 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x23);
 8003bae:	2023      	movs	r0, #35	; 0x23
 8003bb0:	f001 fffc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f001 fff9 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC4);
 8003bba:	20c4      	movs	r0, #196	; 0xc4
 8003bbc:	f002 f80a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x62);
 8003bc0:	2062      	movs	r0, #98	; 0x62
 8003bc2:	f001 fff3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	f001 fff0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x05);
 8003bcc:	2005      	movs	r0, #5
 8003bce:	f001 ffed 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f001 ffea 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x84);
 8003bd8:	2084      	movs	r0, #132	; 0x84
 8003bda:	f001 ffe7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f001 ffe4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF0);
 8003be4:	20f0      	movs	r0, #240	; 0xf0
 8003be6:	f001 ffe1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bea:	2000      	movs	r0, #0
 8003bec:	f001 ffde 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x18);
 8003bf0:	2018      	movs	r0, #24
 8003bf2:	f001 ffdb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f001 ffd8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA4);
 8003bfc:	20a4      	movs	r0, #164	; 0xa4
 8003bfe:	f001 ffd5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c02:	2000      	movs	r0, #0
 8003c04:	f001 ffd2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x18);
 8003c08:	2018      	movs	r0, #24
 8003c0a:	f001 ffcf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c0e:	2000      	movs	r0, #0
 8003c10:	f001 ffcc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x50);
 8003c14:	2050      	movs	r0, #80	; 0x50
 8003c16:	f001 ffc9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	f001 ffc6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0C);
 8003c20:	200c      	movs	r0, #12
 8003c22:	f001 ffc3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c26:	2000      	movs	r0, #0
 8003c28:	f001 ffc0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x17);
 8003c2c:	2017      	movs	r0, #23
 8003c2e:	f001 ffbd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c32:	2000      	movs	r0, #0
 8003c34:	f001 ffba 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x95);
 8003c38:	2095      	movs	r0, #149	; 0x95
 8003c3a:	f001 ffb7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f001 ffb4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003c44:	20f3      	movs	r0, #243	; 0xf3
 8003c46:	f001 ffb1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	f001 ffae 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE6);
 8003c50:	20e6      	movs	r0, #230	; 0xe6
 8003c52:	f001 ffab 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c56:	2000      	movs	r0, #0
 8003c58:	f001 ffa8 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003c5c:	20c5      	movs	r0, #197	; 0xc5
 8003c5e:	f001 ffb9 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003c62:	2032      	movs	r0, #50	; 0x32
 8003c64:	f001 ffa2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f001 ff9f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 8003c6e:	2044      	movs	r0, #68	; 0x44
 8003c70:	f001 ff9c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c74:	2000      	movs	r0, #0
 8003c76:	f001 ff99 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x65);
 8003c7a:	2065      	movs	r0, #101	; 0x65
 8003c7c:	f001 ff96 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c80:	2000      	movs	r0, #0
 8003c82:	f001 ff93 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x76);
 8003c86:	2076      	movs	r0, #118	; 0x76
 8003c88:	f001 ff90 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	f001 ff8d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 8003c92:	2088      	movs	r0, #136	; 0x88
 8003c94:	f001 ff8a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f001 ff87 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003c9e:	20c6      	movs	r0, #198	; 0xc6
 8003ca0:	f001 ff98 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003ca4:	2020      	movs	r0, #32
 8003ca6:	f001 ff81 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003caa:	2000      	movs	r0, #0
 8003cac:	f001 ff7e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x17);
 8003cb0:	2017      	movs	r0, #23
 8003cb2:	f001 ff7b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb6:	2000      	movs	r0, #0
 8003cb8:	f001 ff78 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8003cbc:	2001      	movs	r0, #1
 8003cbe:	f001 ff75 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	f001 ff72 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC7);
 8003cc8:	20c7      	movs	r0, #199	; 0xc7
 8003cca:	f001 ff83 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003cce:	2000      	movs	r0, #0
 8003cd0:	f001 ff6c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f001 ff69 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f001 ff66 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f001 ff63 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC8);
 8003ce6:	20c8      	movs	r0, #200	; 0xc8
 8003ce8:	f001 ff74 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003cec:	2000      	movs	r0, #0
 8003cee:	f001 ff5d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	f001 ff5a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	f001 ff57 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cfe:	2000      	movs	r0, #0
 8003d00:	f001 ff54 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003d04:	20c9      	movs	r0, #201	; 0xc9
 8003d06:	f001 ff65 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	f001 ff4e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d10:	2000      	movs	r0, #0
 8003d12:	f001 ff4b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d16:	2000      	movs	r0, #0
 8003d18:	f001 ff48 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	f001 ff45 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d22:	2000      	movs	r0, #0
 8003d24:	f001 ff42 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d28:	2000      	movs	r0, #0
 8003d2a:	f001 ff3f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d2e:	2000      	movs	r0, #0
 8003d30:	f001 ff3c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d34:	2000      	movs	r0, #0
 8003d36:	f001 ff39 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f001 ff36 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d40:	2000      	movs	r0, #0
 8003d42:	f001 ff33 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d46:	2000      	movs	r0, #0
 8003d48:	f001 ff30 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	f001 ff2d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d52:	2000      	movs	r0, #0
 8003d54:	f001 ff2a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f001 ff27 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d5e:	2000      	movs	r0, #0
 8003d60:	f001 ff24 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d64:	2000      	movs	r0, #0
 8003d66:	f001 ff21 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8003d6a:	20e0      	movs	r0, #224	; 0xe0
 8003d6c:	f001 ff32 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003d70:	2016      	movs	r0, #22
 8003d72:	f001 ff1b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d76:	2000      	movs	r0, #0
 8003d78:	f001 ff18 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003d7c:	201c      	movs	r0, #28
 8003d7e:	f001 ff15 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d82:	2000      	movs	r0, #0
 8003d84:	f001 ff12 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x21);
 8003d88:	2021      	movs	r0, #33	; 0x21
 8003d8a:	f001 ff0f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d8e:	2000      	movs	r0, #0
 8003d90:	f001 ff0c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x36);
 8003d94:	2036      	movs	r0, #54	; 0x36
 8003d96:	f001 ff09 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	f001 ff06 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x46);
 8003da0:	2046      	movs	r0, #70	; 0x46
 8003da2:	f001 ff03 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003da6:	2000      	movs	r0, #0
 8003da8:	f001 ff00 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x52);
 8003dac:	2052      	movs	r0, #82	; 0x52
 8003dae:	f001 fefd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db2:	2000      	movs	r0, #0
 8003db4:	f001 fefa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x64);
 8003db8:	2064      	movs	r0, #100	; 0x64
 8003dba:	f001 fef7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	f001 fef4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003dc4:	207a      	movs	r0, #122	; 0x7a
 8003dc6:	f001 fef1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dca:	2000      	movs	r0, #0
 8003dcc:	f001 feee 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003dd0:	208b      	movs	r0, #139	; 0x8b
 8003dd2:	f001 feeb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	f001 fee8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ddc:	2099      	movs	r0, #153	; 0x99
 8003dde:	f001 fee5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de2:	2000      	movs	r0, #0
 8003de4:	f001 fee2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003de8:	20a8      	movs	r0, #168	; 0xa8
 8003dea:	f001 fedf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dee:	2000      	movs	r0, #0
 8003df0:	f001 fedc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003df4:	20b9      	movs	r0, #185	; 0xb9
 8003df6:	f001 fed9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f001 fed6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003e00:	20c4      	movs	r0, #196	; 0xc4
 8003e02:	f001 fed3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e06:	2000      	movs	r0, #0
 8003e08:	f001 fed0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003e0c:	20ca      	movs	r0, #202	; 0xca
 8003e0e:	f001 fecd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e12:	2000      	movs	r0, #0
 8003e14:	f001 feca 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003e18:	20d2      	movs	r0, #210	; 0xd2
 8003e1a:	f001 fec7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e1e:	2000      	movs	r0, #0
 8003e20:	f001 fec4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003e24:	20d9      	movs	r0, #217	; 0xd9
 8003e26:	f001 fec1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	f001 febe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003e30:	20e0      	movs	r0, #224	; 0xe0
 8003e32:	f001 febb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e36:	2000      	movs	r0, #0
 8003e38:	f001 feb8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003e3c:	20f3      	movs	r0, #243	; 0xf3
 8003e3e:	f001 feb5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e42:	2000      	movs	r0, #0
 8003e44:	f001 feb2 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003e48:	20e1      	movs	r0, #225	; 0xe1
 8003e4a:	f001 fec3 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003e4e:	2016      	movs	r0, #22
 8003e50:	f001 feac 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e54:	2000      	movs	r0, #0
 8003e56:	f001 fea9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003e5a:	201c      	movs	r0, #28
 8003e5c:	f001 fea6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e60:	2000      	movs	r0, #0
 8003e62:	f001 fea3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 8003e66:	2022      	movs	r0, #34	; 0x22
 8003e68:	f001 fea0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	f001 fe9d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x36);
 8003e72:	2036      	movs	r0, #54	; 0x36
 8003e74:	f001 fe9a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e78:	2000      	movs	r0, #0
 8003e7a:	f001 fe97 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x45);
 8003e7e:	2045      	movs	r0, #69	; 0x45
 8003e80:	f001 fe94 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e84:	2000      	movs	r0, #0
 8003e86:	f001 fe91 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x52);
 8003e8a:	2052      	movs	r0, #82	; 0x52
 8003e8c:	f001 fe8e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e90:	2000      	movs	r0, #0
 8003e92:	f001 fe8b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x64);
 8003e96:	2064      	movs	r0, #100	; 0x64
 8003e98:	f001 fe88 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	f001 fe85 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003ea2:	207a      	movs	r0, #122	; 0x7a
 8003ea4:	f001 fe82 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	f001 fe7f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003eae:	208b      	movs	r0, #139	; 0x8b
 8003eb0:	f001 fe7c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	f001 fe79 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 8003eba:	2099      	movs	r0, #153	; 0x99
 8003ebc:	f001 fe76 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	f001 fe73 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003ec6:	20a8      	movs	r0, #168	; 0xa8
 8003ec8:	f001 fe70 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ecc:	2000      	movs	r0, #0
 8003ece:	f001 fe6d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003ed2:	20b9      	movs	r0, #185	; 0xb9
 8003ed4:	f001 fe6a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ed8:	2000      	movs	r0, #0
 8003eda:	f001 fe67 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003ede:	20c4      	movs	r0, #196	; 0xc4
 8003ee0:	f001 fe64 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	f001 fe61 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003eea:	20ca      	movs	r0, #202	; 0xca
 8003eec:	f001 fe5e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ef0:	2000      	movs	r0, #0
 8003ef2:	f001 fe5b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003ef6:	20d2      	movs	r0, #210	; 0xd2
 8003ef8:	f001 fe58 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003efc:	2000      	movs	r0, #0
 8003efe:	f001 fe55 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD8);
 8003f02:	20d8      	movs	r0, #216	; 0xd8
 8003f04:	f001 fe52 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f08:	2000      	movs	r0, #0
 8003f0a:	f001 fe4f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003f0e:	20e0      	movs	r0, #224	; 0xe0
 8003f10:	f001 fe4c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f14:	2000      	movs	r0, #0
 8003f16:	f001 fe49 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003f1a:	20f3      	movs	r0, #243	; 0xf3
 8003f1c:	f001 fe46 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f20:	2000      	movs	r0, #0
 8003f22:	f001 fe43 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003f26:	20e2      	movs	r0, #226	; 0xe2
 8003f28:	f001 fe54 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003f2c:	2005      	movs	r0, #5
 8003f2e:	f001 fe3d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f32:	2000      	movs	r0, #0
 8003f34:	f001 fe3a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003f38:	200b      	movs	r0, #11
 8003f3a:	f001 fe37 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f3e:	2000      	movs	r0, #0
 8003f40:	f001 fe34 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003f44:	201b      	movs	r0, #27
 8003f46:	f001 fe31 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f001 fe2e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x34);
 8003f50:	2034      	movs	r0, #52	; 0x34
 8003f52:	f001 fe2b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f56:	2000      	movs	r0, #0
 8003f58:	f001 fe28 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 8003f5c:	2044      	movs	r0, #68	; 0x44
 8003f5e:	f001 fe25 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f62:	2000      	movs	r0, #0
 8003f64:	f001 fe22 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003f68:	204f      	movs	r0, #79	; 0x4f
 8003f6a:	f001 fe1f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f6e:	2000      	movs	r0, #0
 8003f70:	f001 fe1c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x61);
 8003f74:	2061      	movs	r0, #97	; 0x61
 8003f76:	f001 fe19 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f001 fe16 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x79);
 8003f80:	2079      	movs	r0, #121	; 0x79
 8003f82:	f001 fe13 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f86:	2000      	movs	r0, #0
 8003f88:	f001 fe10 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 8003f8c:	2088      	movs	r0, #136	; 0x88
 8003f8e:	f001 fe0d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f92:	2000      	movs	r0, #0
 8003f94:	f001 fe0a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x97);
 8003f98:	2097      	movs	r0, #151	; 0x97
 8003f9a:	f001 fe07 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	f001 fe04 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003fa4:	20a6      	movs	r0, #166	; 0xa6
 8003fa6:	f001 fe01 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003faa:	2000      	movs	r0, #0
 8003fac:	f001 fdfe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003fb0:	20b7      	movs	r0, #183	; 0xb7
 8003fb2:	f001 fdfb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb6:	2000      	movs	r0, #0
 8003fb8:	f001 fdf8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003fbc:	20c2      	movs	r0, #194	; 0xc2
 8003fbe:	f001 fdf5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	f001 fdf2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003fc8:	20c7      	movs	r0, #199	; 0xc7
 8003fca:	f001 fdef 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fce:	2000      	movs	r0, #0
 8003fd0:	f001 fdec 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003fd4:	20d1      	movs	r0, #209	; 0xd1
 8003fd6:	f001 fde9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fda:	2000      	movs	r0, #0
 8003fdc:	f001 fde6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD6);
 8003fe0:	20d6      	movs	r0, #214	; 0xd6
 8003fe2:	f001 fde3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	f001 fde0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003fec:	20dd      	movs	r0, #221	; 0xdd
 8003fee:	f001 fddd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	f001 fdda 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003ff8:	20f3      	movs	r0, #243	; 0xf3
 8003ffa:	f001 fdd7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ffe:	2000      	movs	r0, #0
 8004000:	f001 fdd4 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8004004:	20e3      	movs	r0, #227	; 0xe3
 8004006:	f001 fde5 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x05);
 800400a:	2005      	movs	r0, #5
 800400c:	f001 fdce 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004010:	2000      	movs	r0, #0
 8004012:	f001 fdcb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA);
 8004016:	200a      	movs	r0, #10
 8004018:	f001 fdc8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800401c:	2000      	movs	r0, #0
 800401e:	f001 fdc5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1C);
 8004022:	201c      	movs	r0, #28
 8004024:	f001 fdc2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004028:	2000      	movs	r0, #0
 800402a:	f001 fdbf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x33);
 800402e:	2033      	movs	r0, #51	; 0x33
 8004030:	f001 fdbc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004034:	2000      	movs	r0, #0
 8004036:	f001 fdb9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 800403a:	2044      	movs	r0, #68	; 0x44
 800403c:	f001 fdb6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004040:	2000      	movs	r0, #0
 8004042:	f001 fdb3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x50);
 8004046:	2050      	movs	r0, #80	; 0x50
 8004048:	f001 fdb0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800404c:	2000      	movs	r0, #0
 800404e:	f001 fdad 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x62);
 8004052:	2062      	movs	r0, #98	; 0x62
 8004054:	f001 fdaa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004058:	2000      	movs	r0, #0
 800405a:	f001 fda7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x78);
 800405e:	2078      	movs	r0, #120	; 0x78
 8004060:	f001 fda4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004064:	2000      	movs	r0, #0
 8004066:	f001 fda1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 800406a:	2088      	movs	r0, #136	; 0x88
 800406c:	f001 fd9e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004070:	2000      	movs	r0, #0
 8004072:	f001 fd9b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x97);
 8004076:	2097      	movs	r0, #151	; 0x97
 8004078:	f001 fd98 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800407c:	2000      	movs	r0, #0
 800407e:	f001 fd95 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA6);
 8004082:	20a6      	movs	r0, #166	; 0xa6
 8004084:	f001 fd92 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004088:	2000      	movs	r0, #0
 800408a:	f001 fd8f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB7);
 800408e:	20b7      	movs	r0, #183	; 0xb7
 8004090:	f001 fd8c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004094:	2000      	movs	r0, #0
 8004096:	f001 fd89 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC2);
 800409a:	20c2      	movs	r0, #194	; 0xc2
 800409c:	f001 fd86 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040a0:	2000      	movs	r0, #0
 80040a2:	f001 fd83 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC7);
 80040a6:	20c7      	movs	r0, #199	; 0xc7
 80040a8:	f001 fd80 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040ac:	2000      	movs	r0, #0
 80040ae:	f001 fd7d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD1);
 80040b2:	20d1      	movs	r0, #209	; 0xd1
 80040b4:	f001 fd7a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040b8:	2000      	movs	r0, #0
 80040ba:	f001 fd77 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD5);
 80040be:	20d5      	movs	r0, #213	; 0xd5
 80040c0:	f001 fd74 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040c4:	2000      	movs	r0, #0
 80040c6:	f001 fd71 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDD);
 80040ca:	20dd      	movs	r0, #221	; 0xdd
 80040cc:	f001 fd6e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040d0:	2000      	movs	r0, #0
 80040d2:	f001 fd6b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 80040d6:	20f3      	movs	r0, #243	; 0xf3
 80040d8:	f001 fd68 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040dc:	2000      	movs	r0, #0
 80040de:	f001 fd65 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE4);
 80040e2:	20e4      	movs	r0, #228	; 0xe4
 80040e4:	f001 fd76 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80040e8:	2001      	movs	r0, #1
 80040ea:	f001 fd5f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040ee:	2000      	movs	r0, #0
 80040f0:	f001 fd5c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80040f4:	2001      	movs	r0, #1
 80040f6:	f001 fd59 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80040fa:	2000      	movs	r0, #0
 80040fc:	f001 fd56 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 8004100:	2002      	movs	r0, #2
 8004102:	f001 fd53 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004106:	2000      	movs	r0, #0
 8004108:	f001 fd50 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2A);
 800410c:	202a      	movs	r0, #42	; 0x2a
 800410e:	f001 fd4d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004112:	2000      	movs	r0, #0
 8004114:	f001 fd4a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3C);
 8004118:	203c      	movs	r0, #60	; 0x3c
 800411a:	f001 fd47 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800411e:	2000      	movs	r0, #0
 8004120:	f001 fd44 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x4B);
 8004124:	204b      	movs	r0, #75	; 0x4b
 8004126:	f001 fd41 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800412a:	2000      	movs	r0, #0
 800412c:	f001 fd3e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x5D);
 8004130:	205d      	movs	r0, #93	; 0x5d
 8004132:	f001 fd3b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004136:	2000      	movs	r0, #0
 8004138:	f001 fd38 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x74);
 800413c:	2074      	movs	r0, #116	; 0x74
 800413e:	f001 fd35 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004142:	2000      	movs	r0, #0
 8004144:	f001 fd32 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x84);
 8004148:	2084      	movs	r0, #132	; 0x84
 800414a:	f001 fd2f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800414e:	2000      	movs	r0, #0
 8004150:	f001 fd2c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x93);
 8004154:	2093      	movs	r0, #147	; 0x93
 8004156:	f001 fd29 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800415a:	2000      	movs	r0, #0
 800415c:	f001 fd26 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA2);
 8004160:	20a2      	movs	r0, #162	; 0xa2
 8004162:	f001 fd23 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004166:	2000      	movs	r0, #0
 8004168:	f001 fd20 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB3);
 800416c:	20b3      	movs	r0, #179	; 0xb3
 800416e:	f001 fd1d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004172:	2000      	movs	r0, #0
 8004174:	f001 fd1a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xBE);
 8004178:	20be      	movs	r0, #190	; 0xbe
 800417a:	f001 fd17 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800417e:	2000      	movs	r0, #0
 8004180:	f001 fd14 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC4);
 8004184:	20c4      	movs	r0, #196	; 0xc4
 8004186:	f001 fd11 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800418a:	2000      	movs	r0, #0
 800418c:	f001 fd0e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xCD);
 8004190:	20cd      	movs	r0, #205	; 0xcd
 8004192:	f001 fd0b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004196:	2000      	movs	r0, #0
 8004198:	f001 fd08 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD3);
 800419c:	20d3      	movs	r0, #211	; 0xd3
 800419e:	f001 fd05 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041a2:	2000      	movs	r0, #0
 80041a4:	f001 fd02 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDD);
 80041a8:	20dd      	movs	r0, #221	; 0xdd
 80041aa:	f001 fcff 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041ae:	2000      	movs	r0, #0
 80041b0:	f001 fcfc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 80041b4:	20f3      	movs	r0, #243	; 0xf3
 80041b6:	f001 fcf9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041ba:	2000      	movs	r0, #0
 80041bc:	f001 fcf6 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xE5);
 80041c0:	20e5      	movs	r0, #229	; 0xe5
 80041c2:	f001 fd07 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80041c6:	2000      	movs	r0, #0
 80041c8:	f001 fcf0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041cc:	2000      	movs	r0, #0
 80041ce:	f001 fced 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041d2:	2000      	movs	r0, #0
 80041d4:	f001 fcea 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041d8:	2000      	movs	r0, #0
 80041da:	f001 fce7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);
 80041de:	2002      	movs	r0, #2
 80041e0:	f001 fce4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041e4:	2000      	movs	r0, #0
 80041e6:	f001 fce1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x29);
 80041ea:	2029      	movs	r0, #41	; 0x29
 80041ec:	f001 fcde 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041f0:	2000      	movs	r0, #0
 80041f2:	f001 fcdb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x3C);
 80041f6:	203c      	movs	r0, #60	; 0x3c
 80041f8:	f001 fcd8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80041fc:	2000      	movs	r0, #0
 80041fe:	f001 fcd5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x4B);
 8004202:	204b      	movs	r0, #75	; 0x4b
 8004204:	f001 fcd2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004208:	2000      	movs	r0, #0
 800420a:	f001 fccf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x5D);
 800420e:	205d      	movs	r0, #93	; 0x5d
 8004210:	f001 fccc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004214:	2000      	movs	r0, #0
 8004216:	f001 fcc9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x74);
 800421a:	2074      	movs	r0, #116	; 0x74
 800421c:	f001 fcc6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004220:	2000      	movs	r0, #0
 8004222:	f001 fcc3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x84);
 8004226:	2084      	movs	r0, #132	; 0x84
 8004228:	f001 fcc0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800422c:	2000      	movs	r0, #0
 800422e:	f001 fcbd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x93);
 8004232:	2093      	movs	r0, #147	; 0x93
 8004234:	f001 fcba 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004238:	2000      	movs	r0, #0
 800423a:	f001 fcb7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA2);
 800423e:	20a2      	movs	r0, #162	; 0xa2
 8004240:	f001 fcb4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004244:	2000      	movs	r0, #0
 8004246:	f001 fcb1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xB3);
 800424a:	20b3      	movs	r0, #179	; 0xb3
 800424c:	f001 fcae 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004250:	2000      	movs	r0, #0
 8004252:	f001 fcab 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xBE);
 8004256:	20be      	movs	r0, #190	; 0xbe
 8004258:	f001 fca8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800425c:	2000      	movs	r0, #0
 800425e:	f001 fca5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xC4);
 8004262:	20c4      	movs	r0, #196	; 0xc4
 8004264:	f001 fca2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004268:	2000      	movs	r0, #0
 800426a:	f001 fc9f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xCD);
 800426e:	20cd      	movs	r0, #205	; 0xcd
 8004270:	f001 fc9c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004274:	2000      	movs	r0, #0
 8004276:	f001 fc99 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xD3);
 800427a:	20d3      	movs	r0, #211	; 0xd3
 800427c:	f001 fc96 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004280:	2000      	movs	r0, #0
 8004282:	f001 fc93 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xDC);
 8004286:	20dc      	movs	r0, #220	; 0xdc
 8004288:	f001 fc90 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800428c:	2000      	movs	r0, #0
 800428e:	f001 fc8d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xF3);
 8004292:	20f3      	movs	r0, #243	; 0xf3
 8004294:	f001 fc8a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004298:	2000      	movs	r0, #0
 800429a:	f001 fc87 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE6);
 800429e:	20e6      	movs	r0, #230	; 0xe6
 80042a0:	f001 fc98 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x11);
 80042a4:	2011      	movs	r0, #17
 80042a6:	f001 fc81 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042aa:	2000      	movs	r0, #0
 80042ac:	f001 fc7e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x34);
 80042b0:	2034      	movs	r0, #52	; 0x34
 80042b2:	f001 fc7b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042b6:	2000      	movs	r0, #0
 80042b8:	f001 fc78 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x56);
 80042bc:	2056      	movs	r0, #86	; 0x56
 80042be:	f001 fc75 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042c2:	2000      	movs	r0, #0
 80042c4:	f001 fc72 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x76);
 80042c8:	2076      	movs	r0, #118	; 0x76
 80042ca:	f001 fc6f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042ce:	2000      	movs	r0, #0
 80042d0:	f001 fc6c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x77);
 80042d4:	2077      	movs	r0, #119	; 0x77
 80042d6:	f001 fc69 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042da:	2000      	movs	r0, #0
 80042dc:	f001 fc66 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x66);
 80042e0:	2066      	movs	r0, #102	; 0x66
 80042e2:	f001 fc63 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042e6:	2000      	movs	r0, #0
 80042e8:	f001 fc60 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 80042ec:	2088      	movs	r0, #136	; 0x88
 80042ee:	f001 fc5d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042f2:	2000      	movs	r0, #0
 80042f4:	f001 fc5a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 80042f8:	2099      	movs	r0, #153	; 0x99
 80042fa:	f001 fc57 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80042fe:	2000      	movs	r0, #0
 8004300:	f001 fc54 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xBB);
 8004304:	20bb      	movs	r0, #187	; 0xbb
 8004306:	f001 fc51 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800430a:	2000      	movs	r0, #0
 800430c:	f001 fc4e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 8004310:	2099      	movs	r0, #153	; 0x99
 8004312:	f001 fc4b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004316:	2000      	movs	r0, #0
 8004318:	f001 fc48 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x66);
 800431c:	2066      	movs	r0, #102	; 0x66
 800431e:	f001 fc45 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004322:	2000      	movs	r0, #0
 8004324:	f001 fc42 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 8004328:	2055      	movs	r0, #85	; 0x55
 800432a:	f001 fc3f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800432e:	2000      	movs	r0, #0
 8004330:	f001 fc3c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 8004334:	2055      	movs	r0, #85	; 0x55
 8004336:	f001 fc39 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800433a:	2000      	movs	r0, #0
 800433c:	f001 fc36 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x45);
 8004340:	2045      	movs	r0, #69	; 0x45
 8004342:	f001 fc33 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004346:	2000      	movs	r0, #0
 8004348:	f001 fc30 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x43);
 800434c:	2043      	movs	r0, #67	; 0x43
 800434e:	f001 fc2d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004352:	2000      	movs	r0, #0
 8004354:	f001 fc2a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 8004358:	2044      	movs	r0, #68	; 0x44
 800435a:	f001 fc27 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800435e:	2000      	movs	r0, #0
 8004360:	f001 fc24 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8004364:	20e7      	movs	r0, #231	; 0xe7
 8004366:	f001 fc35 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800436a:	2032      	movs	r0, #50	; 0x32
 800436c:	f001 fc1e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004370:	2000      	movs	r0, #0
 8004372:	f001 fc1b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 8004376:	2055      	movs	r0, #85	; 0x55
 8004378:	f001 fc18 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800437c:	2000      	movs	r0, #0
 800437e:	f001 fc15 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x76);
 8004382:	2076      	movs	r0, #118	; 0x76
 8004384:	f001 fc12 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004388:	2000      	movs	r0, #0
 800438a:	f001 fc0f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x66);
 800438e:	2066      	movs	r0, #102	; 0x66
 8004390:	f001 fc0c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004394:	2000      	movs	r0, #0
 8004396:	f001 fc09 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x67);
 800439a:	2067      	movs	r0, #103	; 0x67
 800439c:	f001 fc06 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043a0:	2000      	movs	r0, #0
 80043a2:	f001 fc03 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x67);
 80043a6:	2067      	movs	r0, #103	; 0x67
 80043a8:	f001 fc00 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043ac:	2000      	movs	r0, #0
 80043ae:	f001 fbfd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x87);
 80043b2:	2087      	movs	r0, #135	; 0x87
 80043b4:	f001 fbfa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043b8:	2000      	movs	r0, #0
 80043ba:	f001 fbf7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 80043be:	2099      	movs	r0, #153	; 0x99
 80043c0:	f001 fbf4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043c4:	2000      	movs	r0, #0
 80043c6:	f001 fbf1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xBB);
 80043ca:	20bb      	movs	r0, #187	; 0xbb
 80043cc:	f001 fbee 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043d0:	2000      	movs	r0, #0
 80043d2:	f001 fbeb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 80043d6:	2099      	movs	r0, #153	; 0x99
 80043d8:	f001 fbe8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043dc:	2000      	movs	r0, #0
 80043de:	f001 fbe5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x77);
 80043e2:	2077      	movs	r0, #119	; 0x77
 80043e4:	f001 fbe2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043e8:	2000      	movs	r0, #0
 80043ea:	f001 fbdf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 80043ee:	2044      	movs	r0, #68	; 0x44
 80043f0:	f001 fbdc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80043f4:	2000      	movs	r0, #0
 80043f6:	f001 fbd9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x56);
 80043fa:	2056      	movs	r0, #86	; 0x56
 80043fc:	f001 fbd6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004400:	2000      	movs	r0, #0
 8004402:	f001 fbd3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x23);
 8004406:	2023      	movs	r0, #35	; 0x23
 8004408:	f001 fbd0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800440c:	2000      	movs	r0, #0
 800440e:	f001 fbcd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x33);
 8004412:	2033      	movs	r0, #51	; 0x33
 8004414:	f001 fbca 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004418:	2000      	movs	r0, #0
 800441a:	f001 fbc7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x45);
 800441e:	2045      	movs	r0, #69	; 0x45
 8004420:	f001 fbc4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004424:	2000      	movs	r0, #0
 8004426:	f001 fbc1 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE8);
 800442a:	20e8      	movs	r0, #232	; 0xe8
 800442c:	f001 fbd2 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004430:	2000      	movs	r0, #0
 8004432:	f001 fbbb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004436:	2000      	movs	r0, #0
 8004438:	f001 fbb8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 800443c:	2099      	movs	r0, #153	; 0x99
 800443e:	f001 fbb5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004442:	2000      	movs	r0, #0
 8004444:	f001 fbb2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x87);
 8004448:	2087      	movs	r0, #135	; 0x87
 800444a:	f001 fbaf 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800444e:	2000      	movs	r0, #0
 8004450:	f001 fbac 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 8004454:	2088      	movs	r0, #136	; 0x88
 8004456:	f001 fba9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800445a:	2000      	movs	r0, #0
 800445c:	f001 fba6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x77);
 8004460:	2077      	movs	r0, #119	; 0x77
 8004462:	f001 fba3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004466:	2000      	movs	r0, #0
 8004468:	f001 fba0 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x66);
 800446c:	2066      	movs	r0, #102	; 0x66
 800446e:	f001 fb9d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004472:	2000      	movs	r0, #0
 8004474:	f001 fb9a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);
 8004478:	2088      	movs	r0, #136	; 0x88
 800447a:	f001 fb97 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800447e:	2000      	movs	r0, #0
 8004480:	f001 fb94 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xAA);
 8004484:	20aa      	movs	r0, #170	; 0xaa
 8004486:	f001 fb91 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800448a:	2000      	movs	r0, #0
 800448c:	f001 fb8e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xBB);
 8004490:	20bb      	movs	r0, #187	; 0xbb
 8004492:	f001 fb8b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004496:	2000      	movs	r0, #0
 8004498:	f001 fb88 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x99);
 800449c:	2099      	movs	r0, #153	; 0x99
 800449e:	f001 fb85 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044a2:	2000      	movs	r0, #0
 80044a4:	f001 fb82 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x66);
 80044a8:	2066      	movs	r0, #102	; 0x66
 80044aa:	f001 fb7f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044ae:	2000      	movs	r0, #0
 80044b0:	f001 fb7c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 80044b4:	2055      	movs	r0, #85	; 0x55
 80044b6:	f001 fb79 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044ba:	2000      	movs	r0, #0
 80044bc:	f001 fb76 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 80044c0:	2055      	movs	r0, #85	; 0x55
 80044c2:	f001 fb73 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044c6:	2000      	movs	r0, #0
 80044c8:	f001 fb70 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 80044cc:	2044      	movs	r0, #68	; 0x44
 80044ce:	f001 fb6d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044d2:	2000      	movs	r0, #0
 80044d4:	f001 fb6a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 80044d8:	2044      	movs	r0, #68	; 0x44
 80044da:	f001 fb67 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044de:	2000      	movs	r0, #0
 80044e0:	f001 fb64 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x55);
 80044e4:	2055      	movs	r0, #85	; 0x55
 80044e6:	f001 fb61 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044ea:	2000      	movs	r0, #0
 80044ec:	f001 fb5e 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE9);
 80044f0:	20e9      	movs	r0, #233	; 0xe9
 80044f2:	f001 fb6f 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80044f6:	20aa      	movs	r0, #170	; 0xaa
 80044f8:	f001 fb58 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80044fc:	2000      	movs	r0, #0
 80044fe:	f001 fb55 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004502:	2000      	movs	r0, #0
 8004504:	f001 fb52 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004508:	2000      	movs	r0, #0
 800450a:	f001 fb4f 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x00);
 800450e:	2000      	movs	r0, #0
 8004510:	f001 fb60 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8004514:	20aa      	movs	r0, #170	; 0xaa
 8004516:	f001 fb49 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xCF);
 800451a:	20cf      	movs	r0, #207	; 0xcf
 800451c:	f001 fb5a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004520:	2000      	movs	r0, #0
 8004522:	f001 fb43 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004526:	2000      	movs	r0, #0
 8004528:	f001 fb40 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800452c:	2000      	movs	r0, #0
 800452e:	f001 fb3d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004532:	2000      	movs	r0, #0
 8004534:	f001 fb3a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004538:	2000      	movs	r0, #0
 800453a:	f001 fb37 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800453e:	2000      	movs	r0, #0
 8004540:	f001 fb34 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004544:	2000      	movs	r0, #0
 8004546:	f001 fb31 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800454a:	2000      	movs	r0, #0
 800454c:	f001 fb2e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004550:	2000      	movs	r0, #0
 8004552:	f001 fb2b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004556:	2000      	movs	r0, #0
 8004558:	f001 fb28 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800455c:	2000      	movs	r0, #0
 800455e:	f001 fb25 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004562:	2000      	movs	r0, #0
 8004564:	f001 fb22 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004568:	2000      	movs	r0, #0
 800456a:	f001 fb1f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800456e:	2000      	movs	r0, #0
 8004570:	f001 fb1c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004574:	2000      	movs	r0, #0
 8004576:	f001 fb19 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800457a:	2000      	movs	r0, #0
 800457c:	f001 fb16 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004580:	2000      	movs	r0, #0
 8004582:	f001 fb13 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004586:	20f0      	movs	r0, #240	; 0xf0
 8004588:	f001 fb24 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800458c:	2000      	movs	r0, #0
 800458e:	f001 fb0d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x50);
 8004592:	2050      	movs	r0, #80	; 0x50
 8004594:	f001 fb0a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8004598:	2000      	movs	r0, #0
 800459a:	f001 fb07 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800459e:	2000      	movs	r0, #0
 80045a0:	f001 fb04 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80045a4:	2000      	movs	r0, #0
 80045a6:	f001 fb01 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF3);
 80045aa:	20f3      	movs	r0, #243	; 0xf3
 80045ac:	f001 fb12 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80045b0:	2000      	movs	r0, #0
 80045b2:	f001 fafb 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF9);
 80045b6:	20f9      	movs	r0, #249	; 0xf9
 80045b8:	f001 fb0c 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x06);
 80045bc:	2006      	movs	r0, #6
 80045be:	f001 faf5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 80045c2:	2010      	movs	r0, #16
 80045c4:	f001 faf2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x29);
 80045c8:	2029      	movs	r0, #41	; 0x29
 80045ca:	f001 faef 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80045ce:	2000      	movs	r0, #0
 80045d0:	f001 faec 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x3A);
 80045d4:	203a      	movs	r0, #58	; 0x3a
 80045d6:	f001 fafd 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 80045da:	2055      	movs	r0, #85	; 0x55
 80045dc:	f001 fae6 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x11);
 80045e0:	2011      	movs	r0, #17
 80045e2:	f001 faf7 	bl	8005bd4 <lcd_wr_regno>
    delay_ms(100);
 80045e6:	2064      	movs	r0, #100	; 0x64
 80045e8:	f006 f96a 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0x29);
 80045ec:	2029      	movs	r0, #41	; 0x29
 80045ee:	f001 faf1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 80045f2:	2035      	movs	r0, #53	; 0x35
 80045f4:	f001 faee 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80045f8:	2000      	movs	r0, #0
 80045fa:	f001 fad7 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x51);
 80045fe:	2051      	movs	r0, #81	; 0x51
 8004600:	f001 fae8 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8004604:	20ff      	movs	r0, #255	; 0xff
 8004606:	f001 fad1 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x53);
 800460a:	2053      	movs	r0, #83	; 0x53
 800460c:	f001 fae2 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 8004610:	202c      	movs	r0, #44	; 0x2c
 8004612:	f001 facb 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x55);
 8004616:	2055      	movs	r0, #85	; 0x55
 8004618:	f001 fadc 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x82);
 800461c:	2082      	movs	r0, #130	; 0x82
 800461e:	f001 fac5 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0x2c);
 8004622:	202c      	movs	r0, #44	; 0x2c
 8004624:	f001 fad6 	bl	8005bd4 <lcd_wr_regno>
}
 8004628:	bf00      	nop
 800462a:	bd80      	pop	{r7, pc}

0800462c <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8004630:	2011      	movs	r0, #17
 8004632:	f001 facf 	bl	8005bd4 <lcd_wr_regno>

    delay_ms(120);
 8004636:	2078      	movs	r0, #120	; 0x78
 8004638:	f006 f942 	bl	800a8c0 <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 800463c:	2036      	movs	r0, #54	; 0x36
 800463e:	f001 fac9 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8004642:	2048      	movs	r0, #72	; 0x48
 8004644:	f001 fab2 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8004648:	203a      	movs	r0, #58	; 0x3a
 800464a:	f001 fac3 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x55);
 800464e:	2055      	movs	r0, #85	; 0x55
 8004650:	f001 faac 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004654:	20f0      	movs	r0, #240	; 0xf0
 8004656:	f001 fabd 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xC3);
 800465a:	20c3      	movs	r0, #195	; 0xc3
 800465c:	f001 faa6 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004660:	20f0      	movs	r0, #240	; 0xf0
 8004662:	f001 fab7 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x96);
 8004666:	2096      	movs	r0, #150	; 0x96
 8004668:	f001 faa0 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB4);
 800466c:	20b4      	movs	r0, #180	; 0xb4
 800466e:	f001 fab1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8004672:	2001      	movs	r0, #1
 8004674:	f001 fa9a 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 8004678:	20b6      	movs	r0, #182	; 0xb6
 800467a:	f001 faab 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 800467e:	200a      	movs	r0, #10
 8004680:	f001 fa94 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA2);
 8004684:	20a2      	movs	r0, #162	; 0xa2
 8004686:	f001 fa91 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB7);
 800468a:	20b7      	movs	r0, #183	; 0xb7
 800468c:	f001 faa2 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xC6);
 8004690:	20c6      	movs	r0, #198	; 0xc6
 8004692:	f001 fa8b 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB9);
 8004696:	20b9      	movs	r0, #185	; 0xb9
 8004698:	f001 fa9c 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x02);
 800469c:	2002      	movs	r0, #2
 800469e:	f001 fa85 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xE0);
 80046a2:	20e0      	movs	r0, #224	; 0xe0
 80046a4:	f001 fa82 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80046a8:	20c0      	movs	r0, #192	; 0xc0
 80046aa:	f001 fa93 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80046ae:	2080      	movs	r0, #128	; 0x80
 80046b0:	f001 fa7c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x16);
 80046b4:	2016      	movs	r0, #22
 80046b6:	f001 fa79 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC1);
 80046ba:	20c1      	movs	r0, #193	; 0xc1
 80046bc:	f001 fa8a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x19);
 80046c0:	2019      	movs	r0, #25
 80046c2:	f001 fa73 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80046c6:	20c2      	movs	r0, #194	; 0xc2
 80046c8:	f001 fa84 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xA7);
 80046cc:	20a7      	movs	r0, #167	; 0xa7
 80046ce:	f001 fa6d 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC5);
 80046d2:	20c5      	movs	r0, #197	; 0xc5
 80046d4:	f001 fa7e 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x16);
 80046d8:	2016      	movs	r0, #22
 80046da:	f001 fa67 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE8);
 80046de:	20e8      	movs	r0, #232	; 0xe8
 80046e0:	f001 fa78 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x40);
 80046e4:	2040      	movs	r0, #64	; 0x40
 80046e6:	f001 fa61 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x8A);
 80046ea:	208a      	movs	r0, #138	; 0x8a
 80046ec:	f001 fa5e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80046f0:	2000      	movs	r0, #0
 80046f2:	f001 fa5b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80046f6:	2000      	movs	r0, #0
 80046f8:	f001 fa58 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x29);
 80046fc:	2029      	movs	r0, #41	; 0x29
 80046fe:	f001 fa55 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x19);
 8004702:	2019      	movs	r0, #25
 8004704:	f001 fa52 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xA5);
 8004708:	20a5      	movs	r0, #165	; 0xa5
 800470a:	f001 fa4f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x33);
 800470e:	2033      	movs	r0, #51	; 0x33
 8004710:	f001 fa4c 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8004714:	20e0      	movs	r0, #224	; 0xe0
 8004716:	f001 fa5d 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 800471a:	20f0      	movs	r0, #240	; 0xf0
 800471c:	f001 fa46 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x07);
 8004720:	2007      	movs	r0, #7
 8004722:	f001 fa43 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0D);
 8004726:	200d      	movs	r0, #13
 8004728:	f001 fa40 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x04);
 800472c:	2004      	movs	r0, #4
 800472e:	f001 fa3d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x05);
 8004732:	2005      	movs	r0, #5
 8004734:	f001 fa3a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x14);
 8004738:	2014      	movs	r0, #20
 800473a:	f001 fa37 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x36);
 800473e:	2036      	movs	r0, #54	; 0x36
 8004740:	f001 fa34 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x54);
 8004744:	2054      	movs	r0, #84	; 0x54
 8004746:	f001 fa31 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x4C);
 800474a:	204c      	movs	r0, #76	; 0x4c
 800474c:	f001 fa2e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x38);
 8004750:	2038      	movs	r0, #56	; 0x38
 8004752:	f001 fa2b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x13);
 8004756:	2013      	movs	r0, #19
 8004758:	f001 fa28 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x14);
 800475c:	2014      	movs	r0, #20
 800475e:	f001 fa25 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2E);
 8004762:	202e      	movs	r0, #46	; 0x2e
 8004764:	f001 fa22 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x34);
 8004768:	2034      	movs	r0, #52	; 0x34
 800476a:	f001 fa1f 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE1);
 800476e:	20e1      	movs	r0, #225	; 0xe1
 8004770:	f001 fa30 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8004774:	20f0      	movs	r0, #240	; 0xf0
 8004776:	f001 fa19 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 800477a:	2010      	movs	r0, #16
 800477c:	f001 fa16 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x14);
 8004780:	2014      	movs	r0, #20
 8004782:	f001 fa13 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);
 8004786:	200e      	movs	r0, #14
 8004788:	f001 fa10 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0C);
 800478c:	200c      	movs	r0, #12
 800478e:	f001 fa0d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x08);
 8004792:	2008      	movs	r0, #8
 8004794:	f001 fa0a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x35);
 8004798:	2035      	movs	r0, #53	; 0x35
 800479a:	f001 fa07 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x44);
 800479e:	2044      	movs	r0, #68	; 0x44
 80047a0:	f001 fa04 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x4C);
 80047a4:	204c      	movs	r0, #76	; 0x4c
 80047a6:	f001 fa01 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x26);
 80047aa:	2026      	movs	r0, #38	; 0x26
 80047ac:	f001 f9fe 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 80047b0:	2010      	movs	r0, #16
 80047b2:	f001 f9fb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x12);
 80047b6:	2012      	movs	r0, #18
 80047b8:	f001 f9f8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x2C);
 80047bc:	202c      	movs	r0, #44	; 0x2c
 80047be:	f001 f9f5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x32);
 80047c2:	2032      	movs	r0, #50	; 0x32
 80047c4:	f001 f9f2 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80047c8:	20f0      	movs	r0, #240	; 0xf0
 80047ca:	f001 fa03 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80047ce:	203c      	movs	r0, #60	; 0x3c
 80047d0:	f001 f9ec 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80047d4:	20f0      	movs	r0, #240	; 0xf0
 80047d6:	f001 f9fd 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x69);
 80047da:	2069      	movs	r0, #105	; 0x69
 80047dc:	f001 f9e6 	bl	8005bac <lcd_wr_data>

    delay_ms(120);
 80047e0:	2078      	movs	r0, #120	; 0x78
 80047e2:	f006 f86d 	bl	800a8c0 <delay_ms>

    lcd_wr_regno(0x21);
 80047e6:	2021      	movs	r0, #33	; 0x21
 80047e8:	f001 f9f4 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_regno(0x29);
 80047ec:	2029      	movs	r0, #41	; 0x29
 80047ee:	f001 f9f1 	bl	8005bd4 <lcd_wr_regno>
}
 80047f2:	bf00      	nop
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 80047fa:	2155      	movs	r1, #85	; 0x55
 80047fc:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004800:	f001 f9fc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004804:	21aa      	movs	r1, #170	; 0xaa
 8004806:	f24f 0001 	movw	r0, #61441	; 0xf001
 800480a:	f001 f9f7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 800480e:	2152      	movs	r1, #82	; 0x52
 8004810:	f24f 0002 	movw	r0, #61442	; 0xf002
 8004814:	f001 f9f2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004818:	2108      	movs	r1, #8
 800481a:	f24f 0003 	movw	r0, #61443	; 0xf003
 800481e:	f001 f9ed 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 8004822:	2101      	movs	r1, #1
 8004824:	f24f 0004 	movw	r0, #61444	; 0xf004
 8004828:	f001 f9e8 	bl	8005bfc <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 800482c:	210d      	movs	r1, #13
 800482e:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8004832:	f001 f9e3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 8004836:	210d      	movs	r1, #13
 8004838:	f24b 0001 	movw	r0, #45057	; 0xb001
 800483c:	f001 f9de 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8004840:	210d      	movs	r1, #13
 8004842:	f24b 0002 	movw	r0, #45058	; 0xb002
 8004846:	f001 f9d9 	bl	8005bfc <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 800484a:	2134      	movs	r1, #52	; 0x34
 800484c:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004850:	f001 f9d4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 8004854:	2134      	movs	r1, #52	; 0x34
 8004856:	f24b 6001 	movw	r0, #46593	; 0xb601
 800485a:	f001 f9cf 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 800485e:	2134      	movs	r1, #52	; 0x34
 8004860:	f24b 6002 	movw	r0, #46594	; 0xb602
 8004864:	f001 f9ca 	bl	8005bfc <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 8004868:	210d      	movs	r1, #13
 800486a:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 800486e:	f001 f9c5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 8004872:	210d      	movs	r1, #13
 8004874:	f24b 1001 	movw	r0, #45313	; 0xb101
 8004878:	f001 f9c0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 800487c:	210d      	movs	r1, #13
 800487e:	f24b 1002 	movw	r0, #45314	; 0xb102
 8004882:	f001 f9bb 	bl	8005bfc <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 8004886:	2134      	movs	r1, #52	; 0x34
 8004888:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 800488c:	f001 f9b6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 8004890:	2134      	movs	r1, #52	; 0x34
 8004892:	f24b 7001 	movw	r0, #46849	; 0xb701
 8004896:	f001 f9b1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 800489a:	2134      	movs	r1, #52	; 0x34
 800489c:	f24b 7002 	movw	r0, #46850	; 0xb702
 80048a0:	f001 f9ac 	bl	8005bfc <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80048a4:	2100      	movs	r1, #0
 80048a6:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80048aa:	f001 f9a7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80048ae:	2100      	movs	r1, #0
 80048b0:	f24b 2001 	movw	r0, #45569	; 0xb201
 80048b4:	f001 f9a2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80048b8:	2100      	movs	r1, #0
 80048ba:	f24b 2002 	movw	r0, #45570	; 0xb202
 80048be:	f001 f99d 	bl	8005bfc <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80048c2:	2124      	movs	r1, #36	; 0x24
 80048c4:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 80048c8:	f001 f998 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 80048cc:	2124      	movs	r1, #36	; 0x24
 80048ce:	f64b 0001 	movw	r0, #47105	; 0xb801
 80048d2:	f001 f993 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 80048d6:	2124      	movs	r1, #36	; 0x24
 80048d8:	f64b 0002 	movw	r0, #47106	; 0xb802
 80048dc:	f001 f98e 	bl	8005bfc <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 80048e0:	2101      	movs	r1, #1
 80048e2:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 80048e6:	f001 f989 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 80048ea:	210f      	movs	r1, #15
 80048ec:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 80048f0:	f001 f984 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 80048f4:	210f      	movs	r1, #15
 80048f6:	f24b 3001 	movw	r0, #45825	; 0xb301
 80048fa:	f001 f97f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 80048fe:	210f      	movs	r1, #15
 8004900:	f24b 3002 	movw	r0, #45826	; 0xb302
 8004904:	f001 f97a 	bl	8005bfc <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004908:	2134      	movs	r1, #52	; 0x34
 800490a:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 800490e:	f001 f975 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 8004912:	2134      	movs	r1, #52	; 0x34
 8004914:	f64b 1001 	movw	r0, #47361	; 0xb901
 8004918:	f001 f970 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 800491c:	2134      	movs	r1, #52	; 0x34
 800491e:	f64b 1002 	movw	r0, #47362	; 0xb902
 8004922:	f001 f96b 	bl	8005bfc <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 8004926:	2108      	movs	r1, #8
 8004928:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 800492c:	f001 f966 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8004930:	2108      	movs	r1, #8
 8004932:	f24b 5001 	movw	r0, #46337	; 0xb501
 8004936:	f001 f961 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 800493a:	2108      	movs	r1, #8
 800493c:	f24b 5002 	movw	r0, #46338	; 0xb502
 8004940:	f001 f95c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 8004944:	2103      	movs	r1, #3
 8004946:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 800494a:	f001 f957 	bl	8005bfc <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 800494e:	2124      	movs	r1, #36	; 0x24
 8004950:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8004954:	f001 f952 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004958:	2124      	movs	r1, #36	; 0x24
 800495a:	f64b 2001 	movw	r0, #47617	; 0xba01
 800495e:	f001 f94d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 8004962:	2124      	movs	r1, #36	; 0x24
 8004964:	f64b 2002 	movw	r0, #47618	; 0xba02
 8004968:	f001 f948 	bl	8005bfc <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 800496c:	2100      	movs	r1, #0
 800496e:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8004972:	f001 f943 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 8004976:	2178      	movs	r1, #120	; 0x78
 8004978:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800497c:	f001 f93e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8004980:	2100      	movs	r1, #0
 8004982:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8004986:	f001 f939 	bl	8005bfc <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 800498a:	2100      	movs	r1, #0
 800498c:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8004990:	f001 f934 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 8004994:	2178      	movs	r1, #120	; 0x78
 8004996:	f64b 5001 	movw	r0, #48385	; 0xbd01
 800499a:	f001 f92f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 800499e:	2100      	movs	r1, #0
 80049a0:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80049a4:	f001 f92a 	bl	8005bfc <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80049a8:	2100      	movs	r1, #0
 80049aa:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80049ae:	f001 f925 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80049b2:	2164      	movs	r1, #100	; 0x64
 80049b4:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80049b8:	f001 f920 	bl	8005bfc <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80049bc:	2100      	movs	r1, #0
 80049be:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80049c2:	f001 f91b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80049c6:	2133      	movs	r1, #51	; 0x33
 80049c8:	f24d 1001 	movw	r0, #53505	; 0xd101
 80049cc:	f001 f916 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 80049d0:	2100      	movs	r1, #0
 80049d2:	f24d 1002 	movw	r0, #53506	; 0xd102
 80049d6:	f001 f911 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 80049da:	2134      	movs	r1, #52	; 0x34
 80049dc:	f24d 1003 	movw	r0, #53507	; 0xd103
 80049e0:	f001 f90c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 80049e4:	2100      	movs	r1, #0
 80049e6:	f24d 1004 	movw	r0, #53508	; 0xd104
 80049ea:	f001 f907 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 80049ee:	213a      	movs	r1, #58	; 0x3a
 80049f0:	f24d 1005 	movw	r0, #53509	; 0xd105
 80049f4:	f001 f902 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 80049f8:	2100      	movs	r1, #0
 80049fa:	f24d 1006 	movw	r0, #53510	; 0xd106
 80049fe:	f001 f8fd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 8004a02:	214a      	movs	r1, #74	; 0x4a
 8004a04:	f24d 1007 	movw	r0, #53511	; 0xd107
 8004a08:	f001 f8f8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	f24d 1008 	movw	r0, #53512	; 0xd108
 8004a12:	f001 f8f3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 8004a16:	215c      	movs	r1, #92	; 0x5c
 8004a18:	f24d 1009 	movw	r0, #53513	; 0xd109
 8004a1c:	f001 f8ee 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8004a20:	2100      	movs	r1, #0
 8004a22:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8004a26:	f001 f8e9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004a2a:	2181      	movs	r1, #129	; 0x81
 8004a2c:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8004a30:	f001 f8e4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 8004a34:	2100      	movs	r1, #0
 8004a36:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004a3a:	f001 f8df 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8004a3e:	21a6      	movs	r1, #166	; 0xa6
 8004a40:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8004a44:	f001 f8da 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004a48:	2100      	movs	r1, #0
 8004a4a:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004a4e:	f001 f8d5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 8004a52:	21e5      	movs	r1, #229	; 0xe5
 8004a54:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8004a58:	f001 f8d0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	f24d 1010 	movw	r0, #53520	; 0xd110
 8004a62:	f001 f8cb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 8004a66:	2113      	movs	r1, #19
 8004a68:	f24d 1011 	movw	r0, #53521	; 0xd111
 8004a6c:	f001 f8c6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 8004a70:	2101      	movs	r1, #1
 8004a72:	f24d 1012 	movw	r0, #53522	; 0xd112
 8004a76:	f001 f8c1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 8004a7a:	2154      	movs	r1, #84	; 0x54
 8004a7c:	f24d 1013 	movw	r0, #53523	; 0xd113
 8004a80:	f001 f8bc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 8004a84:	2101      	movs	r1, #1
 8004a86:	f24d 1014 	movw	r0, #53524	; 0xd114
 8004a8a:	f001 f8b7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 8004a8e:	2182      	movs	r1, #130	; 0x82
 8004a90:	f24d 1015 	movw	r0, #53525	; 0xd115
 8004a94:	f001 f8b2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 8004a98:	2101      	movs	r1, #1
 8004a9a:	f24d 1016 	movw	r0, #53526	; 0xd116
 8004a9e:	f001 f8ad 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 8004aa2:	21ca      	movs	r1, #202	; 0xca
 8004aa4:	f24d 1017 	movw	r0, #53527	; 0xd117
 8004aa8:	f001 f8a8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 8004aac:	2102      	movs	r1, #2
 8004aae:	f24d 1018 	movw	r0, #53528	; 0xd118
 8004ab2:	f001 f8a3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	f24d 1019 	movw	r0, #53529	; 0xd119
 8004abc:	f001 f89e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 8004ac0:	2102      	movs	r1, #2
 8004ac2:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8004ac6:	f001 f899 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8004aca:	2101      	movs	r1, #1
 8004acc:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8004ad0:	f001 f894 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8004ada:	f001 f88f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 8004ade:	2134      	movs	r1, #52	; 0x34
 8004ae0:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8004ae4:	f001 f88a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 8004ae8:	2102      	movs	r1, #2
 8004aea:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8004aee:	f001 f885 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 8004af2:	2167      	movs	r1, #103	; 0x67
 8004af4:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8004af8:	f001 f880 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004afc:	2102      	movs	r1, #2
 8004afe:	f24d 1020 	movw	r0, #53536	; 0xd120
 8004b02:	f001 f87b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 8004b06:	2184      	movs	r1, #132	; 0x84
 8004b08:	f24d 1021 	movw	r0, #53537	; 0xd121
 8004b0c:	f001 f876 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8004b10:	2102      	movs	r1, #2
 8004b12:	f24d 1022 	movw	r0, #53538	; 0xd122
 8004b16:	f001 f871 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004b1a:	21a4      	movs	r1, #164	; 0xa4
 8004b1c:	f24d 1023 	movw	r0, #53539	; 0xd123
 8004b20:	f001 f86c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 8004b24:	2102      	movs	r1, #2
 8004b26:	f24d 1024 	movw	r0, #53540	; 0xd124
 8004b2a:	f001 f867 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8004b2e:	21b7      	movs	r1, #183	; 0xb7
 8004b30:	f24d 1025 	movw	r0, #53541	; 0xd125
 8004b34:	f001 f862 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004b38:	2102      	movs	r1, #2
 8004b3a:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004b3e:	f001 f85d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 8004b42:	21cf      	movs	r1, #207	; 0xcf
 8004b44:	f24d 1027 	movw	r0, #53543	; 0xd127
 8004b48:	f001 f858 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004b4c:	2102      	movs	r1, #2
 8004b4e:	f24d 1028 	movw	r0, #53544	; 0xd128
 8004b52:	f001 f853 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 8004b56:	21de      	movs	r1, #222	; 0xde
 8004b58:	f24d 1029 	movw	r0, #53545	; 0xd129
 8004b5c:	f001 f84e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 8004b60:	2102      	movs	r1, #2
 8004b62:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8004b66:	f001 f849 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 8004b6a:	21f2      	movs	r1, #242	; 0xf2
 8004b6c:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8004b70:	f001 f844 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 8004b74:	2102      	movs	r1, #2
 8004b76:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8004b7a:	f001 f83f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 8004b7e:	21fe      	movs	r1, #254	; 0xfe
 8004b80:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8004b84:	f001 f83a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 8004b88:	2103      	movs	r1, #3
 8004b8a:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8004b8e:	f001 f835 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 8004b92:	2110      	movs	r1, #16
 8004b94:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8004b98:	f001 f830 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 8004b9c:	2103      	movs	r1, #3
 8004b9e:	f24d 1030 	movw	r0, #53552	; 0xd130
 8004ba2:	f001 f82b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 8004ba6:	2133      	movs	r1, #51	; 0x33
 8004ba8:	f24d 1031 	movw	r0, #53553	; 0xd131
 8004bac:	f001 f826 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 8004bb0:	2103      	movs	r1, #3
 8004bb2:	f24d 1032 	movw	r0, #53554	; 0xd132
 8004bb6:	f001 f821 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 8004bba:	216d      	movs	r1, #109	; 0x6d
 8004bbc:	f24d 1033 	movw	r0, #53555	; 0xd133
 8004bc0:	f001 f81c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8004bca:	f001 f817 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 8004bce:	2133      	movs	r1, #51	; 0x33
 8004bd0:	f24d 2001 	movw	r0, #53761	; 0xd201
 8004bd4:	f001 f812 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 8004bd8:	2100      	movs	r1, #0
 8004bda:	f24d 2002 	movw	r0, #53762	; 0xd202
 8004bde:	f001 f80d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 8004be2:	2134      	movs	r1, #52	; 0x34
 8004be4:	f24d 2003 	movw	r0, #53763	; 0xd203
 8004be8:	f001 f808 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8004bec:	2100      	movs	r1, #0
 8004bee:	f24d 2004 	movw	r0, #53764	; 0xd204
 8004bf2:	f001 f803 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 8004bf6:	213a      	movs	r1, #58	; 0x3a
 8004bf8:	f24d 2005 	movw	r0, #53765	; 0xd205
 8004bfc:	f000 fffe 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8004c00:	2100      	movs	r1, #0
 8004c02:	f24d 2006 	movw	r0, #53766	; 0xd206
 8004c06:	f000 fff9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004c0a:	214a      	movs	r1, #74	; 0x4a
 8004c0c:	f24d 2007 	movw	r0, #53767	; 0xd207
 8004c10:	f000 fff4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 8004c14:	2100      	movs	r1, #0
 8004c16:	f24d 2008 	movw	r0, #53768	; 0xd208
 8004c1a:	f000 ffef 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8004c1e:	215c      	movs	r1, #92	; 0x5c
 8004c20:	f24d 2009 	movw	r0, #53769	; 0xd209
 8004c24:	f000 ffea 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004c28:	2100      	movs	r1, #0
 8004c2a:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004c2e:	f000 ffe5 	bl	8005bfc <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 8004c32:	2181      	movs	r1, #129	; 0x81
 8004c34:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8004c38:	f000 ffe0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8004c42:	f000 ffdb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 8004c46:	21a6      	movs	r1, #166	; 0xa6
 8004c48:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8004c4c:	f000 ffd6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8004c50:	2100      	movs	r1, #0
 8004c52:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8004c56:	f000 ffd1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004c5a:	21e5      	movs	r1, #229	; 0xe5
 8004c5c:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8004c60:	f000 ffcc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 8004c64:	2101      	movs	r1, #1
 8004c66:	f24d 2010 	movw	r0, #53776	; 0xd210
 8004c6a:	f000 ffc7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 8004c6e:	2113      	movs	r1, #19
 8004c70:	f24d 2011 	movw	r0, #53777	; 0xd211
 8004c74:	f000 ffc2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 8004c78:	2101      	movs	r1, #1
 8004c7a:	f24d 2012 	movw	r0, #53778	; 0xd212
 8004c7e:	f000 ffbd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 8004c82:	2154      	movs	r1, #84	; 0x54
 8004c84:	f24d 2013 	movw	r0, #53779	; 0xd213
 8004c88:	f000 ffb8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	f24d 2014 	movw	r0, #53780	; 0xd214
 8004c92:	f000 ffb3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 8004c96:	2182      	movs	r1, #130	; 0x82
 8004c98:	f24d 2015 	movw	r0, #53781	; 0xd215
 8004c9c:	f000 ffae 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	f24d 2016 	movw	r0, #53782	; 0xd216
 8004ca6:	f000 ffa9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 8004caa:	21ca      	movs	r1, #202	; 0xca
 8004cac:	f24d 2017 	movw	r0, #53783	; 0xd217
 8004cb0:	f000 ffa4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 8004cb4:	2102      	movs	r1, #2
 8004cb6:	f24d 2018 	movw	r0, #53784	; 0xd218
 8004cba:	f000 ff9f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	f24d 2019 	movw	r0, #53785	; 0xd219
 8004cc4:	f000 ff9a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 8004cc8:	2102      	movs	r1, #2
 8004cca:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8004cce:	f000 ff95 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8004cd8:	f000 ff90 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8004cdc:	2102      	movs	r1, #2
 8004cde:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8004ce2:	f000 ff8b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 8004ce6:	2134      	movs	r1, #52	; 0x34
 8004ce8:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8004cec:	f000 ff86 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	f24d 201e 	movw	r0, #53790	; 0xd21e
 8004cf6:	f000 ff81 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004cfa:	2167      	movs	r1, #103	; 0x67
 8004cfc:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004d00:	f000 ff7c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 8004d04:	2102      	movs	r1, #2
 8004d06:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004d0a:	f000 ff77 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 8004d0e:	2184      	movs	r1, #132	; 0x84
 8004d10:	f24d 2021 	movw	r0, #53793	; 0xd221
 8004d14:	f000 ff72 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004d18:	2102      	movs	r1, #2
 8004d1a:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004d1e:	f000 ff6d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 8004d22:	21a4      	movs	r1, #164	; 0xa4
 8004d24:	f24d 2023 	movw	r0, #53795	; 0xd223
 8004d28:	f000 ff68 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004d2c:	2102      	movs	r1, #2
 8004d2e:	f24d 2024 	movw	r0, #53796	; 0xd224
 8004d32:	f000 ff63 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 8004d36:	21b7      	movs	r1, #183	; 0xb7
 8004d38:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004d3c:	f000 ff5e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 8004d40:	2102      	movs	r1, #2
 8004d42:	f24d 2026 	movw	r0, #53798	; 0xd226
 8004d46:	f000 ff59 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004d4a:	21cf      	movs	r1, #207	; 0xcf
 8004d4c:	f24d 2027 	movw	r0, #53799	; 0xd227
 8004d50:	f000 ff54 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 8004d54:	2102      	movs	r1, #2
 8004d56:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004d5a:	f000 ff4f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 8004d5e:	21de      	movs	r1, #222	; 0xde
 8004d60:	f24d 2029 	movw	r0, #53801	; 0xd229
 8004d64:	f000 ff4a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 8004d68:	2102      	movs	r1, #2
 8004d6a:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8004d6e:	f000 ff45 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 8004d72:	21f2      	movs	r1, #242	; 0xf2
 8004d74:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8004d78:	f000 ff40 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 8004d7c:	2102      	movs	r1, #2
 8004d7e:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8004d82:	f000 ff3b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 8004d86:	21fe      	movs	r1, #254	; 0xfe
 8004d88:	f24d 202d 	movw	r0, #53805	; 0xd22d
 8004d8c:	f000 ff36 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 8004d90:	2103      	movs	r1, #3
 8004d92:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8004d96:	f000 ff31 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 8004d9a:	2110      	movs	r1, #16
 8004d9c:	f24d 202f 	movw	r0, #53807	; 0xd22f
 8004da0:	f000 ff2c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 8004da4:	2103      	movs	r1, #3
 8004da6:	f24d 2030 	movw	r0, #53808	; 0xd230
 8004daa:	f000 ff27 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 8004dae:	2133      	movs	r1, #51	; 0x33
 8004db0:	f24d 2031 	movw	r0, #53809	; 0xd231
 8004db4:	f000 ff22 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 8004db8:	2103      	movs	r1, #3
 8004dba:	f24d 2032 	movw	r0, #53810	; 0xd232
 8004dbe:	f000 ff1d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 8004dc2:	216d      	movs	r1, #109	; 0x6d
 8004dc4:	f24d 2033 	movw	r0, #53811	; 0xd233
 8004dc8:	f000 ff18 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8004dcc:	2100      	movs	r1, #0
 8004dce:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8004dd2:	f000 ff13 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 8004dd6:	2133      	movs	r1, #51	; 0x33
 8004dd8:	f24d 3001 	movw	r0, #54017	; 0xd301
 8004ddc:	f000 ff0e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 8004de0:	2100      	movs	r1, #0
 8004de2:	f24d 3002 	movw	r0, #54018	; 0xd302
 8004de6:	f000 ff09 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8004dea:	2134      	movs	r1, #52	; 0x34
 8004dec:	f24d 3003 	movw	r0, #54019	; 0xd303
 8004df0:	f000 ff04 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 8004df4:	2100      	movs	r1, #0
 8004df6:	f24d 3004 	movw	r0, #54020	; 0xd304
 8004dfa:	f000 feff 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 8004dfe:	213a      	movs	r1, #58	; 0x3a
 8004e00:	f24d 3005 	movw	r0, #54021	; 0xd305
 8004e04:	f000 fefa 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004e0e:	f000 fef5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 8004e12:	214a      	movs	r1, #74	; 0x4a
 8004e14:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004e18:	f000 fef0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	f24d 3008 	movw	r0, #54024	; 0xd308
 8004e22:	f000 feeb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004e26:	215c      	movs	r1, #92	; 0x5c
 8004e28:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004e2c:	f000 fee6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 8004e30:	2100      	movs	r1, #0
 8004e32:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004e36:	f000 fee1 	bl	8005bfc <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004e3a:	2181      	movs	r1, #129	; 0x81
 8004e3c:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004e40:	f000 fedc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004e44:	2100      	movs	r1, #0
 8004e46:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004e4a:	f000 fed7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 8004e4e:	21a6      	movs	r1, #166	; 0xa6
 8004e50:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8004e54:	f000 fed2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004e58:	2100      	movs	r1, #0
 8004e5a:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004e5e:	f000 fecd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 8004e62:	21e5      	movs	r1, #229	; 0xe5
 8004e64:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8004e68:	f000 fec8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	f24d 3010 	movw	r0, #54032	; 0xd310
 8004e72:	f000 fec3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8004e76:	2113      	movs	r1, #19
 8004e78:	f24d 3011 	movw	r0, #54033	; 0xd311
 8004e7c:	f000 febe 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 8004e80:	2101      	movs	r1, #1
 8004e82:	f24d 3012 	movw	r0, #54034	; 0xd312
 8004e86:	f000 feb9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8004e8a:	2154      	movs	r1, #84	; 0x54
 8004e8c:	f24d 3013 	movw	r0, #54035	; 0xd313
 8004e90:	f000 feb4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 8004e94:	2101      	movs	r1, #1
 8004e96:	f24d 3014 	movw	r0, #54036	; 0xd314
 8004e9a:	f000 feaf 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 8004e9e:	2182      	movs	r1, #130	; 0x82
 8004ea0:	f24d 3015 	movw	r0, #54037	; 0xd315
 8004ea4:	f000 feaa 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	f24d 3016 	movw	r0, #54038	; 0xd316
 8004eae:	f000 fea5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 8004eb2:	21ca      	movs	r1, #202	; 0xca
 8004eb4:	f24d 3017 	movw	r0, #54039	; 0xd317
 8004eb8:	f000 fea0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 8004ebc:	2102      	movs	r1, #2
 8004ebe:	f24d 3018 	movw	r0, #54040	; 0xd318
 8004ec2:	f000 fe9b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8004ec6:	2100      	movs	r1, #0
 8004ec8:	f24d 3019 	movw	r0, #54041	; 0xd319
 8004ecc:	f000 fe96 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8004ed6:	f000 fe91 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8004eda:	2101      	movs	r1, #1
 8004edc:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004ee0:	f000 fe8c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	f24d 301c 	movw	r0, #54044	; 0xd31c
 8004eea:	f000 fe87 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8004eee:	2134      	movs	r1, #52	; 0x34
 8004ef0:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8004ef4:	f000 fe82 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004ef8:	2102      	movs	r1, #2
 8004efa:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004efe:	f000 fe7d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 8004f02:	2167      	movs	r1, #103	; 0x67
 8004f04:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004f08:	f000 fe78 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004f0c:	2102      	movs	r1, #2
 8004f0e:	f24d 3020 	movw	r0, #54048	; 0xd320
 8004f12:	f000 fe73 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004f16:	2184      	movs	r1, #132	; 0x84
 8004f18:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004f1c:	f000 fe6e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 8004f20:	2102      	movs	r1, #2
 8004f22:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004f26:	f000 fe69 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004f2a:	21a4      	movs	r1, #164	; 0xa4
 8004f2c:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004f30:	f000 fe64 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004f34:	2102      	movs	r1, #2
 8004f36:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004f3a:	f000 fe5f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 8004f3e:	21b7      	movs	r1, #183	; 0xb7
 8004f40:	f24d 3025 	movw	r0, #54053	; 0xd325
 8004f44:	f000 fe5a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004f48:	2102      	movs	r1, #2
 8004f4a:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004f4e:	f000 fe55 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 8004f52:	21cf      	movs	r1, #207	; 0xcf
 8004f54:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004f58:	f000 fe50 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004f5c:	2102      	movs	r1, #2
 8004f5e:	f24d 3028 	movw	r0, #54056	; 0xd328
 8004f62:	f000 fe4b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8004f66:	21de      	movs	r1, #222	; 0xde
 8004f68:	f24d 3029 	movw	r0, #54057	; 0xd329
 8004f6c:	f000 fe46 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 8004f70:	2102      	movs	r1, #2
 8004f72:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8004f76:	f000 fe41 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8004f7a:	21f2      	movs	r1, #242	; 0xf2
 8004f7c:	f24d 302b 	movw	r0, #54059	; 0xd32b
 8004f80:	f000 fe3c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8004f84:	2102      	movs	r1, #2
 8004f86:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8004f8a:	f000 fe37 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 8004f8e:	21fe      	movs	r1, #254	; 0xfe
 8004f90:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8004f94:	f000 fe32 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8004f98:	2103      	movs	r1, #3
 8004f9a:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8004f9e:	f000 fe2d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 8004fa2:	2110      	movs	r1, #16
 8004fa4:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8004fa8:	f000 fe28 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 8004fac:	2103      	movs	r1, #3
 8004fae:	f24d 3030 	movw	r0, #54064	; 0xd330
 8004fb2:	f000 fe23 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 8004fb6:	2133      	movs	r1, #51	; 0x33
 8004fb8:	f24d 3031 	movw	r0, #54065	; 0xd331
 8004fbc:	f000 fe1e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 8004fc0:	2103      	movs	r1, #3
 8004fc2:	f24d 3032 	movw	r0, #54066	; 0xd332
 8004fc6:	f000 fe19 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8004fca:	216d      	movs	r1, #109	; 0x6d
 8004fcc:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004fd0:	f000 fe14 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 8004fd4:	2100      	movs	r1, #0
 8004fd6:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8004fda:	f000 fe0f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8004fde:	2133      	movs	r1, #51	; 0x33
 8004fe0:	f24d 4001 	movw	r0, #54273	; 0xd401
 8004fe4:	f000 fe0a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8004fe8:	2100      	movs	r1, #0
 8004fea:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004fee:	f000 fe05 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 8004ff2:	2134      	movs	r1, #52	; 0x34
 8004ff4:	f24d 4003 	movw	r0, #54275	; 0xd403
 8004ff8:	f000 fe00 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	f24d 4004 	movw	r0, #54276	; 0xd404
 8005002:	f000 fdfb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8005006:	213a      	movs	r1, #58	; 0x3a
 8005008:	f24d 4005 	movw	r0, #54277	; 0xd405
 800500c:	f000 fdf6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8005010:	2100      	movs	r1, #0
 8005012:	f24d 4006 	movw	r0, #54278	; 0xd406
 8005016:	f000 fdf1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 800501a:	214a      	movs	r1, #74	; 0x4a
 800501c:	f24d 4007 	movw	r0, #54279	; 0xd407
 8005020:	f000 fdec 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8005024:	2100      	movs	r1, #0
 8005026:	f24d 4008 	movw	r0, #54280	; 0xd408
 800502a:	f000 fde7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 800502e:	215c      	movs	r1, #92	; 0x5c
 8005030:	f24d 4009 	movw	r0, #54281	; 0xd409
 8005034:	f000 fde2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8005038:	2100      	movs	r1, #0
 800503a:	f24d 400a 	movw	r0, #54282	; 0xd40a
 800503e:	f000 fddd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8005042:	2181      	movs	r1, #129	; 0x81
 8005044:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8005048:	f000 fdd8 	bl	8005bfc <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 800504c:	2100      	movs	r1, #0
 800504e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8005052:	f000 fdd3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8005056:	21a6      	movs	r1, #166	; 0xa6
 8005058:	f24d 400d 	movw	r0, #54285	; 0xd40d
 800505c:	f000 fdce 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8005060:	2100      	movs	r1, #0
 8005062:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8005066:	f000 fdc9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 800506a:	21e5      	movs	r1, #229	; 0xe5
 800506c:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8005070:	f000 fdc4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8005074:	2101      	movs	r1, #1
 8005076:	f24d 4010 	movw	r0, #54288	; 0xd410
 800507a:	f000 fdbf 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 800507e:	2113      	movs	r1, #19
 8005080:	f24d 4011 	movw	r0, #54289	; 0xd411
 8005084:	f000 fdba 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8005088:	2101      	movs	r1, #1
 800508a:	f24d 4012 	movw	r0, #54290	; 0xd412
 800508e:	f000 fdb5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8005092:	2154      	movs	r1, #84	; 0x54
 8005094:	f24d 4013 	movw	r0, #54291	; 0xd413
 8005098:	f000 fdb0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 800509c:	2101      	movs	r1, #1
 800509e:	f24d 4014 	movw	r0, #54292	; 0xd414
 80050a2:	f000 fdab 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 80050a6:	2182      	movs	r1, #130	; 0x82
 80050a8:	f24d 4015 	movw	r0, #54293	; 0xd415
 80050ac:	f000 fda6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 80050b0:	2101      	movs	r1, #1
 80050b2:	f24d 4016 	movw	r0, #54294	; 0xd416
 80050b6:	f000 fda1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 80050ba:	21ca      	movs	r1, #202	; 0xca
 80050bc:	f24d 4017 	movw	r0, #54295	; 0xd417
 80050c0:	f000 fd9c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 80050c4:	2102      	movs	r1, #2
 80050c6:	f24d 4018 	movw	r0, #54296	; 0xd418
 80050ca:	f000 fd97 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 80050ce:	2100      	movs	r1, #0
 80050d0:	f24d 4019 	movw	r0, #54297	; 0xd419
 80050d4:	f000 fd92 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 80050d8:	2102      	movs	r1, #2
 80050da:	f24d 401a 	movw	r0, #54298	; 0xd41a
 80050de:	f000 fd8d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 80050e2:	2101      	movs	r1, #1
 80050e4:	f24d 401b 	movw	r0, #54299	; 0xd41b
 80050e8:	f000 fd88 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 80050ec:	2102      	movs	r1, #2
 80050ee:	f24d 401c 	movw	r0, #54300	; 0xd41c
 80050f2:	f000 fd83 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 80050f6:	2134      	movs	r1, #52	; 0x34
 80050f8:	f24d 401d 	movw	r0, #54301	; 0xd41d
 80050fc:	f000 fd7e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8005100:	2102      	movs	r1, #2
 8005102:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8005106:	f000 fd79 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 800510a:	2167      	movs	r1, #103	; 0x67
 800510c:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8005110:	f000 fd74 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8005114:	2102      	movs	r1, #2
 8005116:	f24d 4020 	movw	r0, #54304	; 0xd420
 800511a:	f000 fd6f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 800511e:	2184      	movs	r1, #132	; 0x84
 8005120:	f24d 4021 	movw	r0, #54305	; 0xd421
 8005124:	f000 fd6a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8005128:	2102      	movs	r1, #2
 800512a:	f24d 4022 	movw	r0, #54306	; 0xd422
 800512e:	f000 fd65 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8005132:	21a4      	movs	r1, #164	; 0xa4
 8005134:	f24d 4023 	movw	r0, #54307	; 0xd423
 8005138:	f000 fd60 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 800513c:	2102      	movs	r1, #2
 800513e:	f24d 4024 	movw	r0, #54308	; 0xd424
 8005142:	f000 fd5b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8005146:	21b7      	movs	r1, #183	; 0xb7
 8005148:	f24d 4025 	movw	r0, #54309	; 0xd425
 800514c:	f000 fd56 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8005150:	2102      	movs	r1, #2
 8005152:	f24d 4026 	movw	r0, #54310	; 0xd426
 8005156:	f000 fd51 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 800515a:	21cf      	movs	r1, #207	; 0xcf
 800515c:	f24d 4027 	movw	r0, #54311	; 0xd427
 8005160:	f000 fd4c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8005164:	2102      	movs	r1, #2
 8005166:	f24d 4028 	movw	r0, #54312	; 0xd428
 800516a:	f000 fd47 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 800516e:	21de      	movs	r1, #222	; 0xde
 8005170:	f24d 4029 	movw	r0, #54313	; 0xd429
 8005174:	f000 fd42 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8005178:	2102      	movs	r1, #2
 800517a:	f24d 402a 	movw	r0, #54314	; 0xd42a
 800517e:	f000 fd3d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8005182:	21f2      	movs	r1, #242	; 0xf2
 8005184:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8005188:	f000 fd38 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 800518c:	2102      	movs	r1, #2
 800518e:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8005192:	f000 fd33 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8005196:	21fe      	movs	r1, #254	; 0xfe
 8005198:	f24d 402d 	movw	r0, #54317	; 0xd42d
 800519c:	f000 fd2e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 80051a0:	2103      	movs	r1, #3
 80051a2:	f24d 402e 	movw	r0, #54318	; 0xd42e
 80051a6:	f000 fd29 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 80051aa:	2110      	movs	r1, #16
 80051ac:	f24d 402f 	movw	r0, #54319	; 0xd42f
 80051b0:	f000 fd24 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 80051b4:	2103      	movs	r1, #3
 80051b6:	f24d 4030 	movw	r0, #54320	; 0xd430
 80051ba:	f000 fd1f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 80051be:	2133      	movs	r1, #51	; 0x33
 80051c0:	f24d 4031 	movw	r0, #54321	; 0xd431
 80051c4:	f000 fd1a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 80051c8:	2103      	movs	r1, #3
 80051ca:	f24d 4032 	movw	r0, #54322	; 0xd432
 80051ce:	f000 fd15 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 80051d2:	216d      	movs	r1, #109	; 0x6d
 80051d4:	f24d 4033 	movw	r0, #54323	; 0xd433
 80051d8:	f000 fd10 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 80051dc:	2100      	movs	r1, #0
 80051de:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 80051e2:	f000 fd0b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 80051e6:	2133      	movs	r1, #51	; 0x33
 80051e8:	f24d 5001 	movw	r0, #54529	; 0xd501
 80051ec:	f000 fd06 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 80051f0:	2100      	movs	r1, #0
 80051f2:	f24d 5002 	movw	r0, #54530	; 0xd502
 80051f6:	f000 fd01 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 80051fa:	2134      	movs	r1, #52	; 0x34
 80051fc:	f24d 5003 	movw	r0, #54531	; 0xd503
 8005200:	f000 fcfc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8005204:	2100      	movs	r1, #0
 8005206:	f24d 5004 	movw	r0, #54532	; 0xd504
 800520a:	f000 fcf7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 800520e:	213a      	movs	r1, #58	; 0x3a
 8005210:	f24d 5005 	movw	r0, #54533	; 0xd505
 8005214:	f000 fcf2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8005218:	2100      	movs	r1, #0
 800521a:	f24d 5006 	movw	r0, #54534	; 0xd506
 800521e:	f000 fced 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8005222:	214a      	movs	r1, #74	; 0x4a
 8005224:	f24d 5007 	movw	r0, #54535	; 0xd507
 8005228:	f000 fce8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 800522c:	2100      	movs	r1, #0
 800522e:	f24d 5008 	movw	r0, #54536	; 0xd508
 8005232:	f000 fce3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8005236:	215c      	movs	r1, #92	; 0x5c
 8005238:	f24d 5009 	movw	r0, #54537	; 0xd509
 800523c:	f000 fcde 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8005240:	2100      	movs	r1, #0
 8005242:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8005246:	f000 fcd9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 800524a:	2181      	movs	r1, #129	; 0x81
 800524c:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8005250:	f000 fcd4 	bl	8005bfc <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8005254:	2100      	movs	r1, #0
 8005256:	f24d 500c 	movw	r0, #54540	; 0xd50c
 800525a:	f000 fccf 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 800525e:	21a6      	movs	r1, #166	; 0xa6
 8005260:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8005264:	f000 fcca 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8005268:	2100      	movs	r1, #0
 800526a:	f24d 500e 	movw	r0, #54542	; 0xd50e
 800526e:	f000 fcc5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8005272:	21e5      	movs	r1, #229	; 0xe5
 8005274:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8005278:	f000 fcc0 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 800527c:	2101      	movs	r1, #1
 800527e:	f24d 5010 	movw	r0, #54544	; 0xd510
 8005282:	f000 fcbb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8005286:	2113      	movs	r1, #19
 8005288:	f24d 5011 	movw	r0, #54545	; 0xd511
 800528c:	f000 fcb6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8005290:	2101      	movs	r1, #1
 8005292:	f24d 5012 	movw	r0, #54546	; 0xd512
 8005296:	f000 fcb1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 800529a:	2154      	movs	r1, #84	; 0x54
 800529c:	f24d 5013 	movw	r0, #54547	; 0xd513
 80052a0:	f000 fcac 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 80052a4:	2101      	movs	r1, #1
 80052a6:	f24d 5014 	movw	r0, #54548	; 0xd514
 80052aa:	f000 fca7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 80052ae:	2182      	movs	r1, #130	; 0x82
 80052b0:	f24d 5015 	movw	r0, #54549	; 0xd515
 80052b4:	f000 fca2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 80052b8:	2101      	movs	r1, #1
 80052ba:	f24d 5016 	movw	r0, #54550	; 0xd516
 80052be:	f000 fc9d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 80052c2:	21ca      	movs	r1, #202	; 0xca
 80052c4:	f24d 5017 	movw	r0, #54551	; 0xd517
 80052c8:	f000 fc98 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 80052cc:	2102      	movs	r1, #2
 80052ce:	f24d 5018 	movw	r0, #54552	; 0xd518
 80052d2:	f000 fc93 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 80052d6:	2100      	movs	r1, #0
 80052d8:	f24d 5019 	movw	r0, #54553	; 0xd519
 80052dc:	f000 fc8e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 80052e0:	2102      	movs	r1, #2
 80052e2:	f24d 501a 	movw	r0, #54554	; 0xd51a
 80052e6:	f000 fc89 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 80052ea:	2101      	movs	r1, #1
 80052ec:	f24d 501b 	movw	r0, #54555	; 0xd51b
 80052f0:	f000 fc84 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 80052f4:	2102      	movs	r1, #2
 80052f6:	f24d 501c 	movw	r0, #54556	; 0xd51c
 80052fa:	f000 fc7f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 80052fe:	2134      	movs	r1, #52	; 0x34
 8005300:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8005304:	f000 fc7a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8005308:	2102      	movs	r1, #2
 800530a:	f24d 501e 	movw	r0, #54558	; 0xd51e
 800530e:	f000 fc75 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8005312:	2167      	movs	r1, #103	; 0x67
 8005314:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8005318:	f000 fc70 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 800531c:	2102      	movs	r1, #2
 800531e:	f24d 5020 	movw	r0, #54560	; 0xd520
 8005322:	f000 fc6b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8005326:	2184      	movs	r1, #132	; 0x84
 8005328:	f24d 5021 	movw	r0, #54561	; 0xd521
 800532c:	f000 fc66 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8005330:	2102      	movs	r1, #2
 8005332:	f24d 5022 	movw	r0, #54562	; 0xd522
 8005336:	f000 fc61 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 800533a:	21a4      	movs	r1, #164	; 0xa4
 800533c:	f24d 5023 	movw	r0, #54563	; 0xd523
 8005340:	f000 fc5c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8005344:	2102      	movs	r1, #2
 8005346:	f24d 5024 	movw	r0, #54564	; 0xd524
 800534a:	f000 fc57 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 800534e:	21b7      	movs	r1, #183	; 0xb7
 8005350:	f24d 5025 	movw	r0, #54565	; 0xd525
 8005354:	f000 fc52 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8005358:	2102      	movs	r1, #2
 800535a:	f24d 5026 	movw	r0, #54566	; 0xd526
 800535e:	f000 fc4d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8005362:	21cf      	movs	r1, #207	; 0xcf
 8005364:	f24d 5027 	movw	r0, #54567	; 0xd527
 8005368:	f000 fc48 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 800536c:	2102      	movs	r1, #2
 800536e:	f24d 5028 	movw	r0, #54568	; 0xd528
 8005372:	f000 fc43 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8005376:	21de      	movs	r1, #222	; 0xde
 8005378:	f24d 5029 	movw	r0, #54569	; 0xd529
 800537c:	f000 fc3e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8005380:	2102      	movs	r1, #2
 8005382:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8005386:	f000 fc39 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 800538a:	21f2      	movs	r1, #242	; 0xf2
 800538c:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8005390:	f000 fc34 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8005394:	2102      	movs	r1, #2
 8005396:	f24d 502c 	movw	r0, #54572	; 0xd52c
 800539a:	f000 fc2f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 800539e:	21fe      	movs	r1, #254	; 0xfe
 80053a0:	f24d 502d 	movw	r0, #54573	; 0xd52d
 80053a4:	f000 fc2a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 80053a8:	2103      	movs	r1, #3
 80053aa:	f24d 502e 	movw	r0, #54574	; 0xd52e
 80053ae:	f000 fc25 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 80053b2:	2110      	movs	r1, #16
 80053b4:	f24d 502f 	movw	r0, #54575	; 0xd52f
 80053b8:	f000 fc20 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 80053bc:	2103      	movs	r1, #3
 80053be:	f24d 5030 	movw	r0, #54576	; 0xd530
 80053c2:	f000 fc1b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 80053c6:	2133      	movs	r1, #51	; 0x33
 80053c8:	f24d 5031 	movw	r0, #54577	; 0xd531
 80053cc:	f000 fc16 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 80053d0:	2103      	movs	r1, #3
 80053d2:	f24d 5032 	movw	r0, #54578	; 0xd532
 80053d6:	f000 fc11 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 80053da:	216d      	movs	r1, #109	; 0x6d
 80053dc:	f24d 5033 	movw	r0, #54579	; 0xd533
 80053e0:	f000 fc0c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 80053e4:	2100      	movs	r1, #0
 80053e6:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 80053ea:	f000 fc07 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 80053ee:	2133      	movs	r1, #51	; 0x33
 80053f0:	f24d 6001 	movw	r0, #54785	; 0xd601
 80053f4:	f000 fc02 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 80053f8:	2100      	movs	r1, #0
 80053fa:	f24d 6002 	movw	r0, #54786	; 0xd602
 80053fe:	f000 fbfd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8005402:	2134      	movs	r1, #52	; 0x34
 8005404:	f24d 6003 	movw	r0, #54787	; 0xd603
 8005408:	f000 fbf8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 800540c:	2100      	movs	r1, #0
 800540e:	f24d 6004 	movw	r0, #54788	; 0xd604
 8005412:	f000 fbf3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 8005416:	213a      	movs	r1, #58	; 0x3a
 8005418:	f24d 6005 	movw	r0, #54789	; 0xd605
 800541c:	f000 fbee 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8005420:	2100      	movs	r1, #0
 8005422:	f24d 6006 	movw	r0, #54790	; 0xd606
 8005426:	f000 fbe9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 800542a:	214a      	movs	r1, #74	; 0x4a
 800542c:	f24d 6007 	movw	r0, #54791	; 0xd607
 8005430:	f000 fbe4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 8005434:	2100      	movs	r1, #0
 8005436:	f24d 6008 	movw	r0, #54792	; 0xd608
 800543a:	f000 fbdf 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 800543e:	215c      	movs	r1, #92	; 0x5c
 8005440:	f24d 6009 	movw	r0, #54793	; 0xd609
 8005444:	f000 fbda 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8005448:	2100      	movs	r1, #0
 800544a:	f24d 600a 	movw	r0, #54794	; 0xd60a
 800544e:	f000 fbd5 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8005452:	2181      	movs	r1, #129	; 0x81
 8005454:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8005458:	f000 fbd0 	bl	8005bfc <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 800545c:	2100      	movs	r1, #0
 800545e:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8005462:	f000 fbcb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8005466:	21a6      	movs	r1, #166	; 0xa6
 8005468:	f24d 600d 	movw	r0, #54797	; 0xd60d
 800546c:	f000 fbc6 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8005470:	2100      	movs	r1, #0
 8005472:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8005476:	f000 fbc1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 800547a:	21e5      	movs	r1, #229	; 0xe5
 800547c:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8005480:	f000 fbbc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 8005484:	2101      	movs	r1, #1
 8005486:	f24d 6010 	movw	r0, #54800	; 0xd610
 800548a:	f000 fbb7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 800548e:	2113      	movs	r1, #19
 8005490:	f24d 6011 	movw	r0, #54801	; 0xd611
 8005494:	f000 fbb2 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8005498:	2101      	movs	r1, #1
 800549a:	f24d 6012 	movw	r0, #54802	; 0xd612
 800549e:	f000 fbad 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 80054a2:	2154      	movs	r1, #84	; 0x54
 80054a4:	f24d 6013 	movw	r0, #54803	; 0xd613
 80054a8:	f000 fba8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 80054ac:	2101      	movs	r1, #1
 80054ae:	f24d 6014 	movw	r0, #54804	; 0xd614
 80054b2:	f000 fba3 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 80054b6:	2182      	movs	r1, #130	; 0x82
 80054b8:	f24d 6015 	movw	r0, #54805	; 0xd615
 80054bc:	f000 fb9e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 80054c0:	2101      	movs	r1, #1
 80054c2:	f24d 6016 	movw	r0, #54806	; 0xd616
 80054c6:	f000 fb99 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 80054ca:	21ca      	movs	r1, #202	; 0xca
 80054cc:	f24d 6017 	movw	r0, #54807	; 0xd617
 80054d0:	f000 fb94 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 80054d4:	2102      	movs	r1, #2
 80054d6:	f24d 6018 	movw	r0, #54808	; 0xd618
 80054da:	f000 fb8f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 80054de:	2100      	movs	r1, #0
 80054e0:	f24d 6019 	movw	r0, #54809	; 0xd619
 80054e4:	f000 fb8a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 80054e8:	2102      	movs	r1, #2
 80054ea:	f24d 601a 	movw	r0, #54810	; 0xd61a
 80054ee:	f000 fb85 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 80054f2:	2101      	movs	r1, #1
 80054f4:	f24d 601b 	movw	r0, #54811	; 0xd61b
 80054f8:	f000 fb80 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 80054fc:	2102      	movs	r1, #2
 80054fe:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8005502:	f000 fb7b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 8005506:	2134      	movs	r1, #52	; 0x34
 8005508:	f24d 601d 	movw	r0, #54813	; 0xd61d
 800550c:	f000 fb76 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8005510:	2102      	movs	r1, #2
 8005512:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8005516:	f000 fb71 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 800551a:	2167      	movs	r1, #103	; 0x67
 800551c:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8005520:	f000 fb6c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 8005524:	2102      	movs	r1, #2
 8005526:	f24d 6020 	movw	r0, #54816	; 0xd620
 800552a:	f000 fb67 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 800552e:	2184      	movs	r1, #132	; 0x84
 8005530:	f24d 6021 	movw	r0, #54817	; 0xd621
 8005534:	f000 fb62 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8005538:	2102      	movs	r1, #2
 800553a:	f24d 6022 	movw	r0, #54818	; 0xd622
 800553e:	f000 fb5d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8005542:	21a4      	movs	r1, #164	; 0xa4
 8005544:	f24d 6023 	movw	r0, #54819	; 0xd623
 8005548:	f000 fb58 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 800554c:	2102      	movs	r1, #2
 800554e:	f24d 6024 	movw	r0, #54820	; 0xd624
 8005552:	f000 fb53 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8005556:	21b7      	movs	r1, #183	; 0xb7
 8005558:	f24d 6025 	movw	r0, #54821	; 0xd625
 800555c:	f000 fb4e 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8005560:	2102      	movs	r1, #2
 8005562:	f24d 6026 	movw	r0, #54822	; 0xd626
 8005566:	f000 fb49 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 800556a:	21cf      	movs	r1, #207	; 0xcf
 800556c:	f24d 6027 	movw	r0, #54823	; 0xd627
 8005570:	f000 fb44 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 8005574:	2102      	movs	r1, #2
 8005576:	f24d 6028 	movw	r0, #54824	; 0xd628
 800557a:	f000 fb3f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 800557e:	21de      	movs	r1, #222	; 0xde
 8005580:	f24d 6029 	movw	r0, #54825	; 0xd629
 8005584:	f000 fb3a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8005588:	2102      	movs	r1, #2
 800558a:	f24d 602a 	movw	r0, #54826	; 0xd62a
 800558e:	f000 fb35 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8005592:	21f2      	movs	r1, #242	; 0xf2
 8005594:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8005598:	f000 fb30 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 800559c:	2102      	movs	r1, #2
 800559e:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80055a2:	f000 fb2b 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 80055a6:	21fe      	movs	r1, #254	; 0xfe
 80055a8:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80055ac:	f000 fb26 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 80055b0:	2103      	movs	r1, #3
 80055b2:	f24d 602e 	movw	r0, #54830	; 0xd62e
 80055b6:	f000 fb21 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 80055ba:	2110      	movs	r1, #16
 80055bc:	f24d 602f 	movw	r0, #54831	; 0xd62f
 80055c0:	f000 fb1c 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 80055c4:	2103      	movs	r1, #3
 80055c6:	f24d 6030 	movw	r0, #54832	; 0xd630
 80055ca:	f000 fb17 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 80055ce:	2133      	movs	r1, #51	; 0x33
 80055d0:	f24d 6031 	movw	r0, #54833	; 0xd631
 80055d4:	f000 fb12 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 80055d8:	2103      	movs	r1, #3
 80055da:	f24d 6032 	movw	r0, #54834	; 0xd632
 80055de:	f000 fb0d 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 80055e2:	216d      	movs	r1, #109	; 0x6d
 80055e4:	f24d 6033 	movw	r0, #54835	; 0xd633
 80055e8:	f000 fb08 	bl	8005bfc <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 80055ec:	2155      	movs	r1, #85	; 0x55
 80055ee:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80055f2:	f000 fb03 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 80055f6:	21aa      	movs	r1, #170	; 0xaa
 80055f8:	f24f 0001 	movw	r0, #61441	; 0xf001
 80055fc:	f000 fafe 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8005600:	2152      	movs	r1, #82	; 0x52
 8005602:	f24f 0002 	movw	r0, #61442	; 0xf002
 8005606:	f000 faf9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 800560a:	2108      	movs	r1, #8
 800560c:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005610:	f000 faf4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 8005614:	2100      	movs	r1, #0
 8005616:	f24f 0004 	movw	r0, #61444	; 0xf004
 800561a:	f000 faef 	bl	8005bfc <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 800561e:	21cc      	movs	r1, #204	; 0xcc
 8005620:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8005624:	f000 faea 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8005628:	2100      	movs	r1, #0
 800562a:	f24b 1001 	movw	r0, #45313	; 0xb101
 800562e:	f000 fae5 	bl	8005bfc <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 8005632:	2105      	movs	r1, #5
 8005634:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8005638:	f000 fae0 	bl	8005bfc <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 800563c:	2170      	movs	r1, #112	; 0x70
 800563e:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8005642:	f000 fadb 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 8005646:	2170      	movs	r1, #112	; 0x70
 8005648:	f24b 7001 	movw	r0, #46849	; 0xb701
 800564c:	f000 fad6 	bl	8005bfc <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8005650:	2101      	movs	r1, #1
 8005652:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8005656:	f000 fad1 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 800565a:	2103      	movs	r1, #3
 800565c:	f64b 0001 	movw	r0, #47105	; 0xb801
 8005660:	f000 facc 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 8005664:	2103      	movs	r1, #3
 8005666:	f64b 0002 	movw	r0, #47106	; 0xb802
 800566a:	f000 fac7 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 800566e:	2103      	movs	r1, #3
 8005670:	f64b 0003 	movw	r0, #47107	; 0xb803
 8005674:	f000 fac2 	bl	8005bfc <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 8005678:	2102      	movs	r1, #2
 800567a:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 800567e:	f000 fabd 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 8005682:	2100      	movs	r1, #0
 8005684:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8005688:	f000 fab8 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 800568c:	2100      	movs	r1, #0
 800568e:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8005692:	f000 fab3 	bl	8005bfc <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 8005696:	21d0      	movs	r1, #208	; 0xd0
 8005698:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 800569c:	f000 faae 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 80056a0:	2102      	movs	r1, #2
 80056a2:	f64c 1001 	movw	r0, #51457	; 0xc901
 80056a6:	f000 faa9 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80056aa:	2150      	movs	r1, #80	; 0x50
 80056ac:	f64c 1002 	movw	r0, #51458	; 0xc902
 80056b0:	f000 faa4 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80056b4:	2150      	movs	r1, #80	; 0x50
 80056b6:	f64c 1003 	movw	r0, #51459	; 0xc903
 80056ba:	f000 fa9f 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 80056be:	2150      	movs	r1, #80	; 0x50
 80056c0:	f64c 1004 	movw	r0, #51460	; 0xc904
 80056c4:	f000 fa9a 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 80056c8:	2100      	movs	r1, #0
 80056ca:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 80056ce:	f000 fa95 	bl	8005bfc <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 80056d2:	2155      	movs	r1, #85	; 0x55
 80056d4:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 80056d8:	f000 fa90 	bl	8005bfc <lcd_write_reg>
    lcd_wr_regno(0x1100);
 80056dc:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 80056e0:	f000 fa78 	bl	8005bd4 <lcd_wr_regno>
    delay_us(120);
 80056e4:	2078      	movs	r0, #120	; 0x78
 80056e6:	f005 f8ad 	bl	800a844 <delay_us>
    lcd_wr_regno(0x2900);
 80056ea:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80056ee:	f000 fa71 	bl	8005bd4 <lcd_wr_regno>
}
 80056f2:	bf00      	nop
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 80056fa:	20ff      	movs	r0, #255	; 0xff
 80056fc:	f000 fa6a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8005700:	20ff      	movs	r0, #255	; 0xff
 8005702:	f000 fa53 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x98);
 8005706:	2098      	movs	r0, #152	; 0x98
 8005708:	f000 fa50 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);
 800570c:	2006      	movs	r0, #6
 800570e:	f000 fa4d 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 8005712:	20bc      	movs	r0, #188	; 0xbc
 8005714:	f000 fa5e 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005718:	2001      	movs	r0, #1
 800571a:	f000 fa47 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);
 800571e:	200f      	movs	r0, #15
 8005720:	f000 fa44 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x61);
 8005724:	2061      	movs	r0, #97	; 0x61
 8005726:	f000 fa41 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 800572a:	20ff      	movs	r0, #255	; 0xff
 800572c:	f000 fa3e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8005730:	2001      	movs	r0, #1
 8005732:	f000 fa3b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8005736:	2001      	movs	r0, #1
 8005738:	f000 fa38 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0B);
 800573c:	200b      	movs	r0, #11
 800573e:	f000 fa35 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);
 8005742:	2010      	movs	r0, #16
 8005744:	f000 fa32 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x37);
 8005748:	2037      	movs	r0, #55	; 0x37
 800574a:	f000 fa2f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x63);
 800574e:	2063      	movs	r0, #99	; 0x63
 8005750:	f000 fa2c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005754:	20ff      	movs	r0, #255	; 0xff
 8005756:	f000 fa29 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 800575a:	20ff      	movs	r0, #255	; 0xff
 800575c:	f000 fa26 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8005760:	2001      	movs	r0, #1
 8005762:	f000 fa23 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8005766:	2001      	movs	r0, #1
 8005768:	f000 fa20 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800576c:	2000      	movs	r0, #0
 800576e:	f000 fa1d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005772:	2000      	movs	r0, #0
 8005774:	f000 fa1a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005778:	20ff      	movs	r0, #255	; 0xff
 800577a:	f000 fa17 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x52);
 800577e:	2052      	movs	r0, #82	; 0x52
 8005780:	f000 fa14 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 8005784:	2001      	movs	r0, #1
 8005786:	f000 fa11 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800578a:	2000      	movs	r0, #0
 800578c:	f000 fa0e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x40);
 8005790:	2040      	movs	r0, #64	; 0x40
 8005792:	f000 fa0b 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 8005796:	20bd      	movs	r0, #189	; 0xbd
 8005798:	f000 fa1c 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800579c:	2001      	movs	r0, #1
 800579e:	f000 fa05 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x23);
 80057a2:	2023      	movs	r0, #35	; 0x23
 80057a4:	f000 fa02 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x45);
 80057a8:	2045      	movs	r0, #69	; 0x45
 80057aa:	f000 f9ff 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x67);
 80057ae:	2067      	movs	r0, #103	; 0x67
 80057b0:	f000 f9fc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80057b4:	2001      	movs	r0, #1
 80057b6:	f000 f9f9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x23);
 80057ba:	2023      	movs	r0, #35	; 0x23
 80057bc:	f000 f9f6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x45);
 80057c0:	2045      	movs	r0, #69	; 0x45
 80057c2:	f000 f9f3 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x67);
 80057c6:	2067      	movs	r0, #103	; 0x67
 80057c8:	f000 f9f0 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 80057cc:	20be      	movs	r0, #190	; 0xbe
 80057ce:	f000 fa01 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80057d2:	2000      	movs	r0, #0
 80057d4:	f000 f9ea 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80057d8:	2001      	movs	r0, #1
 80057da:	f000 f9e7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xAB);
 80057de:	20ab      	movs	r0, #171	; 0xab
 80057e0:	f000 f9e4 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x60);
 80057e4:	2060      	movs	r0, #96	; 0x60
 80057e6:	f000 f9e1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 80057ea:	2022      	movs	r0, #34	; 0x22
 80057ec:	f000 f9de 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 80057f0:	2022      	movs	r0, #34	; 0x22
 80057f2:	f000 f9db 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 80057f6:	2022      	movs	r0, #34	; 0x22
 80057f8:	f000 f9d8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 80057fc:	2022      	movs	r0, #34	; 0x22
 80057fe:	f000 f9d5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x22);
 8005802:	2022      	movs	r0, #34	; 0x22
 8005804:	f000 f9d2 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8005808:	20c7      	movs	r0, #199	; 0xc7
 800580a:	f000 f9e3 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x36);
 800580e:	2036      	movs	r0, #54	; 0x36
 8005810:	f000 f9cc 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 8005814:	20ed      	movs	r0, #237	; 0xed
 8005816:	f000 f9dd 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x7F);
 800581a:	207f      	movs	r0, #127	; 0x7f
 800581c:	f000 f9c6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005820:	200f      	movs	r0, #15
 8005822:	f000 f9c3 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 8005826:	20c0      	movs	r0, #192	; 0xc0
 8005828:	f000 f9d4 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 800582c:	200f      	movs	r0, #15
 800582e:	f000 f9bd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0B);
 8005832:	200b      	movs	r0, #11
 8005834:	f000 f9ba 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8005838:	200a      	movs	r0, #10
 800583a:	f000 f9b7 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 800583e:	20fc      	movs	r0, #252	; 0xfc
 8005840:	f000 f9c8 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x08);
 8005844:	2008      	movs	r0, #8
 8005846:	f000 f9b1 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XDF);
 800584a:	20df      	movs	r0, #223	; 0xdf
 800584c:	f000 f9c2 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005850:	2000      	movs	r0, #0
 8005852:	f000 f9ab 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005856:	2000      	movs	r0, #0
 8005858:	f000 f9a8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 800585c:	2000      	movs	r0, #0
 800585e:	f000 f9a5 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005862:	2000      	movs	r0, #0
 8005864:	f000 f9a2 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005868:	2000      	movs	r0, #0
 800586a:	f000 f99f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x20);
 800586e:	2020      	movs	r0, #32
 8005870:	f000 f99c 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 8005874:	20f3      	movs	r0, #243	; 0xf3
 8005876:	f000 f9ad 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x74);
 800587a:	2074      	movs	r0, #116	; 0x74
 800587c:	f000 f996 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 8005880:	20b4      	movs	r0, #180	; 0xb4
 8005882:	f000 f9a7 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 8005886:	2000      	movs	r0, #0
 8005888:	f000 f990 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 800588c:	2000      	movs	r0, #0
 800588e:	f000 f98d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8005892:	2000      	movs	r0, #0
 8005894:	f000 f98a 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 8005898:	20f7      	movs	r0, #247	; 0xf7
 800589a:	f000 f99b 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 800589e:	2082      	movs	r0, #130	; 0x82
 80058a0:	f000 f984 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 80058a4:	20b1      	movs	r0, #177	; 0xb1
 80058a6:	f000 f995 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80058aa:	2000      	movs	r0, #0
 80058ac:	f000 f97e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x13);
 80058b0:	2013      	movs	r0, #19
 80058b2:	f000 f97b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x13);
 80058b6:	2013      	movs	r0, #19
 80058b8:	f000 f978 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 80058bc:	20f2      	movs	r0, #242	; 0xf2
 80058be:	f000 f989 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80058c2:	2080      	movs	r0, #128	; 0x80
 80058c4:	f000 f972 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x04);
 80058c8:	2004      	movs	r0, #4
 80058ca:	f000 f96f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x40);
 80058ce:	2040      	movs	r0, #64	; 0x40
 80058d0:	f000 f96c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x28);
 80058d4:	2028      	movs	r0, #40	; 0x28
 80058d6:	f000 f969 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 80058da:	20c1      	movs	r0, #193	; 0xc1
 80058dc:	f000 f97a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x17);
 80058e0:	2017      	movs	r0, #23
 80058e2:	f000 f963 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 80058e6:	2088      	movs	r0, #136	; 0x88
 80058e8:	f000 f960 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 80058ec:	2088      	movs	r0, #136	; 0x88
 80058ee:	f000 f95d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x20);
 80058f2:	2020      	movs	r0, #32
 80058f4:	f000 f95a 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 80058f8:	20e0      	movs	r0, #224	; 0xe0
 80058fa:	f000 f96b 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 80058fe:	2000      	movs	r0, #0
 8005900:	f000 f954 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 8005904:	200a      	movs	r0, #10
 8005906:	f000 f951 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 800590a:	2012      	movs	r0, #18
 800590c:	f000 f94e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 8005910:	2010      	movs	r0, #16
 8005912:	f000 f94b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005916:	200e      	movs	r0, #14
 8005918:	f000 f948 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 800591c:	2020      	movs	r0, #32
 800591e:	f000 f945 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 8005922:	20cc      	movs	r0, #204	; 0xcc
 8005924:	f000 f942 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8005928:	2007      	movs	r0, #7
 800592a:	f000 f93f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 800592e:	2006      	movs	r0, #6
 8005930:	f000 f93c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 8005934:	200b      	movs	r0, #11
 8005936:	f000 f939 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 800593a:	200e      	movs	r0, #14
 800593c:	f000 f936 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 8005940:	200f      	movs	r0, #15
 8005942:	f000 f933 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 8005946:	200d      	movs	r0, #13
 8005948:	f000 f930 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 800594c:	2015      	movs	r0, #21
 800594e:	f000 f92d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 8005952:	2010      	movs	r0, #16
 8005954:	f000 f92a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8005958:	2000      	movs	r0, #0
 800595a:	f000 f927 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 800595e:	20e1      	movs	r0, #225	; 0xe1
 8005960:	f000 f938 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8005964:	2000      	movs	r0, #0
 8005966:	f000 f921 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 800596a:	200b      	movs	r0, #11
 800596c:	f000 f91e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 8005970:	2013      	movs	r0, #19
 8005972:	f000 f91b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 8005976:	200d      	movs	r0, #13
 8005978:	f000 f918 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 800597c:	200e      	movs	r0, #14
 800597e:	f000 f915 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 8005982:	201b      	movs	r0, #27
 8005984:	f000 f912 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 8005988:	2071      	movs	r0, #113	; 0x71
 800598a:	f000 f90f 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 800598e:	2006      	movs	r0, #6
 8005990:	f000 f90c 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8005994:	2006      	movs	r0, #6
 8005996:	f000 f909 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 800599a:	200a      	movs	r0, #10
 800599c:	f000 f906 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 80059a0:	200f      	movs	r0, #15
 80059a2:	f000 f903 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80059a6:	200e      	movs	r0, #14
 80059a8:	f000 f900 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80059ac:	200f      	movs	r0, #15
 80059ae:	f000 f8fd 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80059b2:	2015      	movs	r0, #21
 80059b4:	f000 f8fa 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80059b8:	200c      	movs	r0, #12
 80059ba:	f000 f8f7 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 80059be:	2000      	movs	r0, #0
 80059c0:	f000 f8f4 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x2a);
 80059c4:	202a      	movs	r0, #42	; 0x2a
 80059c6:	f000 f905 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80059ca:	2000      	movs	r0, #0
 80059cc:	f000 f8ee 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80059d0:	2000      	movs	r0, #0
 80059d2:	f000 f8eb 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);
 80059d6:	2001      	movs	r0, #1
 80059d8:	f000 f8e8 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xdf);
 80059dc:	20df      	movs	r0, #223	; 0xdf
 80059de:	f000 f8e5 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x2b);
 80059e2:	202b      	movs	r0, #43	; 0x2b
 80059e4:	f000 f8f6 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80059e8:	2000      	movs	r0, #0
 80059ea:	f000 f8df 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 80059ee:	2000      	movs	r0, #0
 80059f0:	f000 f8dc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x03);
 80059f4:	2003      	movs	r0, #3
 80059f6:	f000 f8d9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x1f);
 80059fa:	201f      	movs	r0, #31
 80059fc:	f000 f8d6 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 8005a00:	203a      	movs	r0, #58	; 0x3a
 8005a02:	f000 f8e7 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8005a06:	2055      	movs	r0, #85	; 0x55
 8005a08:	f000 f8d0 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8005a0c:	2036      	movs	r0, #54	; 0x36
 8005a0e:	f000 f8e1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 8005a12:	2000      	movs	r0, #0
 8005a14:	f000 f8ca 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x11);
 8005a18:	2011      	movs	r0, #17
 8005a1a:	f000 f8db 	bl	8005bd4 <lcd_wr_regno>
    delay_ms(120);
 8005a1e:	2078      	movs	r0, #120	; 0x78
 8005a20:	f004 ff4e 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0x29);
 8005a24:	2029      	movs	r0, #41	; 0x29
 8005a26:	f000 f8d5 	bl	8005bd4 <lcd_wr_regno>
    delay_ms(20);
 8005a2a:	2014      	movs	r0, #20
 8005a2c:	f004 ff48 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0x2C);
 8005a30:	202c      	movs	r0, #44	; 0x2c
 8005a32:	f000 f8cf 	bl	8005bd4 <lcd_wr_regno>
}
 8005a36:	bf00      	nop
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8005a3e:	20e2      	movs	r0, #226	; 0xe2
 8005a40:	f000 f8c8 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005a44:	201d      	movs	r0, #29
 8005a46:	f000 f8b1 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8005a4a:	2002      	movs	r0, #2
 8005a4c:	f000 f8ae 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8005a50:	2004      	movs	r0, #4
 8005a52:	f000 f8ab 	bl	8005bac <lcd_wr_data>
    delay_us(100);
 8005a56:	2064      	movs	r0, #100	; 0x64
 8005a58:	f004 fef4 	bl	800a844 <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005a5c:	20e0      	movs	r0, #224	; 0xe0
 8005a5e:	f000 f8b9 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 8005a62:	2001      	movs	r0, #1
 8005a64:	f000 f8a2 	bl	8005bac <lcd_wr_data>
    delay_ms(10);
 8005a68:	200a      	movs	r0, #10
 8005a6a:	f004 ff29 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 8005a6e:	20e0      	movs	r0, #224	; 0xe0
 8005a70:	f000 f8b0 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8005a74:	2003      	movs	r0, #3
 8005a76:	f000 f899 	bl	8005bac <lcd_wr_data>
    delay_ms(12);
 8005a7a:	200c      	movs	r0, #12
 8005a7c:	f004 ff20 	bl	800a8c0 <delay_ms>
    lcd_wr_regno(0x01); /*  */
 8005a80:	2001      	movs	r0, #1
 8005a82:	f000 f8a7 	bl	8005bd4 <lcd_wr_regno>
    delay_ms(10);
 8005a86:	200a      	movs	r0, #10
 8005a88:	f004 ff1a 	bl	800a8c0 <delay_ms>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 8005a8c:	20e6      	movs	r0, #230	; 0xe6
 8005a8e:	f000 f8a1 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 8005a92:	202f      	movs	r0, #47	; 0x2f
 8005a94:	f000 f88a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005a98:	20ff      	movs	r0, #255	; 0xff
 8005a9a:	f000 f887 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005a9e:	20ff      	movs	r0, #255	; 0xff
 8005aa0:	f000 f884 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 8005aa4:	20b0      	movs	r0, #176	; 0xb0
 8005aa6:	f000 f895 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 8005aaa:	2020      	movs	r0, #32
 8005aac:	f000 f87e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	f000 f87b 	bl	8005bac <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 8005ab6:	2003      	movs	r0, #3
 8005ab8:	f000 f878 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 8005abc:	f240 301f 	movw	r0, #799	; 0x31f
 8005ac0:	f000 f874 	bl	8005bac <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 8005ac4:	2001      	movs	r0, #1
 8005ac6:	f000 f871 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 8005aca:	f240 10df 	movw	r0, #479	; 0x1df
 8005ace:	f000 f86d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 8005ad2:	2000      	movs	r0, #0
 8005ad4:	f000 f86a 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 8005ad8:	20b4      	movs	r0, #180	; 0xb4
 8005ada:	f000 f87b 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 8005ade:	2004      	movs	r0, #4
 8005ae0:	f000 f864 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 8005ae4:	f240 401f 	movw	r0, #1055	; 0x41f
 8005ae8:	f000 f860 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 8005aec:	2000      	movs	r0, #0
 8005aee:	f000 f85d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 8005af2:	202e      	movs	r0, #46	; 0x2e
 8005af4:	f000 f85a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 8005af8:	2000      	movs	r0, #0
 8005afa:	f000 f857 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005afe:	2000      	movs	r0, #0
 8005b00:	f000 f854 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b04:	2000      	movs	r0, #0
 8005b06:	f000 f851 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	f000 f84e 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 8005b10:	20b6      	movs	r0, #182	; 0xb6
 8005b12:	f000 f85f 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 8005b16:	2002      	movs	r0, #2
 8005b18:	f000 f848 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005b1c:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8005b20:	f000 f844 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8005b24:	2000      	movs	r0, #0
 8005b26:	f000 f841 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8005b2a:	2017      	movs	r0, #23
 8005b2c:	f000 f83e 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 8005b30:	2015      	movs	r0, #21
 8005b32:	f000 f83b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b36:	2000      	movs	r0, #0
 8005b38:	f000 f838 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	f000 f835 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 8005b42:	20f0      	movs	r0, #240	; 0xf0
 8005b44:	f000 f846 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8005b48:	2003      	movs	r0, #3
 8005b4a:	f000 f82f 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 8005b4e:	2029      	movs	r0, #41	; 0x29
 8005b50:	f000 f840 	bl	8005bd4 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005b54:	20d0      	movs	r0, #208	; 0xd0
 8005b56:	f000 f83d 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f000 f826 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 8005b60:	20be      	movs	r0, #190	; 0xbe
 8005b62:	f000 f837 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 8005b66:	2005      	movs	r0, #5
 8005b68:	f000 f820 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 8005b6c:	20fe      	movs	r0, #254	; 0xfe
 8005b6e:	f000 f81d 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 8005b72:	2001      	movs	r0, #1
 8005b74:	f000 f81a 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 8005b78:	2000      	movs	r0, #0
 8005b7a:	f000 f817 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 8005b7e:	2000      	movs	r0, #0
 8005b80:	f000 f814 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8005b84:	2000      	movs	r0, #0
 8005b86:	f000 f811 	bl	8005bac <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 8005b8a:	20b8      	movs	r0, #184	; 0xb8
 8005b8c:	f000 f822 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 8005b90:	2003      	movs	r0, #3
 8005b92:	f000 f80b 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 8005b96:	2001      	movs	r0, #1
 8005b98:	f000 f808 	bl	8005bac <lcd_wr_data>
    lcd_wr_regno(0xBA);
 8005b9c:	20ba      	movs	r0, #186	; 0xba
 8005b9e:	f000 f819 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0X01);  /* GPIO[1:0]=01,LCD */
 8005ba2:	2001      	movs	r0, #1
 8005ba4:	f000 f802 	bl	8005bac <lcd_wr_data>
}
 8005ba8:	bf00      	nop
 8005baa:	bd80      	pop	{r7, pc}

08005bac <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 8005bb6:	88fb      	ldrh	r3, [r7, #6]
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8005bbc:	4b04      	ldr	r3, [pc, #16]	; (8005bd0 <lcd_wr_data+0x24>)
 8005bbe:	88fa      	ldrh	r2, [r7, #6]
 8005bc0:	b292      	uxth	r2, r2
 8005bc2:	805a      	strh	r2, [r3, #2]
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	6c0007fe 	.word	0x6c0007fe

08005bd4 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	4603      	mov	r3, r0
 8005bdc:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 8005be4:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <lcd_wr_regno+0x24>)
 8005be6:	88fa      	ldrh	r2, [r7, #6]
 8005be8:	b292      	uxth	r2, r2
 8005bea:	801a      	strh	r2, [r3, #0]

}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bc80      	pop	{r7}
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	6c0007fe 	.word	0x6c0007fe

08005bfc <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	460a      	mov	r2, r1
 8005c06:	80fb      	strh	r3, [r7, #6]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = regno;   /*  */
 8005c0c:	4a05      	ldr	r2, [pc, #20]	; (8005c24 <lcd_write_reg+0x28>)
 8005c0e:	88fb      	ldrh	r3, [r7, #6]
 8005c10:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = data;    /*  */
 8005c12:	4a04      	ldr	r2, [pc, #16]	; (8005c24 <lcd_write_reg+0x28>)
 8005c14:	88bb      	ldrh	r3, [r7, #4]
 8005c16:	8053      	strh	r3, [r2, #2]
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc80      	pop	{r7}
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	6c0007fe 	.word	0x6c0007fe

08005c28 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
    while (i--);
 8005c30:	bf00      	nop
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	1e5a      	subs	r2, r3, #1
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1fa      	bne.n	8005c32 <lcd_opt_delay+0xa>
}
 8005c3c:	bf00      	nop
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr

08005c48 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 8005c4e:	2002      	movs	r0, #2
 8005c50:	f7ff ffea 	bl	8005c28 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 8005c54:	4b04      	ldr	r3, [pc, #16]	; (8005c68 <lcd_rd_data+0x20>)
 8005c56:	885b      	ldrh	r3, [r3, #2]
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	80fb      	strh	r3, [r7, #6]
    return ram;
 8005c5c:	88fb      	ldrh	r3, [r7, #6]
 8005c5e:	b29b      	uxth	r3, r3
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3708      	adds	r7, #8
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	6c0007fe 	.word	0x6c0007fe

08005c6c <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8005c70:	4b03      	ldr	r3, [pc, #12]	; (8005c80 <lcd_write_ram_prepare+0x14>)
 8005c72:	4a04      	ldr	r2, [pc, #16]	; (8005c84 <lcd_write_ram_prepare+0x18>)
 8005c74:	8912      	ldrh	r2, [r2, #8]
 8005c76:	801a      	strh	r2, [r3, #0]
}
 8005c78:	bf00      	nop
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr
 8005c80:	6c0007fe 	.word	0x6c0007fe
 8005c84:	20000580 	.word	0x20000580

08005c88 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	4603      	mov	r3, r0
 8005c90:	460a      	mov	r2, r1
 8005c92:	80fb      	strh	r3, [r7, #6]
 8005c94:	4613      	mov	r3, r2
 8005c96:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 8005c98:	4b65      	ldr	r3, [pc, #404]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005c9a:	889b      	ldrh	r3, [r3, #4]
 8005c9c:	f641 1263 	movw	r2, #6499	; 0x1963
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d167      	bne.n	8005d74 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 8005ca4:	4b62      	ldr	r3, [pc, #392]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005ca6:	799b      	ldrb	r3, [r3, #6]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d11e      	bne.n	8005cea <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 8005cac:	4b60      	ldr	r3, [pc, #384]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005cae:	881a      	ldrh	r2, [r3, #0]
 8005cb0:	88fb      	ldrh	r3, [r7, #6]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 8005cba:	4b5d      	ldr	r3, [pc, #372]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005cbc:	895b      	ldrh	r3, [r3, #10]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7ff ff88 	bl	8005bd4 <lcd_wr_regno>
            lcd_wr_data(0);
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	f7ff ff71 	bl	8005bac <lcd_wr_data>
            lcd_wr_data(0);
 8005cca:	2000      	movs	r0, #0
 8005ccc:	f7ff ff6e 	bl	8005bac <lcd_wr_data>
            lcd_wr_data(x >> 8);
 8005cd0:	88fb      	ldrh	r3, [r7, #6]
 8005cd2:	0a1b      	lsrs	r3, r3, #8
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff ff68 	bl	8005bac <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff ff62 	bl	8005bac <lcd_wr_data>
 8005ce8:	e021      	b.n	8005d2e <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 8005cea:	4b51      	ldr	r3, [pc, #324]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005cec:	895b      	ldrh	r3, [r3, #10]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7ff ff70 	bl	8005bd4 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 8005cf4:	88fb      	ldrh	r3, [r7, #6]
 8005cf6:	0a1b      	lsrs	r3, r3, #8
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7ff ff56 	bl	8005bac <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8005d00:	88fb      	ldrh	r3, [r7, #6]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff ff50 	bl	8005bac <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 8005d0c:	4b48      	ldr	r3, [pc, #288]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d0e:	881b      	ldrh	r3, [r3, #0]
 8005d10:	3b01      	subs	r3, #1
 8005d12:	121b      	asrs	r3, r3, #8
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7ff ff48 	bl	8005bac <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005d1c:	4b44      	ldr	r3, [pc, #272]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff ff3f 	bl	8005bac <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 8005d2e:	4b40      	ldr	r3, [pc, #256]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d30:	899b      	ldrh	r3, [r3, #12]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7ff ff4e 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005d38:	88bb      	ldrh	r3, [r7, #4]
 8005d3a:	0a1b      	lsrs	r3, r3, #8
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff ff34 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005d44:	88bb      	ldrh	r3, [r7, #4]
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff ff2e 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005d50:	4b37      	ldr	r3, [pc, #220]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d52:	885b      	ldrh	r3, [r3, #2]
 8005d54:	3b01      	subs	r3, #1
 8005d56:	121b      	asrs	r3, r3, #8
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff ff26 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005d60:	4b33      	ldr	r3, [pc, #204]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d62:	885b      	ldrh	r3, [r3, #2]
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7ff ff1d 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0XFF);
    }
}
 8005d72:	e058      	b.n	8005e26 <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0X5510)
 8005d74:	4b2e      	ldr	r3, [pc, #184]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d76:	889b      	ldrh	r3, [r3, #4]
 8005d78:	f245 5210 	movw	r2, #21776	; 0x5510
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d130      	bne.n	8005de2 <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 8005d80:	4b2b      	ldr	r3, [pc, #172]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d82:	895b      	ldrh	r3, [r3, #10]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7ff ff25 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005d8a:	88fb      	ldrh	r3, [r7, #6]
 8005d8c:	0a1b      	lsrs	r3, r3, #8
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7ff ff0b 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8005d96:	4b26      	ldr	r3, [pc, #152]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005d98:	895b      	ldrh	r3, [r3, #10]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff ff18 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(x & 0XFF);
 8005da4:	88fb      	ldrh	r3, [r7, #6]
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff fefe 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005db0:	4b1f      	ldr	r3, [pc, #124]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005db2:	899b      	ldrh	r3, [r3, #12]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7ff ff0d 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005dba:	88bb      	ldrh	r3, [r7, #4]
 8005dbc:	0a1b      	lsrs	r3, r3, #8
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7ff fef3 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005dc6:	4b1a      	ldr	r3, [pc, #104]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005dc8:	899b      	ldrh	r3, [r3, #12]
 8005dca:	3301      	adds	r3, #1
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff ff00 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(y & 0XFF);
 8005dd4:	88bb      	ldrh	r3, [r7, #4]
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff fee6 	bl	8005bac <lcd_wr_data>
}
 8005de0:	e021      	b.n	8005e26 <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 8005de2:	4b13      	ldr	r3, [pc, #76]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005de4:	895b      	ldrh	r3, [r3, #10]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff fef4 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005dec:	88fb      	ldrh	r3, [r7, #6]
 8005dee:	0a1b      	lsrs	r3, r3, #8
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7ff feda 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
 8005df8:	88fb      	ldrh	r3, [r7, #6]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff fed4 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005e04:	4b0a      	ldr	r3, [pc, #40]	; (8005e30 <lcd_set_cursor+0x1a8>)
 8005e06:	899b      	ldrh	r3, [r3, #12]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7ff fee3 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005e0e:	88bb      	ldrh	r3, [r7, #4]
 8005e10:	0a1b      	lsrs	r3, r3, #8
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff fec9 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005e1a:	88bb      	ldrh	r3, [r7, #4]
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7ff fec3 	bl	8005bac <lcd_wr_data>
}
 8005e26:	bf00      	nop
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	20000580 	.word	0x20000580

08005e34 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 8005e42:	2300      	movs	r3, #0
 8005e44:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 1963, IC1963, IC */
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8005e46:	4b9d      	ldr	r3, [pc, #628]	; (80060bc <lcd_scan_dir+0x288>)
 8005e48:	799b      	ldrb	r3, [r3, #6]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d105      	bne.n	8005e5a <lcd_scan_dir+0x26>
 8005e4e:	4b9b      	ldr	r3, [pc, #620]	; (80060bc <lcd_scan_dir+0x288>)
 8005e50:	889b      	ldrh	r3, [r3, #4]
 8005e52:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d109      	bne.n	8005e6e <lcd_scan_dir+0x3a>
 8005e5a:	4b98      	ldr	r3, [pc, #608]	; (80060bc <lcd_scan_dir+0x288>)
 8005e5c:	799b      	ldrb	r3, [r3, #6]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d134      	bne.n	8005ecc <lcd_scan_dir+0x98>
 8005e62:	4b96      	ldr	r3, [pc, #600]	; (80060bc <lcd_scan_dir+0x288>)
 8005e64:	889b      	ldrh	r3, [r3, #4]
 8005e66:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d12e      	bne.n	8005ecc <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	2b07      	cmp	r3, #7
 8005e72:	d82c      	bhi.n	8005ece <lcd_scan_dir+0x9a>
 8005e74:	a201      	add	r2, pc, #4	; (adr r2, 8005e7c <lcd_scan_dir+0x48>)
 8005e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7a:	bf00      	nop
 8005e7c:	08005e9d 	.word	0x08005e9d
 8005e80:	08005ea3 	.word	0x08005ea3
 8005e84:	08005ea9 	.word	0x08005ea9
 8005e88:	08005eaf 	.word	0x08005eaf
 8005e8c:	08005eb5 	.word	0x08005eb5
 8005e90:	08005ebb 	.word	0x08005ebb
 8005e94:	08005ec1 	.word	0x08005ec1
 8005e98:	08005ec7 	.word	0x08005ec7
        {
            case 0:
                dir = 6;
 8005e9c:	2306      	movs	r3, #6
 8005e9e:	71fb      	strb	r3, [r7, #7]
                break;
 8005ea0:	e015      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 1:
                dir = 7;
 8005ea2:	2307      	movs	r3, #7
 8005ea4:	71fb      	strb	r3, [r7, #7]
                break;
 8005ea6:	e012      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 2:
                dir = 4;
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	71fb      	strb	r3, [r7, #7]
                break;
 8005eac:	e00f      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 3:
                dir = 5;
 8005eae:	2305      	movs	r3, #5
 8005eb0:	71fb      	strb	r3, [r7, #7]
                break;
 8005eb2:	e00c      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 4:
                dir = 1;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	71fb      	strb	r3, [r7, #7]
                break;
 8005eb8:	e009      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 5:
                dir = 0;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	71fb      	strb	r3, [r7, #7]
                break;
 8005ebe:	e006      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 6:
                dir = 3;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	71fb      	strb	r3, [r7, #7]
                break;
 8005ec4:	e003      	b.n	8005ece <lcd_scan_dir+0x9a>

            case 7:
                dir = 2;
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	71fb      	strb	r3, [r7, #7]
                break;
 8005eca:	e000      	b.n	8005ece <lcd_scan_dir+0x9a>
        }
    }
 8005ecc:	bf00      	nop

    /*   0X36/0X3600  bit 5,6,7  */
    switch (dir)
 8005ece:	79fb      	ldrb	r3, [r7, #7]
 8005ed0:	2b07      	cmp	r3, #7
 8005ed2:	d836      	bhi.n	8005f42 <lcd_scan_dir+0x10e>
 8005ed4:	a201      	add	r2, pc, #4	; (adr r2, 8005edc <lcd_scan_dir+0xa8>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005f43 	.word	0x08005f43
 8005ee0:	08005efd 	.word	0x08005efd
 8005ee4:	08005f07 	.word	0x08005f07
 8005ee8:	08005f11 	.word	0x08005f11
 8005eec:	08005f1b 	.word	0x08005f1b
 8005ef0:	08005f25 	.word	0x08005f25
 8005ef4:	08005f2f 	.word	0x08005f2f
 8005ef8:	08005f39 	.word	0x08005f39
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8005efc:	89fb      	ldrh	r3, [r7, #14]
 8005efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f02:	81fb      	strh	r3, [r7, #14]
            break;
 8005f04:	e01d      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8005f06:	89fb      	ldrh	r3, [r7, #14]
 8005f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f0c:	81fb      	strh	r3, [r7, #14]
            break;
 8005f0e:	e018      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8005f10:	89fb      	ldrh	r3, [r7, #14]
 8005f12:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f16:	81fb      	strh	r3, [r7, #14]
            break;
 8005f18:	e013      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8005f1a:	89fb      	ldrh	r3, [r7, #14]
 8005f1c:	f043 0320 	orr.w	r3, r3, #32
 8005f20:	81fb      	strh	r3, [r7, #14]
            break;
 8005f22:	e00e      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 8005f24:	89fb      	ldrh	r3, [r7, #14]
 8005f26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005f2a:	81fb      	strh	r3, [r7, #14]
            break;
 8005f2c:	e009      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8005f2e:	89fb      	ldrh	r3, [r7, #14]
 8005f30:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005f34:	81fb      	strh	r3, [r7, #14]
            break;
 8005f36:	e004      	b.n	8005f42 <lcd_scan_dir+0x10e>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8005f38:	89fb      	ldrh	r3, [r7, #14]
 8005f3a:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8005f3e:	81fb      	strh	r3, [r7, #14]
            break;
 8005f40:	bf00      	nop
    }

    dirreg = 0X36;  /* IC, 0X36 */
 8005f42:	2336      	movs	r3, #54	; 0x36
 8005f44:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X5510)
 8005f46:	4b5d      	ldr	r3, [pc, #372]	; (80060bc <lcd_scan_dir+0x288>)
 8005f48:	889b      	ldrh	r3, [r3, #4]
 8005f4a:	f245 5210 	movw	r2, #21776	; 0x5510
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d102      	bne.n	8005f58 <lcd_scan_dir+0x124>
    {
        dirreg = 0X3600;    /* 5510, ic */
 8005f52:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005f56:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0X9341 || lcddev.id == 0X7789 || lcddev.id == 0x7796)
 8005f58:	4b58      	ldr	r3, [pc, #352]	; (80060bc <lcd_scan_dir+0x288>)
 8005f5a:	889b      	ldrh	r3, [r3, #4]
 8005f5c:	f249 3241 	movw	r2, #37697	; 0x9341
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d00b      	beq.n	8005f7c <lcd_scan_dir+0x148>
 8005f64:	4b55      	ldr	r3, [pc, #340]	; (80060bc <lcd_scan_dir+0x288>)
 8005f66:	889b      	ldrh	r3, [r3, #4]
 8005f68:	f247 7289 	movw	r2, #30601	; 0x7789
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d005      	beq.n	8005f7c <lcd_scan_dir+0x148>
 8005f70:	4b52      	ldr	r3, [pc, #328]	; (80060bc <lcd_scan_dir+0x288>)
 8005f72:	889b      	ldrh	r3, [r3, #4]
 8005f74:	f247 7296 	movw	r2, #30614	; 0x7796
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d103      	bne.n	8005f84 <lcd_scan_dir+0x150>
    {
        regval |= 0X08;
 8005f7c:	89fb      	ldrh	r3, [r7, #14]
 8005f7e:	f043 0308 	orr.w	r3, r3, #8
 8005f82:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 8005f84:	89fa      	ldrh	r2, [r7, #14]
 8005f86:	89bb      	ldrh	r3, [r7, #12]
 8005f88:	4611      	mov	r1, r2
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff fe36 	bl	8005bfc <lcd_write_reg>

    if (lcddev.id != 0X1963)   /* 1963 */
 8005f90:	4b4a      	ldr	r3, [pc, #296]	; (80060bc <lcd_scan_dir+0x288>)
 8005f92:	889b      	ldrh	r3, [r3, #4]
 8005f94:	f641 1263 	movw	r2, #6499	; 0x1963
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d025      	beq.n	8005fe8 <lcd_scan_dir+0x1b4>
    {
        if (regval & 0X20)
 8005f9c:	89fb      	ldrh	r3, [r7, #14]
 8005f9e:	f003 0320 	and.w	r3, r3, #32
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d010      	beq.n	8005fc8 <lcd_scan_dir+0x194>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 8005fa6:	4b45      	ldr	r3, [pc, #276]	; (80060bc <lcd_scan_dir+0x288>)
 8005fa8:	881a      	ldrh	r2, [r3, #0]
 8005faa:	4b44      	ldr	r3, [pc, #272]	; (80060bc <lcd_scan_dir+0x288>)
 8005fac:	885b      	ldrh	r3, [r3, #2]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d21a      	bcs.n	8005fe8 <lcd_scan_dir+0x1b4>
            {
                temp = lcddev.width;
 8005fb2:	4b42      	ldr	r3, [pc, #264]	; (80060bc <lcd_scan_dir+0x288>)
 8005fb4:	881b      	ldrh	r3, [r3, #0]
 8005fb6:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005fb8:	4b40      	ldr	r3, [pc, #256]	; (80060bc <lcd_scan_dir+0x288>)
 8005fba:	885a      	ldrh	r2, [r3, #2]
 8005fbc:	4b3f      	ldr	r3, [pc, #252]	; (80060bc <lcd_scan_dir+0x288>)
 8005fbe:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005fc0:	4a3e      	ldr	r2, [pc, #248]	; (80060bc <lcd_scan_dir+0x288>)
 8005fc2:	897b      	ldrh	r3, [r7, #10]
 8005fc4:	8053      	strh	r3, [r2, #2]
 8005fc6:	e00f      	b.n	8005fe8 <lcd_scan_dir+0x1b4>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8005fc8:	4b3c      	ldr	r3, [pc, #240]	; (80060bc <lcd_scan_dir+0x288>)
 8005fca:	881a      	ldrh	r2, [r3, #0]
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	; (80060bc <lcd_scan_dir+0x288>)
 8005fce:	885b      	ldrh	r3, [r3, #2]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d909      	bls.n	8005fe8 <lcd_scan_dir+0x1b4>
            {
                temp = lcddev.width;
 8005fd4:	4b39      	ldr	r3, [pc, #228]	; (80060bc <lcd_scan_dir+0x288>)
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005fda:	4b38      	ldr	r3, [pc, #224]	; (80060bc <lcd_scan_dir+0x288>)
 8005fdc:	885a      	ldrh	r2, [r3, #2]
 8005fde:	4b37      	ldr	r3, [pc, #220]	; (80060bc <lcd_scan_dir+0x288>)
 8005fe0:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005fe2:	4a36      	ldr	r2, [pc, #216]	; (80060bc <lcd_scan_dir+0x288>)
 8005fe4:	897b      	ldrh	r3, [r7, #10]
 8005fe6:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0X5510)
 8005fe8:	4b34      	ldr	r3, [pc, #208]	; (80060bc <lcd_scan_dir+0x288>)
 8005fea:	889b      	ldrh	r3, [r3, #4]
 8005fec:	f245 5210 	movw	r2, #21776	; 0x5510
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d165      	bne.n	80060c0 <lcd_scan_dir+0x28c>
    {
        lcd_wr_regno(lcddev.setxcmd);
 8005ff4:	4b31      	ldr	r3, [pc, #196]	; (80060bc <lcd_scan_dir+0x288>)
 8005ff6:	895b      	ldrh	r3, [r3, #10]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7ff fdeb 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 8005ffe:	2000      	movs	r0, #0
 8006000:	f7ff fdd4 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8006004:	4b2d      	ldr	r3, [pc, #180]	; (80060bc <lcd_scan_dir+0x288>)
 8006006:	895b      	ldrh	r3, [r3, #10]
 8006008:	3301      	adds	r3, #1
 800600a:	b29b      	uxth	r3, r3
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff fde1 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 8006012:	2000      	movs	r0, #0
 8006014:	f7ff fdca 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8006018:	4b28      	ldr	r3, [pc, #160]	; (80060bc <lcd_scan_dir+0x288>)
 800601a:	895b      	ldrh	r3, [r3, #10]
 800601c:	3302      	adds	r3, #2
 800601e:	b29b      	uxth	r3, r3
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff fdd7 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8006026:	4b25      	ldr	r3, [pc, #148]	; (80060bc <lcd_scan_dir+0x288>)
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	3b01      	subs	r3, #1
 800602c:	121b      	asrs	r3, r3, #8
 800602e:	b29b      	uxth	r3, r3
 8006030:	4618      	mov	r0, r3
 8006032:	f7ff fdbb 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8006036:	4b21      	ldr	r3, [pc, #132]	; (80060bc <lcd_scan_dir+0x288>)
 8006038:	895b      	ldrh	r3, [r3, #10]
 800603a:	3303      	adds	r3, #3
 800603c:	b29b      	uxth	r3, r3
 800603e:	4618      	mov	r0, r3
 8006040:	f7ff fdc8 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8006044:	4b1d      	ldr	r3, [pc, #116]	; (80060bc <lcd_scan_dir+0x288>)
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	3b01      	subs	r3, #1
 800604a:	b29b      	uxth	r3, r3
 800604c:	b2db      	uxtb	r3, r3
 800604e:	b29b      	uxth	r3, r3
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff fdab 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8006056:	4b19      	ldr	r3, [pc, #100]	; (80060bc <lcd_scan_dir+0x288>)
 8006058:	899b      	ldrh	r3, [r3, #12]
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff fdba 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 8006060:	2000      	movs	r0, #0
 8006062:	f7ff fda3 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8006066:	4b15      	ldr	r3, [pc, #84]	; (80060bc <lcd_scan_dir+0x288>)
 8006068:	899b      	ldrh	r3, [r3, #12]
 800606a:	3301      	adds	r3, #1
 800606c:	b29b      	uxth	r3, r3
 800606e:	4618      	mov	r0, r3
 8006070:	f7ff fdb0 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 8006074:	2000      	movs	r0, #0
 8006076:	f7ff fd99 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 800607a:	4b10      	ldr	r3, [pc, #64]	; (80060bc <lcd_scan_dir+0x288>)
 800607c:	899b      	ldrh	r3, [r3, #12]
 800607e:	3302      	adds	r3, #2
 8006080:	b29b      	uxth	r3, r3
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fda6 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8006088:	4b0c      	ldr	r3, [pc, #48]	; (80060bc <lcd_scan_dir+0x288>)
 800608a:	885b      	ldrh	r3, [r3, #2]
 800608c:	3b01      	subs	r3, #1
 800608e:	121b      	asrs	r3, r3, #8
 8006090:	b29b      	uxth	r3, r3
 8006092:	4618      	mov	r0, r3
 8006094:	f7ff fd8a 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8006098:	4b08      	ldr	r3, [pc, #32]	; (80060bc <lcd_scan_dir+0x288>)
 800609a:	899b      	ldrh	r3, [r3, #12]
 800609c:	3303      	adds	r3, #3
 800609e:	b29b      	uxth	r3, r3
 80060a0:	4618      	mov	r0, r3
 80060a2:	f7ff fd97 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 80060a6:	4b05      	ldr	r3, [pc, #20]	; (80060bc <lcd_scan_dir+0x288>)
 80060a8:	885b      	ldrh	r3, [r3, #2]
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff fd7a 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0XFF);
    }
}
 80060b8:	e03a      	b.n	8006130 <lcd_scan_dir+0x2fc>
 80060ba:	bf00      	nop
 80060bc:	20000580 	.word	0x20000580
        lcd_wr_regno(lcddev.setxcmd);
 80060c0:	4b1d      	ldr	r3, [pc, #116]	; (8006138 <lcd_scan_dir+0x304>)
 80060c2:	895b      	ldrh	r3, [r3, #10]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff fd85 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 80060ca:	2000      	movs	r0, #0
 80060cc:	f7ff fd6e 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(0);
 80060d0:	2000      	movs	r0, #0
 80060d2:	f7ff fd6b 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 80060d6:	4b18      	ldr	r3, [pc, #96]	; (8006138 <lcd_scan_dir+0x304>)
 80060d8:	881b      	ldrh	r3, [r3, #0]
 80060da:	3b01      	subs	r3, #1
 80060dc:	121b      	asrs	r3, r3, #8
 80060de:	b29b      	uxth	r3, r3
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff fd63 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 80060e6:	4b14      	ldr	r3, [pc, #80]	; (8006138 <lcd_scan_dir+0x304>)
 80060e8:	881b      	ldrh	r3, [r3, #0]
 80060ea:	3b01      	subs	r3, #1
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff fd5a 	bl	8005bac <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80060f8:	4b0f      	ldr	r3, [pc, #60]	; (8006138 <lcd_scan_dir+0x304>)
 80060fa:	899b      	ldrh	r3, [r3, #12]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7ff fd69 	bl	8005bd4 <lcd_wr_regno>
        lcd_wr_data(0);
 8006102:	2000      	movs	r0, #0
 8006104:	f7ff fd52 	bl	8005bac <lcd_wr_data>
        lcd_wr_data(0);
 8006108:	2000      	movs	r0, #0
 800610a:	f7ff fd4f 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 800610e:	4b0a      	ldr	r3, [pc, #40]	; (8006138 <lcd_scan_dir+0x304>)
 8006110:	885b      	ldrh	r3, [r3, #2]
 8006112:	3b01      	subs	r3, #1
 8006114:	121b      	asrs	r3, r3, #8
 8006116:	b29b      	uxth	r3, r3
 8006118:	4618      	mov	r0, r3
 800611a:	f7ff fd47 	bl	8005bac <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 800611e:	4b06      	ldr	r3, [pc, #24]	; (8006138 <lcd_scan_dir+0x304>)
 8006120:	885b      	ldrh	r3, [r3, #2]
 8006122:	3b01      	subs	r3, #1
 8006124:	b29b      	uxth	r3, r3
 8006126:	b2db      	uxtb	r3, r3
 8006128:	b29b      	uxth	r3, r3
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff fd3e 	bl	8005bac <lcd_wr_data>
}
 8006130:	bf00      	nop
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20000580 	.word	0x20000580

0800613c <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	603a      	str	r2, [r7, #0]
 8006146:	80fb      	strh	r3, [r7, #6]
 8006148:	460b      	mov	r3, r1
 800614a:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 800614c:	88ba      	ldrh	r2, [r7, #4]
 800614e:	88fb      	ldrh	r3, [r7, #6]
 8006150:	4611      	mov	r1, r2
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fd98 	bl	8005c88 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8006158:	f7ff fd88 	bl	8005c6c <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 800615c:	4b03      	ldr	r3, [pc, #12]	; (800616c <lcd_draw_point+0x30>)
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	b292      	uxth	r2, r2
 8006162:	805a      	strh	r2, [r3, #2]
}
 8006164:	bf00      	nop
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	6c0007fe 	.word	0x6c0007fe

08006170 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	4603      	mov	r3, r0
 8006178:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 800617a:	20be      	movs	r0, #190	; 0xbe
 800617c:	f7ff fd2a 	bl	8005bd4 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8006180:	2005      	movs	r0, #5
 8006182:	f7ff fd13 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	4618      	mov	r0, r3
 800618a:	f7fa fa5b 	bl	8000644 <__aeabi_i2d>
 800618e:	a310      	add	r3, pc, #64	; (adr r3, 80061d0 <lcd_ssd_backlight_set+0x60>)
 8006190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006194:	f7fa fac0 	bl	8000718 <__aeabi_dmul>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4610      	mov	r0, r2
 800619e:	4619      	mov	r1, r3
 80061a0:	f7fa fd92 	bl	8000cc8 <__aeabi_d2uiz>
 80061a4:	4603      	mov	r3, r0
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7ff fcff 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 80061ae:	2001      	movs	r0, #1
 80061b0:	f7ff fcfc 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 80061b4:	20ff      	movs	r0, #255	; 0xff
 80061b6:	f7ff fcf9 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 80061ba:	2000      	movs	r0, #0
 80061bc:	f7ff fcf6 	bl	8005bac <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 80061c0:	2000      	movs	r0, #0
 80061c2:	f7ff fcf3 	bl	8005bac <lcd_wr_data>
}
 80061c6:	bf00      	nop
 80061c8:	3708      	adds	r7, #8
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	66666666 	.word	0x66666666
 80061d4:	40046666 	.word	0x40046666

080061d8 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	4603      	mov	r3, r0
 80061e0:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 80061e2:	4a68      	ldr	r2, [pc, #416]	; (8006384 <lcd_display_dir+0x1ac>)
 80061e4:	79fb      	ldrb	r3, [r7, #7]
 80061e6:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 80061e8:	79fb      	ldrb	r3, [r7, #7]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d165      	bne.n	80062ba <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 80061ee:	4b65      	ldr	r3, [pc, #404]	; (8006384 <lcd_display_dir+0x1ac>)
 80061f0:	22f0      	movs	r2, #240	; 0xf0
 80061f2:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 80061f4:	4b63      	ldr	r3, [pc, #396]	; (8006384 <lcd_display_dir+0x1ac>)
 80061f6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80061fa:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80061fc:	4b61      	ldr	r3, [pc, #388]	; (8006384 <lcd_display_dir+0x1ac>)
 80061fe:	889b      	ldrh	r3, [r3, #4]
 8006200:	f245 5210 	movw	r2, #21776	; 0x5510
 8006204:	4293      	cmp	r3, r2
 8006206:	d114      	bne.n	8006232 <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8006208:	4b5e      	ldr	r3, [pc, #376]	; (8006384 <lcd_display_dir+0x1ac>)
 800620a:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 800620e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8006210:	4b5c      	ldr	r3, [pc, #368]	; (8006384 <lcd_display_dir+0x1ac>)
 8006212:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8006216:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8006218:	4b5a      	ldr	r3, [pc, #360]	; (8006384 <lcd_display_dir+0x1ac>)
 800621a:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 800621e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8006220:	4b58      	ldr	r3, [pc, #352]	; (8006384 <lcd_display_dir+0x1ac>)
 8006222:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8006226:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8006228:	4b56      	ldr	r3, [pc, #344]	; (8006384 <lcd_display_dir+0x1ac>)
 800622a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800622e:	805a      	strh	r2, [r3, #2]
 8006230:	e020      	b.n	8006274 <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 8006232:	4b54      	ldr	r3, [pc, #336]	; (8006384 <lcd_display_dir+0x1ac>)
 8006234:	889b      	ldrh	r3, [r3, #4]
 8006236:	f641 1263 	movw	r2, #6499	; 0x1963
 800623a:	4293      	cmp	r3, r2
 800623c:	d111      	bne.n	8006262 <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 800623e:	4b51      	ldr	r3, [pc, #324]	; (8006384 <lcd_display_dir+0x1ac>)
 8006240:	222c      	movs	r2, #44	; 0x2c
 8006242:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  /* X */
 8006244:	4b4f      	ldr	r3, [pc, #316]	; (8006384 <lcd_display_dir+0x1ac>)
 8006246:	222b      	movs	r2, #43	; 0x2b
 8006248:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  /* Y */
 800624a:	4b4e      	ldr	r3, [pc, #312]	; (8006384 <lcd_display_dir+0x1ac>)
 800624c:	222a      	movs	r2, #42	; 0x2a
 800624e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8006250:	4b4c      	ldr	r3, [pc, #304]	; (8006384 <lcd_display_dir+0x1ac>)
 8006252:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8006256:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8006258:	4b4a      	ldr	r3, [pc, #296]	; (8006384 <lcd_display_dir+0x1ac>)
 800625a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800625e:	805a      	strh	r2, [r3, #2]
 8006260:	e008      	b.n	8006274 <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 / 9806 IC */
        {
            lcddev.wramcmd = 0X2C;
 8006262:	4b48      	ldr	r3, [pc, #288]	; (8006384 <lcd_display_dir+0x1ac>)
 8006264:	222c      	movs	r2, #44	; 0x2c
 8006266:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8006268:	4b46      	ldr	r3, [pc, #280]	; (8006384 <lcd_display_dir+0x1ac>)
 800626a:	222a      	movs	r2, #42	; 0x2a
 800626c:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 800626e:	4b45      	ldr	r3, [pc, #276]	; (8006384 <lcd_display_dir+0x1ac>)
 8006270:	222b      	movs	r2, #43	; 0x2b
 8006272:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8006274:	4b43      	ldr	r3, [pc, #268]	; (8006384 <lcd_display_dir+0x1ac>)
 8006276:	889b      	ldrh	r3, [r3, #4]
 8006278:	f245 3210 	movw	r2, #21264	; 0x5310
 800627c:	4293      	cmp	r3, r2
 800627e:	d005      	beq.n	800628c <lcd_display_dir+0xb4>
 8006280:	4b40      	ldr	r3, [pc, #256]	; (8006384 <lcd_display_dir+0x1ac>)
 8006282:	889b      	ldrh	r3, [r3, #4]
 8006284:	f247 7296 	movw	r2, #30614	; 0x7796
 8006288:	4293      	cmp	r3, r2
 800628a:	d107      	bne.n	800629c <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 800628c:	4b3d      	ldr	r3, [pc, #244]	; (8006384 <lcd_display_dir+0x1ac>)
 800628e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006292:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8006294:	4b3b      	ldr	r3, [pc, #236]	; (8006384 <lcd_display_dir+0x1ac>)
 8006296:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800629a:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 800629c:	4b39      	ldr	r3, [pc, #228]	; (8006384 <lcd_display_dir+0x1ac>)
 800629e:	889b      	ldrh	r3, [r3, #4]
 80062a0:	f649 0206 	movw	r2, #38918	; 0x9806
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d165      	bne.n	8006374 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 80062a8:	4b36      	ldr	r3, [pc, #216]	; (8006384 <lcd_display_dir+0x1ac>)
 80062aa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80062ae:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 80062b0:	4b34      	ldr	r3, [pc, #208]	; (8006384 <lcd_display_dir+0x1ac>)
 80062b2:	f44f 7248 	mov.w	r2, #800	; 0x320
 80062b6:	805a      	strh	r2, [r3, #2]
 80062b8:	e05c      	b.n	8006374 <lcd_display_dir+0x19c>
        }
    }
    else                /*  */
    {
        lcddev.width = 320;         /*  */
 80062ba:	4b32      	ldr	r3, [pc, #200]	; (8006384 <lcd_display_dir+0x1ac>)
 80062bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80062c0:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 80062c2:	4b30      	ldr	r3, [pc, #192]	; (8006384 <lcd_display_dir+0x1ac>)
 80062c4:	22f0      	movs	r2, #240	; 0xf0
 80062c6:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80062c8:	4b2e      	ldr	r3, [pc, #184]	; (8006384 <lcd_display_dir+0x1ac>)
 80062ca:	889b      	ldrh	r3, [r3, #4]
 80062cc:	f245 5210 	movw	r2, #21776	; 0x5510
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d114      	bne.n	80062fe <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0X2C00;
 80062d4:	4b2b      	ldr	r3, [pc, #172]	; (8006384 <lcd_display_dir+0x1ac>)
 80062d6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80062da:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 80062dc:	4b29      	ldr	r3, [pc, #164]	; (8006384 <lcd_display_dir+0x1ac>)
 80062de:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80062e2:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 80062e4:	4b27      	ldr	r3, [pc, #156]	; (8006384 <lcd_display_dir+0x1ac>)
 80062e6:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80062ea:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 80062ec:	4b25      	ldr	r3, [pc, #148]	; (8006384 <lcd_display_dir+0x1ac>)
 80062ee:	f44f 7248 	mov.w	r2, #800	; 0x320
 80062f2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80062f4:	4b23      	ldr	r3, [pc, #140]	; (8006384 <lcd_display_dir+0x1ac>)
 80062f6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80062fa:	805a      	strh	r2, [r3, #2]
 80062fc:	e026      	b.n	800634c <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0X1963 || lcddev.id == 0x9806)
 80062fe:	4b21      	ldr	r3, [pc, #132]	; (8006384 <lcd_display_dir+0x1ac>)
 8006300:	889b      	ldrh	r3, [r3, #4]
 8006302:	f641 1263 	movw	r2, #6499	; 0x1963
 8006306:	4293      	cmp	r3, r2
 8006308:	d005      	beq.n	8006316 <lcd_display_dir+0x13e>
 800630a:	4b1e      	ldr	r3, [pc, #120]	; (8006384 <lcd_display_dir+0x1ac>)
 800630c:	889b      	ldrh	r3, [r3, #4]
 800630e:	f649 0206 	movw	r2, #38918	; 0x9806
 8006312:	4293      	cmp	r3, r2
 8006314:	d111      	bne.n	800633a <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 8006316:	4b1b      	ldr	r3, [pc, #108]	; (8006384 <lcd_display_dir+0x1ac>)
 8006318:	222c      	movs	r2, #44	; 0x2c
 800631a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  /* X */
 800631c:	4b19      	ldr	r3, [pc, #100]	; (8006384 <lcd_display_dir+0x1ac>)
 800631e:	222a      	movs	r2, #42	; 0x2a
 8006320:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  /* Y */
 8006322:	4b18      	ldr	r3, [pc, #96]	; (8006384 <lcd_display_dir+0x1ac>)
 8006324:	222b      	movs	r2, #43	; 0x2b
 8006326:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8006328:	4b16      	ldr	r3, [pc, #88]	; (8006384 <lcd_display_dir+0x1ac>)
 800632a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800632e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8006330:	4b14      	ldr	r3, [pc, #80]	; (8006384 <lcd_display_dir+0x1ac>)
 8006332:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8006336:	805a      	strh	r2, [r3, #2]
 8006338:	e008      	b.n	800634c <lcd_display_dir+0x174>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 IC */
        {
            lcddev.wramcmd = 0X2C;
 800633a:	4b12      	ldr	r3, [pc, #72]	; (8006384 <lcd_display_dir+0x1ac>)
 800633c:	222c      	movs	r2, #44	; 0x2c
 800633e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8006340:	4b10      	ldr	r3, [pc, #64]	; (8006384 <lcd_display_dir+0x1ac>)
 8006342:	222a      	movs	r2, #42	; 0x2a
 8006344:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8006346:	4b0f      	ldr	r3, [pc, #60]	; (8006384 <lcd_display_dir+0x1ac>)
 8006348:	222b      	movs	r2, #43	; 0x2b
 800634a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 800634c:	4b0d      	ldr	r3, [pc, #52]	; (8006384 <lcd_display_dir+0x1ac>)
 800634e:	889b      	ldrh	r3, [r3, #4]
 8006350:	f245 3210 	movw	r2, #21264	; 0x5310
 8006354:	4293      	cmp	r3, r2
 8006356:	d005      	beq.n	8006364 <lcd_display_dir+0x18c>
 8006358:	4b0a      	ldr	r3, [pc, #40]	; (8006384 <lcd_display_dir+0x1ac>)
 800635a:	889b      	ldrh	r3, [r3, #4]
 800635c:	f247 7296 	movw	r2, #30614	; 0x7796
 8006360:	4293      	cmp	r3, r2
 8006362:	d107      	bne.n	8006374 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8006364:	4b07      	ldr	r3, [pc, #28]	; (8006384 <lcd_display_dir+0x1ac>)
 8006366:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800636a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 800636c:	4b05      	ldr	r3, [pc, #20]	; (8006384 <lcd_display_dir+0x1ac>)
 800636e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006372:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8006374:	2000      	movs	r0, #0
 8006376:	f7ff fd5d 	bl	8005e34 <lcd_scan_dir>
}
 800637a:	bf00      	nop
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	20000580 	.word	0x20000580

08006388 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
    delay_ms(50);        /* FSMC, */
 800638c:	2032      	movs	r0, #50	; 0x32
 800638e:	f004 fa97 	bl	800a8c0 <delay_ms>

    /* 9341 ID */
    lcd_wr_regno(0XD3);
 8006392:	20d3      	movs	r0, #211	; 0xd3
 8006394:	f7ff fc1e 	bl	8005bd4 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8006398:	f7ff fc56 	bl	8005c48 <lcd_rd_data>
 800639c:	4603      	mov	r3, r0
 800639e:	461a      	mov	r2, r3
 80063a0:	4baf      	ldr	r3, [pc, #700]	; (8006660 <lcd_init+0x2d8>)
 80063a2:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X00 */
 80063a4:	f7ff fc50 	bl	8005c48 <lcd_rd_data>
 80063a8:	4603      	mov	r3, r0
 80063aa:	461a      	mov	r2, r3
 80063ac:	4bac      	ldr	r3, [pc, #688]	; (8006660 <lcd_init+0x2d8>)
 80063ae:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X93 */
 80063b0:	f7ff fc4a 	bl	8005c48 <lcd_rd_data>
 80063b4:	4603      	mov	r3, r0
 80063b6:	461a      	mov	r2, r3
 80063b8:	4ba9      	ldr	r3, [pc, #676]	; (8006660 <lcd_init+0x2d8>)
 80063ba:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 80063bc:	4ba8      	ldr	r3, [pc, #672]	; (8006660 <lcd_init+0x2d8>)
 80063be:	889b      	ldrh	r3, [r3, #4]
 80063c0:	021b      	lsls	r3, r3, #8
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	4ba6      	ldr	r3, [pc, #664]	; (8006660 <lcd_init+0x2d8>)
 80063c6:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 0X41 */
 80063c8:	f7ff fc3e 	bl	8005c48 <lcd_rd_data>
 80063cc:	4603      	mov	r3, r0
 80063ce:	461a      	mov	r2, r3
 80063d0:	4ba3      	ldr	r3, [pc, #652]	; (8006660 <lcd_init+0x2d8>)
 80063d2:	889b      	ldrh	r3, [r3, #4]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	4ba1      	ldr	r3, [pc, #644]	; (8006660 <lcd_init+0x2d8>)
 80063da:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)    /*  9341 ,  ST7789 */
 80063dc:	4ba0      	ldr	r3, [pc, #640]	; (8006660 <lcd_init+0x2d8>)
 80063de:	889b      	ldrh	r3, [r3, #4]
 80063e0:	f249 3241 	movw	r2, #37697	; 0x9341
 80063e4:	4293      	cmp	r3, r2
 80063e6:	f000 8122 	beq.w	800662e <lcd_init+0x2a6>
    {
        lcd_wr_regno(0X04);
 80063ea:	2004      	movs	r0, #4
 80063ec:	f7ff fbf2 	bl	8005bd4 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 80063f0:	f7ff fc2a 	bl	8005c48 <lcd_rd_data>
 80063f4:	4603      	mov	r3, r0
 80063f6:	461a      	mov	r2, r3
 80063f8:	4b99      	ldr	r3, [pc, #612]	; (8006660 <lcd_init+0x2d8>)
 80063fa:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 80063fc:	f7ff fc24 	bl	8005c48 <lcd_rd_data>
 8006400:	4603      	mov	r3, r0
 8006402:	461a      	mov	r2, r3
 8006404:	4b96      	ldr	r3, [pc, #600]	; (8006660 <lcd_init+0x2d8>)
 8006406:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8006408:	f7ff fc1e 	bl	8005c48 <lcd_rd_data>
 800640c:	4603      	mov	r3, r0
 800640e:	461a      	mov	r2, r3
 8006410:	4b93      	ldr	r3, [pc, #588]	; (8006660 <lcd_init+0x2d8>)
 8006412:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8006414:	4b92      	ldr	r3, [pc, #584]	; (8006660 <lcd_init+0x2d8>)
 8006416:	889b      	ldrh	r3, [r3, #4]
 8006418:	021b      	lsls	r3, r3, #8
 800641a:	b29a      	uxth	r2, r3
 800641c:	4b90      	ldr	r3, [pc, #576]	; (8006660 <lcd_init+0x2d8>)
 800641e:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0X52 */
 8006420:	f7ff fc12 	bl	8005c48 <lcd_rd_data>
 8006424:	4603      	mov	r3, r0
 8006426:	461a      	mov	r2, r3
 8006428:	4b8d      	ldr	r3, [pc, #564]	; (8006660 <lcd_init+0x2d8>)
 800642a:	889b      	ldrh	r3, [r3, #4]
 800642c:	4313      	orrs	r3, r2
 800642e:	b29a      	uxth	r2, r3
 8006430:	4b8b      	ldr	r3, [pc, #556]	; (8006660 <lcd_init+0x2d8>)
 8006432:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        /* 8552ID7789 */
 8006434:	4b8a      	ldr	r3, [pc, #552]	; (8006660 <lcd_init+0x2d8>)
 8006436:	889b      	ldrh	r3, [r3, #4]
 8006438:	f248 5252 	movw	r2, #34130	; 0x8552
 800643c:	4293      	cmp	r3, r2
 800643e:	d103      	bne.n	8006448 <lcd_init+0xc0>
        {
            lcddev.id = 0x7789;
 8006440:	4b87      	ldr	r3, [pc, #540]	; (8006660 <lcd_init+0x2d8>)
 8006442:	f247 7289 	movw	r2, #30601	; 0x7789
 8006446:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 8006448:	4b85      	ldr	r3, [pc, #532]	; (8006660 <lcd_init+0x2d8>)
 800644a:	889b      	ldrh	r3, [r3, #4]
 800644c:	f247 7289 	movw	r2, #30601	; 0x7789
 8006450:	4293      	cmp	r3, r2
 8006452:	f000 80ec 	beq.w	800662e <lcd_init+0x2a6>
        {
            lcd_wr_regno(0xD4);
 8006456:	20d4      	movs	r0, #212	; 0xd4
 8006458:	f7ff fbbc 	bl	8005bd4 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 800645c:	f7ff fbf4 	bl	8005c48 <lcd_rd_data>
 8006460:	4603      	mov	r3, r0
 8006462:	461a      	mov	r2, r3
 8006464:	4b7e      	ldr	r3, [pc, #504]	; (8006660 <lcd_init+0x2d8>)
 8006466:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8006468:	f7ff fbee 	bl	8005c48 <lcd_rd_data>
 800646c:	4603      	mov	r3, r0
 800646e:	461a      	mov	r2, r3
 8006470:	4b7b      	ldr	r3, [pc, #492]	; (8006660 <lcd_init+0x2d8>)
 8006472:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 8006474:	f7ff fbe8 	bl	8005c48 <lcd_rd_data>
 8006478:	4603      	mov	r3, r0
 800647a:	461a      	mov	r2, r3
 800647c:	4b78      	ldr	r3, [pc, #480]	; (8006660 <lcd_init+0x2d8>)
 800647e:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8006480:	4b77      	ldr	r3, [pc, #476]	; (8006660 <lcd_init+0x2d8>)
 8006482:	889b      	ldrh	r3, [r3, #4]
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	b29a      	uxth	r2, r3
 8006488:	4b75      	ldr	r3, [pc, #468]	; (8006660 <lcd_init+0x2d8>)
 800648a:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 800648c:	f7ff fbdc 	bl	8005c48 <lcd_rd_data>
 8006490:	4603      	mov	r3, r0
 8006492:	461a      	mov	r2, r3
 8006494:	4b72      	ldr	r3, [pc, #456]	; (8006660 <lcd_init+0x2d8>)
 8006496:	889b      	ldrh	r3, [r3, #4]
 8006498:	4313      	orrs	r3, r2
 800649a:	b29a      	uxth	r2, r3
 800649c:	4b70      	ldr	r3, [pc, #448]	; (8006660 <lcd_init+0x2d8>)
 800649e:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 80064a0:	4b6f      	ldr	r3, [pc, #444]	; (8006660 <lcd_init+0x2d8>)
 80064a2:	889b      	ldrh	r3, [r3, #4]
 80064a4:	f245 3210 	movw	r2, #21264	; 0x5310
 80064a8:	4293      	cmp	r3, r2
 80064aa:	f000 80c0 	beq.w	800662e <lcd_init+0x2a6>
            {
                lcd_wr_regno(0XD3);
 80064ae:	20d3      	movs	r0, #211	; 0xd3
 80064b0:	f7ff fb90 	bl	8005bd4 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 80064b4:	f7ff fbc8 	bl	8005c48 <lcd_rd_data>
 80064b8:	4603      	mov	r3, r0
 80064ba:	461a      	mov	r2, r3
 80064bc:	4b68      	ldr	r3, [pc, #416]	; (8006660 <lcd_init+0x2d8>)
 80064be:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 80064c0:	f7ff fbc2 	bl	8005c48 <lcd_rd_data>
 80064c4:	4603      	mov	r3, r0
 80064c6:	461a      	mov	r2, r3
 80064c8:	4b65      	ldr	r3, [pc, #404]	; (8006660 <lcd_init+0x2d8>)
 80064ca:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 80064cc:	f7ff fbbc 	bl	8005c48 <lcd_rd_data>
 80064d0:	4603      	mov	r3, r0
 80064d2:	461a      	mov	r2, r3
 80064d4:	4b62      	ldr	r3, [pc, #392]	; (8006660 <lcd_init+0x2d8>)
 80064d6:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 80064d8:	4b61      	ldr	r3, [pc, #388]	; (8006660 <lcd_init+0x2d8>)
 80064da:	889b      	ldrh	r3, [r3, #4]
 80064dc:	021b      	lsls	r3, r3, #8
 80064de:	b29a      	uxth	r2, r3
 80064e0:	4b5f      	ldr	r3, [pc, #380]	; (8006660 <lcd_init+0x2d8>)
 80064e2:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 80064e4:	f7ff fbb0 	bl	8005c48 <lcd_rd_data>
 80064e8:	4603      	mov	r3, r0
 80064ea:	461a      	mov	r2, r3
 80064ec:	4b5c      	ldr	r3, [pc, #368]	; (8006660 <lcd_init+0x2d8>)
 80064ee:	889b      	ldrh	r3, [r3, #4]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	4b5a      	ldr	r3, [pc, #360]	; (8006660 <lcd_init+0x2d8>)
 80064f6:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 80064f8:	4b59      	ldr	r3, [pc, #356]	; (8006660 <lcd_init+0x2d8>)
 80064fa:	889b      	ldrh	r3, [r3, #4]
 80064fc:	f247 7296 	movw	r2, #30614	; 0x7796
 8006500:	4293      	cmp	r3, r2
 8006502:	f000 8094 	beq.w	800662e <lcd_init+0x2a6>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 8006506:	2155      	movs	r1, #85	; 0x55
 8006508:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 800650c:	f7ff fb76 	bl	8005bfc <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8006510:	21aa      	movs	r1, #170	; 0xaa
 8006512:	f24f 0001 	movw	r0, #61441	; 0xf001
 8006516:	f7ff fb71 	bl	8005bfc <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 800651a:	2152      	movs	r1, #82	; 0x52
 800651c:	f24f 0002 	movw	r0, #61442	; 0xf002
 8006520:	f7ff fb6c 	bl	8005bfc <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 8006524:	2108      	movs	r1, #8
 8006526:	f24f 0003 	movw	r0, #61443	; 0xf003
 800652a:	f7ff fb67 	bl	8005bfc <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 800652e:	2101      	movs	r1, #1
 8006530:	f24f 0004 	movw	r0, #61444	; 0xf004
 8006534:	f7ff fb62 	bl	8005bfc <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 8006538:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 800653c:	f7ff fb4a 	bl	8005bd4 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x55 */
 8006540:	f7ff fb82 	bl	8005c48 <lcd_rd_data>
 8006544:	4603      	mov	r3, r0
 8006546:	461a      	mov	r2, r3
 8006548:	4b45      	ldr	r3, [pc, #276]	; (8006660 <lcd_init+0x2d8>)
 800654a:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 800654c:	4b44      	ldr	r3, [pc, #272]	; (8006660 <lcd_init+0x2d8>)
 800654e:	889b      	ldrh	r3, [r3, #4]
 8006550:	021b      	lsls	r3, r3, #8
 8006552:	b29a      	uxth	r2, r3
 8006554:	4b42      	ldr	r3, [pc, #264]	; (8006660 <lcd_init+0x2d8>)
 8006556:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 8006558:	f24c 5001 	movw	r0, #50433	; 0xc501
 800655c:	f7ff fb3a 	bl	8005bd4 <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x10 */
 8006560:	f7ff fb72 	bl	8005c48 <lcd_rd_data>
 8006564:	4603      	mov	r3, r0
 8006566:	461a      	mov	r2, r3
 8006568:	4b3d      	ldr	r3, [pc, #244]	; (8006660 <lcd_init+0x2d8>)
 800656a:	889b      	ldrh	r3, [r3, #4]
 800656c:	4313      	orrs	r3, r2
 800656e:	b29a      	uxth	r2, r3
 8006570:	4b3b      	ldr	r3, [pc, #236]	; (8006660 <lcd_init+0x2d8>)
 8006572:	809a      	strh	r2, [r3, #4]

                    delay_ms(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8006574:	2005      	movs	r0, #5
 8006576:	f004 f9a3 	bl	800a8c0 <delay_ms>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 800657a:	4b39      	ldr	r3, [pc, #228]	; (8006660 <lcd_init+0x2d8>)
 800657c:	889b      	ldrh	r3, [r3, #4]
 800657e:	f245 5210 	movw	r2, #21776	; 0x5510
 8006582:	4293      	cmp	r3, r2
 8006584:	d053      	beq.n	800662e <lcd_init+0x2a6>
                    {
                        lcd_wr_regno(0XD3);
 8006586:	20d3      	movs	r0, #211	; 0xd3
 8006588:	f7ff fb24 	bl	8005bd4 <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 800658c:	f7ff fb5c 	bl	8005c48 <lcd_rd_data>
 8006590:	4603      	mov	r3, r0
 8006592:	461a      	mov	r2, r3
 8006594:	4b32      	ldr	r3, [pc, #200]	; (8006660 <lcd_init+0x2d8>)
 8006596:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 8006598:	f7ff fb56 	bl	8005c48 <lcd_rd_data>
 800659c:	4603      	mov	r3, r0
 800659e:	461a      	mov	r2, r3
 80065a0:	4b2f      	ldr	r3, [pc, #188]	; (8006660 <lcd_init+0x2d8>)
 80065a2:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 80065a4:	f7ff fb50 	bl	8005c48 <lcd_rd_data>
 80065a8:	4603      	mov	r3, r0
 80065aa:	461a      	mov	r2, r3
 80065ac:	4b2c      	ldr	r3, [pc, #176]	; (8006660 <lcd_init+0x2d8>)
 80065ae:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 80065b0:	4b2b      	ldr	r3, [pc, #172]	; (8006660 <lcd_init+0x2d8>)
 80065b2:	889b      	ldrh	r3, [r3, #4]
 80065b4:	021b      	lsls	r3, r3, #8
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	4b29      	ldr	r3, [pc, #164]	; (8006660 <lcd_init+0x2d8>)
 80065ba:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 80065bc:	f7ff fb44 	bl	8005c48 <lcd_rd_data>
 80065c0:	4603      	mov	r3, r0
 80065c2:	461a      	mov	r2, r3
 80065c4:	4b26      	ldr	r3, [pc, #152]	; (8006660 <lcd_init+0x2d8>)
 80065c6:	889b      	ldrh	r3, [r3, #4]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	4b24      	ldr	r3, [pc, #144]	; (8006660 <lcd_init+0x2d8>)
 80065ce:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 80065d0:	4b23      	ldr	r3, [pc, #140]	; (8006660 <lcd_init+0x2d8>)
 80065d2:	889b      	ldrh	r3, [r3, #4]
 80065d4:	f649 0206 	movw	r2, #38918	; 0x9806
 80065d8:	4293      	cmp	r3, r2
 80065da:	d028      	beq.n	800662e <lcd_init+0x2a6>
                        {
                            lcd_wr_regno(0xA1);
 80065dc:	20a1      	movs	r0, #161	; 0xa1
 80065de:	f7ff faf9 	bl	8005bd4 <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 80065e2:	f7ff fb31 	bl	8005c48 <lcd_rd_data>
 80065e6:	4603      	mov	r3, r0
 80065e8:	461a      	mov	r2, r3
 80065ea:	4b1d      	ldr	r3, [pc, #116]	; (8006660 <lcd_init+0x2d8>)
 80065ec:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 80065ee:	f7ff fb2b 	bl	8005c48 <lcd_rd_data>
 80065f2:	4603      	mov	r3, r0
 80065f4:	461a      	mov	r2, r3
 80065f6:	4b1a      	ldr	r3, [pc, #104]	; (8006660 <lcd_init+0x2d8>)
 80065f8:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 80065fa:	4b19      	ldr	r3, [pc, #100]	; (8006660 <lcd_init+0x2d8>)
 80065fc:	889b      	ldrh	r3, [r3, #4]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	b29a      	uxth	r2, r3
 8006602:	4b17      	ldr	r3, [pc, #92]	; (8006660 <lcd_init+0x2d8>)
 8006604:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 8006606:	f7ff fb1f 	bl	8005c48 <lcd_rd_data>
 800660a:	4603      	mov	r3, r0
 800660c:	461a      	mov	r2, r3
 800660e:	4b14      	ldr	r3, [pc, #80]	; (8006660 <lcd_init+0x2d8>)
 8006610:	889b      	ldrh	r3, [r3, #4]
 8006612:	4313      	orrs	r3, r2
 8006614:	b29a      	uxth	r2, r3
 8006616:	4b12      	ldr	r3, [pc, #72]	; (8006660 <lcd_init+0x2d8>)
 8006618:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 800661a:	4b11      	ldr	r3, [pc, #68]	; (8006660 <lcd_init+0x2d8>)
 800661c:	889b      	ldrh	r3, [r3, #4]
 800661e:	f245 7261 	movw	r2, #22369	; 0x5761
 8006622:	4293      	cmp	r3, r2
 8006624:	d103      	bne.n	800662e <lcd_init+0x2a6>
 8006626:	4b0e      	ldr	r3, [pc, #56]	; (8006660 <lcd_init+0x2d8>)
 8006628:	f641 1263 	movw	r2, #6499	; 0x1963
 800662c:	809a      	strh	r2, [r3, #4]

    /* , main1, printf
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */
 800662e:	4b0c      	ldr	r3, [pc, #48]	; (8006660 <lcd_init+0x2d8>)
 8006630:	889b      	ldrh	r3, [r3, #4]
 8006632:	4619      	mov	r1, r3
 8006634:	480b      	ldr	r0, [pc, #44]	; (8006664 <lcd_init+0x2dc>)
 8006636:	f004 fff9 	bl	800b62c <iprintf>

    if (lcddev.id == 0X7789)
 800663a:	4b09      	ldr	r3, [pc, #36]	; (8006660 <lcd_init+0x2d8>)
 800663c:	889b      	ldrh	r3, [r3, #4]
 800663e:	f247 7289 	movw	r2, #30601	; 0x7789
 8006642:	4293      	cmp	r3, r2
 8006644:	d102      	bne.n	800664c <lcd_init+0x2c4>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 8006646:	f7fc fe88 	bl	800335a <lcd_ex_st7789_reginit>
 800664a:	e03c      	b.n	80066c6 <lcd_init+0x33e>
    }
    else if (lcddev.id == 0X9341)
 800664c:	4b04      	ldr	r3, [pc, #16]	; (8006660 <lcd_init+0x2d8>)
 800664e:	889b      	ldrh	r3, [r3, #4]
 8006650:	f249 3241 	movw	r2, #37697	; 0x9341
 8006654:	4293      	cmp	r3, r2
 8006656:	d107      	bne.n	8006668 <lcd_init+0x2e0>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 8006658:	f7fc ff55 	bl	8003506 <lcd_ex_ili9341_reginit>
 800665c:	e033      	b.n	80066c6 <lcd_init+0x33e>
 800665e:	bf00      	nop
 8006660:	20000580 	.word	0x20000580
 8006664:	0800f4b0 	.word	0x0800f4b0
    }
    else if (lcddev.id == 0x5310)
 8006668:	4b1e      	ldr	r3, [pc, #120]	; (80066e4 <lcd_init+0x35c>)
 800666a:	889b      	ldrh	r3, [r3, #4]
 800666c:	f245 3210 	movw	r2, #21264	; 0x5310
 8006670:	4293      	cmp	r3, r2
 8006672:	d102      	bne.n	800667a <lcd_init+0x2f2>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 8006674:	f7fd f85f 	bl	8003736 <lcd_ex_nt35310_reginit>
 8006678:	e025      	b.n	80066c6 <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x7796)
 800667a:	4b1a      	ldr	r3, [pc, #104]	; (80066e4 <lcd_init+0x35c>)
 800667c:	889b      	ldrh	r3, [r3, #4]
 800667e:	f247 7296 	movw	r2, #30614	; 0x7796
 8006682:	4293      	cmp	r3, r2
 8006684:	d102      	bne.n	800668c <lcd_init+0x304>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 8006686:	f7fd ffd1 	bl	800462c <lcd_ex_st7796_reginit>
 800668a:	e01c      	b.n	80066c6 <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x5510)
 800668c:	4b15      	ldr	r3, [pc, #84]	; (80066e4 <lcd_init+0x35c>)
 800668e:	889b      	ldrh	r3, [r3, #4]
 8006690:	f245 5210 	movw	r2, #21776	; 0x5510
 8006694:	4293      	cmp	r3, r2
 8006696:	d102      	bne.n	800669e <lcd_init+0x316>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 8006698:	f7fe f8ad 	bl	80047f6 <lcd_ex_nt35510_reginit>
 800669c:	e013      	b.n	80066c6 <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x9806)
 800669e:	4b11      	ldr	r3, [pc, #68]	; (80066e4 <lcd_init+0x35c>)
 80066a0:	889b      	ldrh	r3, [r3, #4]
 80066a2:	f649 0206 	movw	r2, #38918	; 0x9806
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d102      	bne.n	80066b0 <lcd_init+0x328>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 80066aa:	f7ff f824 	bl	80056f6 <lcd_ex_ili9806_reginit>
 80066ae:	e00a      	b.n	80066c6 <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x1963)
 80066b0:	4b0c      	ldr	r3, [pc, #48]	; (80066e4 <lcd_init+0x35c>)
 80066b2:	889b      	ldrh	r3, [r3, #4]
 80066b4:	f641 1263 	movw	r2, #6499	; 0x1963
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d104      	bne.n	80066c6 <lcd_init+0x33e>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 80066bc:	f7ff f9bd 	bl	8005a3a <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 80066c0:	2064      	movs	r0, #100	; 0x64
 80066c2:	f7ff fd55 	bl	8006170 <lcd_ssd_backlight_set>
    }

    lcd_display_dir(0); /*  */
 80066c6:	2000      	movs	r0, #0
 80066c8:	f7ff fd86 	bl	80061d8 <lcd_display_dir>
    LCD_BL(1);          /*  */
 80066cc:	2201      	movs	r2, #1
 80066ce:	2101      	movs	r1, #1
 80066d0:	4805      	ldr	r0, [pc, #20]	; (80066e8 <lcd_init+0x360>)
 80066d2:	f000 ff5a 	bl	800758a <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 80066d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066da:	f000 f807 	bl	80066ec <lcd_clear>
}
 80066de:	bf00      	nop
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	20000580 	.word	0x20000580
 80066e8:	40010c00 	.word	0x40010c00

080066ec <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	4603      	mov	r3, r0
 80066f4:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 80066fa:	4b11      	ldr	r3, [pc, #68]	; (8006740 <lcd_clear+0x54>)
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    /*  */
 8006700:	4b0f      	ldr	r3, [pc, #60]	; (8006740 <lcd_clear+0x54>)
 8006702:	885b      	ldrh	r3, [r3, #2]
 8006704:	461a      	mov	r2, r3
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	fb02 f303 	mul.w	r3, r2, r3
 800670c:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 800670e:	2100      	movs	r1, #0
 8006710:	2000      	movs	r0, #0
 8006712:	f7ff fab9 	bl	8005c88 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 8006716:	f7ff faa9 	bl	8005c6c <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 800671a:	2300      	movs	r3, #0
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	e005      	b.n	800672c <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8006720:	4a08      	ldr	r2, [pc, #32]	; (8006744 <lcd_clear+0x58>)
 8006722:	88fb      	ldrh	r3, [r7, #6]
 8006724:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	3301      	adds	r3, #1
 800672a:	60fb      	str	r3, [r7, #12]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	429a      	cmp	r2, r3
 8006732:	d3f5      	bcc.n	8006720 <lcd_clear+0x34>
   }
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	20000580 	.word	0x20000580
 8006744:	6c0007fe 	.word	0x6c0007fe

08006748 <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8006748:	b590      	push	{r4, r7, lr}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	4604      	mov	r4, r0
 8006750:	4608      	mov	r0, r1
 8006752:	4611      	mov	r1, r2
 8006754:	461a      	mov	r2, r3
 8006756:	4623      	mov	r3, r4
 8006758:	80fb      	strh	r3, [r7, #6]
 800675a:	4603      	mov	r3, r0
 800675c:	80bb      	strh	r3, [r7, #4]
 800675e:	460b      	mov	r3, r1
 8006760:	70fb      	strb	r3, [r7, #3]
 8006762:	4613      	mov	r3, r2
 8006764:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 8006766:	88bb      	ldrh	r3, [r7, #4]
 8006768:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 8006772:	78bb      	ldrb	r3, [r7, #2]
 8006774:	08db      	lsrs	r3, r3, #3
 8006776:	b2db      	uxtb	r3, r3
 8006778:	461a      	mov	r2, r3
 800677a:	78bb      	ldrb	r3, [r7, #2]
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	bf14      	ite	ne
 8006786:	2301      	movne	r3, #1
 8006788:	2300      	moveq	r3, #0
 800678a:	b2db      	uxtb	r3, r3
 800678c:	4413      	add	r3, r2
 800678e:	b2db      	uxtb	r3, r3
 8006790:	78ba      	ldrb	r2, [r7, #2]
 8006792:	0852      	lsrs	r2, r2, #1
 8006794:	b2d2      	uxtb	r2, r2
 8006796:	fb02 f303 	mul.w	r3, r2, r3
 800679a:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	3b20      	subs	r3, #32
 80067a0:	70fb      	strb	r3, [r7, #3]

    switch (size)
 80067a2:	78bb      	ldrb	r3, [r7, #2]
 80067a4:	3b0c      	subs	r3, #12
 80067a6:	2b14      	cmp	r3, #20
 80067a8:	f200 8099 	bhi.w	80068de <lcd_show_char+0x196>
 80067ac:	a201      	add	r2, pc, #4	; (adr r2, 80067b4 <lcd_show_char+0x6c>)
 80067ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b2:	bf00      	nop
 80067b4:	08006809 	.word	0x08006809
 80067b8:	080068df 	.word	0x080068df
 80067bc:	080068df 	.word	0x080068df
 80067c0:	080068df 	.word	0x080068df
 80067c4:	0800681b 	.word	0x0800681b
 80067c8:	080068df 	.word	0x080068df
 80067cc:	080068df 	.word	0x080068df
 80067d0:	080068df 	.word	0x080068df
 80067d4:	080068df 	.word	0x080068df
 80067d8:	080068df 	.word	0x080068df
 80067dc:	080068df 	.word	0x080068df
 80067e0:	080068df 	.word	0x080068df
 80067e4:	08006827 	.word	0x08006827
 80067e8:	080068df 	.word	0x080068df
 80067ec:	080068df 	.word	0x080068df
 80067f0:	080068df 	.word	0x080068df
 80067f4:	080068df 	.word	0x080068df
 80067f8:	080068df 	.word	0x080068df
 80067fc:	080068df 	.word	0x080068df
 8006800:	080068df 	.word	0x080068df
 8006804:	08006839 	.word	0x08006839
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[(uint8_t)chr];  /* 1206 */
 8006808:	78fa      	ldrb	r2, [r7, #3]
 800680a:	4613      	mov	r3, r2
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	4413      	add	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4a36      	ldr	r2, [pc, #216]	; (80068ec <lcd_show_char+0x1a4>)
 8006814:	4413      	add	r3, r2
 8006816:	613b      	str	r3, [r7, #16]
            break;
 8006818:	e014      	b.n	8006844 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[(uint8_t)chr];  /* 1608 */
 800681a:	78fb      	ldrb	r3, [r7, #3]
 800681c:	011b      	lsls	r3, r3, #4
 800681e:	4a34      	ldr	r2, [pc, #208]	; (80068f0 <lcd_show_char+0x1a8>)
 8006820:	4413      	add	r3, r2
 8006822:	613b      	str	r3, [r7, #16]
            break;
 8006824:	e00e      	b.n	8006844 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[(uint8_t)chr];  /* 2412 */
 8006826:	78fa      	ldrb	r2, [r7, #3]
 8006828:	4613      	mov	r3, r2
 800682a:	00db      	lsls	r3, r3, #3
 800682c:	4413      	add	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4a30      	ldr	r2, [pc, #192]	; (80068f4 <lcd_show_char+0x1ac>)
 8006832:	4413      	add	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
            break;
 8006836:	e005      	b.n	8006844 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[(uint8_t)chr];  /* 3216 */
 8006838:	78fb      	ldrb	r3, [r7, #3]
 800683a:	019b      	lsls	r3, r3, #6
 800683c:	4a2e      	ldr	r2, [pc, #184]	; (80068f8 <lcd_show_char+0x1b0>)
 800683e:	4413      	add	r3, r2
 8006840:	613b      	str	r3, [r7, #16]
            break;
 8006842:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 8006844:	2300      	movs	r3, #0
 8006846:	757b      	strb	r3, [r7, #21]
 8006848:	e044      	b.n	80068d4 <lcd_show_char+0x18c>
    {
        temp = pfont[t];    /*  */
 800684a:	7d7b      	ldrb	r3, [r7, #21]
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	4413      	add	r3, r2
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 8006854:	2300      	movs	r3, #0
 8006856:	75bb      	strb	r3, [r7, #22]
 8006858:	e034      	b.n	80068c4 <lcd_show_char+0x17c>
        {
            if (temp & 0x80)        /* , */
 800685a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800685e:	2b00      	cmp	r3, #0
 8006860:	da06      	bge.n	8006870 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 8006862:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006864:	88b9      	ldrh	r1, [r7, #4]
 8006866:	88fb      	ldrh	r3, [r7, #6]
 8006868:	4618      	mov	r0, r3
 800686a:	f7ff fc67 	bl	800613c <lcd_draw_point>
 800686e:	e00a      	b.n	8006886 <lcd_show_char+0x13e>
            }
            else if (mode == 0)     /* , */
 8006870:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006874:	2b00      	cmp	r3, #0
 8006876:	d106      	bne.n	8006886 <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 8006878:	4b20      	ldr	r3, [pc, #128]	; (80068fc <lcd_show_char+0x1b4>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	88b9      	ldrh	r1, [r7, #4]
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fc5b 	bl	800613c <lcd_draw_point>
            }

            temp <<= 1; /* ,  */
 8006886:	7dfb      	ldrb	r3, [r7, #23]
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	75fb      	strb	r3, [r7, #23]
            y++;
 800688c:	88bb      	ldrh	r3, [r7, #4]
 800688e:	3301      	adds	r3, #1
 8006890:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;  /*  */
 8006892:	4b1b      	ldr	r3, [pc, #108]	; (8006900 <lcd_show_char+0x1b8>)
 8006894:	885b      	ldrh	r3, [r3, #2]
 8006896:	88ba      	ldrh	r2, [r7, #4]
 8006898:	429a      	cmp	r2, r3
 800689a:	d222      	bcs.n	80068e2 <lcd_show_char+0x19a>

            if ((y - y0) == size)   /* ? */
 800689c:	88ba      	ldrh	r2, [r7, #4]
 800689e:	89fb      	ldrh	r3, [r7, #14]
 80068a0:	1ad2      	subs	r2, r2, r3
 80068a2:	78bb      	ldrb	r3, [r7, #2]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d10a      	bne.n	80068be <lcd_show_char+0x176>
            {
                y = y0; /* y */
 80068a8:	89fb      	ldrh	r3, [r7, #14]
 80068aa:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 80068ac:	88fb      	ldrh	r3, [r7, #6]
 80068ae:	3301      	adds	r3, #1
 80068b0:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   /* x */
 80068b2:	4b13      	ldr	r3, [pc, #76]	; (8006900 <lcd_show_char+0x1b8>)
 80068b4:	881b      	ldrh	r3, [r3, #0]
 80068b6:	88fa      	ldrh	r2, [r7, #6]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d307      	bcc.n	80068cc <lcd_show_char+0x184>
 80068bc:	e012      	b.n	80068e4 <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 80068be:	7dbb      	ldrb	r3, [r7, #22]
 80068c0:	3301      	adds	r3, #1
 80068c2:	75bb      	strb	r3, [r7, #22]
 80068c4:	7dbb      	ldrb	r3, [r7, #22]
 80068c6:	2b07      	cmp	r3, #7
 80068c8:	d9c7      	bls.n	800685a <lcd_show_char+0x112>
 80068ca:	e000      	b.n	80068ce <lcd_show_char+0x186>

                break;
 80068cc:	bf00      	nop
    for (t = 0; t < csize; t++)
 80068ce:	7d7b      	ldrb	r3, [r7, #21]
 80068d0:	3301      	adds	r3, #1
 80068d2:	757b      	strb	r3, [r7, #21]
 80068d4:	7d7a      	ldrb	r2, [r7, #21]
 80068d6:	7b7b      	ldrb	r3, [r7, #13]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d3b6      	bcc.n	800684a <lcd_show_char+0x102>
 80068dc:	e002      	b.n	80068e4 <lcd_show_char+0x19c>
            return ;
 80068de:	bf00      	nop
 80068e0:	e000      	b.n	80068e4 <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;  /*  */
 80068e2:	bf00      	nop
            }
        }
    }
}
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd90      	pop	{r4, r7, pc}
 80068ea:	bf00      	nop
 80068ec:	0800f4d4 	.word	0x0800f4d4
 80068f0:	0800f948 	.word	0x0800f948
 80068f4:	0800ff38 	.word	0x0800ff38
 80068f8:	08010c94 	.word	0x08010c94
 80068fc:	20000008 	.word	0x20000008
 8006900:	20000580 	.word	0x20000580

08006904 <lcd_pow>:
 * @param       m: 
 * @param       n: 
 * @retval      mn
 */
static uint32_t lcd_pow(uint8_t m, uint8_t n)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	4603      	mov	r3, r0
 800690c:	460a      	mov	r2, r1
 800690e:	71fb      	strb	r3, [r7, #7]
 8006910:	4613      	mov	r3, r2
 8006912:	71bb      	strb	r3, [r7, #6]
    uint32_t result = 1;
 8006914:	2301      	movs	r3, #1
 8006916:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8006918:	e004      	b.n	8006924 <lcd_pow+0x20>
 800691a:	79fa      	ldrb	r2, [r7, #7]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	fb02 f303 	mul.w	r3, r2, r3
 8006922:	60fb      	str	r3, [r7, #12]
 8006924:	79bb      	ldrb	r3, [r7, #6]
 8006926:	1e5a      	subs	r2, r3, #1
 8006928:	71ba      	strb	r2, [r7, #6]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1f5      	bne.n	800691a <lcd_pow+0x16>

    return result;
 800692e:	68fb      	ldr	r3, [r7, #12]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3714      	adds	r7, #20
 8006934:	46bd      	mov	sp, r7
 8006936:	bc80      	pop	{r7}
 8006938:	4770      	bx	lr
	...

0800693c <lcd_show_num>:
 * @param       size:  12/16/24/32
 * @param       color : ;
 * @retval      
 */
void lcd_show_num(uint16_t x, uint16_t y, uint32_t num, uint8_t len, uint8_t size, uint16_t color)
{
 800693c:	b590      	push	{r4, r7, lr}
 800693e:	b089      	sub	sp, #36	; 0x24
 8006940:	af02      	add	r7, sp, #8
 8006942:	60ba      	str	r2, [r7, #8]
 8006944:	461a      	mov	r2, r3
 8006946:	4603      	mov	r3, r0
 8006948:	81fb      	strh	r3, [r7, #14]
 800694a:	460b      	mov	r3, r1
 800694c:	81bb      	strh	r3, [r7, #12]
 800694e:	4613      	mov	r3, r2
 8006950:	71fb      	strb	r3, [r7, #7]
    uint8_t t, temp;
    uint8_t enshow = 0;
 8006952:	2300      	movs	r3, #0
 8006954:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)   /*  */
 8006956:	2300      	movs	r3, #0
 8006958:	75fb      	strb	r3, [r7, #23]
 800695a:	e05b      	b.n	8006a14 <lcd_show_num+0xd8>
    {
        temp = (num / lcd_pow(10, len - t - 1)) % 10;   /*  */
 800695c:	79fa      	ldrb	r2, [r7, #7]
 800695e:	7dfb      	ldrb	r3, [r7, #23]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	b2db      	uxtb	r3, r3
 8006964:	3b01      	subs	r3, #1
 8006966:	b2db      	uxtb	r3, r3
 8006968:	4619      	mov	r1, r3
 800696a:	200a      	movs	r0, #10
 800696c:	f7ff ffca 	bl	8006904 <lcd_pow>
 8006970:	4602      	mov	r2, r0
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	fbb3 f1f2 	udiv	r1, r3, r2
 8006978:	4b2b      	ldr	r3, [pc, #172]	; (8006a28 <lcd_show_num+0xec>)
 800697a:	fba3 2301 	umull	r2, r3, r3, r1
 800697e:	08da      	lsrs	r2, r3, #3
 8006980:	4613      	mov	r3, r2
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	4413      	add	r3, r2
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	1aca      	subs	r2, r1, r3
 800698a:	4613      	mov	r3, r2
 800698c:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))   /* , */
 800698e:	7dbb      	ldrb	r3, [r7, #22]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d122      	bne.n	80069da <lcd_show_num+0x9e>
 8006994:	7dfa      	ldrb	r2, [r7, #23]
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	3b01      	subs	r3, #1
 800699a:	429a      	cmp	r2, r3
 800699c:	da1d      	bge.n	80069da <lcd_show_num+0x9e>
        {
            if (temp == 0)
 800699e:	7d7b      	ldrb	r3, [r7, #21]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d118      	bne.n	80069d6 <lcd_show_num+0x9a>
            {
                lcd_show_char(x + (size / 2)*t, y, ' ', size, 0, color);/* , */
 80069a4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80069a8:	085b      	lsrs	r3, r3, #1
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	7dfa      	ldrb	r2, [r7, #23]
 80069b0:	b292      	uxth	r2, r2
 80069b2:	fb02 f303 	mul.w	r3, r2, r3
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	89fb      	ldrh	r3, [r7, #14]
 80069ba:	4413      	add	r3, r2
 80069bc:	b298      	uxth	r0, r3
 80069be:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80069c2:	89b9      	ldrh	r1, [r7, #12]
 80069c4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	2300      	movs	r3, #0
 80069ca:	9300      	str	r3, [sp, #0]
 80069cc:	4613      	mov	r3, r2
 80069ce:	2220      	movs	r2, #32
 80069d0:	f7ff feba 	bl	8006748 <lcd_show_char>
                continue;   /*  */
 80069d4:	e01b      	b.n	8006a0e <lcd_show_num+0xd2>
            }
            else
            {
                enshow = 1; /*  */
 80069d6:	2301      	movs	r3, #1
 80069d8:	75bb      	strb	r3, [r7, #22]
            }

        }

        lcd_show_char(x + (size / 2)*t, y, temp + '0', size, 0, color); /*  */
 80069da:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80069de:	085b      	lsrs	r3, r3, #1
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	7dfa      	ldrb	r2, [r7, #23]
 80069e6:	b292      	uxth	r2, r2
 80069e8:	fb02 f303 	mul.w	r3, r2, r3
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	89fb      	ldrh	r3, [r7, #14]
 80069f0:	4413      	add	r3, r2
 80069f2:	b298      	uxth	r0, r3
 80069f4:	7d7b      	ldrb	r3, [r7, #21]
 80069f6:	3330      	adds	r3, #48	; 0x30
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80069fe:	89b9      	ldrh	r1, [r7, #12]
 8006a00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006a02:	9301      	str	r3, [sp, #4]
 8006a04:	2300      	movs	r3, #0
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	4623      	mov	r3, r4
 8006a0a:	f7ff fe9d 	bl	8006748 <lcd_show_char>
    for (t = 0; t < len; t++)   /*  */
 8006a0e:	7dfb      	ldrb	r3, [r7, #23]
 8006a10:	3301      	adds	r3, #1
 8006a12:	75fb      	strb	r3, [r7, #23]
 8006a14:	7dfa      	ldrb	r2, [r7, #23]
 8006a16:	79fb      	ldrb	r3, [r7, #7]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d39f      	bcc.n	800695c <lcd_show_num+0x20>
    }
}
 8006a1c:	bf00      	nop
 8006a1e:	bf00      	nop
 8006a20:	371c      	adds	r7, #28
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd90      	pop	{r4, r7, pc}
 8006a26:	bf00      	nop
 8006a28:	cccccccd 	.word	0xcccccccd

08006a2c <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006a2c:	b590      	push	{r4, r7, lr}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af02      	add	r7, sp, #8
 8006a32:	4604      	mov	r4, r0
 8006a34:	4608      	mov	r0, r1
 8006a36:	4611      	mov	r1, r2
 8006a38:	461a      	mov	r2, r3
 8006a3a:	4623      	mov	r3, r4
 8006a3c:	80fb      	strh	r3, [r7, #6]
 8006a3e:	4603      	mov	r3, r0
 8006a40:	80bb      	strh	r3, [r7, #4]
 8006a42:	460b      	mov	r3, r1
 8006a44:	807b      	strh	r3, [r7, #2]
 8006a46:	4613      	mov	r3, r2
 8006a48:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8006a4a:	88fb      	ldrh	r3, [r7, #6]
 8006a4c:	73fb      	strb	r3, [r7, #15]
    width += x;
 8006a4e:	887a      	ldrh	r2, [r7, #2]
 8006a50:	88fb      	ldrh	r3, [r7, #6]
 8006a52:	4413      	add	r3, r2
 8006a54:	807b      	strh	r3, [r7, #2]
    height += y;
 8006a56:	883a      	ldrh	r2, [r7, #0]
 8006a58:	88bb      	ldrh	r3, [r7, #4]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8006a5e:	e027      	b.n	8006ab0 <lcd_show_string+0x84>
    {
        if (x >= width)
 8006a60:	88fa      	ldrh	r2, [r7, #6]
 8006a62:	887b      	ldrh	r3, [r7, #2]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d307      	bcc.n	8006a78 <lcd_show_string+0x4c>
        {
            x = x0;
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
 8006a6a:	80fb      	strh	r3, [r7, #6]
            y += size;
 8006a6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	88bb      	ldrh	r3, [r7, #4]
 8006a74:	4413      	add	r3, r2
 8006a76:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break;  /*  */
 8006a78:	88ba      	ldrh	r2, [r7, #4]
 8006a7a:	883b      	ldrh	r3, [r7, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d220      	bcs.n	8006ac2 <lcd_show_string+0x96>

        lcd_show_char(x, y, *p, size, 0, color);
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	781a      	ldrb	r2, [r3, #0]
 8006a84:	f897 4020 	ldrb.w	r4, [r7, #32]
 8006a88:	88b9      	ldrh	r1, [r7, #4]
 8006a8a:	88f8      	ldrh	r0, [r7, #6]
 8006a8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006a8e:	9301      	str	r3, [sp, #4]
 8006a90:	2300      	movs	r3, #0
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	4623      	mov	r3, r4
 8006a96:	f7ff fe57 	bl	8006748 <lcd_show_char>
        x += size / 2;
 8006a9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a9e:	085b      	lsrs	r3, r3, #1
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	88fb      	ldrh	r3, [r7, #6]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	80fb      	strh	r3, [r7, #6]
        p++;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	3301      	adds	r3, #1
 8006aae:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	2b7e      	cmp	r3, #126	; 0x7e
 8006ab6:	d805      	bhi.n	8006ac4 <lcd_show_string+0x98>
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	2b1f      	cmp	r3, #31
 8006abe:	d8cf      	bhi.n	8006a60 <lcd_show_string+0x34>
    }
}
 8006ac0:	e000      	b.n	8006ac4 <lcd_show_string+0x98>
        if (y >= height)break;  /*  */
 8006ac2:	bf00      	nop
}
 8006ac4:	bf00      	nop
 8006ac6:	3714      	adds	r7, #20
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd90      	pop	{r4, r7, pc}

08006acc <HAL_TIM_IC_CaptureCallback>:
 * @brief       
 * @param       htim:
 * @retval      
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == REMOTE_IN_TIMX)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a52      	ldr	r2, [pc, #328]	; (8006c24 <HAL_TIM_IC_CaptureCallback+0x158>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	f040 809d 	bne.w	8006c1a <HAL_TIM_IC_CaptureCallback+0x14e>
    {
        uint16_t dval;  /*  */
        
        if (RDATA)      /*  */
 8006ae0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ae4:	4850      	ldr	r0, [pc, #320]	; (8006c28 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8006ae6:	f000 fd39 	bl	800755c <HAL_GPIO_ReadPin>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d01b      	beq.n	8006b28 <HAL_TIM_IC_CaptureCallback+0x5c>
        {
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4,REMOTE_IN_TIMX_CHY,TIM_INPUTCHANNELPOLARITY_FALLING);//CC4P=1 
 8006af0:	4b4e      	ldr	r3, [pc, #312]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6a1a      	ldr	r2, [r3, #32]
 8006af6:	4b4d      	ldr	r3, [pc, #308]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006afe:	621a      	str	r2, [r3, #32]
 8006b00:	4b4a      	ldr	r3, [pc, #296]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6a1a      	ldr	r2, [r3, #32]
 8006b06:	4b49      	ldr	r3, [pc, #292]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b0e:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_COUNTER(&htim4, 0);  	/*  */
 8006b10:	4b46      	ldr	r3, [pc, #280]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2200      	movs	r2, #0
 8006b16:	625a      	str	r2, [r3, #36]	; 0x24
            g_remote_sta |= 0X10;          		/*  */
 8006b18:	4b45      	ldr	r3, [pc, #276]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	f043 0310 	orr.w	r3, r3, #16
 8006b20:	b2da      	uxtb	r2, r3
 8006b22:	4b43      	ldr	r3, [pc, #268]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006b24:	701a      	strb	r2, [r3, #0]
            }

            g_remote_sta&=~(1<<4);
        }
    }
}
 8006b26:	e078      	b.n	8006c1a <HAL_TIM_IC_CaptureCallback+0x14e>
            dval=HAL_TIM_ReadCapturedValue(&htim4, REMOTE_IN_TIMX_CHY);                /* CCR4CC4IF */
 8006b28:	210c      	movs	r1, #12
 8006b2a:	4840      	ldr	r0, [pc, #256]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b2c:	f002 fa02 	bl	8008f34 <HAL_TIM_ReadCapturedValue>
 8006b30:	4603      	mov	r3, r0
 8006b32:	81fb      	strh	r3, [r7, #14]
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, REMOTE_IN_TIMX_CHY, TIM_INPUTCHANNELPOLARITY_RISING);/* TIM44 */
 8006b34:	4b3d      	ldr	r3, [pc, #244]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6a1a      	ldr	r2, [r3, #32]
 8006b3a:	4b3c      	ldr	r3, [pc, #240]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b42:	621a      	str	r2, [r3, #32]
 8006b44:	4b39      	ldr	r3, [pc, #228]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	4b38      	ldr	r3, [pc, #224]	; (8006c2c <HAL_TIM_IC_CaptureCallback+0x160>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6a12      	ldr	r2, [r2, #32]
 8006b4e:	621a      	str	r2, [r3, #32]
            if (g_remote_sta & 0X10)        /*  */
 8006b50:	4b37      	ldr	r3, [pc, #220]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	f003 0310 	and.w	r3, r3, #16
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d057      	beq.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                if (g_remote_sta & 0X80)    /*  */
 8006b5c:	4b34      	ldr	r3, [pc, #208]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	b25b      	sxtb	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	da3e      	bge.n	8006be4 <HAL_TIM_IC_CaptureCallback+0x118>
                    if (dval > 300 && dval < 800)           /* 560,560us */
 8006b66:	89fb      	ldrh	r3, [r7, #14]
 8006b68:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8006b6c:	d90f      	bls.n	8006b8e <HAL_TIM_IC_CaptureCallback+0xc2>
 8006b6e:	89fb      	ldrh	r3, [r7, #14]
 8006b70:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006b74:	d20b      	bcs.n	8006b8e <HAL_TIM_IC_CaptureCallback+0xc2>
                        g_remote_data >>= 1;                /*  */
 8006b76:	4b2f      	ldr	r3, [pc, #188]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	085b      	lsrs	r3, r3, #1
 8006b7c:	4a2d      	ldr	r2, [pc, #180]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006b7e:	6013      	str	r3, [r2, #0]
                        g_remote_data &= ~(0x80000000);     /* 0 */
 8006b80:	4b2c      	ldr	r3, [pc, #176]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b88:	4a2a      	ldr	r2, [pc, #168]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006b8a:	6013      	str	r3, [r2, #0]
 8006b8c:	e03e      	b.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 1400 && dval < 1800)    /* 1680,1680us */
 8006b8e:	89fb      	ldrh	r3, [r7, #14]
 8006b90:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8006b94:	d90f      	bls.n	8006bb6 <HAL_TIM_IC_CaptureCallback+0xea>
 8006b96:	89fb      	ldrh	r3, [r7, #14]
 8006b98:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8006b9c:	d20b      	bcs.n	8006bb6 <HAL_TIM_IC_CaptureCallback+0xea>
                        g_remote_data >>= 1;                /*  */
 8006b9e:	4b25      	ldr	r3, [pc, #148]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	085b      	lsrs	r3, r3, #1
 8006ba4:	4a23      	ldr	r2, [pc, #140]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006ba6:	6013      	str	r3, [r2, #0]
                        g_remote_data |= 0x80000000;        /* 1 */
 8006ba8:	4b22      	ldr	r3, [pc, #136]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006bb0:	4a20      	ldr	r2, [pc, #128]	; (8006c34 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006bb2:	6013      	str	r3, [r2, #0]
 8006bb4:	e02a      	b.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 2000 && dval < 3000)    /*  25002.5ms */
 8006bb6:	89fb      	ldrh	r3, [r7, #14]
 8006bb8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006bbc:	d926      	bls.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
 8006bbe:	89fb      	ldrh	r3, [r7, #14]
 8006bc0:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d821      	bhi.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                        g_remote_cnt++;         /* 1 */
 8006bc8:	4b1b      	ldr	r3, [pc, #108]	; (8006c38 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	4b19      	ldr	r3, [pc, #100]	; (8006c38 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006bd2:	701a      	strb	r2, [r3, #0]
                        g_remote_sta &= 0XF0;   /*  */
 8006bd4:	4b16      	ldr	r3, [pc, #88]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	f023 030f 	bic.w	r3, r3, #15
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	4b14      	ldr	r3, [pc, #80]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006be0:	701a      	strb	r2, [r3, #0]
 8006be2:	e013      	b.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                else if (dval > 4200 && dval < 4700)    /* 45004.5ms */
 8006be4:	89fb      	ldrh	r3, [r7, #14]
 8006be6:	f241 0268 	movw	r2, #4200	; 0x1068
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d90e      	bls.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
 8006bee:	89fb      	ldrh	r3, [r7, #14]
 8006bf0:	f241 225b 	movw	r2, #4699	; 0x125b
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d809      	bhi.n	8006c0c <HAL_TIM_IC_CaptureCallback+0x140>
                    g_remote_sta |= 1 << 7; /*  */
 8006bf8:	4b0d      	ldr	r3, [pc, #52]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006c00:	b2da      	uxtb	r2, r3
 8006c02:	4b0b      	ldr	r3, [pc, #44]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006c04:	701a      	strb	r2, [r3, #0]
                    g_remote_cnt = 0;       /*  */
 8006c06:	4b0c      	ldr	r3, [pc, #48]	; (8006c38 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	701a      	strb	r2, [r3, #0]
            g_remote_sta&=~(1<<4);
 8006c0c:	4b08      	ldr	r3, [pc, #32]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	f023 0310 	bic.w	r3, r3, #16
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	4b06      	ldr	r3, [pc, #24]	; (8006c30 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006c18:	701a      	strb	r2, [r3, #0]
}
 8006c1a:	bf00      	nop
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	40000800 	.word	0x40000800
 8006c28:	40010c00 	.word	0x40010c00
 8006c2c:	200003d8 	.word	0x200003d8
 8006c30:	2000058e 	.word	0x2000058e
 8006c34:	20000590 	.word	0x20000590
 8006c38:	20000594 	.word	0x20000594

08006c3c <remote_scan>:
 * @param       
 * @retval      0   , 
 *              , 
 */
uint8_t remote_scan(void)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
    uint8_t sta = 0;
 8006c42:	2300      	movs	r3, #0
 8006c44:	71fb      	strb	r3, [r7, #7]
    uint8_t t1, t2;

    if (g_remote_sta & (1 << 6))    /*  */
 8006c46:	4b1f      	ldr	r3, [pc, #124]	; (8006cc4 <remote_scan+0x88>)
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d031      	beq.n	8006cb6 <remote_scan+0x7a>
    {
        t1 = g_remote_data;                 /*  */
 8006c52:	4b1d      	ldr	r3, [pc, #116]	; (8006cc8 <remote_scan+0x8c>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	71bb      	strb	r3, [r7, #6]
        t2 = (g_remote_data >> 8) & 0xff;   /*  */
 8006c58:	4b1b      	ldr	r3, [pc, #108]	; (8006cc8 <remote_scan+0x8c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	0a1b      	lsrs	r3, r3, #8
 8006c5e:	717b      	strb	r3, [r7, #5]

        if ((t1 == (uint8_t)~t2) && t1 == REMOTE_ID)    /* (ID) */
 8006c60:	797b      	ldrb	r3, [r7, #5]
 8006c62:	43db      	mvns	r3, r3
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	79ba      	ldrb	r2, [r7, #6]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d112      	bne.n	8006c92 <remote_scan+0x56>
 8006c6c:	79bb      	ldrb	r3, [r7, #6]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10f      	bne.n	8006c92 <remote_scan+0x56>
        {
            t1 = (g_remote_data >> 16) & 0xff;
 8006c72:	4b15      	ldr	r3, [pc, #84]	; (8006cc8 <remote_scan+0x8c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	0c1b      	lsrs	r3, r3, #16
 8006c78:	71bb      	strb	r3, [r7, #6]
            t2 = (g_remote_data >> 24) & 0xff;
 8006c7a:	4b13      	ldr	r3, [pc, #76]	; (8006cc8 <remote_scan+0x8c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	0e1b      	lsrs	r3, r3, #24
 8006c80:	717b      	strb	r3, [r7, #5]

            if (t1 == (uint8_t)~t2)
 8006c82:	797b      	ldrb	r3, [r7, #5]
 8006c84:	43db      	mvns	r3, r3
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	79ba      	ldrb	r2, [r7, #6]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d101      	bne.n	8006c92 <remote_scan+0x56>
            {
                sta = t1;           /*  */
 8006c8e:	79bb      	ldrb	r3, [r7, #6]
 8006c90:	71fb      	strb	r3, [r7, #7]
            }
        }

        if ((sta == 0) || ((g_remote_sta & 0X80) == 0)) /* / */
 8006c92:	79fb      	ldrb	r3, [r7, #7]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d004      	beq.n	8006ca2 <remote_scan+0x66>
 8006c98:	4b0a      	ldr	r3, [pc, #40]	; (8006cc4 <remote_scan+0x88>)
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	b25b      	sxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	db09      	blt.n	8006cb6 <remote_scan+0x7a>
        {
            g_remote_sta &= ~(1 << 6);  /*  */
 8006ca2:	4b08      	ldr	r3, [pc, #32]	; (8006cc4 <remote_scan+0x88>)
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	4b05      	ldr	r3, [pc, #20]	; (8006cc4 <remote_scan+0x88>)
 8006cae:	701a      	strb	r2, [r3, #0]
            g_remote_cnt = 0;           /*  */
 8006cb0:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <remote_scan+0x90>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	701a      	strb	r2, [r3, #0]
        }
    }

    return sta;
 8006cb6:	79fb      	ldrb	r3, [r7, #7]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bc80      	pop	{r7}
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	2000058e 	.word	0x2000058e
 8006cc8:	20000590 	.word	0x20000590
 8006ccc:	20000594 	.word	0x20000594

08006cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006cd4:	4b08      	ldr	r3, [pc, #32]	; (8006cf8 <HAL_Init+0x28>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a07      	ldr	r2, [pc, #28]	; (8006cf8 <HAL_Init+0x28>)
 8006cda:	f043 0310 	orr.w	r3, r3, #16
 8006cde:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006ce0:	2003      	movs	r0, #3
 8006ce2:	f000 f923 	bl	8006f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006ce6:	2003      	movs	r0, #3
 8006ce8:	f000 f808 	bl	8006cfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006cec:	f7fb fd8e 	bl	800280c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	40022000 	.word	0x40022000

08006cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006d04:	4b12      	ldr	r3, [pc, #72]	; (8006d50 <HAL_InitTick+0x54>)
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	4b12      	ldr	r3, [pc, #72]	; (8006d54 <HAL_InitTick+0x58>)
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8006d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 f93b 	bl	8006f96 <HAL_SYSTICK_Config>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e00e      	b.n	8006d48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2b0f      	cmp	r3, #15
 8006d2e:	d80a      	bhi.n	8006d46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d30:	2200      	movs	r2, #0
 8006d32:	6879      	ldr	r1, [r7, #4]
 8006d34:	f04f 30ff 	mov.w	r0, #4294967295
 8006d38:	f000 f903 	bl	8006f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d3c:	4a06      	ldr	r2, [pc, #24]	; (8006d58 <HAL_InitTick+0x5c>)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
 8006d44:	e000      	b.n	8006d48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3708      	adds	r7, #8
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	20000000 	.word	0x20000000
 8006d54:	20000010 	.word	0x20000010
 8006d58:	2000000c 	.word	0x2000000c

08006d5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006d60:	4b05      	ldr	r3, [pc, #20]	; (8006d78 <HAL_IncTick+0x1c>)
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <HAL_IncTick+0x20>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	4a03      	ldr	r2, [pc, #12]	; (8006d7c <HAL_IncTick+0x20>)
 8006d6e:	6013      	str	r3, [r2, #0]
}
 8006d70:	bf00      	nop
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bc80      	pop	{r7}
 8006d76:	4770      	bx	lr
 8006d78:	20000010 	.word	0x20000010
 8006d7c:	20000598 	.word	0x20000598

08006d80 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d80:	b480      	push	{r7}
 8006d82:	af00      	add	r7, sp, #0
  return uwTick;
 8006d84:	4b02      	ldr	r3, [pc, #8]	; (8006d90 <HAL_GetTick+0x10>)
 8006d86:	681b      	ldr	r3, [r3, #0]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bc80      	pop	{r7}
 8006d8e:	4770      	bx	lr
 8006d90:	20000598 	.word	0x20000598

08006d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f003 0307 	and.w	r3, r3, #7
 8006da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006da4:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006db0:	4013      	ands	r3, r2
 8006db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006dbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006dc6:	4a04      	ldr	r2, [pc, #16]	; (8006dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	60d3      	str	r3, [r2, #12]
}
 8006dcc:	bf00      	nop
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bc80      	pop	{r7}
 8006dd4:	4770      	bx	lr
 8006dd6:	bf00      	nop
 8006dd8:	e000ed00 	.word	0xe000ed00

08006ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006de0:	4b04      	ldr	r3, [pc, #16]	; (8006df4 <__NVIC_GetPriorityGrouping+0x18>)
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	0a1b      	lsrs	r3, r3, #8
 8006de6:	f003 0307 	and.w	r3, r3, #7
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bc80      	pop	{r7}
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	e000ed00 	.word	0xe000ed00

08006df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	4603      	mov	r3, r0
 8006e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	db0b      	blt.n	8006e22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e0a:	79fb      	ldrb	r3, [r7, #7]
 8006e0c:	f003 021f 	and.w	r2, r3, #31
 8006e10:	4906      	ldr	r1, [pc, #24]	; (8006e2c <__NVIC_EnableIRQ+0x34>)
 8006e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e16:	095b      	lsrs	r3, r3, #5
 8006e18:	2001      	movs	r0, #1
 8006e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8006e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006e22:	bf00      	nop
 8006e24:	370c      	adds	r7, #12
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr
 8006e2c:	e000e100 	.word	0xe000e100

08006e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	4603      	mov	r3, r0
 8006e38:	6039      	str	r1, [r7, #0]
 8006e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	db0a      	blt.n	8006e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	490c      	ldr	r1, [pc, #48]	; (8006e7c <__NVIC_SetPriority+0x4c>)
 8006e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e4e:	0112      	lsls	r2, r2, #4
 8006e50:	b2d2      	uxtb	r2, r2
 8006e52:	440b      	add	r3, r1
 8006e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e58:	e00a      	b.n	8006e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	4908      	ldr	r1, [pc, #32]	; (8006e80 <__NVIC_SetPriority+0x50>)
 8006e60:	79fb      	ldrb	r3, [r7, #7]
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	3b04      	subs	r3, #4
 8006e68:	0112      	lsls	r2, r2, #4
 8006e6a:	b2d2      	uxtb	r2, r2
 8006e6c:	440b      	add	r3, r1
 8006e6e:	761a      	strb	r2, [r3, #24]
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	e000e100 	.word	0xe000e100
 8006e80:	e000ed00 	.word	0xe000ed00

08006e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b089      	sub	sp, #36	; 0x24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f003 0307 	and.w	r3, r3, #7
 8006e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	f1c3 0307 	rsb	r3, r3, #7
 8006e9e:	2b04      	cmp	r3, #4
 8006ea0:	bf28      	it	cs
 8006ea2:	2304      	movcs	r3, #4
 8006ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	3304      	adds	r3, #4
 8006eaa:	2b06      	cmp	r3, #6
 8006eac:	d902      	bls.n	8006eb4 <NVIC_EncodePriority+0x30>
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	3b03      	subs	r3, #3
 8006eb2:	e000      	b.n	8006eb6 <NVIC_EncodePriority+0x32>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec2:	43da      	mvns	r2, r3
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	401a      	ands	r2, r3
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed6:	43d9      	mvns	r1, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006edc:	4313      	orrs	r3, r2
         );
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3724      	adds	r7, #36	; 0x24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bc80      	pop	{r7}
 8006ee6:	4770      	bx	lr

08006ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ef8:	d301      	bcc.n	8006efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006efa:	2301      	movs	r3, #1
 8006efc:	e00f      	b.n	8006f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006efe:	4a0a      	ldr	r2, [pc, #40]	; (8006f28 <SysTick_Config+0x40>)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3b01      	subs	r3, #1
 8006f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f06:	210f      	movs	r1, #15
 8006f08:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0c:	f7ff ff90 	bl	8006e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f10:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <SysTick_Config+0x40>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f16:	4b04      	ldr	r3, [pc, #16]	; (8006f28 <SysTick_Config+0x40>)
 8006f18:	2207      	movs	r2, #7
 8006f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3708      	adds	r7, #8
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	e000e010 	.word	0xe000e010

08006f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b082      	sub	sp, #8
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f7ff ff2d 	bl	8006d94 <__NVIC_SetPriorityGrouping>
}
 8006f3a:	bf00      	nop
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b086      	sub	sp, #24
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	4603      	mov	r3, r0
 8006f4a:	60b9      	str	r1, [r7, #8]
 8006f4c:	607a      	str	r2, [r7, #4]
 8006f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006f50:	2300      	movs	r3, #0
 8006f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f54:	f7ff ff42 	bl	8006ddc <__NVIC_GetPriorityGrouping>
 8006f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	6978      	ldr	r0, [r7, #20]
 8006f60:	f7ff ff90 	bl	8006e84 <NVIC_EncodePriority>
 8006f64:	4602      	mov	r2, r0
 8006f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff ff5f 	bl	8006e30 <__NVIC_SetPriority>
}
 8006f72:	bf00      	nop
 8006f74:	3718      	adds	r7, #24
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b082      	sub	sp, #8
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	4603      	mov	r3, r0
 8006f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff ff35 	bl	8006df8 <__NVIC_EnableIRQ>
}
 8006f8e:	bf00      	nop
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b082      	sub	sp, #8
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7ff ffa2 	bl	8006ee8 <SysTick_Config>
 8006fa4:	4603      	mov	r3, r0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3708      	adds	r7, #8
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b085      	sub	sp, #20
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d008      	beq.n	8006fd8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2204      	movs	r2, #4
 8006fca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e020      	b.n	800701a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 020e 	bic.w	r2, r2, #14
 8006fe6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0201 	bic.w	r2, r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007000:	2101      	movs	r1, #1
 8007002:	fa01 f202 	lsl.w	r2, r1, r2
 8007006:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007018:	7bfb      	ldrb	r3, [r7, #15]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3714      	adds	r7, #20
 800701e:	46bd      	mov	sp, r7
 8007020:	bc80      	pop	{r7}
 8007022:	4770      	bx	lr

08007024 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800702c:	2300      	movs	r3, #0
 800702e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d005      	beq.n	8007048 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2204      	movs	r2, #4
 8007040:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	73fb      	strb	r3, [r7, #15]
 8007046:	e0d6      	b.n	80071f6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 020e 	bic.w	r2, r2, #14
 8007056:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0201 	bic.w	r2, r2, #1
 8007066:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	461a      	mov	r2, r3
 800706e:	4b64      	ldr	r3, [pc, #400]	; (8007200 <HAL_DMA_Abort_IT+0x1dc>)
 8007070:	429a      	cmp	r2, r3
 8007072:	d958      	bls.n	8007126 <HAL_DMA_Abort_IT+0x102>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a62      	ldr	r2, [pc, #392]	; (8007204 <HAL_DMA_Abort_IT+0x1e0>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d04f      	beq.n	800711e <HAL_DMA_Abort_IT+0xfa>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a61      	ldr	r2, [pc, #388]	; (8007208 <HAL_DMA_Abort_IT+0x1e4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d048      	beq.n	800711a <HAL_DMA_Abort_IT+0xf6>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a5f      	ldr	r2, [pc, #380]	; (800720c <HAL_DMA_Abort_IT+0x1e8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d040      	beq.n	8007114 <HAL_DMA_Abort_IT+0xf0>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a5e      	ldr	r2, [pc, #376]	; (8007210 <HAL_DMA_Abort_IT+0x1ec>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d038      	beq.n	800710e <HAL_DMA_Abort_IT+0xea>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a5c      	ldr	r2, [pc, #368]	; (8007214 <HAL_DMA_Abort_IT+0x1f0>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d030      	beq.n	8007108 <HAL_DMA_Abort_IT+0xe4>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a5b      	ldr	r2, [pc, #364]	; (8007218 <HAL_DMA_Abort_IT+0x1f4>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d028      	beq.n	8007102 <HAL_DMA_Abort_IT+0xde>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a52      	ldr	r2, [pc, #328]	; (8007200 <HAL_DMA_Abort_IT+0x1dc>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d020      	beq.n	80070fc <HAL_DMA_Abort_IT+0xd8>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a57      	ldr	r2, [pc, #348]	; (800721c <HAL_DMA_Abort_IT+0x1f8>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d019      	beq.n	80070f8 <HAL_DMA_Abort_IT+0xd4>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a55      	ldr	r2, [pc, #340]	; (8007220 <HAL_DMA_Abort_IT+0x1fc>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d012      	beq.n	80070f4 <HAL_DMA_Abort_IT+0xd0>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a54      	ldr	r2, [pc, #336]	; (8007224 <HAL_DMA_Abort_IT+0x200>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d00a      	beq.n	80070ee <HAL_DMA_Abort_IT+0xca>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a52      	ldr	r2, [pc, #328]	; (8007228 <HAL_DMA_Abort_IT+0x204>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d102      	bne.n	80070e8 <HAL_DMA_Abort_IT+0xc4>
 80070e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070e6:	e01b      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 80070e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80070ec:	e018      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 80070ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070f2:	e015      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 80070f4:	2310      	movs	r3, #16
 80070f6:	e013      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 80070f8:	2301      	movs	r3, #1
 80070fa:	e011      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 80070fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007100:	e00e      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 8007102:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007106:	e00b      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 8007108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800710c:	e008      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 800710e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007112:	e005      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 8007114:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007118:	e002      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 800711a:	2310      	movs	r3, #16
 800711c:	e000      	b.n	8007120 <HAL_DMA_Abort_IT+0xfc>
 800711e:	2301      	movs	r3, #1
 8007120:	4a42      	ldr	r2, [pc, #264]	; (800722c <HAL_DMA_Abort_IT+0x208>)
 8007122:	6053      	str	r3, [r2, #4]
 8007124:	e057      	b.n	80071d6 <HAL_DMA_Abort_IT+0x1b2>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a36      	ldr	r2, [pc, #216]	; (8007204 <HAL_DMA_Abort_IT+0x1e0>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d04f      	beq.n	80071d0 <HAL_DMA_Abort_IT+0x1ac>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a34      	ldr	r2, [pc, #208]	; (8007208 <HAL_DMA_Abort_IT+0x1e4>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d048      	beq.n	80071cc <HAL_DMA_Abort_IT+0x1a8>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a33      	ldr	r2, [pc, #204]	; (800720c <HAL_DMA_Abort_IT+0x1e8>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d040      	beq.n	80071c6 <HAL_DMA_Abort_IT+0x1a2>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a31      	ldr	r2, [pc, #196]	; (8007210 <HAL_DMA_Abort_IT+0x1ec>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d038      	beq.n	80071c0 <HAL_DMA_Abort_IT+0x19c>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a30      	ldr	r2, [pc, #192]	; (8007214 <HAL_DMA_Abort_IT+0x1f0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d030      	beq.n	80071ba <HAL_DMA_Abort_IT+0x196>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a2e      	ldr	r2, [pc, #184]	; (8007218 <HAL_DMA_Abort_IT+0x1f4>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d028      	beq.n	80071b4 <HAL_DMA_Abort_IT+0x190>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a26      	ldr	r2, [pc, #152]	; (8007200 <HAL_DMA_Abort_IT+0x1dc>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d020      	beq.n	80071ae <HAL_DMA_Abort_IT+0x18a>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a2a      	ldr	r2, [pc, #168]	; (800721c <HAL_DMA_Abort_IT+0x1f8>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d019      	beq.n	80071aa <HAL_DMA_Abort_IT+0x186>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a29      	ldr	r2, [pc, #164]	; (8007220 <HAL_DMA_Abort_IT+0x1fc>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d012      	beq.n	80071a6 <HAL_DMA_Abort_IT+0x182>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a27      	ldr	r2, [pc, #156]	; (8007224 <HAL_DMA_Abort_IT+0x200>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d00a      	beq.n	80071a0 <HAL_DMA_Abort_IT+0x17c>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a26      	ldr	r2, [pc, #152]	; (8007228 <HAL_DMA_Abort_IT+0x204>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d102      	bne.n	800719a <HAL_DMA_Abort_IT+0x176>
 8007194:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007198:	e01b      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 800719a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800719e:	e018      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071a4:	e015      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071a6:	2310      	movs	r3, #16
 80071a8:	e013      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e011      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071b2:	e00e      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071b8:	e00b      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071be:	e008      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071c4:	e005      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071ca:	e002      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071cc:	2310      	movs	r3, #16
 80071ce:	e000      	b.n	80071d2 <HAL_DMA_Abort_IT+0x1ae>
 80071d0:	2301      	movs	r3, #1
 80071d2:	4a17      	ldr	r2, [pc, #92]	; (8007230 <HAL_DMA_Abort_IT+0x20c>)
 80071d4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	4798      	blx	r3
    } 
  }
  return status;
 80071f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	40020080 	.word	0x40020080
 8007204:	40020008 	.word	0x40020008
 8007208:	4002001c 	.word	0x4002001c
 800720c:	40020030 	.word	0x40020030
 8007210:	40020044 	.word	0x40020044
 8007214:	40020058 	.word	0x40020058
 8007218:	4002006c 	.word	0x4002006c
 800721c:	40020408 	.word	0x40020408
 8007220:	4002041c 	.word	0x4002041c
 8007224:	40020430 	.word	0x40020430
 8007228:	40020444 	.word	0x40020444
 800722c:	40020400 	.word	0x40020400
 8007230:	40020000 	.word	0x40020000

08007234 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007234:	b480      	push	{r7}
 8007236:	b08b      	sub	sp, #44	; 0x2c
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800723e:	2300      	movs	r3, #0
 8007240:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007242:	2300      	movs	r3, #0
 8007244:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007246:	e179      	b.n	800753c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007248:	2201      	movs	r2, #1
 800724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724c:	fa02 f303 	lsl.w	r3, r2, r3
 8007250:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	69fa      	ldr	r2, [r7, #28]
 8007258:	4013      	ands	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	429a      	cmp	r2, r3
 8007262:	f040 8168 	bne.w	8007536 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	4a96      	ldr	r2, [pc, #600]	; (80074c4 <HAL_GPIO_Init+0x290>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d05e      	beq.n	800732e <HAL_GPIO_Init+0xfa>
 8007270:	4a94      	ldr	r2, [pc, #592]	; (80074c4 <HAL_GPIO_Init+0x290>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d875      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 8007276:	4a94      	ldr	r2, [pc, #592]	; (80074c8 <HAL_GPIO_Init+0x294>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d058      	beq.n	800732e <HAL_GPIO_Init+0xfa>
 800727c:	4a92      	ldr	r2, [pc, #584]	; (80074c8 <HAL_GPIO_Init+0x294>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d86f      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 8007282:	4a92      	ldr	r2, [pc, #584]	; (80074cc <HAL_GPIO_Init+0x298>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d052      	beq.n	800732e <HAL_GPIO_Init+0xfa>
 8007288:	4a90      	ldr	r2, [pc, #576]	; (80074cc <HAL_GPIO_Init+0x298>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d869      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 800728e:	4a90      	ldr	r2, [pc, #576]	; (80074d0 <HAL_GPIO_Init+0x29c>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d04c      	beq.n	800732e <HAL_GPIO_Init+0xfa>
 8007294:	4a8e      	ldr	r2, [pc, #568]	; (80074d0 <HAL_GPIO_Init+0x29c>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d863      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 800729a:	4a8e      	ldr	r2, [pc, #568]	; (80074d4 <HAL_GPIO_Init+0x2a0>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d046      	beq.n	800732e <HAL_GPIO_Init+0xfa>
 80072a0:	4a8c      	ldr	r2, [pc, #560]	; (80074d4 <HAL_GPIO_Init+0x2a0>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d85d      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 80072a6:	2b12      	cmp	r3, #18
 80072a8:	d82a      	bhi.n	8007300 <HAL_GPIO_Init+0xcc>
 80072aa:	2b12      	cmp	r3, #18
 80072ac:	d859      	bhi.n	8007362 <HAL_GPIO_Init+0x12e>
 80072ae:	a201      	add	r2, pc, #4	; (adr r2, 80072b4 <HAL_GPIO_Init+0x80>)
 80072b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b4:	0800732f 	.word	0x0800732f
 80072b8:	08007309 	.word	0x08007309
 80072bc:	0800731b 	.word	0x0800731b
 80072c0:	0800735d 	.word	0x0800735d
 80072c4:	08007363 	.word	0x08007363
 80072c8:	08007363 	.word	0x08007363
 80072cc:	08007363 	.word	0x08007363
 80072d0:	08007363 	.word	0x08007363
 80072d4:	08007363 	.word	0x08007363
 80072d8:	08007363 	.word	0x08007363
 80072dc:	08007363 	.word	0x08007363
 80072e0:	08007363 	.word	0x08007363
 80072e4:	08007363 	.word	0x08007363
 80072e8:	08007363 	.word	0x08007363
 80072ec:	08007363 	.word	0x08007363
 80072f0:	08007363 	.word	0x08007363
 80072f4:	08007363 	.word	0x08007363
 80072f8:	08007311 	.word	0x08007311
 80072fc:	08007325 	.word	0x08007325
 8007300:	4a75      	ldr	r2, [pc, #468]	; (80074d8 <HAL_GPIO_Init+0x2a4>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d013      	beq.n	800732e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007306:	e02c      	b.n	8007362 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	623b      	str	r3, [r7, #32]
          break;
 800730e:	e029      	b.n	8007364 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	3304      	adds	r3, #4
 8007316:	623b      	str	r3, [r7, #32]
          break;
 8007318:	e024      	b.n	8007364 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	3308      	adds	r3, #8
 8007320:	623b      	str	r3, [r7, #32]
          break;
 8007322:	e01f      	b.n	8007364 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	330c      	adds	r3, #12
 800732a:	623b      	str	r3, [r7, #32]
          break;
 800732c:	e01a      	b.n	8007364 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d102      	bne.n	800733c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007336:	2304      	movs	r3, #4
 8007338:	623b      	str	r3, [r7, #32]
          break;
 800733a:	e013      	b.n	8007364 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d105      	bne.n	8007350 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007344:	2308      	movs	r3, #8
 8007346:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	69fa      	ldr	r2, [r7, #28]
 800734c:	611a      	str	r2, [r3, #16]
          break;
 800734e:	e009      	b.n	8007364 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007350:	2308      	movs	r3, #8
 8007352:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	615a      	str	r2, [r3, #20]
          break;
 800735a:	e003      	b.n	8007364 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800735c:	2300      	movs	r3, #0
 800735e:	623b      	str	r3, [r7, #32]
          break;
 8007360:	e000      	b.n	8007364 <HAL_GPIO_Init+0x130>
          break;
 8007362:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	2bff      	cmp	r3, #255	; 0xff
 8007368:	d801      	bhi.n	800736e <HAL_GPIO_Init+0x13a>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	e001      	b.n	8007372 <HAL_GPIO_Init+0x13e>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	3304      	adds	r3, #4
 8007372:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	2bff      	cmp	r3, #255	; 0xff
 8007378:	d802      	bhi.n	8007380 <HAL_GPIO_Init+0x14c>
 800737a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	e002      	b.n	8007386 <HAL_GPIO_Init+0x152>
 8007380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007382:	3b08      	subs	r3, #8
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	210f      	movs	r1, #15
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	fa01 f303 	lsl.w	r3, r1, r3
 8007394:	43db      	mvns	r3, r3
 8007396:	401a      	ands	r2, r3
 8007398:	6a39      	ldr	r1, [r7, #32]
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	fa01 f303 	lsl.w	r3, r1, r3
 80073a0:	431a      	orrs	r2, r3
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f000 80c1 	beq.w	8007536 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80073b4:	4b49      	ldr	r3, [pc, #292]	; (80074dc <HAL_GPIO_Init+0x2a8>)
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	4a48      	ldr	r2, [pc, #288]	; (80074dc <HAL_GPIO_Init+0x2a8>)
 80073ba:	f043 0301 	orr.w	r3, r3, #1
 80073be:	6193      	str	r3, [r2, #24]
 80073c0:	4b46      	ldr	r3, [pc, #280]	; (80074dc <HAL_GPIO_Init+0x2a8>)
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	60bb      	str	r3, [r7, #8]
 80073ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80073cc:	4a44      	ldr	r2, [pc, #272]	; (80074e0 <HAL_GPIO_Init+0x2ac>)
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d0:	089b      	lsrs	r3, r3, #2
 80073d2:	3302      	adds	r3, #2
 80073d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	f003 0303 	and.w	r3, r3, #3
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	220f      	movs	r2, #15
 80073e4:	fa02 f303 	lsl.w	r3, r2, r3
 80073e8:	43db      	mvns	r3, r3
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	4013      	ands	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a3c      	ldr	r2, [pc, #240]	; (80074e4 <HAL_GPIO_Init+0x2b0>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d01f      	beq.n	8007438 <HAL_GPIO_Init+0x204>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a3b      	ldr	r2, [pc, #236]	; (80074e8 <HAL_GPIO_Init+0x2b4>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d019      	beq.n	8007434 <HAL_GPIO_Init+0x200>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a3a      	ldr	r2, [pc, #232]	; (80074ec <HAL_GPIO_Init+0x2b8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d013      	beq.n	8007430 <HAL_GPIO_Init+0x1fc>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a39      	ldr	r2, [pc, #228]	; (80074f0 <HAL_GPIO_Init+0x2bc>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d00d      	beq.n	800742c <HAL_GPIO_Init+0x1f8>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	4a38      	ldr	r2, [pc, #224]	; (80074f4 <HAL_GPIO_Init+0x2c0>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d007      	beq.n	8007428 <HAL_GPIO_Init+0x1f4>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a37      	ldr	r2, [pc, #220]	; (80074f8 <HAL_GPIO_Init+0x2c4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d101      	bne.n	8007424 <HAL_GPIO_Init+0x1f0>
 8007420:	2305      	movs	r3, #5
 8007422:	e00a      	b.n	800743a <HAL_GPIO_Init+0x206>
 8007424:	2306      	movs	r3, #6
 8007426:	e008      	b.n	800743a <HAL_GPIO_Init+0x206>
 8007428:	2304      	movs	r3, #4
 800742a:	e006      	b.n	800743a <HAL_GPIO_Init+0x206>
 800742c:	2303      	movs	r3, #3
 800742e:	e004      	b.n	800743a <HAL_GPIO_Init+0x206>
 8007430:	2302      	movs	r3, #2
 8007432:	e002      	b.n	800743a <HAL_GPIO_Init+0x206>
 8007434:	2301      	movs	r3, #1
 8007436:	e000      	b.n	800743a <HAL_GPIO_Init+0x206>
 8007438:	2300      	movs	r3, #0
 800743a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800743c:	f002 0203 	and.w	r2, r2, #3
 8007440:	0092      	lsls	r2, r2, #2
 8007442:	4093      	lsls	r3, r2
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	4313      	orrs	r3, r2
 8007448:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800744a:	4925      	ldr	r1, [pc, #148]	; (80074e0 <HAL_GPIO_Init+0x2ac>)
 800744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744e:	089b      	lsrs	r3, r3, #2
 8007450:	3302      	adds	r3, #2
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d006      	beq.n	8007472 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007464:	4b25      	ldr	r3, [pc, #148]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	4924      	ldr	r1, [pc, #144]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	4313      	orrs	r3, r2
 800746e:	608b      	str	r3, [r1, #8]
 8007470:	e006      	b.n	8007480 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007472:	4b22      	ldr	r3, [pc, #136]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 8007474:	689a      	ldr	r2, [r3, #8]
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	43db      	mvns	r3, r3
 800747a:	4920      	ldr	r1, [pc, #128]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 800747c:	4013      	ands	r3, r2
 800747e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d006      	beq.n	800749a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800748c:	4b1b      	ldr	r3, [pc, #108]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 800748e:	68da      	ldr	r2, [r3, #12]
 8007490:	491a      	ldr	r1, [pc, #104]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	4313      	orrs	r3, r2
 8007496:	60cb      	str	r3, [r1, #12]
 8007498:	e006      	b.n	80074a8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800749a:	4b18      	ldr	r3, [pc, #96]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	43db      	mvns	r3, r3
 80074a2:	4916      	ldr	r1, [pc, #88]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 80074a4:	4013      	ands	r3, r2
 80074a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d025      	beq.n	8007500 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80074b4:	4b11      	ldr	r3, [pc, #68]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	4910      	ldr	r1, [pc, #64]	; (80074fc <HAL_GPIO_Init+0x2c8>)
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	4313      	orrs	r3, r2
 80074be:	604b      	str	r3, [r1, #4]
 80074c0:	e025      	b.n	800750e <HAL_GPIO_Init+0x2da>
 80074c2:	bf00      	nop
 80074c4:	10320000 	.word	0x10320000
 80074c8:	10310000 	.word	0x10310000
 80074cc:	10220000 	.word	0x10220000
 80074d0:	10210000 	.word	0x10210000
 80074d4:	10120000 	.word	0x10120000
 80074d8:	10110000 	.word	0x10110000
 80074dc:	40021000 	.word	0x40021000
 80074e0:	40010000 	.word	0x40010000
 80074e4:	40010800 	.word	0x40010800
 80074e8:	40010c00 	.word	0x40010c00
 80074ec:	40011000 	.word	0x40011000
 80074f0:	40011400 	.word	0x40011400
 80074f4:	40011800 	.word	0x40011800
 80074f8:	40011c00 	.word	0x40011c00
 80074fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007500:	4b15      	ldr	r3, [pc, #84]	; (8007558 <HAL_GPIO_Init+0x324>)
 8007502:	685a      	ldr	r2, [r3, #4]
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	43db      	mvns	r3, r3
 8007508:	4913      	ldr	r1, [pc, #76]	; (8007558 <HAL_GPIO_Init+0x324>)
 800750a:	4013      	ands	r3, r2
 800750c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d006      	beq.n	8007528 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800751a:	4b0f      	ldr	r3, [pc, #60]	; (8007558 <HAL_GPIO_Init+0x324>)
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	490e      	ldr	r1, [pc, #56]	; (8007558 <HAL_GPIO_Init+0x324>)
 8007520:	69bb      	ldr	r3, [r7, #24]
 8007522:	4313      	orrs	r3, r2
 8007524:	600b      	str	r3, [r1, #0]
 8007526:	e006      	b.n	8007536 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007528:	4b0b      	ldr	r3, [pc, #44]	; (8007558 <HAL_GPIO_Init+0x324>)
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	43db      	mvns	r3, r3
 8007530:	4909      	ldr	r1, [pc, #36]	; (8007558 <HAL_GPIO_Init+0x324>)
 8007532:	4013      	ands	r3, r2
 8007534:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	3301      	adds	r3, #1
 800753a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007542:	fa22 f303 	lsr.w	r3, r2, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	f47f ae7e 	bne.w	8007248 <HAL_GPIO_Init+0x14>
  }
}
 800754c:	bf00      	nop
 800754e:	bf00      	nop
 8007550:	372c      	adds	r7, #44	; 0x2c
 8007552:	46bd      	mov	sp, r7
 8007554:	bc80      	pop	{r7}
 8007556:	4770      	bx	lr
 8007558:	40010400 	.word	0x40010400

0800755c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	460b      	mov	r3, r1
 8007566:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	689a      	ldr	r2, [r3, #8]
 800756c:	887b      	ldrh	r3, [r7, #2]
 800756e:	4013      	ands	r3, r2
 8007570:	2b00      	cmp	r3, #0
 8007572:	d002      	beq.n	800757a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007574:	2301      	movs	r3, #1
 8007576:	73fb      	strb	r3, [r7, #15]
 8007578:	e001      	b.n	800757e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800757a:	2300      	movs	r3, #0
 800757c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800757e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3714      	adds	r7, #20
 8007584:	46bd      	mov	sp, r7
 8007586:	bc80      	pop	{r7}
 8007588:	4770      	bx	lr

0800758a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800758a:	b480      	push	{r7}
 800758c:	b083      	sub	sp, #12
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
 8007592:	460b      	mov	r3, r1
 8007594:	807b      	strh	r3, [r7, #2]
 8007596:	4613      	mov	r3, r2
 8007598:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800759a:	787b      	ldrb	r3, [r7, #1]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d003      	beq.n	80075a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075a0:	887a      	ldrh	r2, [r7, #2]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80075a6:	e003      	b.n	80075b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80075a8:	887b      	ldrh	r3, [r7, #2]
 80075aa:	041a      	lsls	r2, r3, #16
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	611a      	str	r2, [r3, #16]
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bc80      	pop	{r7}
 80075b8:	4770      	bx	lr

080075ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b085      	sub	sp, #20
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	460b      	mov	r3, r1
 80075c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80075cc:	887a      	ldrh	r2, [r7, #2]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	4013      	ands	r3, r2
 80075d2:	041a      	lsls	r2, r3, #16
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	43d9      	mvns	r1, r3
 80075d8:	887b      	ldrh	r3, [r7, #2]
 80075da:	400b      	ands	r3, r1
 80075dc:	431a      	orrs	r2, r3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	611a      	str	r2, [r3, #16]
}
 80075e2:	bf00      	nop
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bc80      	pop	{r7}
 80075ea:	4770      	bx	lr

080075ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e12b      	b.n	8007856 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d106      	bne.n	8007618 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f7f9 ffbc 	bl	8001590 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2224      	movs	r2, #36	; 0x24
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f022 0201 	bic.w	r2, r2, #1
 800762e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800763e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800764e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007650:	f000 fcda 	bl	8008008 <HAL_RCC_GetPCLK1Freq>
 8007654:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	4a81      	ldr	r2, [pc, #516]	; (8007860 <HAL_I2C_Init+0x274>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d807      	bhi.n	8007670 <HAL_I2C_Init+0x84>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	4a80      	ldr	r2, [pc, #512]	; (8007864 <HAL_I2C_Init+0x278>)
 8007664:	4293      	cmp	r3, r2
 8007666:	bf94      	ite	ls
 8007668:	2301      	movls	r3, #1
 800766a:	2300      	movhi	r3, #0
 800766c:	b2db      	uxtb	r3, r3
 800766e:	e006      	b.n	800767e <HAL_I2C_Init+0x92>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4a7d      	ldr	r2, [pc, #500]	; (8007868 <HAL_I2C_Init+0x27c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	bf94      	ite	ls
 8007678:	2301      	movls	r3, #1
 800767a:	2300      	movhi	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e0e7      	b.n	8007856 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	4a78      	ldr	r2, [pc, #480]	; (800786c <HAL_I2C_Init+0x280>)
 800768a:	fba2 2303 	umull	r2, r3, r2, r3
 800768e:	0c9b      	lsrs	r3, r3, #18
 8007690:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68ba      	ldr	r2, [r7, #8]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6a1b      	ldr	r3, [r3, #32]
 80076ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	4a6a      	ldr	r2, [pc, #424]	; (8007860 <HAL_I2C_Init+0x274>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d802      	bhi.n	80076c0 <HAL_I2C_Init+0xd4>
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	3301      	adds	r3, #1
 80076be:	e009      	b.n	80076d4 <HAL_I2C_Init+0xe8>
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80076c6:	fb02 f303 	mul.w	r3, r2, r3
 80076ca:	4a69      	ldr	r2, [pc, #420]	; (8007870 <HAL_I2C_Init+0x284>)
 80076cc:	fba2 2303 	umull	r2, r3, r2, r3
 80076d0:	099b      	lsrs	r3, r3, #6
 80076d2:	3301      	adds	r3, #1
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	6812      	ldr	r2, [r2, #0]
 80076d8:	430b      	orrs	r3, r1
 80076da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80076e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	495c      	ldr	r1, [pc, #368]	; (8007860 <HAL_I2C_Init+0x274>)
 80076f0:	428b      	cmp	r3, r1
 80076f2:	d819      	bhi.n	8007728 <HAL_I2C_Init+0x13c>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	1e59      	subs	r1, r3, #1
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8007702:	1c59      	adds	r1, r3, #1
 8007704:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007708:	400b      	ands	r3, r1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00a      	beq.n	8007724 <HAL_I2C_Init+0x138>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	1e59      	subs	r1, r3, #1
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	fbb1 f3f3 	udiv	r3, r1, r3
 800771c:	3301      	adds	r3, #1
 800771e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007722:	e051      	b.n	80077c8 <HAL_I2C_Init+0x1dc>
 8007724:	2304      	movs	r3, #4
 8007726:	e04f      	b.n	80077c8 <HAL_I2C_Init+0x1dc>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d111      	bne.n	8007754 <HAL_I2C_Init+0x168>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	1e58      	subs	r0, r3, #1
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6859      	ldr	r1, [r3, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	440b      	add	r3, r1
 800773e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007742:	3301      	adds	r3, #1
 8007744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007748:	2b00      	cmp	r3, #0
 800774a:	bf0c      	ite	eq
 800774c:	2301      	moveq	r3, #1
 800774e:	2300      	movne	r3, #0
 8007750:	b2db      	uxtb	r3, r3
 8007752:	e012      	b.n	800777a <HAL_I2C_Init+0x18e>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	1e58      	subs	r0, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6859      	ldr	r1, [r3, #4]
 800775c:	460b      	mov	r3, r1
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	440b      	add	r3, r1
 8007762:	0099      	lsls	r1, r3, #2
 8007764:	440b      	add	r3, r1
 8007766:	fbb0 f3f3 	udiv	r3, r0, r3
 800776a:	3301      	adds	r3, #1
 800776c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007770:	2b00      	cmp	r3, #0
 8007772:	bf0c      	ite	eq
 8007774:	2301      	moveq	r3, #1
 8007776:	2300      	movne	r3, #0
 8007778:	b2db      	uxtb	r3, r3
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <HAL_I2C_Init+0x196>
 800777e:	2301      	movs	r3, #1
 8007780:	e022      	b.n	80077c8 <HAL_I2C_Init+0x1dc>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d10e      	bne.n	80077a8 <HAL_I2C_Init+0x1bc>
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	1e58      	subs	r0, r3, #1
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6859      	ldr	r1, [r3, #4]
 8007792:	460b      	mov	r3, r1
 8007794:	005b      	lsls	r3, r3, #1
 8007796:	440b      	add	r3, r1
 8007798:	fbb0 f3f3 	udiv	r3, r0, r3
 800779c:	3301      	adds	r3, #1
 800779e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077a6:	e00f      	b.n	80077c8 <HAL_I2C_Init+0x1dc>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	1e58      	subs	r0, r3, #1
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6859      	ldr	r1, [r3, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	440b      	add	r3, r1
 80077b6:	0099      	lsls	r1, r3, #2
 80077b8:	440b      	add	r3, r1
 80077ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80077be:	3301      	adds	r3, #1
 80077c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077c8:	6879      	ldr	r1, [r7, #4]
 80077ca:	6809      	ldr	r1, [r1, #0]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	69da      	ldr	r2, [r3, #28]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	431a      	orrs	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	430a      	orrs	r2, r1
 80077ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80077f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6911      	ldr	r1, [r2, #16]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	68d2      	ldr	r2, [r2, #12]
 8007802:	4311      	orrs	r1, r2
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6812      	ldr	r2, [r2, #0]
 8007808:	430b      	orrs	r3, r1
 800780a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	695a      	ldr	r2, [r3, #20]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	430a      	orrs	r2, r1
 8007826:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2220      	movs	r2, #32
 8007842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	000186a0 	.word	0x000186a0
 8007864:	001e847f 	.word	0x001e847f
 8007868:	003d08ff 	.word	0x003d08ff
 800786c:	431bde83 	.word	0x431bde83
 8007870:	10624dd3 	.word	0x10624dd3

08007874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e272      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 8087 	beq.w	80079a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007894:	4b92      	ldr	r3, [pc, #584]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f003 030c 	and.w	r3, r3, #12
 800789c:	2b04      	cmp	r3, #4
 800789e:	d00c      	beq.n	80078ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80078a0:	4b8f      	ldr	r3, [pc, #572]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f003 030c 	and.w	r3, r3, #12
 80078a8:	2b08      	cmp	r3, #8
 80078aa:	d112      	bne.n	80078d2 <HAL_RCC_OscConfig+0x5e>
 80078ac:	4b8c      	ldr	r3, [pc, #560]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078b8:	d10b      	bne.n	80078d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078ba:	4b89      	ldr	r3, [pc, #548]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d06c      	beq.n	80079a0 <HAL_RCC_OscConfig+0x12c>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d168      	bne.n	80079a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	e24c      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078da:	d106      	bne.n	80078ea <HAL_RCC_OscConfig+0x76>
 80078dc:	4b80      	ldr	r3, [pc, #512]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a7f      	ldr	r2, [pc, #508]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078e6:	6013      	str	r3, [r2, #0]
 80078e8:	e02e      	b.n	8007948 <HAL_RCC_OscConfig+0xd4>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d10c      	bne.n	800790c <HAL_RCC_OscConfig+0x98>
 80078f2:	4b7b      	ldr	r3, [pc, #492]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a7a      	ldr	r2, [pc, #488]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80078f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078fc:	6013      	str	r3, [r2, #0]
 80078fe:	4b78      	ldr	r3, [pc, #480]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a77      	ldr	r2, [pc, #476]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007908:	6013      	str	r3, [r2, #0]
 800790a:	e01d      	b.n	8007948 <HAL_RCC_OscConfig+0xd4>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007914:	d10c      	bne.n	8007930 <HAL_RCC_OscConfig+0xbc>
 8007916:	4b72      	ldr	r3, [pc, #456]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a71      	ldr	r2, [pc, #452]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 800791c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007920:	6013      	str	r3, [r2, #0]
 8007922:	4b6f      	ldr	r3, [pc, #444]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a6e      	ldr	r2, [pc, #440]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800792c:	6013      	str	r3, [r2, #0]
 800792e:	e00b      	b.n	8007948 <HAL_RCC_OscConfig+0xd4>
 8007930:	4b6b      	ldr	r3, [pc, #428]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a6a      	ldr	r2, [pc, #424]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800793a:	6013      	str	r3, [r2, #0]
 800793c:	4b68      	ldr	r3, [pc, #416]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a67      	ldr	r2, [pc, #412]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007946:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d013      	beq.n	8007978 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007950:	f7ff fa16 	bl	8006d80 <HAL_GetTick>
 8007954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007956:	e008      	b.n	800796a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007958:	f7ff fa12 	bl	8006d80 <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	2b64      	cmp	r3, #100	; 0x64
 8007964:	d901      	bls.n	800796a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e200      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800796a:	4b5d      	ldr	r3, [pc, #372]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d0f0      	beq.n	8007958 <HAL_RCC_OscConfig+0xe4>
 8007976:	e014      	b.n	80079a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007978:	f7ff fa02 	bl	8006d80 <HAL_GetTick>
 800797c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800797e:	e008      	b.n	8007992 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007980:	f7ff f9fe 	bl	8006d80 <HAL_GetTick>
 8007984:	4602      	mov	r2, r0
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	2b64      	cmp	r3, #100	; 0x64
 800798c:	d901      	bls.n	8007992 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800798e:	2303      	movs	r3, #3
 8007990:	e1ec      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007992:	4b53      	ldr	r3, [pc, #332]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1f0      	bne.n	8007980 <HAL_RCC_OscConfig+0x10c>
 800799e:	e000      	b.n	80079a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d063      	beq.n	8007a76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80079ae:	4b4c      	ldr	r3, [pc, #304]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f003 030c 	and.w	r3, r3, #12
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00b      	beq.n	80079d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80079ba:	4b49      	ldr	r3, [pc, #292]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	f003 030c 	and.w	r3, r3, #12
 80079c2:	2b08      	cmp	r3, #8
 80079c4:	d11c      	bne.n	8007a00 <HAL_RCC_OscConfig+0x18c>
 80079c6:	4b46      	ldr	r3, [pc, #280]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d116      	bne.n	8007a00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079d2:	4b43      	ldr	r3, [pc, #268]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d005      	beq.n	80079ea <HAL_RCC_OscConfig+0x176>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d001      	beq.n	80079ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e1c0      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079ea:	4b3d      	ldr	r3, [pc, #244]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	00db      	lsls	r3, r3, #3
 80079f8:	4939      	ldr	r1, [pc, #228]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 80079fa:	4313      	orrs	r3, r2
 80079fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079fe:	e03a      	b.n	8007a76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d020      	beq.n	8007a4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a08:	4b36      	ldr	r3, [pc, #216]	; (8007ae4 <HAL_RCC_OscConfig+0x270>)
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a0e:	f7ff f9b7 	bl	8006d80 <HAL_GetTick>
 8007a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a14:	e008      	b.n	8007a28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a16:	f7ff f9b3 	bl	8006d80 <HAL_GetTick>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d901      	bls.n	8007a28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e1a1      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a28:	4b2d      	ldr	r3, [pc, #180]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d0f0      	beq.n	8007a16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a34:	4b2a      	ldr	r3, [pc, #168]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	00db      	lsls	r3, r3, #3
 8007a42:	4927      	ldr	r1, [pc, #156]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	600b      	str	r3, [r1, #0]
 8007a48:	e015      	b.n	8007a76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a4a:	4b26      	ldr	r3, [pc, #152]	; (8007ae4 <HAL_RCC_OscConfig+0x270>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a50:	f7ff f996 	bl	8006d80 <HAL_GetTick>
 8007a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a56:	e008      	b.n	8007a6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a58:	f7ff f992 	bl	8006d80 <HAL_GetTick>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d901      	bls.n	8007a6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007a66:	2303      	movs	r3, #3
 8007a68:	e180      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a6a:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1f0      	bne.n	8007a58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0308 	and.w	r3, r3, #8
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d03a      	beq.n	8007af8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	699b      	ldr	r3, [r3, #24]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d019      	beq.n	8007abe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a8a:	4b17      	ldr	r3, [pc, #92]	; (8007ae8 <HAL_RCC_OscConfig+0x274>)
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a90:	f7ff f976 	bl	8006d80 <HAL_GetTick>
 8007a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a96:	e008      	b.n	8007aaa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a98:	f7ff f972 	bl	8006d80 <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e160      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007aaa:	4b0d      	ldr	r3, [pc, #52]	; (8007ae0 <HAL_RCC_OscConfig+0x26c>)
 8007aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aae:	f003 0302 	and.w	r3, r3, #2
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d0f0      	beq.n	8007a98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007ab6:	2001      	movs	r0, #1
 8007ab8:	f000 face 	bl	8008058 <RCC_Delay>
 8007abc:	e01c      	b.n	8007af8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007abe:	4b0a      	ldr	r3, [pc, #40]	; (8007ae8 <HAL_RCC_OscConfig+0x274>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ac4:	f7ff f95c 	bl	8006d80 <HAL_GetTick>
 8007ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007aca:	e00f      	b.n	8007aec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007acc:	f7ff f958 	bl	8006d80 <HAL_GetTick>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	1ad3      	subs	r3, r2, r3
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d908      	bls.n	8007aec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e146      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
 8007ade:	bf00      	nop
 8007ae0:	40021000 	.word	0x40021000
 8007ae4:	42420000 	.word	0x42420000
 8007ae8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007aec:	4b92      	ldr	r3, [pc, #584]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af0:	f003 0302 	and.w	r3, r3, #2
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1e9      	bne.n	8007acc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0304 	and.w	r3, r3, #4
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 80a6 	beq.w	8007c52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b06:	2300      	movs	r3, #0
 8007b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b0a:	4b8b      	ldr	r3, [pc, #556]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b0c:	69db      	ldr	r3, [r3, #28]
 8007b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10d      	bne.n	8007b32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b16:	4b88      	ldr	r3, [pc, #544]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	4a87      	ldr	r2, [pc, #540]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b20:	61d3      	str	r3, [r2, #28]
 8007b22:	4b85      	ldr	r3, [pc, #532]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b2a:	60bb      	str	r3, [r7, #8]
 8007b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b32:	4b82      	ldr	r3, [pc, #520]	; (8007d3c <HAL_RCC_OscConfig+0x4c8>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d118      	bne.n	8007b70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b3e:	4b7f      	ldr	r3, [pc, #508]	; (8007d3c <HAL_RCC_OscConfig+0x4c8>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a7e      	ldr	r2, [pc, #504]	; (8007d3c <HAL_RCC_OscConfig+0x4c8>)
 8007b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b4a:	f7ff f919 	bl	8006d80 <HAL_GetTick>
 8007b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b50:	e008      	b.n	8007b64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b52:	f7ff f915 	bl	8006d80 <HAL_GetTick>
 8007b56:	4602      	mov	r2, r0
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	1ad3      	subs	r3, r2, r3
 8007b5c:	2b64      	cmp	r3, #100	; 0x64
 8007b5e:	d901      	bls.n	8007b64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007b60:	2303      	movs	r3, #3
 8007b62:	e103      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b64:	4b75      	ldr	r3, [pc, #468]	; (8007d3c <HAL_RCC_OscConfig+0x4c8>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d0f0      	beq.n	8007b52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d106      	bne.n	8007b86 <HAL_RCC_OscConfig+0x312>
 8007b78:	4b6f      	ldr	r3, [pc, #444]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
 8007b7c:	4a6e      	ldr	r2, [pc, #440]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b7e:	f043 0301 	orr.w	r3, r3, #1
 8007b82:	6213      	str	r3, [r2, #32]
 8007b84:	e02d      	b.n	8007be2 <HAL_RCC_OscConfig+0x36e>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d10c      	bne.n	8007ba8 <HAL_RCC_OscConfig+0x334>
 8007b8e:	4b6a      	ldr	r3, [pc, #424]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	4a69      	ldr	r2, [pc, #420]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b94:	f023 0301 	bic.w	r3, r3, #1
 8007b98:	6213      	str	r3, [r2, #32]
 8007b9a:	4b67      	ldr	r3, [pc, #412]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	4a66      	ldr	r2, [pc, #408]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007ba0:	f023 0304 	bic.w	r3, r3, #4
 8007ba4:	6213      	str	r3, [r2, #32]
 8007ba6:	e01c      	b.n	8007be2 <HAL_RCC_OscConfig+0x36e>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	2b05      	cmp	r3, #5
 8007bae:	d10c      	bne.n	8007bca <HAL_RCC_OscConfig+0x356>
 8007bb0:	4b61      	ldr	r3, [pc, #388]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	4a60      	ldr	r2, [pc, #384]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bb6:	f043 0304 	orr.w	r3, r3, #4
 8007bba:	6213      	str	r3, [r2, #32]
 8007bbc:	4b5e      	ldr	r3, [pc, #376]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bbe:	6a1b      	ldr	r3, [r3, #32]
 8007bc0:	4a5d      	ldr	r2, [pc, #372]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bc2:	f043 0301 	orr.w	r3, r3, #1
 8007bc6:	6213      	str	r3, [r2, #32]
 8007bc8:	e00b      	b.n	8007be2 <HAL_RCC_OscConfig+0x36e>
 8007bca:	4b5b      	ldr	r3, [pc, #364]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	4a5a      	ldr	r2, [pc, #360]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bd0:	f023 0301 	bic.w	r3, r3, #1
 8007bd4:	6213      	str	r3, [r2, #32]
 8007bd6:	4b58      	ldr	r3, [pc, #352]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bd8:	6a1b      	ldr	r3, [r3, #32]
 8007bda:	4a57      	ldr	r2, [pc, #348]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007bdc:	f023 0304 	bic.w	r3, r3, #4
 8007be0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d015      	beq.n	8007c16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bea:	f7ff f8c9 	bl	8006d80 <HAL_GetTick>
 8007bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bf0:	e00a      	b.n	8007c08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bf2:	f7ff f8c5 	bl	8006d80 <HAL_GetTick>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d901      	bls.n	8007c08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e0b1      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c08:	4b4b      	ldr	r3, [pc, #300]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c0a:	6a1b      	ldr	r3, [r3, #32]
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0ee      	beq.n	8007bf2 <HAL_RCC_OscConfig+0x37e>
 8007c14:	e014      	b.n	8007c40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c16:	f7ff f8b3 	bl	8006d80 <HAL_GetTick>
 8007c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c1c:	e00a      	b.n	8007c34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c1e:	f7ff f8af 	bl	8006d80 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d901      	bls.n	8007c34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e09b      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c34:	4b40      	ldr	r3, [pc, #256]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f003 0302 	and.w	r3, r3, #2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1ee      	bne.n	8007c1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007c40:	7dfb      	ldrb	r3, [r7, #23]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d105      	bne.n	8007c52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c46:	4b3c      	ldr	r3, [pc, #240]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c48:	69db      	ldr	r3, [r3, #28]
 8007c4a:	4a3b      	ldr	r2, [pc, #236]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	69db      	ldr	r3, [r3, #28]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 8087 	beq.w	8007d6a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c5c:	4b36      	ldr	r3, [pc, #216]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	f003 030c 	and.w	r3, r3, #12
 8007c64:	2b08      	cmp	r3, #8
 8007c66:	d061      	beq.n	8007d2c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	2b02      	cmp	r3, #2
 8007c6e:	d146      	bne.n	8007cfe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c70:	4b33      	ldr	r3, [pc, #204]	; (8007d40 <HAL_RCC_OscConfig+0x4cc>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c76:	f7ff f883 	bl	8006d80 <HAL_GetTick>
 8007c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007c7c:	e008      	b.n	8007c90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c7e:	f7ff f87f 	bl	8006d80 <HAL_GetTick>
 8007c82:	4602      	mov	r2, r0
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d901      	bls.n	8007c90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007c8c:	2303      	movs	r3, #3
 8007c8e:	e06d      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007c90:	4b29      	ldr	r3, [pc, #164]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1f0      	bne.n	8007c7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ca4:	d108      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007ca6:	4b24      	ldr	r3, [pc, #144]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	4921      	ldr	r1, [pc, #132]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cb8:	4b1f      	ldr	r3, [pc, #124]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a19      	ldr	r1, [r3, #32]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc8:	430b      	orrs	r3, r1
 8007cca:	491b      	ldr	r1, [pc, #108]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cd0:	4b1b      	ldr	r3, [pc, #108]	; (8007d40 <HAL_RCC_OscConfig+0x4cc>)
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cd6:	f7ff f853 	bl	8006d80 <HAL_GetTick>
 8007cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007cdc:	e008      	b.n	8007cf0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cde:	f7ff f84f 	bl	8006d80 <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	2b02      	cmp	r3, #2
 8007cea:	d901      	bls.n	8007cf0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e03d      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007cf0:	4b11      	ldr	r3, [pc, #68]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d0f0      	beq.n	8007cde <HAL_RCC_OscConfig+0x46a>
 8007cfc:	e035      	b.n	8007d6a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cfe:	4b10      	ldr	r3, [pc, #64]	; (8007d40 <HAL_RCC_OscConfig+0x4cc>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d04:	f7ff f83c 	bl	8006d80 <HAL_GetTick>
 8007d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d0a:	e008      	b.n	8007d1e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d0c:	f7ff f838 	bl	8006d80 <HAL_GetTick>
 8007d10:	4602      	mov	r2, r0
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d901      	bls.n	8007d1e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e026      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007d1e:	4b06      	ldr	r3, [pc, #24]	; (8007d38 <HAL_RCC_OscConfig+0x4c4>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1f0      	bne.n	8007d0c <HAL_RCC_OscConfig+0x498>
 8007d2a:	e01e      	b.n	8007d6a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d107      	bne.n	8007d44 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e019      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
 8007d38:	40021000 	.word	0x40021000
 8007d3c:	40007000 	.word	0x40007000
 8007d40:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007d44:	4b0b      	ldr	r3, [pc, #44]	; (8007d74 <HAL_RCC_OscConfig+0x500>)
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d106      	bne.n	8007d66 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d001      	beq.n	8007d6a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e000      	b.n	8007d6c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3718      	adds	r7, #24
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	40021000 	.word	0x40021000

08007d78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d101      	bne.n	8007d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e0d0      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d8c:	4b6a      	ldr	r3, [pc, #424]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d910      	bls.n	8007dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d9a:	4b67      	ldr	r3, [pc, #412]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f023 0207 	bic.w	r2, r3, #7
 8007da2:	4965      	ldr	r1, [pc, #404]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007daa:	4b63      	ldr	r3, [pc, #396]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0307 	and.w	r3, r3, #7
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d001      	beq.n	8007dbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e0b8      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0302 	and.w	r3, r3, #2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d020      	beq.n	8007e0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0304 	and.w	r3, r3, #4
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007dd4:	4b59      	ldr	r3, [pc, #356]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	4a58      	ldr	r2, [pc, #352]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007dda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007dde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0308 	and.w	r3, r3, #8
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007dec:	4b53      	ldr	r3, [pc, #332]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	4a52      	ldr	r2, [pc, #328]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007df2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007df6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007df8:	4b50      	ldr	r3, [pc, #320]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	494d      	ldr	r1, [pc, #308]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e06:	4313      	orrs	r3, r2
 8007e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d040      	beq.n	8007e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d107      	bne.n	8007e2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e1e:	4b47      	ldr	r3, [pc, #284]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d115      	bne.n	8007e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e07f      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d107      	bne.n	8007e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e36:	4b41      	ldr	r3, [pc, #260]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d109      	bne.n	8007e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e073      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e46:	4b3d      	ldr	r3, [pc, #244]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 0302 	and.w	r3, r3, #2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d101      	bne.n	8007e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e06b      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e56:	4b39      	ldr	r3, [pc, #228]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	f023 0203 	bic.w	r2, r3, #3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	4936      	ldr	r1, [pc, #216]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e68:	f7fe ff8a 	bl	8006d80 <HAL_GetTick>
 8007e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e6e:	e00a      	b.n	8007e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e70:	f7fe ff86 	bl	8006d80 <HAL_GetTick>
 8007e74:	4602      	mov	r2, r0
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	1ad3      	subs	r3, r2, r3
 8007e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d901      	bls.n	8007e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e053      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e86:	4b2d      	ldr	r3, [pc, #180]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	f003 020c 	and.w	r2, r3, #12
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d1eb      	bne.n	8007e70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e98:	4b27      	ldr	r3, [pc, #156]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0307 	and.w	r3, r3, #7
 8007ea0:	683a      	ldr	r2, [r7, #0]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d210      	bcs.n	8007ec8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ea6:	4b24      	ldr	r3, [pc, #144]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f023 0207 	bic.w	r2, r3, #7
 8007eae:	4922      	ldr	r1, [pc, #136]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eb6:	4b20      	ldr	r3, [pc, #128]	; (8007f38 <HAL_RCC_ClockConfig+0x1c0>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 0307 	and.w	r3, r3, #7
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d001      	beq.n	8007ec8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e032      	b.n	8007f2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d008      	beq.n	8007ee6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ed4:	4b19      	ldr	r3, [pc, #100]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	4916      	ldr	r1, [pc, #88]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d009      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007ef2:	4b12      	ldr	r3, [pc, #72]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	691b      	ldr	r3, [r3, #16]
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	490e      	ldr	r1, [pc, #56]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007f06:	f000 f821 	bl	8007f4c <HAL_RCC_GetSysClockFreq>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	4b0b      	ldr	r3, [pc, #44]	; (8007f3c <HAL_RCC_ClockConfig+0x1c4>)
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	091b      	lsrs	r3, r3, #4
 8007f12:	f003 030f 	and.w	r3, r3, #15
 8007f16:	490a      	ldr	r1, [pc, #40]	; (8007f40 <HAL_RCC_ClockConfig+0x1c8>)
 8007f18:	5ccb      	ldrb	r3, [r1, r3]
 8007f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f1e:	4a09      	ldr	r2, [pc, #36]	; (8007f44 <HAL_RCC_ClockConfig+0x1cc>)
 8007f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007f22:	4b09      	ldr	r3, [pc, #36]	; (8007f48 <HAL_RCC_ClockConfig+0x1d0>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7fe fee8 	bl	8006cfc <HAL_InitTick>

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	40022000 	.word	0x40022000
 8007f3c:	40021000 	.word	0x40021000
 8007f40:	0800f4bc 	.word	0x0800f4bc
 8007f44:	20000000 	.word	0x20000000
 8007f48:	2000000c 	.word	0x2000000c

08007f4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b087      	sub	sp, #28
 8007f50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007f52:	2300      	movs	r3, #0
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	2300      	movs	r3, #0
 8007f58:	60bb      	str	r3, [r7, #8]
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	617b      	str	r3, [r7, #20]
 8007f5e:	2300      	movs	r3, #0
 8007f60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007f66:	4b1e      	ldr	r3, [pc, #120]	; (8007fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f003 030c 	and.w	r3, r3, #12
 8007f72:	2b04      	cmp	r3, #4
 8007f74:	d002      	beq.n	8007f7c <HAL_RCC_GetSysClockFreq+0x30>
 8007f76:	2b08      	cmp	r3, #8
 8007f78:	d003      	beq.n	8007f82 <HAL_RCC_GetSysClockFreq+0x36>
 8007f7a:	e027      	b.n	8007fcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007f7c:	4b19      	ldr	r3, [pc, #100]	; (8007fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007f7e:	613b      	str	r3, [r7, #16]
      break;
 8007f80:	e027      	b.n	8007fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	0c9b      	lsrs	r3, r3, #18
 8007f86:	f003 030f 	and.w	r3, r3, #15
 8007f8a:	4a17      	ldr	r2, [pc, #92]	; (8007fe8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007f8c:	5cd3      	ldrb	r3, [r2, r3]
 8007f8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d010      	beq.n	8007fbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007f9a:	4b11      	ldr	r3, [pc, #68]	; (8007fe0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	0c5b      	lsrs	r3, r3, #17
 8007fa0:	f003 0301 	and.w	r3, r3, #1
 8007fa4:	4a11      	ldr	r2, [pc, #68]	; (8007fec <HAL_RCC_GetSysClockFreq+0xa0>)
 8007fa6:	5cd3      	ldrb	r3, [r2, r3]
 8007fa8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a0d      	ldr	r2, [pc, #52]	; (8007fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007fae:	fb03 f202 	mul.w	r2, r3, r2
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	e004      	b.n	8007fc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a0c      	ldr	r2, [pc, #48]	; (8007ff0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007fc0:	fb02 f303 	mul.w	r3, r2, r3
 8007fc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	613b      	str	r3, [r7, #16]
      break;
 8007fca:	e002      	b.n	8007fd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007fcc:	4b05      	ldr	r3, [pc, #20]	; (8007fe4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007fce:	613b      	str	r3, [r7, #16]
      break;
 8007fd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fd2:	693b      	ldr	r3, [r7, #16]
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	371c      	adds	r7, #28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	40021000 	.word	0x40021000
 8007fe4:	007a1200 	.word	0x007a1200
 8007fe8:	08012454 	.word	0x08012454
 8007fec:	08012464 	.word	0x08012464
 8007ff0:	003d0900 	.word	0x003d0900

08007ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ff8:	4b02      	ldr	r3, [pc, #8]	; (8008004 <HAL_RCC_GetHCLKFreq+0x10>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bc80      	pop	{r7}
 8008002:	4770      	bx	lr
 8008004:	20000000 	.word	0x20000000

08008008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800800c:	f7ff fff2 	bl	8007ff4 <HAL_RCC_GetHCLKFreq>
 8008010:	4602      	mov	r2, r0
 8008012:	4b05      	ldr	r3, [pc, #20]	; (8008028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	0a1b      	lsrs	r3, r3, #8
 8008018:	f003 0307 	and.w	r3, r3, #7
 800801c:	4903      	ldr	r1, [pc, #12]	; (800802c <HAL_RCC_GetPCLK1Freq+0x24>)
 800801e:	5ccb      	ldrb	r3, [r1, r3]
 8008020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008024:	4618      	mov	r0, r3
 8008026:	bd80      	pop	{r7, pc}
 8008028:	40021000 	.word	0x40021000
 800802c:	0800f4cc 	.word	0x0800f4cc

08008030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008034:	f7ff ffde 	bl	8007ff4 <HAL_RCC_GetHCLKFreq>
 8008038:	4602      	mov	r2, r0
 800803a:	4b05      	ldr	r3, [pc, #20]	; (8008050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	0adb      	lsrs	r3, r3, #11
 8008040:	f003 0307 	and.w	r3, r3, #7
 8008044:	4903      	ldr	r1, [pc, #12]	; (8008054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008046:	5ccb      	ldrb	r3, [r1, r3]
 8008048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800804c:	4618      	mov	r0, r3
 800804e:	bd80      	pop	{r7, pc}
 8008050:	40021000 	.word	0x40021000
 8008054:	0800f4cc 	.word	0x0800f4cc

08008058 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008060:	4b0a      	ldr	r3, [pc, #40]	; (800808c <RCC_Delay+0x34>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a0a      	ldr	r2, [pc, #40]	; (8008090 <RCC_Delay+0x38>)
 8008066:	fba2 2303 	umull	r2, r3, r2, r3
 800806a:	0a5b      	lsrs	r3, r3, #9
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	fb02 f303 	mul.w	r3, r2, r3
 8008072:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008074:	bf00      	nop
  }
  while (Delay --);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	1e5a      	subs	r2, r3, #1
 800807a:	60fa      	str	r2, [r7, #12]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1f9      	bne.n	8008074 <RCC_Delay+0x1c>
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	3714      	adds	r7, #20
 8008086:	46bd      	mov	sp, r7
 8008088:	bc80      	pop	{r7}
 800808a:	4770      	bx	lr
 800808c:	20000000 	.word	0x20000000
 8008090:	10624dd3 	.word	0x10624dd3

08008094 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d004      	beq.n	80080b0 <HAL_SRAM_Init+0x1c>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ae:	d101      	bne.n	80080b4 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e038      	b.n	8008126 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d106      	bne.n	80080ce <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f7f9 f941 	bl	8001350 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	3308      	adds	r3, #8
 80080d6:	4619      	mov	r1, r3
 80080d8:	4610      	mov	r0, r2
 80080da:	f002 facd 	bl	800a678 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6818      	ldr	r0, [r3, #0]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	461a      	mov	r2, r3
 80080e8:	68b9      	ldr	r1, [r7, #8]
 80080ea:	f002 fb2f 	bl	800a74c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6858      	ldr	r0, [r3, #4]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	689a      	ldr	r2, [r3, #8]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080fa:	6879      	ldr	r1, [r7, #4]
 80080fc:	f002 fb5a 	bl	800a7b4 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	6892      	ldr	r2, [r2, #8]
 8008108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	6892      	ldr	r2, [r2, #8]
 8008114:	f041 0101 	orr.w	r1, r1, #1
 8008118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b082      	sub	sp, #8
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d101      	bne.n	8008140 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e041      	b.n	80081c4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d106      	bne.n	800815a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7fa fea7 	bl	8002ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2202      	movs	r2, #2
 800815e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	3304      	adds	r3, #4
 800816a:	4619      	mov	r1, r3
 800816c:	4610      	mov	r0, r2
 800816e:	f000 ff41 	bl	8008ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2201      	movs	r2, #1
 8008186:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2201      	movs	r2, #1
 80081ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d001      	beq.n	80081e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e044      	b.n	800826e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2202      	movs	r2, #2
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68da      	ldr	r2, [r3, #12]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f042 0201 	orr.w	r2, r2, #1
 80081fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a1d      	ldr	r2, [pc, #116]	; (8008278 <HAL_TIM_Base_Start_IT+0xac>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d018      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x6c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a1c      	ldr	r2, [pc, #112]	; (800827c <HAL_TIM_Base_Start_IT+0xb0>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d013      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x6c>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008218:	d00e      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x6c>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a18      	ldr	r2, [pc, #96]	; (8008280 <HAL_TIM_Base_Start_IT+0xb4>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d009      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x6c>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a16      	ldr	r2, [pc, #88]	; (8008284 <HAL_TIM_Base_Start_IT+0xb8>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d004      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x6c>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a15      	ldr	r2, [pc, #84]	; (8008288 <HAL_TIM_Base_Start_IT+0xbc>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d111      	bne.n	800825c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	f003 0307 	and.w	r3, r3, #7
 8008242:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2b06      	cmp	r3, #6
 8008248:	d010      	beq.n	800826c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f042 0201 	orr.w	r2, r2, #1
 8008258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800825a:	e007      	b.n	800826c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f042 0201 	orr.w	r2, r2, #1
 800826a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	bc80      	pop	{r7}
 8008276:	4770      	bx	lr
 8008278:	40012c00 	.word	0x40012c00
 800827c:	40013400 	.word	0x40013400
 8008280:	40000400 	.word	0x40000400
 8008284:	40000800 	.word	0x40000800
 8008288:	40000c00 	.word	0x40000c00

0800828c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d101      	bne.n	800829e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e041      	b.n	8008322 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d106      	bne.n	80082b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 f839 	bl	800832a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2202      	movs	r2, #2
 80082bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	3304      	adds	r3, #4
 80082c8:	4619      	mov	r1, r3
 80082ca:	4610      	mov	r0, r2
 80082cc:	f000 fe92 	bl	8008ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800832a:	b480      	push	{r7}
 800832c:	b083      	sub	sp, #12
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008332:	bf00      	nop
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	bc80      	pop	{r7}
 800833a:	4770      	bx	lr

0800833c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d109      	bne.n	8008360 <HAL_TIM_PWM_Start+0x24>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008352:	b2db      	uxtb	r3, r3
 8008354:	2b01      	cmp	r3, #1
 8008356:	bf14      	ite	ne
 8008358:	2301      	movne	r3, #1
 800835a:	2300      	moveq	r3, #0
 800835c:	b2db      	uxtb	r3, r3
 800835e:	e022      	b.n	80083a6 <HAL_TIM_PWM_Start+0x6a>
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	2b04      	cmp	r3, #4
 8008364:	d109      	bne.n	800837a <HAL_TIM_PWM_Start+0x3e>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800836c:	b2db      	uxtb	r3, r3
 800836e:	2b01      	cmp	r3, #1
 8008370:	bf14      	ite	ne
 8008372:	2301      	movne	r3, #1
 8008374:	2300      	moveq	r3, #0
 8008376:	b2db      	uxtb	r3, r3
 8008378:	e015      	b.n	80083a6 <HAL_TIM_PWM_Start+0x6a>
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	2b08      	cmp	r3, #8
 800837e:	d109      	bne.n	8008394 <HAL_TIM_PWM_Start+0x58>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008386:	b2db      	uxtb	r3, r3
 8008388:	2b01      	cmp	r3, #1
 800838a:	bf14      	ite	ne
 800838c:	2301      	movne	r3, #1
 800838e:	2300      	moveq	r3, #0
 8008390:	b2db      	uxtb	r3, r3
 8008392:	e008      	b.n	80083a6 <HAL_TIM_PWM_Start+0x6a>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800839a:	b2db      	uxtb	r3, r3
 800839c:	2b01      	cmp	r3, #1
 800839e:	bf14      	ite	ne
 80083a0:	2301      	movne	r3, #1
 80083a2:	2300      	moveq	r3, #0
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e072      	b.n	8008494 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d104      	bne.n	80083be <HAL_TIM_PWM_Start+0x82>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083bc:	e013      	b.n	80083e6 <HAL_TIM_PWM_Start+0xaa>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b04      	cmp	r3, #4
 80083c2:	d104      	bne.n	80083ce <HAL_TIM_PWM_Start+0x92>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083cc:	e00b      	b.n	80083e6 <HAL_TIM_PWM_Start+0xaa>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b08      	cmp	r3, #8
 80083d2:	d104      	bne.n	80083de <HAL_TIM_PWM_Start+0xa2>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083dc:	e003      	b.n	80083e6 <HAL_TIM_PWM_Start+0xaa>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2202      	movs	r2, #2
 80083e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2201      	movs	r2, #1
 80083ec:	6839      	ldr	r1, [r7, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 f9d5 	bl	800979e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a28      	ldr	r2, [pc, #160]	; (800849c <HAL_TIM_PWM_Start+0x160>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d004      	beq.n	8008408 <HAL_TIM_PWM_Start+0xcc>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a27      	ldr	r2, [pc, #156]	; (80084a0 <HAL_TIM_PWM_Start+0x164>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d101      	bne.n	800840c <HAL_TIM_PWM_Start+0xd0>
 8008408:	2301      	movs	r3, #1
 800840a:	e000      	b.n	800840e <HAL_TIM_PWM_Start+0xd2>
 800840c:	2300      	movs	r3, #0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008420:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a1d      	ldr	r2, [pc, #116]	; (800849c <HAL_TIM_PWM_Start+0x160>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d018      	beq.n	800845e <HAL_TIM_PWM_Start+0x122>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a1b      	ldr	r2, [pc, #108]	; (80084a0 <HAL_TIM_PWM_Start+0x164>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d013      	beq.n	800845e <HAL_TIM_PWM_Start+0x122>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800843e:	d00e      	beq.n	800845e <HAL_TIM_PWM_Start+0x122>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a17      	ldr	r2, [pc, #92]	; (80084a4 <HAL_TIM_PWM_Start+0x168>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d009      	beq.n	800845e <HAL_TIM_PWM_Start+0x122>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a16      	ldr	r2, [pc, #88]	; (80084a8 <HAL_TIM_PWM_Start+0x16c>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d004      	beq.n	800845e <HAL_TIM_PWM_Start+0x122>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a14      	ldr	r2, [pc, #80]	; (80084ac <HAL_TIM_PWM_Start+0x170>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d111      	bne.n	8008482 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	f003 0307 	and.w	r3, r3, #7
 8008468:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2b06      	cmp	r3, #6
 800846e:	d010      	beq.n	8008492 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f042 0201 	orr.w	r2, r2, #1
 800847e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008480:	e007      	b.n	8008492 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f042 0201 	orr.w	r2, r2, #1
 8008490:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008492:	2300      	movs	r3, #0
}
 8008494:	4618      	mov	r0, r3
 8008496:	3710      	adds	r7, #16
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}
 800849c:	40012c00 	.word	0x40012c00
 80084a0:	40013400 	.word	0x40013400
 80084a4:	40000400 	.word	0x40000400
 80084a8:	40000800 	.word	0x40000800
 80084ac:	40000c00 	.word	0x40000c00

080084b0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b082      	sub	sp, #8
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e041      	b.n	8008546 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d106      	bne.n	80084dc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f839 	bl	800854e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	3304      	adds	r3, #4
 80084ec:	4619      	mov	r1, r3
 80084ee:	4610      	mov	r0, r2
 80084f0:	f000 fd80 	bl	8008ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008556:	bf00      	nop
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	bc80      	pop	{r7}
 800855e:	4770      	bx	lr

08008560 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800856a:	2300      	movs	r3, #0
 800856c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d104      	bne.n	800857e <HAL_TIM_IC_Start_IT+0x1e>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800857a:	b2db      	uxtb	r3, r3
 800857c:	e013      	b.n	80085a6 <HAL_TIM_IC_Start_IT+0x46>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b04      	cmp	r3, #4
 8008582:	d104      	bne.n	800858e <HAL_TIM_IC_Start_IT+0x2e>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800858a:	b2db      	uxtb	r3, r3
 800858c:	e00b      	b.n	80085a6 <HAL_TIM_IC_Start_IT+0x46>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b08      	cmp	r3, #8
 8008592:	d104      	bne.n	800859e <HAL_TIM_IC_Start_IT+0x3e>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800859a:	b2db      	uxtb	r3, r3
 800859c:	e003      	b.n	80085a6 <HAL_TIM_IC_Start_IT+0x46>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d104      	bne.n	80085b8 <HAL_TIM_IC_Start_IT+0x58>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	e013      	b.n	80085e0 <HAL_TIM_IC_Start_IT+0x80>
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	2b04      	cmp	r3, #4
 80085bc:	d104      	bne.n	80085c8 <HAL_TIM_IC_Start_IT+0x68>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	e00b      	b.n	80085e0 <HAL_TIM_IC_Start_IT+0x80>
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d104      	bne.n	80085d8 <HAL_TIM_IC_Start_IT+0x78>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	e003      	b.n	80085e0 <HAL_TIM_IC_Start_IT+0x80>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80085e2:	7bbb      	ldrb	r3, [r7, #14]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d102      	bne.n	80085ee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80085e8:	7b7b      	ldrb	r3, [r7, #13]
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d001      	beq.n	80085f2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	e0c2      	b.n	8008778 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d104      	bne.n	8008602 <HAL_TIM_IC_Start_IT+0xa2>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2202      	movs	r2, #2
 80085fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008600:	e013      	b.n	800862a <HAL_TIM_IC_Start_IT+0xca>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b04      	cmp	r3, #4
 8008606:	d104      	bne.n	8008612 <HAL_TIM_IC_Start_IT+0xb2>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2202      	movs	r2, #2
 800860c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008610:	e00b      	b.n	800862a <HAL_TIM_IC_Start_IT+0xca>
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	2b08      	cmp	r3, #8
 8008616:	d104      	bne.n	8008622 <HAL_TIM_IC_Start_IT+0xc2>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2202      	movs	r2, #2
 800861c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008620:	e003      	b.n	800862a <HAL_TIM_IC_Start_IT+0xca>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2202      	movs	r2, #2
 8008626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d104      	bne.n	800863a <HAL_TIM_IC_Start_IT+0xda>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2202      	movs	r2, #2
 8008634:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008638:	e013      	b.n	8008662 <HAL_TIM_IC_Start_IT+0x102>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b04      	cmp	r3, #4
 800863e:	d104      	bne.n	800864a <HAL_TIM_IC_Start_IT+0xea>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2202      	movs	r2, #2
 8008644:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008648:	e00b      	b.n	8008662 <HAL_TIM_IC_Start_IT+0x102>
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	2b08      	cmp	r3, #8
 800864e:	d104      	bne.n	800865a <HAL_TIM_IC_Start_IT+0xfa>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008658:	e003      	b.n	8008662 <HAL_TIM_IC_Start_IT+0x102>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2202      	movs	r2, #2
 800865e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b0c      	cmp	r3, #12
 8008666:	d841      	bhi.n	80086ec <HAL_TIM_IC_Start_IT+0x18c>
 8008668:	a201      	add	r2, pc, #4	; (adr r2, 8008670 <HAL_TIM_IC_Start_IT+0x110>)
 800866a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866e:	bf00      	nop
 8008670:	080086a5 	.word	0x080086a5
 8008674:	080086ed 	.word	0x080086ed
 8008678:	080086ed 	.word	0x080086ed
 800867c:	080086ed 	.word	0x080086ed
 8008680:	080086b7 	.word	0x080086b7
 8008684:	080086ed 	.word	0x080086ed
 8008688:	080086ed 	.word	0x080086ed
 800868c:	080086ed 	.word	0x080086ed
 8008690:	080086c9 	.word	0x080086c9
 8008694:	080086ed 	.word	0x080086ed
 8008698:	080086ed 	.word	0x080086ed
 800869c:	080086ed 	.word	0x080086ed
 80086a0:	080086db 	.word	0x080086db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68da      	ldr	r2, [r3, #12]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f042 0202 	orr.w	r2, r2, #2
 80086b2:	60da      	str	r2, [r3, #12]
      break;
 80086b4:	e01d      	b.n	80086f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68da      	ldr	r2, [r3, #12]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f042 0204 	orr.w	r2, r2, #4
 80086c4:	60da      	str	r2, [r3, #12]
      break;
 80086c6:	e014      	b.n	80086f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68da      	ldr	r2, [r3, #12]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f042 0208 	orr.w	r2, r2, #8
 80086d6:	60da      	str	r2, [r3, #12]
      break;
 80086d8:	e00b      	b.n	80086f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68da      	ldr	r2, [r3, #12]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f042 0210 	orr.w	r2, r2, #16
 80086e8:	60da      	str	r2, [r3, #12]
      break;
 80086ea:	e002      	b.n	80086f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	73fb      	strb	r3, [r7, #15]
      break;
 80086f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d13e      	bne.n	8008776 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2201      	movs	r2, #1
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	4618      	mov	r0, r3
 8008702:	f001 f84c 	bl	800979e <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a1d      	ldr	r2, [pc, #116]	; (8008780 <HAL_TIM_IC_Start_IT+0x220>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d018      	beq.n	8008742 <HAL_TIM_IC_Start_IT+0x1e2>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a1b      	ldr	r2, [pc, #108]	; (8008784 <HAL_TIM_IC_Start_IT+0x224>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d013      	beq.n	8008742 <HAL_TIM_IC_Start_IT+0x1e2>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008722:	d00e      	beq.n	8008742 <HAL_TIM_IC_Start_IT+0x1e2>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a17      	ldr	r2, [pc, #92]	; (8008788 <HAL_TIM_IC_Start_IT+0x228>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d009      	beq.n	8008742 <HAL_TIM_IC_Start_IT+0x1e2>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a16      	ldr	r2, [pc, #88]	; (800878c <HAL_TIM_IC_Start_IT+0x22c>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d004      	beq.n	8008742 <HAL_TIM_IC_Start_IT+0x1e2>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a14      	ldr	r2, [pc, #80]	; (8008790 <HAL_TIM_IC_Start_IT+0x230>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d111      	bne.n	8008766 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2b06      	cmp	r3, #6
 8008752:	d010      	beq.n	8008776 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f042 0201 	orr.w	r2, r2, #1
 8008762:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008764:	e007      	b.n	8008776 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f042 0201 	orr.w	r2, r2, #1
 8008774:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008776:	7bfb      	ldrb	r3, [r7, #15]
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	40012c00 	.word	0x40012c00
 8008784:	40013400 	.word	0x40013400
 8008788:	40000400 	.word	0x40000400
 800878c:	40000800 	.word	0x40000800
 8008790:	40000c00 	.word	0x40000c00

08008794 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d101      	bne.n	80087a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e093      	b.n	80088d0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d106      	bne.n	80087c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f7fa fbeb 	bl	8002f98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2202      	movs	r2, #2
 80087c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	6812      	ldr	r2, [r2, #0]
 80087d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087d8:	f023 0307 	bic.w	r3, r3, #7
 80087dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	3304      	adds	r3, #4
 80087e6:	4619      	mov	r1, r3
 80087e8:	4610      	mov	r0, r2
 80087ea:	f000 fc03 	bl	8008ff4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	6a1b      	ldr	r3, [r3, #32]
 8008804:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	4313      	orrs	r3, r2
 800880e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008816:	f023 0303 	bic.w	r3, r3, #3
 800881a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	021b      	lsls	r3, r3, #8
 8008826:	4313      	orrs	r3, r2
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4313      	orrs	r3, r2
 800882c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008834:	f023 030c 	bic.w	r3, r3, #12
 8008838:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008840:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008844:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	68da      	ldr	r2, [r3, #12]
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	69db      	ldr	r3, [r3, #28]
 800884e:	021b      	lsls	r3, r3, #8
 8008850:	4313      	orrs	r3, r2
 8008852:	693a      	ldr	r2, [r7, #16]
 8008854:	4313      	orrs	r3, r2
 8008856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	691b      	ldr	r3, [r3, #16]
 800885c:	011a      	lsls	r2, r3, #4
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	6a1b      	ldr	r3, [r3, #32]
 8008862:	031b      	lsls	r3, r3, #12
 8008864:	4313      	orrs	r3, r2
 8008866:	693a      	ldr	r2, [r7, #16]
 8008868:	4313      	orrs	r3, r2
 800886a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008872:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685a      	ldr	r2, [r3, #4]
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	011b      	lsls	r3, r3, #4
 800887e:	4313      	orrs	r3, r2
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	4313      	orrs	r3, r2
 8008884:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	697a      	ldr	r2, [r7, #20]
 800888c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3718      	adds	r7, #24
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d122      	bne.n	8008934 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b02      	cmp	r3, #2
 80088fa:	d11b      	bne.n	8008934 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0202 	mvn.w	r2, #2
 8008904:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2201      	movs	r2, #1
 800890a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	f003 0303 	and.w	r3, r3, #3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7fe f8d6 	bl	8006acc <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fb4a 	bl	8008fbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 fb50 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b04      	cmp	r3, #4
 8008940:	d122      	bne.n	8008988 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f003 0304 	and.w	r3, r3, #4
 800894c:	2b04      	cmp	r3, #4
 800894e:	d11b      	bne.n	8008988 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f06f 0204 	mvn.w	r2, #4
 8008958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2202      	movs	r2, #2
 800895e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	699b      	ldr	r3, [r3, #24]
 8008966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800896a:	2b00      	cmp	r3, #0
 800896c:	d003      	beq.n	8008976 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7fe f8ac 	bl	8006acc <HAL_TIM_IC_CaptureCallback>
 8008974:	e005      	b.n	8008982 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fb20 	bl	8008fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fb26 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	691b      	ldr	r3, [r3, #16]
 800898e:	f003 0308 	and.w	r3, r3, #8
 8008992:	2b08      	cmp	r3, #8
 8008994:	d122      	bne.n	80089dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	f003 0308 	and.w	r3, r3, #8
 80089a0:	2b08      	cmp	r3, #8
 80089a2:	d11b      	bne.n	80089dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f06f 0208 	mvn.w	r2, #8
 80089ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2204      	movs	r2, #4
 80089b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	69db      	ldr	r3, [r3, #28]
 80089ba:	f003 0303 	and.w	r3, r3, #3
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d003      	beq.n	80089ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7fe f882 	bl	8006acc <HAL_TIM_IC_CaptureCallback>
 80089c8:	e005      	b.n	80089d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 faf6 	bl	8008fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fafc 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	d122      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	f003 0310 	and.w	r3, r3, #16
 80089f4:	2b10      	cmp	r3, #16
 80089f6:	d11b      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f06f 0210 	mvn.w	r2, #16
 8008a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2208      	movs	r2, #8
 8008a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d003      	beq.n	8008a1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f7fe f858 	bl	8006acc <HAL_TIM_IC_CaptureCallback>
 8008a1c:	e005      	b.n	8008a2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 facc 	bl	8008fbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fad2 	bl	8008fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	f003 0301 	and.w	r3, r3, #1
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d10e      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f003 0301 	and.w	r3, r3, #1
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d107      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f06f 0201 	mvn.w	r2, #1
 8008a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7f9 fe86 	bl	8002768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a66:	2b80      	cmp	r3, #128	; 0x80
 8008a68:	d10e      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a74:	2b80      	cmp	r3, #128	; 0x80
 8008a76:	d107      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 ff76 	bl	8009974 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a92:	2b40      	cmp	r3, #64	; 0x40
 8008a94:	d10e      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa0:	2b40      	cmp	r3, #64	; 0x40
 8008aa2:	d107      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fa96 	bl	8008fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	f003 0320 	and.w	r3, r3, #32
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d10e      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	f003 0320 	and.w	r3, r3, #32
 8008acc:	2b20      	cmp	r3, #32
 8008ace:	d107      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f06f 0220 	mvn.w	r2, #32
 8008ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 ff41 	bl	8009962 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ae0:	bf00      	nop
 8008ae2:	3708      	adds	r7, #8
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008af4:	2300      	movs	r3, #0
 8008af6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d101      	bne.n	8008b06 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008b02:	2302      	movs	r3, #2
 8008b04:	e088      	b.n	8008c18 <HAL_TIM_IC_ConfigChannel+0x130>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11b      	bne.n	8008b4c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6818      	ldr	r0, [r3, #0]
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	6819      	ldr	r1, [r3, #0]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	f000 fc8c 	bl	8009440 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	699a      	ldr	r2, [r3, #24]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f022 020c 	bic.w	r2, r2, #12
 8008b36:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	6999      	ldr	r1, [r3, #24]
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	689a      	ldr	r2, [r3, #8]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	430a      	orrs	r2, r1
 8008b48:	619a      	str	r2, [r3, #24]
 8008b4a:	e060      	b.n	8008c0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b04      	cmp	r3, #4
 8008b50:	d11c      	bne.n	8008b8c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6818      	ldr	r0, [r3, #0]
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	6819      	ldr	r1, [r3, #0]
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	f000 fd01 	bl	8009568 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	699a      	ldr	r2, [r3, #24]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008b74:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6999      	ldr	r1, [r3, #24]
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	021a      	lsls	r2, r3, #8
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	619a      	str	r2, [r3, #24]
 8008b8a:	e040      	b.n	8008c0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2b08      	cmp	r3, #8
 8008b90:	d11b      	bne.n	8008bca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6818      	ldr	r0, [r3, #0]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	6819      	ldr	r1, [r3, #0]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	685a      	ldr	r2, [r3, #4]
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	f000 fd4c 	bl	800963e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	69da      	ldr	r2, [r3, #28]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f022 020c 	bic.w	r2, r2, #12
 8008bb4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	69d9      	ldr	r1, [r3, #28]
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	689a      	ldr	r2, [r3, #8]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	61da      	str	r2, [r3, #28]
 8008bc8:	e021      	b.n	8008c0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2b0c      	cmp	r3, #12
 8008bce:	d11c      	bne.n	8008c0a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6818      	ldr	r0, [r3, #0]
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	6819      	ldr	r1, [r3, #0]
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	685a      	ldr	r2, [r3, #4]
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f000 fd68 	bl	80096b4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	69da      	ldr	r2, [r3, #28]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008bf2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	69d9      	ldr	r1, [r3, #28]
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	689b      	ldr	r3, [r3, #8]
 8008bfe:	021a      	lsls	r2, r3, #8
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	430a      	orrs	r2, r1
 8008c06:	61da      	str	r2, [r3, #28]
 8008c08:	e001      	b.n	8008c0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3718      	adds	r7, #24
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d101      	bne.n	8008c3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008c3a:	2302      	movs	r3, #2
 8008c3c:	e0ae      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2201      	movs	r2, #1
 8008c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b0c      	cmp	r3, #12
 8008c4a:	f200 809f 	bhi.w	8008d8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008c4e:	a201      	add	r2, pc, #4	; (adr r2, 8008c54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c54:	08008c89 	.word	0x08008c89
 8008c58:	08008d8d 	.word	0x08008d8d
 8008c5c:	08008d8d 	.word	0x08008d8d
 8008c60:	08008d8d 	.word	0x08008d8d
 8008c64:	08008cc9 	.word	0x08008cc9
 8008c68:	08008d8d 	.word	0x08008d8d
 8008c6c:	08008d8d 	.word	0x08008d8d
 8008c70:	08008d8d 	.word	0x08008d8d
 8008c74:	08008d0b 	.word	0x08008d0b
 8008c78:	08008d8d 	.word	0x08008d8d
 8008c7c:	08008d8d 	.word	0x08008d8d
 8008c80:	08008d8d 	.word	0x08008d8d
 8008c84:	08008d4b 	.word	0x08008d4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68b9      	ldr	r1, [r7, #8]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 fa2a 	bl	80090e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	699a      	ldr	r2, [r3, #24]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0208 	orr.w	r2, r2, #8
 8008ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	699a      	ldr	r2, [r3, #24]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f022 0204 	bic.w	r2, r2, #4
 8008cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6999      	ldr	r1, [r3, #24]
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	691a      	ldr	r2, [r3, #16]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	619a      	str	r2, [r3, #24]
      break;
 8008cc6:	e064      	b.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68b9      	ldr	r1, [r7, #8]
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 fa7a 	bl	80091c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	699a      	ldr	r2, [r3, #24]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	699a      	ldr	r2, [r3, #24]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	6999      	ldr	r1, [r3, #24]
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	691b      	ldr	r3, [r3, #16]
 8008cfe:	021a      	lsls	r2, r3, #8
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	430a      	orrs	r2, r1
 8008d06:	619a      	str	r2, [r3, #24]
      break;
 8008d08:	e043      	b.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68b9      	ldr	r1, [r7, #8]
 8008d10:	4618      	mov	r0, r3
 8008d12:	f000 facd 	bl	80092b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	69da      	ldr	r2, [r3, #28]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f042 0208 	orr.w	r2, r2, #8
 8008d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	69da      	ldr	r2, [r3, #28]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f022 0204 	bic.w	r2, r2, #4
 8008d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	69d9      	ldr	r1, [r3, #28]
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	691a      	ldr	r2, [r3, #16]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	430a      	orrs	r2, r1
 8008d46:	61da      	str	r2, [r3, #28]
      break;
 8008d48:	e023      	b.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68b9      	ldr	r1, [r7, #8]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 fb21 	bl	8009398 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	69da      	ldr	r2, [r3, #28]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69da      	ldr	r2, [r3, #28]
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69d9      	ldr	r1, [r3, #28]
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	021a      	lsls	r2, r3, #8
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	430a      	orrs	r2, r1
 8008d88:	61da      	str	r2, [r3, #28]
      break;
 8008d8a:	e002      	b.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	75fb      	strb	r3, [r7, #23]
      break;
 8008d90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3718      	adds	r7, #24
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_TIM_ConfigClockSource+0x1c>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e0b4      	b.n	8008f2a <HAL_TIM_ConfigClockSource+0x186>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2202      	movs	r2, #2
 8008dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008dde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008de6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68ba      	ldr	r2, [r7, #8]
 8008dee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008df8:	d03e      	beq.n	8008e78 <HAL_TIM_ConfigClockSource+0xd4>
 8008dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dfe:	f200 8087 	bhi.w	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e06:	f000 8086 	beq.w	8008f16 <HAL_TIM_ConfigClockSource+0x172>
 8008e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e0e:	d87f      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e10:	2b70      	cmp	r3, #112	; 0x70
 8008e12:	d01a      	beq.n	8008e4a <HAL_TIM_ConfigClockSource+0xa6>
 8008e14:	2b70      	cmp	r3, #112	; 0x70
 8008e16:	d87b      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e18:	2b60      	cmp	r3, #96	; 0x60
 8008e1a:	d050      	beq.n	8008ebe <HAL_TIM_ConfigClockSource+0x11a>
 8008e1c:	2b60      	cmp	r3, #96	; 0x60
 8008e1e:	d877      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e20:	2b50      	cmp	r3, #80	; 0x50
 8008e22:	d03c      	beq.n	8008e9e <HAL_TIM_ConfigClockSource+0xfa>
 8008e24:	2b50      	cmp	r3, #80	; 0x50
 8008e26:	d873      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e28:	2b40      	cmp	r3, #64	; 0x40
 8008e2a:	d058      	beq.n	8008ede <HAL_TIM_ConfigClockSource+0x13a>
 8008e2c:	2b40      	cmp	r3, #64	; 0x40
 8008e2e:	d86f      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e30:	2b30      	cmp	r3, #48	; 0x30
 8008e32:	d064      	beq.n	8008efe <HAL_TIM_ConfigClockSource+0x15a>
 8008e34:	2b30      	cmp	r3, #48	; 0x30
 8008e36:	d86b      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e38:	2b20      	cmp	r3, #32
 8008e3a:	d060      	beq.n	8008efe <HAL_TIM_ConfigClockSource+0x15a>
 8008e3c:	2b20      	cmp	r3, #32
 8008e3e:	d867      	bhi.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d05c      	beq.n	8008efe <HAL_TIM_ConfigClockSource+0x15a>
 8008e44:	2b10      	cmp	r3, #16
 8008e46:	d05a      	beq.n	8008efe <HAL_TIM_ConfigClockSource+0x15a>
 8008e48:	e062      	b.n	8008f10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6818      	ldr	r0, [r3, #0]
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	6899      	ldr	r1, [r3, #8]
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f000 fc81 	bl	8009760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68ba      	ldr	r2, [r7, #8]
 8008e74:	609a      	str	r2, [r3, #8]
      break;
 8008e76:	e04f      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6818      	ldr	r0, [r3, #0]
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	6899      	ldr	r1, [r3, #8]
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	f000 fc6a 	bl	8009760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689a      	ldr	r2, [r3, #8]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e9a:	609a      	str	r2, [r3, #8]
      break;
 8008e9c:	e03c      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	6859      	ldr	r1, [r3, #4]
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	f000 fb2e 	bl	800950c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2150      	movs	r1, #80	; 0x50
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f000 fc38 	bl	800972c <TIM_ITRx_SetConfig>
      break;
 8008ebc:	e02c      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	6859      	ldr	r1, [r3, #4]
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	f000 fb88 	bl	80095e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2160      	movs	r1, #96	; 0x60
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f000 fc28 	bl	800972c <TIM_ITRx_SetConfig>
      break;
 8008edc:	e01c      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6818      	ldr	r0, [r3, #0]
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	6859      	ldr	r1, [r3, #4]
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	461a      	mov	r2, r3
 8008eec:	f000 fb0e 	bl	800950c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2140      	movs	r1, #64	; 0x40
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 fc18 	bl	800972c <TIM_ITRx_SetConfig>
      break;
 8008efc:	e00c      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4619      	mov	r1, r3
 8008f08:	4610      	mov	r0, r2
 8008f0a:	f000 fc0f 	bl	800972c <TIM_ITRx_SetConfig>
      break;
 8008f0e:	e003      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	73fb      	strb	r3, [r7, #15]
      break;
 8008f14:	e000      	b.n	8008f18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008f16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3710      	adds	r7, #16
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
	...

08008f34 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	2b0c      	cmp	r3, #12
 8008f46:	d831      	bhi.n	8008fac <HAL_TIM_ReadCapturedValue+0x78>
 8008f48:	a201      	add	r2, pc, #4	; (adr r2, 8008f50 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4e:	bf00      	nop
 8008f50:	08008f85 	.word	0x08008f85
 8008f54:	08008fad 	.word	0x08008fad
 8008f58:	08008fad 	.word	0x08008fad
 8008f5c:	08008fad 	.word	0x08008fad
 8008f60:	08008f8f 	.word	0x08008f8f
 8008f64:	08008fad 	.word	0x08008fad
 8008f68:	08008fad 	.word	0x08008fad
 8008f6c:	08008fad 	.word	0x08008fad
 8008f70:	08008f99 	.word	0x08008f99
 8008f74:	08008fad 	.word	0x08008fad
 8008f78:	08008fad 	.word	0x08008fad
 8008f7c:	08008fad 	.word	0x08008fad
 8008f80:	08008fa3 	.word	0x08008fa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f8a:	60fb      	str	r3, [r7, #12]

      break;
 8008f8c:	e00f      	b.n	8008fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	60fb      	str	r3, [r7, #12]

      break;
 8008f96:	e00a      	b.n	8008fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f9e:	60fb      	str	r3, [r7, #12]

      break;
 8008fa0:	e005      	b.n	8008fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa8:	60fb      	str	r3, [r7, #12]

      break;
 8008faa:	e000      	b.n	8008fae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008fac:	bf00      	nop
  }

  return tmpreg;
 8008fae:	68fb      	ldr	r3, [r7, #12]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3714      	adds	r7, #20
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bc80      	pop	{r7}
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop

08008fbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bc80      	pop	{r7}
 8008fcc:	4770      	bx	lr

08008fce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b083      	sub	sp, #12
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bc80      	pop	{r7}
 8008fde:	4770      	bx	lr

08008fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b083      	sub	sp, #12
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008fe8:	bf00      	nop
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bc80      	pop	{r7}
 8008ff0:	4770      	bx	lr
	...

08008ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b085      	sub	sp, #20
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a33      	ldr	r2, [pc, #204]	; (80090d4 <TIM_Base_SetConfig+0xe0>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d013      	beq.n	8009034 <TIM_Base_SetConfig+0x40>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4a32      	ldr	r2, [pc, #200]	; (80090d8 <TIM_Base_SetConfig+0xe4>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d00f      	beq.n	8009034 <TIM_Base_SetConfig+0x40>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800901a:	d00b      	beq.n	8009034 <TIM_Base_SetConfig+0x40>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4a2f      	ldr	r2, [pc, #188]	; (80090dc <TIM_Base_SetConfig+0xe8>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d007      	beq.n	8009034 <TIM_Base_SetConfig+0x40>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a2e      	ldr	r2, [pc, #184]	; (80090e0 <TIM_Base_SetConfig+0xec>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d003      	beq.n	8009034 <TIM_Base_SetConfig+0x40>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a2d      	ldr	r2, [pc, #180]	; (80090e4 <TIM_Base_SetConfig+0xf0>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d108      	bne.n	8009046 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800903a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	4313      	orrs	r3, r2
 8009044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4a22      	ldr	r2, [pc, #136]	; (80090d4 <TIM_Base_SetConfig+0xe0>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d013      	beq.n	8009076 <TIM_Base_SetConfig+0x82>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4a21      	ldr	r2, [pc, #132]	; (80090d8 <TIM_Base_SetConfig+0xe4>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d00f      	beq.n	8009076 <TIM_Base_SetConfig+0x82>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800905c:	d00b      	beq.n	8009076 <TIM_Base_SetConfig+0x82>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a1e      	ldr	r2, [pc, #120]	; (80090dc <TIM_Base_SetConfig+0xe8>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d007      	beq.n	8009076 <TIM_Base_SetConfig+0x82>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a1d      	ldr	r2, [pc, #116]	; (80090e0 <TIM_Base_SetConfig+0xec>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d003      	beq.n	8009076 <TIM_Base_SetConfig+0x82>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a1c      	ldr	r2, [pc, #112]	; (80090e4 <TIM_Base_SetConfig+0xf0>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d108      	bne.n	8009088 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800907c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	4313      	orrs	r3, r2
 8009086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	695b      	ldr	r3, [r3, #20]
 8009092:	4313      	orrs	r3, r2
 8009094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	689a      	ldr	r2, [r3, #8]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a09      	ldr	r2, [pc, #36]	; (80090d4 <TIM_Base_SetConfig+0xe0>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d003      	beq.n	80090bc <TIM_Base_SetConfig+0xc8>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a08      	ldr	r2, [pc, #32]	; (80090d8 <TIM_Base_SetConfig+0xe4>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d103      	bne.n	80090c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	691a      	ldr	r2, [r3, #16]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2201      	movs	r2, #1
 80090c8:	615a      	str	r2, [r3, #20]
}
 80090ca:	bf00      	nop
 80090cc:	3714      	adds	r7, #20
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bc80      	pop	{r7}
 80090d2:	4770      	bx	lr
 80090d4:	40012c00 	.word	0x40012c00
 80090d8:	40013400 	.word	0x40013400
 80090dc:	40000400 	.word	0x40000400
 80090e0:	40000800 	.word	0x40000800
 80090e4:	40000c00 	.word	0x40000c00

080090e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b087      	sub	sp, #28
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a1b      	ldr	r3, [r3, #32]
 80090f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6a1b      	ldr	r3, [r3, #32]
 80090fc:	f023 0201 	bic.w	r2, r3, #1
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 0303 	bic.w	r3, r3, #3
 800911e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	4313      	orrs	r3, r2
 8009128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f023 0302 	bic.w	r3, r3, #2
 8009130:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	697a      	ldr	r2, [r7, #20]
 8009138:	4313      	orrs	r3, r2
 800913a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a20      	ldr	r2, [pc, #128]	; (80091c0 <TIM_OC1_SetConfig+0xd8>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d003      	beq.n	800914c <TIM_OC1_SetConfig+0x64>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a1f      	ldr	r2, [pc, #124]	; (80091c4 <TIM_OC1_SetConfig+0xdc>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d10c      	bne.n	8009166 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	f023 0308 	bic.w	r3, r3, #8
 8009152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	697a      	ldr	r2, [r7, #20]
 800915a:	4313      	orrs	r3, r2
 800915c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	f023 0304 	bic.w	r3, r3, #4
 8009164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	4a15      	ldr	r2, [pc, #84]	; (80091c0 <TIM_OC1_SetConfig+0xd8>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d003      	beq.n	8009176 <TIM_OC1_SetConfig+0x8e>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	4a14      	ldr	r2, [pc, #80]	; (80091c4 <TIM_OC1_SetConfig+0xdc>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d111      	bne.n	800919a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800917c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	4313      	orrs	r3, r2
 800918e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	693a      	ldr	r2, [r7, #16]
 8009196:	4313      	orrs	r3, r2
 8009198:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	685a      	ldr	r2, [r3, #4]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	697a      	ldr	r2, [r7, #20]
 80091b2:	621a      	str	r2, [r3, #32]
}
 80091b4:	bf00      	nop
 80091b6:	371c      	adds	r7, #28
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bc80      	pop	{r7}
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop
 80091c0:	40012c00 	.word	0x40012c00
 80091c4:	40013400 	.word	0x40013400

080091c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6a1b      	ldr	r3, [r3, #32]
 80091dc:	f023 0210 	bic.w	r2, r3, #16
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699b      	ldr	r3, [r3, #24]
 80091ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	021b      	lsls	r3, r3, #8
 8009206:	68fa      	ldr	r2, [r7, #12]
 8009208:	4313      	orrs	r3, r2
 800920a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	f023 0320 	bic.w	r3, r3, #32
 8009212:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	011b      	lsls	r3, r3, #4
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	4313      	orrs	r3, r2
 800921e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a21      	ldr	r2, [pc, #132]	; (80092a8 <TIM_OC2_SetConfig+0xe0>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d003      	beq.n	8009230 <TIM_OC2_SetConfig+0x68>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a20      	ldr	r2, [pc, #128]	; (80092ac <TIM_OC2_SetConfig+0xe4>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d10d      	bne.n	800924c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	68db      	ldr	r3, [r3, #12]
 800923c:	011b      	lsls	r3, r3, #4
 800923e:	697a      	ldr	r2, [r7, #20]
 8009240:	4313      	orrs	r3, r2
 8009242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800924a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a16      	ldr	r2, [pc, #88]	; (80092a8 <TIM_OC2_SetConfig+0xe0>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d003      	beq.n	800925c <TIM_OC2_SetConfig+0x94>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	4a15      	ldr	r2, [pc, #84]	; (80092ac <TIM_OC2_SetConfig+0xe4>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d113      	bne.n	8009284 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800926a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	695b      	ldr	r3, [r3, #20]
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	693a      	ldr	r2, [r7, #16]
 8009274:	4313      	orrs	r3, r2
 8009276:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	4313      	orrs	r3, r2
 8009282:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	697a      	ldr	r2, [r7, #20]
 800929c:	621a      	str	r2, [r3, #32]
}
 800929e:	bf00      	nop
 80092a0:	371c      	adds	r7, #28
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bc80      	pop	{r7}
 80092a6:	4770      	bx	lr
 80092a8:	40012c00 	.word	0x40012c00
 80092ac:	40013400 	.word	0x40013400

080092b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a1b      	ldr	r3, [r3, #32]
 80092be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f023 0303 	bic.w	r3, r3, #3
 80092e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	021b      	lsls	r3, r3, #8
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	4313      	orrs	r3, r2
 8009304:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a21      	ldr	r2, [pc, #132]	; (8009390 <TIM_OC3_SetConfig+0xe0>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d003      	beq.n	8009316 <TIM_OC3_SetConfig+0x66>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a20      	ldr	r2, [pc, #128]	; (8009394 <TIM_OC3_SetConfig+0xe4>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d10d      	bne.n	8009332 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800931c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	021b      	lsls	r3, r3, #8
 8009324:	697a      	ldr	r2, [r7, #20]
 8009326:	4313      	orrs	r3, r2
 8009328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	4a16      	ldr	r2, [pc, #88]	; (8009390 <TIM_OC3_SetConfig+0xe0>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d003      	beq.n	8009342 <TIM_OC3_SetConfig+0x92>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	4a15      	ldr	r2, [pc, #84]	; (8009394 <TIM_OC3_SetConfig+0xe4>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d113      	bne.n	800936a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	695b      	ldr	r3, [r3, #20]
 8009356:	011b      	lsls	r3, r3, #4
 8009358:	693a      	ldr	r2, [r7, #16]
 800935a:	4313      	orrs	r3, r2
 800935c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	699b      	ldr	r3, [r3, #24]
 8009362:	011b      	lsls	r3, r3, #4
 8009364:	693a      	ldr	r2, [r7, #16]
 8009366:	4313      	orrs	r3, r2
 8009368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	685a      	ldr	r2, [r3, #4]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	697a      	ldr	r2, [r7, #20]
 8009382:	621a      	str	r2, [r3, #32]
}
 8009384:	bf00      	nop
 8009386:	371c      	adds	r7, #28
 8009388:	46bd      	mov	sp, r7
 800938a:	bc80      	pop	{r7}
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	40012c00 	.word	0x40012c00
 8009394:	40013400 	.word	0x40013400

08009398 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009398:	b480      	push	{r7}
 800939a:	b087      	sub	sp, #28
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a1b      	ldr	r3, [r3, #32]
 80093a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6a1b      	ldr	r3, [r3, #32]
 80093ac:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	021b      	lsls	r3, r3, #8
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	4313      	orrs	r3, r2
 80093da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80093e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	031b      	lsls	r3, r3, #12
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a11      	ldr	r2, [pc, #68]	; (8009438 <TIM_OC4_SetConfig+0xa0>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d003      	beq.n	8009400 <TIM_OC4_SetConfig+0x68>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a10      	ldr	r2, [pc, #64]	; (800943c <TIM_OC4_SetConfig+0xa4>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d109      	bne.n	8009414 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009406:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	695b      	ldr	r3, [r3, #20]
 800940c:	019b      	lsls	r3, r3, #6
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	4313      	orrs	r3, r2
 8009412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	685a      	ldr	r2, [r3, #4]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	621a      	str	r2, [r3, #32]
}
 800942e:	bf00      	nop
 8009430:	371c      	adds	r7, #28
 8009432:	46bd      	mov	sp, r7
 8009434:	bc80      	pop	{r7}
 8009436:	4770      	bx	lr
 8009438:	40012c00 	.word	0x40012c00
 800943c:	40013400 	.word	0x40013400

08009440 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009440:	b480      	push	{r7}
 8009442:	b087      	sub	sp, #28
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6a1b      	ldr	r3, [r3, #32]
 8009452:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6a1b      	ldr	r3, [r3, #32]
 8009458:	f023 0201 	bic.w	r2, r3, #1
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	4a23      	ldr	r2, [pc, #140]	; (80094f8 <TIM_TI1_SetConfig+0xb8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d013      	beq.n	8009496 <TIM_TI1_SetConfig+0x56>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	4a22      	ldr	r2, [pc, #136]	; (80094fc <TIM_TI1_SetConfig+0xbc>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d00f      	beq.n	8009496 <TIM_TI1_SetConfig+0x56>
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800947c:	d00b      	beq.n	8009496 <TIM_TI1_SetConfig+0x56>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	4a1f      	ldr	r2, [pc, #124]	; (8009500 <TIM_TI1_SetConfig+0xc0>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d007      	beq.n	8009496 <TIM_TI1_SetConfig+0x56>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	4a1e      	ldr	r2, [pc, #120]	; (8009504 <TIM_TI1_SetConfig+0xc4>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d003      	beq.n	8009496 <TIM_TI1_SetConfig+0x56>
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	4a1d      	ldr	r2, [pc, #116]	; (8009508 <TIM_TI1_SetConfig+0xc8>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d101      	bne.n	800949a <TIM_TI1_SetConfig+0x5a>
 8009496:	2301      	movs	r3, #1
 8009498:	e000      	b.n	800949c <TIM_TI1_SetConfig+0x5c>
 800949a:	2300      	movs	r3, #0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d008      	beq.n	80094b2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	f023 0303 	bic.w	r3, r3, #3
 80094a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80094a8:	697a      	ldr	r2, [r7, #20]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	617b      	str	r3, [r7, #20]
 80094b0:	e003      	b.n	80094ba <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	f043 0301 	orr.w	r3, r3, #1
 80094b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	011b      	lsls	r3, r3, #4
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	697a      	ldr	r2, [r7, #20]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	f023 030a 	bic.w	r3, r3, #10
 80094d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	f003 030a 	and.w	r3, r3, #10
 80094dc:	693a      	ldr	r2, [r7, #16]
 80094de:	4313      	orrs	r3, r2
 80094e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	697a      	ldr	r2, [r7, #20]
 80094e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	621a      	str	r2, [r3, #32]
}
 80094ee:	bf00      	nop
 80094f0:	371c      	adds	r7, #28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bc80      	pop	{r7}
 80094f6:	4770      	bx	lr
 80094f8:	40012c00 	.word	0x40012c00
 80094fc:	40013400 	.word	0x40013400
 8009500:	40000400 	.word	0x40000400
 8009504:	40000800 	.word	0x40000800
 8009508:	40000c00 	.word	0x40000c00

0800950c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6a1b      	ldr	r3, [r3, #32]
 800951c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	f023 0201 	bic.w	r2, r3, #1
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	011b      	lsls	r3, r3, #4
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	4313      	orrs	r3, r2
 8009540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	f023 030a 	bic.w	r3, r3, #10
 8009548:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	4313      	orrs	r3, r2
 8009550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	621a      	str	r2, [r3, #32]
}
 800955e:	bf00      	nop
 8009560:	371c      	adds	r7, #28
 8009562:	46bd      	mov	sp, r7
 8009564:	bc80      	pop	{r7}
 8009566:	4770      	bx	lr

08009568 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009568:	b480      	push	{r7}
 800956a:	b087      	sub	sp, #28
 800956c:	af00      	add	r7, sp, #0
 800956e:	60f8      	str	r0, [r7, #12]
 8009570:	60b9      	str	r1, [r7, #8]
 8009572:	607a      	str	r2, [r7, #4]
 8009574:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6a1b      	ldr	r3, [r3, #32]
 800957a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	f023 0210 	bic.w	r2, r3, #16
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009594:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	021b      	lsls	r3, r3, #8
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4313      	orrs	r3, r2
 800959e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80095a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	031b      	lsls	r3, r3, #12
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	693a      	ldr	r2, [r7, #16]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80095ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80095c4:	697a      	ldr	r2, [r7, #20]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	621a      	str	r2, [r3, #32]
}
 80095d6:	bf00      	nop
 80095d8:	371c      	adds	r7, #28
 80095da:	46bd      	mov	sp, r7
 80095dc:	bc80      	pop	{r7}
 80095de:	4770      	bx	lr

080095e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b087      	sub	sp, #28
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6a1b      	ldr	r3, [r3, #32]
 80095f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	f023 0210 	bic.w	r2, r3, #16
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	699b      	ldr	r3, [r3, #24]
 8009602:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800960a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	031b      	lsls	r3, r3, #12
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	4313      	orrs	r3, r2
 8009614:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800961c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	011b      	lsls	r3, r3, #4
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	4313      	orrs	r3, r2
 8009626:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	693a      	ldr	r2, [r7, #16]
 800962c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	697a      	ldr	r2, [r7, #20]
 8009632:	621a      	str	r2, [r3, #32]
}
 8009634:	bf00      	nop
 8009636:	371c      	adds	r7, #28
 8009638:	46bd      	mov	sp, r7
 800963a:	bc80      	pop	{r7}
 800963c:	4770      	bx	lr

0800963e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800963e:	b480      	push	{r7}
 8009640:	b087      	sub	sp, #28
 8009642:	af00      	add	r7, sp, #0
 8009644:	60f8      	str	r0, [r7, #12]
 8009646:	60b9      	str	r1, [r7, #8]
 8009648:	607a      	str	r2, [r7, #4]
 800964a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a1b      	ldr	r3, [r3, #32]
 8009650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6a1b      	ldr	r3, [r3, #32]
 8009656:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	69db      	ldr	r3, [r3, #28]
 8009662:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	f023 0303 	bic.w	r3, r3, #3
 800966a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4313      	orrs	r3, r2
 8009672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800967a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	011b      	lsls	r3, r3, #4
 8009680:	b2db      	uxtb	r3, r3
 8009682:	693a      	ldr	r2, [r7, #16]
 8009684:	4313      	orrs	r3, r2
 8009686:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800968e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	021b      	lsls	r3, r3, #8
 8009694:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009698:	697a      	ldr	r2, [r7, #20]
 800969a:	4313      	orrs	r3, r2
 800969c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	693a      	ldr	r2, [r7, #16]
 80096a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	621a      	str	r2, [r3, #32]
}
 80096aa:	bf00      	nop
 80096ac:	371c      	adds	r7, #28
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bc80      	pop	{r7}
 80096b2:	4770      	bx	lr

080096b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	607a      	str	r2, [r7, #4]
 80096c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6a1b      	ldr	r3, [r3, #32]
 80096cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	69db      	ldr	r3, [r3, #28]
 80096d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096e0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	021b      	lsls	r3, r3, #8
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096f2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	031b      	lsls	r3, r3, #12
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	4313      	orrs	r3, r2
 80096fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009706:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	031b      	lsls	r3, r3, #12
 800970c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	4313      	orrs	r3, r2
 8009714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	693a      	ldr	r2, [r7, #16]
 800971a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	621a      	str	r2, [r3, #32]
}
 8009722:	bf00      	nop
 8009724:	371c      	adds	r7, #28
 8009726:	46bd      	mov	sp, r7
 8009728:	bc80      	pop	{r7}
 800972a:	4770      	bx	lr

0800972c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	689b      	ldr	r3, [r3, #8]
 800973a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009742:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009744:	683a      	ldr	r2, [r7, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	4313      	orrs	r3, r2
 800974a:	f043 0307 	orr.w	r3, r3, #7
 800974e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	609a      	str	r2, [r3, #8]
}
 8009756:	bf00      	nop
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr

08009760 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009760:	b480      	push	{r7}
 8009762:	b087      	sub	sp, #28
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	607a      	str	r2, [r7, #4]
 800976c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800977a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	021a      	lsls	r2, r3, #8
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	431a      	orrs	r2, r3
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	4313      	orrs	r3, r2
 8009788:	697a      	ldr	r2, [r7, #20]
 800978a:	4313      	orrs	r3, r2
 800978c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	609a      	str	r2, [r3, #8]
}
 8009794:	bf00      	nop
 8009796:	371c      	adds	r7, #28
 8009798:	46bd      	mov	sp, r7
 800979a:	bc80      	pop	{r7}
 800979c:	4770      	bx	lr

0800979e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800979e:	b480      	push	{r7}
 80097a0:	b087      	sub	sp, #28
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	60f8      	str	r0, [r7, #12]
 80097a6:	60b9      	str	r1, [r7, #8]
 80097a8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	f003 031f 	and.w	r3, r3, #31
 80097b0:	2201      	movs	r2, #1
 80097b2:	fa02 f303 	lsl.w	r3, r2, r3
 80097b6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a1a      	ldr	r2, [r3, #32]
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	43db      	mvns	r3, r3
 80097c0:	401a      	ands	r2, r3
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6a1a      	ldr	r2, [r3, #32]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	f003 031f 	and.w	r3, r3, #31
 80097d0:	6879      	ldr	r1, [r7, #4]
 80097d2:	fa01 f303 	lsl.w	r3, r1, r3
 80097d6:	431a      	orrs	r2, r3
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	621a      	str	r2, [r3, #32]
}
 80097dc:	bf00      	nop
 80097de:	371c      	adds	r7, #28
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bc80      	pop	{r7}
 80097e4:	4770      	bx	lr
	...

080097e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d101      	bne.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097fc:	2302      	movs	r3, #2
 80097fe:	e050      	b.n	80098a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2202      	movs	r2, #2
 800980c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009826:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	4313      	orrs	r3, r2
 8009830:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a1b      	ldr	r2, [pc, #108]	; (80098ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d018      	beq.n	8009876 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a19      	ldr	r2, [pc, #100]	; (80098b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d013      	beq.n	8009876 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009856:	d00e      	beq.n	8009876 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a15      	ldr	r2, [pc, #84]	; (80098b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d009      	beq.n	8009876 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a14      	ldr	r2, [pc, #80]	; (80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d004      	beq.n	8009876 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a12      	ldr	r2, [pc, #72]	; (80098bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d10c      	bne.n	8009890 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800987c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	4313      	orrs	r3, r2
 8009886:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098a0:	2300      	movs	r3, #0
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3714      	adds	r7, #20
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bc80      	pop	{r7}
 80098aa:	4770      	bx	lr
 80098ac:	40012c00 	.word	0x40012c00
 80098b0:	40013400 	.word	0x40013400
 80098b4:	40000400 	.word	0x40000400
 80098b8:	40000800 	.word	0x40000800
 80098bc:	40000c00 	.word	0x40000c00

080098c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d101      	bne.n	80098dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80098d8:	2302      	movs	r3, #2
 80098da:	e03d      	b.n	8009958 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	4313      	orrs	r3, r2
 800990c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4313      	orrs	r3, r2
 800991a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	4313      	orrs	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	695b      	ldr	r3, [r3, #20]
 8009934:	4313      	orrs	r3, r2
 8009936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	69db      	ldr	r3, [r3, #28]
 8009942:	4313      	orrs	r3, r2
 8009944:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	bc80      	pop	{r7}
 8009960:	4770      	bx	lr

08009962 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009962:	b480      	push	{r7}
 8009964:	b083      	sub	sp, #12
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800996a:	bf00      	nop
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	bc80      	pop	{r7}
 8009972:	4770      	bx	lr

08009974 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	bc80      	pop	{r7}
 8009984:	4770      	bx	lr

08009986 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b082      	sub	sp, #8
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009994:	2301      	movs	r3, #1
 8009996:	e042      	b.n	8009a1e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d106      	bne.n	80099b2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f7f9 fc01 	bl	80031b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2224      	movs	r2, #36	; 0x24
 80099b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68da      	ldr	r2, [r3, #12]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099c8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fdc6 	bl	800a55c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	691a      	ldr	r2, [r3, #16]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099de:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	695a      	ldr	r2, [r3, #20]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099ee:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	68da      	ldr	r2, [r3, #12]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099fe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2220      	movs	r2, #32
 8009a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2220      	movs	r2, #32
 8009a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009a1c:	2300      	movs	r3, #0
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3708      	adds	r7, #8
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}

08009a26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a26:	b580      	push	{r7, lr}
 8009a28:	b08a      	sub	sp, #40	; 0x28
 8009a2a:	af02      	add	r7, sp, #8
 8009a2c:	60f8      	str	r0, [r7, #12]
 8009a2e:	60b9      	str	r1, [r7, #8]
 8009a30:	603b      	str	r3, [r7, #0]
 8009a32:	4613      	mov	r3, r2
 8009a34:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a36:	2300      	movs	r3, #0
 8009a38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b20      	cmp	r3, #32
 8009a44:	d16d      	bne.n	8009b22 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d002      	beq.n	8009a52 <HAL_UART_Transmit+0x2c>
 8009a4c:	88fb      	ldrh	r3, [r7, #6]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d101      	bne.n	8009a56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e066      	b.n	8009b24 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2221      	movs	r2, #33	; 0x21
 8009a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a64:	f7fd f98c 	bl	8006d80 <HAL_GetTick>
 8009a68:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	88fa      	ldrh	r2, [r7, #6]
 8009a6e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	88fa      	ldrh	r2, [r7, #6]
 8009a74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a7e:	d108      	bne.n	8009a92 <HAL_UART_Transmit+0x6c>
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	691b      	ldr	r3, [r3, #16]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d104      	bne.n	8009a92 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	61bb      	str	r3, [r7, #24]
 8009a90:	e003      	b.n	8009a9a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a96:	2300      	movs	r3, #0
 8009a98:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a9a:	e02a      	b.n	8009af2 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	2180      	movs	r1, #128	; 0x80
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f000 fb15 	bl	800a0d6 <UART_WaitOnFlagUntilTimeout>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d001      	beq.n	8009ab6 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	e036      	b.n	8009b24 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10b      	bne.n	8009ad4 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	881b      	ldrh	r3, [r3, #0]
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009aca:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	3302      	adds	r3, #2
 8009ad0:	61bb      	str	r3, [r7, #24]
 8009ad2:	e007      	b.n	8009ae4 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	781a      	ldrb	r2, [r3, #0]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	3b01      	subs	r3, #1
 8009aec:	b29a      	uxth	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1cf      	bne.n	8009a9c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	9300      	str	r3, [sp, #0]
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	2200      	movs	r2, #0
 8009b04:	2140      	movs	r1, #64	; 0x40
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	f000 fae5 	bl	800a0d6 <UART_WaitOnFlagUntilTimeout>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d001      	beq.n	8009b16 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e006      	b.n	8009b24 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2220      	movs	r2, #32
 8009b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	e000      	b.n	8009b24 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009b22:	2302      	movs	r3, #2
  }
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3720      	adds	r7, #32
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	4613      	mov	r3, r2
 8009b38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	2b20      	cmp	r3, #32
 8009b44:	d112      	bne.n	8009b6c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d002      	beq.n	8009b52 <HAL_UART_Receive_IT+0x26>
 8009b4c:	88fb      	ldrh	r3, [r7, #6]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d101      	bne.n	8009b56 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	e00b      	b.n	8009b6e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009b5c:	88fb      	ldrh	r3, [r7, #6]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	68b9      	ldr	r1, [r7, #8]
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f000 fb25 	bl	800a1b2 <UART_Start_Receive_IT>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	e000      	b.n	8009b6e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009b6c:	2302      	movs	r3, #2
  }
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b0ba      	sub	sp, #232	; 0xe8
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	68db      	ldr	r3, [r3, #12]
 8009b90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bae:	f003 030f 	and.w	r3, r3, #15
 8009bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009bb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d10f      	bne.n	8009bde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bc2:	f003 0320 	and.w	r3, r3, #32
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d009      	beq.n	8009bde <HAL_UART_IRQHandler+0x66>
 8009bca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bce:	f003 0320 	and.w	r3, r3, #32
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d003      	beq.n	8009bde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 fc01 	bl	800a3de <UART_Receive_IT>
      return;
 8009bdc:	e25b      	b.n	800a096 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009bde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 80de 	beq.w	8009da4 <HAL_UART_IRQHandler+0x22c>
 8009be8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bec:	f003 0301 	and.w	r3, r3, #1
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d106      	bne.n	8009c02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bf8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 80d1 	beq.w	8009da4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00b      	beq.n	8009c26 <HAL_UART_IRQHandler+0xae>
 8009c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d005      	beq.n	8009c26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c1e:	f043 0201 	orr.w	r2, r3, #1
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c2a:	f003 0304 	and.w	r3, r3, #4
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d00b      	beq.n	8009c4a <HAL_UART_IRQHandler+0xd2>
 8009c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d005      	beq.n	8009c4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c42:	f043 0202 	orr.w	r2, r3, #2
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c4e:	f003 0302 	and.w	r3, r3, #2
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00b      	beq.n	8009c6e <HAL_UART_IRQHandler+0xf6>
 8009c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c5a:	f003 0301 	and.w	r3, r3, #1
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d005      	beq.n	8009c6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c66:	f043 0204 	orr.w	r2, r3, #4
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c72:	f003 0308 	and.w	r3, r3, #8
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d011      	beq.n	8009c9e <HAL_UART_IRQHandler+0x126>
 8009c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c7e:	f003 0320 	and.w	r3, r3, #32
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d105      	bne.n	8009c92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c8a:	f003 0301 	and.w	r3, r3, #1
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d005      	beq.n	8009c9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c96:	f043 0208 	orr.w	r2, r3, #8
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f000 81f2 	beq.w	800a08c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cac:	f003 0320 	and.w	r3, r3, #32
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d008      	beq.n	8009cc6 <HAL_UART_IRQHandler+0x14e>
 8009cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cb8:	f003 0320 	and.w	r3, r3, #32
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fb8c 	bl	800a3de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	bf14      	ite	ne
 8009cd4:	2301      	movne	r3, #1
 8009cd6:	2300      	moveq	r3, #0
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ce2:	f003 0308 	and.w	r3, r3, #8
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d103      	bne.n	8009cf2 <HAL_UART_IRQHandler+0x17a>
 8009cea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d04f      	beq.n	8009d92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fa96 	bl	800a224 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d041      	beq.n	8009d8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	3314      	adds	r3, #20
 8009d0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d14:	e853 3f00 	ldrex	r3, [r3]
 8009d18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	3314      	adds	r3, #20
 8009d2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009d32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009d36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009d3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009d42:	e841 2300 	strex	r3, r2, [r1]
 8009d46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009d4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1d9      	bne.n	8009d06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d013      	beq.n	8009d82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d5e:	4a7e      	ldr	r2, [pc, #504]	; (8009f58 <HAL_UART_IRQHandler+0x3e0>)
 8009d60:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7fd f95c 	bl	8007024 <HAL_DMA_Abort_IT>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d016      	beq.n	8009da0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009d7c:	4610      	mov	r0, r2
 8009d7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d80:	e00e      	b.n	8009da0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f993 	bl	800a0ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d88:	e00a      	b.n	8009da0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f98f 	bl	800a0ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d90:	e006      	b.n	8009da0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 f98b 	bl	800a0ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8009d9e:	e175      	b.n	800a08c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009da0:	bf00      	nop
    return;
 8009da2:	e173      	b.n	800a08c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	f040 814f 	bne.w	800a04c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009db2:	f003 0310 	and.w	r3, r3, #16
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f000 8148 	beq.w	800a04c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dc0:	f003 0310 	and.w	r3, r3, #16
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 8141 	beq.w	800a04c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009dca:	2300      	movs	r3, #0
 8009dcc:	60bb      	str	r3, [r7, #8]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	60bb      	str	r3, [r7, #8]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	60bb      	str	r3, [r7, #8]
 8009dde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	695b      	ldr	r3, [r3, #20]
 8009de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	f000 80b6 	beq.w	8009f5c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009dfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f000 8145 	beq.w	800a090 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	f080 813e 	bcs.w	800a090 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e20:	699b      	ldr	r3, [r3, #24]
 8009e22:	2b20      	cmp	r3, #32
 8009e24:	f000 8088 	beq.w	8009f38 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	330c      	adds	r3, #12
 8009e2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e36:	e853 3f00 	ldrex	r3, [r3]
 8009e3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009e3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e46:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	330c      	adds	r3, #12
 8009e50:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009e54:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009e58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009e60:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009e64:	e841 2300 	strex	r3, r2, [r1]
 8009e68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009e6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1d9      	bne.n	8009e28 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	3314      	adds	r3, #20
 8009e7a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e7e:	e853 3f00 	ldrex	r3, [r3]
 8009e82:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009e84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e86:	f023 0301 	bic.w	r3, r3, #1
 8009e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3314      	adds	r3, #20
 8009e94:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009e98:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009e9c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009ea0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009ea4:	e841 2300 	strex	r3, r2, [r1]
 8009ea8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009eaa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1e1      	bne.n	8009e74 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	3314      	adds	r3, #20
 8009eb6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009eba:	e853 3f00 	ldrex	r3, [r3]
 8009ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009ec0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ec2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3314      	adds	r3, #20
 8009ed0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009ed4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009ed6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009eda:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009edc:	e841 2300 	strex	r3, r2, [r1]
 8009ee0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009ee2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1e3      	bne.n	8009eb0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2220      	movs	r2, #32
 8009eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	330c      	adds	r3, #12
 8009efc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f00:	e853 3f00 	ldrex	r3, [r3]
 8009f04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f08:	f023 0310 	bic.w	r3, r3, #16
 8009f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	330c      	adds	r3, #12
 8009f16:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f1a:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f1c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f22:	e841 2300 	strex	r3, r2, [r1]
 8009f26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1e3      	bne.n	8009ef6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fd f83b 	bl	8006fae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2202      	movs	r2, #2
 8009f3c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	1ad3      	subs	r3, r2, r3
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f8b6 	bl	800a0c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f54:	e09c      	b.n	800a090 <HAL_UART_IRQHandler+0x518>
 8009f56:	bf00      	nop
 8009f58:	0800a2e9 	.word	0x0800a2e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	1ad3      	subs	r3, r2, r3
 8009f68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f000 808e 	beq.w	800a094 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 8089 	beq.w	800a094 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	330c      	adds	r3, #12
 8009f88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f8c:	e853 3f00 	ldrex	r3, [r3]
 8009f90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009f98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	330c      	adds	r3, #12
 8009fa2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009fa6:	647a      	str	r2, [r7, #68]	; 0x44
 8009fa8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009faa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fae:	e841 2300 	strex	r3, r2, [r1]
 8009fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1e3      	bne.n	8009f82 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	3314      	adds	r3, #20
 8009fc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc4:	e853 3f00 	ldrex	r3, [r3]
 8009fc8:	623b      	str	r3, [r7, #32]
   return(result);
 8009fca:	6a3b      	ldr	r3, [r7, #32]
 8009fcc:	f023 0301 	bic.w	r3, r3, #1
 8009fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3314      	adds	r3, #20
 8009fda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009fde:	633a      	str	r2, [r7, #48]	; 0x30
 8009fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fe6:	e841 2300 	strex	r3, r2, [r1]
 8009fea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1e3      	bne.n	8009fba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	330c      	adds	r3, #12
 800a006:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	e853 3f00 	ldrex	r3, [r3]
 800a00e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f023 0310 	bic.w	r3, r3, #16
 800a016:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	330c      	adds	r3, #12
 800a020:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a024:	61fa      	str	r2, [r7, #28]
 800a026:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a028:	69b9      	ldr	r1, [r7, #24]
 800a02a:	69fa      	ldr	r2, [r7, #28]
 800a02c:	e841 2300 	strex	r3, r2, [r1]
 800a030:	617b      	str	r3, [r7, #20]
   return(result);
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d1e3      	bne.n	800a000 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2202      	movs	r2, #2
 800a03c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a03e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 f83b 	bl	800a0c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a04a:	e023      	b.n	800a094 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a04c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a054:	2b00      	cmp	r3, #0
 800a056:	d009      	beq.n	800a06c <HAL_UART_IRQHandler+0x4f4>
 800a058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a05c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a060:	2b00      	cmp	r3, #0
 800a062:	d003      	beq.n	800a06c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f953 	bl	800a310 <UART_Transmit_IT>
    return;
 800a06a:	e014      	b.n	800a096 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a074:	2b00      	cmp	r3, #0
 800a076:	d00e      	beq.n	800a096 <HAL_UART_IRQHandler+0x51e>
 800a078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a07c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a080:	2b00      	cmp	r3, #0
 800a082:	d008      	beq.n	800a096 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 f992 	bl	800a3ae <UART_EndTransmit_IT>
    return;
 800a08a:	e004      	b.n	800a096 <HAL_UART_IRQHandler+0x51e>
    return;
 800a08c:	bf00      	nop
 800a08e:	e002      	b.n	800a096 <HAL_UART_IRQHandler+0x51e>
      return;
 800a090:	bf00      	nop
 800a092:	e000      	b.n	800a096 <HAL_UART_IRQHandler+0x51e>
      return;
 800a094:	bf00      	nop
  }
}
 800a096:	37e8      	adds	r7, #232	; 0xe8
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bc80      	pop	{r7}
 800a0ac:	4770      	bx	lr

0800a0ae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a0ae:	b480      	push	{r7}
 800a0b0:	b083      	sub	sp, #12
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a0b6:	bf00      	nop
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bc80      	pop	{r7}
 800a0be:	4770      	bx	lr

0800a0c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a0cc:	bf00      	nop
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bc80      	pop	{r7}
 800a0d4:	4770      	bx	lr

0800a0d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b090      	sub	sp, #64	; 0x40
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	60f8      	str	r0, [r7, #12]
 800a0de:	60b9      	str	r1, [r7, #8]
 800a0e0:	603b      	str	r3, [r7, #0]
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0e6:	e050      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ee:	d04c      	beq.n	800a18a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a0f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d007      	beq.n	800a106 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0f6:	f7fc fe43 	bl	8006d80 <HAL_GetTick>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	1ad3      	subs	r3, r2, r3
 800a100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a102:	429a      	cmp	r2, r3
 800a104:	d241      	bcs.n	800a18a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	330c      	adds	r3, #12
 800a10c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	e853 3f00 	ldrex	r3, [r3]
 800a114:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a118:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a11c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	330c      	adds	r3, #12
 800a124:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a126:	637a      	str	r2, [r7, #52]	; 0x34
 800a128:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a12a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a12c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a12e:	e841 2300 	strex	r3, r2, [r1]
 800a132:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a136:	2b00      	cmp	r3, #0
 800a138:	d1e5      	bne.n	800a106 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3314      	adds	r3, #20
 800a140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	e853 3f00 	ldrex	r3, [r3]
 800a148:	613b      	str	r3, [r7, #16]
   return(result);
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	f023 0301 	bic.w	r3, r3, #1
 800a150:	63bb      	str	r3, [r7, #56]	; 0x38
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	3314      	adds	r3, #20
 800a158:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a15a:	623a      	str	r2, [r7, #32]
 800a15c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15e:	69f9      	ldr	r1, [r7, #28]
 800a160:	6a3a      	ldr	r2, [r7, #32]
 800a162:	e841 2300 	strex	r3, r2, [r1]
 800a166:	61bb      	str	r3, [r7, #24]
   return(result);
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1e5      	bne.n	800a13a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2220      	movs	r2, #32
 800a172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2220      	movs	r2, #32
 800a17a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800a186:	2303      	movs	r3, #3
 800a188:	e00f      	b.n	800a1aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	4013      	ands	r3, r2
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	429a      	cmp	r2, r3
 800a198:	bf0c      	ite	eq
 800a19a:	2301      	moveq	r3, #1
 800a19c:	2300      	movne	r3, #0
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	79fb      	ldrb	r3, [r7, #7]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d09f      	beq.n	800a0e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a1a8:	2300      	movs	r3, #0
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3740      	adds	r7, #64	; 0x40
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}

0800a1b2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1b2:	b480      	push	{r7}
 800a1b4:	b085      	sub	sp, #20
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	60f8      	str	r0, [r7, #12]
 800a1ba:	60b9      	str	r1, [r7, #8]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	88fa      	ldrh	r2, [r7, #6]
 800a1ca:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	88fa      	ldrh	r2, [r7, #6]
 800a1d0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2222      	movs	r2, #34	; 0x22
 800a1dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d007      	beq.n	800a1f8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	68da      	ldr	r2, [r3, #12]
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a1f6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	695a      	ldr	r2, [r3, #20]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f042 0201 	orr.w	r2, r2, #1
 800a206:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68da      	ldr	r2, [r3, #12]
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f042 0220 	orr.w	r2, r2, #32
 800a216:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	bc80      	pop	{r7}
 800a222:	4770      	bx	lr

0800a224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a224:	b480      	push	{r7}
 800a226:	b095      	sub	sp, #84	; 0x54
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	330c      	adds	r3, #12
 800a232:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a236:	e853 3f00 	ldrex	r3, [r3]
 800a23a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a23e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a242:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	330c      	adds	r3, #12
 800a24a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a24c:	643a      	str	r2, [r7, #64]	; 0x40
 800a24e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a250:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a252:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a254:	e841 2300 	strex	r3, r2, [r1]
 800a258:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d1e5      	bne.n	800a22c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	3314      	adds	r3, #20
 800a266:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	e853 3f00 	ldrex	r3, [r3]
 800a26e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a270:	69fb      	ldr	r3, [r7, #28]
 800a272:	f023 0301 	bic.w	r3, r3, #1
 800a276:	64bb      	str	r3, [r7, #72]	; 0x48
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3314      	adds	r3, #20
 800a27e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a280:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a282:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a284:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a286:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a288:	e841 2300 	strex	r3, r2, [r1]
 800a28c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1e5      	bne.n	800a260 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d119      	bne.n	800a2d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	330c      	adds	r3, #12
 800a2a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	e853 3f00 	ldrex	r3, [r3]
 800a2aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	f023 0310 	bic.w	r3, r3, #16
 800a2b2:	647b      	str	r3, [r7, #68]	; 0x44
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	330c      	adds	r3, #12
 800a2ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2bc:	61ba      	str	r2, [r7, #24]
 800a2be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c0:	6979      	ldr	r1, [r7, #20]
 800a2c2:	69ba      	ldr	r2, [r7, #24]
 800a2c4:	e841 2300 	strex	r3, r2, [r1]
 800a2c8:	613b      	str	r3, [r7, #16]
   return(result);
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e5      	bne.n	800a29c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2220      	movs	r2, #32
 800a2d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a2de:	bf00      	nop
 800a2e0:	3754      	adds	r7, #84	; 0x54
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bc80      	pop	{r7}
 800a2e6:	4770      	bx	lr

0800a2e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f7ff fed3 	bl	800a0ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a308:	bf00      	nop
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	2b21      	cmp	r3, #33	; 0x21
 800a322:	d13e      	bne.n	800a3a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a32c:	d114      	bne.n	800a358 <UART_Transmit_IT+0x48>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	691b      	ldr	r3, [r3, #16]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d110      	bne.n	800a358 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	881b      	ldrh	r3, [r3, #0]
 800a340:	461a      	mov	r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a34a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6a1b      	ldr	r3, [r3, #32]
 800a350:	1c9a      	adds	r2, r3, #2
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	621a      	str	r2, [r3, #32]
 800a356:	e008      	b.n	800a36a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	1c59      	adds	r1, r3, #1
 800a35e:	687a      	ldr	r2, [r7, #4]
 800a360:	6211      	str	r1, [r2, #32]
 800a362:	781a      	ldrb	r2, [r3, #0]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a36e:	b29b      	uxth	r3, r3
 800a370:	3b01      	subs	r3, #1
 800a372:	b29b      	uxth	r3, r3
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	4619      	mov	r1, r3
 800a378:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10f      	bne.n	800a39e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	68da      	ldr	r2, [r3, #12]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a38c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68da      	ldr	r2, [r3, #12]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a39c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	e000      	b.n	800a3a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a3a2:	2302      	movs	r3, #2
  }
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bc80      	pop	{r7}
 800a3ac:	4770      	bx	lr

0800a3ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b082      	sub	sp, #8
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	68da      	ldr	r2, [r3, #12]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2220      	movs	r2, #32
 800a3ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f7ff fe64 	bl	800a09c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a3d4:	2300      	movs	r3, #0
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b08c      	sub	sp, #48	; 0x30
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	2b22      	cmp	r3, #34	; 0x22
 800a3f0:	f040 80ae 	bne.w	800a550 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3fc:	d117      	bne.n	800a42e <UART_Receive_IT+0x50>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	691b      	ldr	r3, [r3, #16]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d113      	bne.n	800a42e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a406:	2300      	movs	r3, #0
 800a408:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a40e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	b29b      	uxth	r3, r3
 800a418:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a420:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a426:	1c9a      	adds	r2, r3, #2
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	629a      	str	r2, [r3, #40]	; 0x28
 800a42c:	e026      	b.n	800a47c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a432:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a434:	2300      	movs	r3, #0
 800a436:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a440:	d007      	beq.n	800a452 <UART_Receive_IT+0x74>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10a      	bne.n	800a460 <UART_Receive_IT+0x82>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d106      	bne.n	800a460 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	b2da      	uxtb	r2, r3
 800a45a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a45c:	701a      	strb	r2, [r3, #0]
 800a45e:	e008      	b.n	800a472 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	b2db      	uxtb	r3, r3
 800a468:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a46c:	b2da      	uxtb	r2, r3
 800a46e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a470:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a480:	b29b      	uxth	r3, r3
 800a482:	3b01      	subs	r3, #1
 800a484:	b29b      	uxth	r3, r3
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	4619      	mov	r1, r3
 800a48a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d15d      	bne.n	800a54c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	68da      	ldr	r2, [r3, #12]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f022 0220 	bic.w	r2, r2, #32
 800a49e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68da      	ldr	r2, [r3, #12]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a4ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	695a      	ldr	r2, [r3, #20]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f022 0201 	bic.w	r2, r2, #1
 800a4be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2220      	movs	r2, #32
 800a4c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d135      	bne.n	800a542 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	330c      	adds	r3, #12
 800a4e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	e853 3f00 	ldrex	r3, [r3]
 800a4ea:	613b      	str	r3, [r7, #16]
   return(result);
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	f023 0310 	bic.w	r3, r3, #16
 800a4f2:	627b      	str	r3, [r7, #36]	; 0x24
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	330c      	adds	r3, #12
 800a4fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4fc:	623a      	str	r2, [r7, #32]
 800a4fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a500:	69f9      	ldr	r1, [r7, #28]
 800a502:	6a3a      	ldr	r2, [r7, #32]
 800a504:	e841 2300 	strex	r3, r2, [r1]
 800a508:	61bb      	str	r3, [r7, #24]
   return(result);
 800a50a:	69bb      	ldr	r3, [r7, #24]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d1e5      	bne.n	800a4dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f003 0310 	and.w	r3, r3, #16
 800a51a:	2b10      	cmp	r3, #16
 800a51c:	d10a      	bne.n	800a534 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a51e:	2300      	movs	r3, #0
 800a520:	60fb      	str	r3, [r7, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	60fb      	str	r3, [r7, #12]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	60fb      	str	r3, [r7, #12]
 800a532:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a538:	4619      	mov	r1, r3
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f7ff fdc0 	bl	800a0c0 <HAL_UARTEx_RxEventCallback>
 800a540:	e002      	b.n	800a548 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f7f8 fe8a 	bl	800325c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	e002      	b.n	800a552 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a54c:	2300      	movs	r3, #0
 800a54e:	e000      	b.n	800a552 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a550:	2302      	movs	r3, #2
  }
}
 800a552:	4618      	mov	r0, r3
 800a554:	3730      	adds	r7, #48	; 0x30
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
	...

0800a55c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b084      	sub	sp, #16
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	691b      	ldr	r3, [r3, #16]
 800a56a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	68da      	ldr	r2, [r3, #12]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	430a      	orrs	r2, r1
 800a578:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	689a      	ldr	r2, [r3, #8]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	431a      	orrs	r2, r3
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	695b      	ldr	r3, [r3, #20]
 800a588:	4313      	orrs	r3, r2
 800a58a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	68db      	ldr	r3, [r3, #12]
 800a592:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a596:	f023 030c 	bic.w	r3, r3, #12
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	6812      	ldr	r2, [r2, #0]
 800a59e:	68b9      	ldr	r1, [r7, #8]
 800a5a0:	430b      	orrs	r3, r1
 800a5a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	699a      	ldr	r2, [r3, #24]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	430a      	orrs	r2, r1
 800a5b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a2c      	ldr	r2, [pc, #176]	; (800a670 <UART_SetConfig+0x114>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d103      	bne.n	800a5cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a5c4:	f7fd fd34 	bl	8008030 <HAL_RCC_GetPCLK2Freq>
 800a5c8:	60f8      	str	r0, [r7, #12]
 800a5ca:	e002      	b.n	800a5d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a5cc:	f7fd fd1c 	bl	8008008 <HAL_RCC_GetPCLK1Freq>
 800a5d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	4413      	add	r3, r2
 800a5da:	009a      	lsls	r2, r3, #2
 800a5dc:	441a      	add	r2, r3
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	009b      	lsls	r3, r3, #2
 800a5e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5e8:	4a22      	ldr	r2, [pc, #136]	; (800a674 <UART_SetConfig+0x118>)
 800a5ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ee:	095b      	lsrs	r3, r3, #5
 800a5f0:	0119      	lsls	r1, r3, #4
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	4413      	add	r3, r2
 800a5fa:	009a      	lsls	r2, r3, #2
 800a5fc:	441a      	add	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	fbb2 f2f3 	udiv	r2, r2, r3
 800a608:	4b1a      	ldr	r3, [pc, #104]	; (800a674 <UART_SetConfig+0x118>)
 800a60a:	fba3 0302 	umull	r0, r3, r3, r2
 800a60e:	095b      	lsrs	r3, r3, #5
 800a610:	2064      	movs	r0, #100	; 0x64
 800a612:	fb00 f303 	mul.w	r3, r0, r3
 800a616:	1ad3      	subs	r3, r2, r3
 800a618:	011b      	lsls	r3, r3, #4
 800a61a:	3332      	adds	r3, #50	; 0x32
 800a61c:	4a15      	ldr	r2, [pc, #84]	; (800a674 <UART_SetConfig+0x118>)
 800a61e:	fba2 2303 	umull	r2, r3, r2, r3
 800a622:	095b      	lsrs	r3, r3, #5
 800a624:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a628:	4419      	add	r1, r3
 800a62a:	68fa      	ldr	r2, [r7, #12]
 800a62c:	4613      	mov	r3, r2
 800a62e:	009b      	lsls	r3, r3, #2
 800a630:	4413      	add	r3, r2
 800a632:	009a      	lsls	r2, r3, #2
 800a634:	441a      	add	r2, r3
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a640:	4b0c      	ldr	r3, [pc, #48]	; (800a674 <UART_SetConfig+0x118>)
 800a642:	fba3 0302 	umull	r0, r3, r3, r2
 800a646:	095b      	lsrs	r3, r3, #5
 800a648:	2064      	movs	r0, #100	; 0x64
 800a64a:	fb00 f303 	mul.w	r3, r0, r3
 800a64e:	1ad3      	subs	r3, r2, r3
 800a650:	011b      	lsls	r3, r3, #4
 800a652:	3332      	adds	r3, #50	; 0x32
 800a654:	4a07      	ldr	r2, [pc, #28]	; (800a674 <UART_SetConfig+0x118>)
 800a656:	fba2 2303 	umull	r2, r3, r2, r3
 800a65a:	095b      	lsrs	r3, r3, #5
 800a65c:	f003 020f 	and.w	r2, r3, #15
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	440a      	add	r2, r1
 800a666:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a668:	bf00      	nop
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}
 800a670:	40013800 	.word	0x40013800
 800a674:	51eb851f 	.word	0x51eb851f

0800a678 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800a678:	b480      	push	{r7}
 800a67a:	b087      	sub	sp, #28
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a68c:	683a      	ldr	r2, [r7, #0]
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	f023 0101 	bic.w	r1, r3, #1
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	2b08      	cmp	r3, #8
 800a6a0:	d102      	bne.n	800a6a8 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a6a2:	2340      	movs	r3, #64	; 0x40
 800a6a4:	617b      	str	r3, [r7, #20]
 800a6a6:	e001      	b.n	800a6ac <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800a6b8:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800a6be:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800a6c4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800a6ca:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800a6d0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800a6d6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800a6dc:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800a6e2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800a6e8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800a6ee:	4313      	orrs	r3, r2
 800a6f0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	699b      	ldr	r3, [r3, #24]
 800a6f6:	693a      	ldr	r2, [r7, #16]
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a700:	693a      	ldr	r2, [r7, #16]
 800a702:	4313      	orrs	r3, r2
 800a704:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800a706:	4b10      	ldr	r3, [pc, #64]	; (800a748 <FSMC_NORSRAM_Init+0xd0>)
 800a708:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a710:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a718:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	43db      	mvns	r3, r3
 800a728:	ea02 0103 	and.w	r1, r2, r3
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	4319      	orrs	r1, r3
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	371c      	adds	r7, #28
 800a740:	46bd      	mov	sp, r7
 800a742:	bc80      	pop	{r7}
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	0008fb7f 	.word	0x0008fb7f

0800a74c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b085      	sub	sp, #20
 800a750:	af00      	add	r7, sp, #0
 800a752:	60f8      	str	r0, [r7, #12]
 800a754:	60b9      	str	r1, [r7, #8]
 800a756:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	1c5a      	adds	r2, r3, #1
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a762:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	685b      	ldr	r3, [r3, #4]
 800a76e:	011b      	lsls	r3, r3, #4
 800a770:	431a      	orrs	r2, r3
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	021b      	lsls	r3, r3, #8
 800a778:	431a      	orrs	r2, r3
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	68db      	ldr	r3, [r3, #12]
 800a77e:	041b      	lsls	r3, r3, #16
 800a780:	431a      	orrs	r2, r3
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	3b01      	subs	r3, #1
 800a788:	051b      	lsls	r3, r3, #20
 800a78a:	431a      	orrs	r2, r3
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	3b02      	subs	r3, #2
 800a792:	061b      	lsls	r3, r3, #24
 800a794:	431a      	orrs	r2, r3
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	699b      	ldr	r3, [r3, #24]
 800a79a:	4313      	orrs	r3, r2
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	3201      	adds	r2, #1
 800a7a0:	4319      	orrs	r1, r3
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 800a7a8:	2300      	movs	r3, #0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3714      	adds	r7, #20
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bc80      	pop	{r7}
 800a7b2:	4770      	bx	lr

0800a7b4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	60f8      	str	r0, [r7, #12]
 800a7bc:	60b9      	str	r1, [r7, #8]
 800a7be:	607a      	str	r2, [r7, #4]
 800a7c0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a7c8:	d11d      	bne.n	800a806 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a7d2:	4b13      	ldr	r3, [pc, #76]	; (800a820 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	6811      	ldr	r1, [r2, #0]
 800a7da:	68ba      	ldr	r2, [r7, #8]
 800a7dc:	6852      	ldr	r2, [r2, #4]
 800a7de:	0112      	lsls	r2, r2, #4
 800a7e0:	4311      	orrs	r1, r2
 800a7e2:	68ba      	ldr	r2, [r7, #8]
 800a7e4:	6892      	ldr	r2, [r2, #8]
 800a7e6:	0212      	lsls	r2, r2, #8
 800a7e8:	4311      	orrs	r1, r2
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	6992      	ldr	r2, [r2, #24]
 800a7ee:	4311      	orrs	r1, r2
 800a7f0:	68ba      	ldr	r2, [r7, #8]
 800a7f2:	68d2      	ldr	r2, [r2, #12]
 800a7f4:	0412      	lsls	r2, r2, #16
 800a7f6:	430a      	orrs	r2, r1
 800a7f8:	ea43 0102 	orr.w	r1, r3, r2
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a804:	e005      	b.n	800a812 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a80e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a812:	2300      	movs	r3, #0
}
 800a814:	4618      	mov	r0, r3
 800a816:	3714      	adds	r7, #20
 800a818:	46bd      	mov	sp, r7
 800a81a:	bc80      	pop	{r7}
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	cff00000 	.word	0xcff00000

0800a824 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_Initsystick */
 800a82e:	88fb      	ldrh	r3, [r7, #6]
 800a830:	4a03      	ldr	r2, [pc, #12]	; (800a840 <delay_init+0x1c>)
 800a832:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	bc80      	pop	{r7}
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	2000059c 	.word	0x2000059c

0800a844 <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 800a844:	b480      	push	{r7}
 800a846:	b089      	sub	sp, #36	; 0x24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 800a84c:	2300      	movs	r3, #0
 800a84e:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800a850:	4b19      	ldr	r3, [pc, #100]	; (800a8b8 <delay_us+0x74>)
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 800a856:	4b19      	ldr	r3, [pc, #100]	; (800a8bc <delay_us+0x78>)
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	fb02 f303 	mul.w	r3, r2, r3
 800a860:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 800a862:	4b15      	ldr	r3, [pc, #84]	; (800a8b8 <delay_us+0x74>)
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800a868:	4b13      	ldr	r3, [pc, #76]	; (800a8b8 <delay_us+0x74>)
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	69fb      	ldr	r3, [r7, #28]
 800a872:	429a      	cmp	r2, r3
 800a874:	d0f8      	beq.n	800a868 <delay_us+0x24>
        {
            if (tnow < told)
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	69fb      	ldr	r3, [r7, #28]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d206      	bcs.n	800a88c <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	1ad3      	subs	r3, r2, r3
 800a884:	69ba      	ldr	r2, [r7, #24]
 800a886:	4413      	add	r3, r2
 800a888:	61bb      	str	r3, [r7, #24]
 800a88a:	e007      	b.n	800a89c <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 800a88c:	697a      	ldr	r2, [r7, #20]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	1ad2      	subs	r2, r2, r3
 800a892:	69fb      	ldr	r3, [r7, #28]
 800a894:	4413      	add	r3, r2
 800a896:	69ba      	ldr	r2, [r7, #24]
 800a898:	4413      	add	r3, r2
 800a89a:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 800a8a0:	69ba      	ldr	r2, [r7, #24]
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d200      	bcs.n	800a8aa <delay_us+0x66>
        tnow = SysTick->VAL;
 800a8a8:	e7de      	b.n	800a868 <delay_us+0x24>
            {
                break;                      /* /, */
 800a8aa:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 800a8ac:	bf00      	nop
 800a8ae:	3724      	adds	r7, #36	; 0x24
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bc80      	pop	{r7}
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop
 800a8b8:	e000e010 	.word	0xe000e010
 800a8bc:	2000059c 	.word	0x2000059c

0800a8c0 <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 800a8ca:	88fb      	ldrh	r3, [r7, #6]
 800a8cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a8d0:	fb02 f303 	mul.w	r3, r2, r3
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7ff ffb5 	bl	800a844 <delay_us>
}
 800a8da:	bf00      	nop
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <atoi>:
 800a8e2:	220a      	movs	r2, #10
 800a8e4:	2100      	movs	r1, #0
 800a8e6:	f001 be0f 	b.w	800c508 <strtol>
	...

0800a8ec <__errno>:
 800a8ec:	4b01      	ldr	r3, [pc, #4]	; (800a8f4 <__errno+0x8>)
 800a8ee:	6818      	ldr	r0, [r3, #0]
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	20000014 	.word	0x20000014

0800a8f8 <__libc_init_array>:
 800a8f8:	b570      	push	{r4, r5, r6, lr}
 800a8fa:	2600      	movs	r6, #0
 800a8fc:	4d0c      	ldr	r5, [pc, #48]	; (800a930 <__libc_init_array+0x38>)
 800a8fe:	4c0d      	ldr	r4, [pc, #52]	; (800a934 <__libc_init_array+0x3c>)
 800a900:	1b64      	subs	r4, r4, r5
 800a902:	10a4      	asrs	r4, r4, #2
 800a904:	42a6      	cmp	r6, r4
 800a906:	d109      	bne.n	800a91c <__libc_init_array+0x24>
 800a908:	f004 fd16 	bl	800f338 <_init>
 800a90c:	2600      	movs	r6, #0
 800a90e:	4d0a      	ldr	r5, [pc, #40]	; (800a938 <__libc_init_array+0x40>)
 800a910:	4c0a      	ldr	r4, [pc, #40]	; (800a93c <__libc_init_array+0x44>)
 800a912:	1b64      	subs	r4, r4, r5
 800a914:	10a4      	asrs	r4, r4, #2
 800a916:	42a6      	cmp	r6, r4
 800a918:	d105      	bne.n	800a926 <__libc_init_array+0x2e>
 800a91a:	bd70      	pop	{r4, r5, r6, pc}
 800a91c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a920:	4798      	blx	r3
 800a922:	3601      	adds	r6, #1
 800a924:	e7ee      	b.n	800a904 <__libc_init_array+0xc>
 800a926:	f855 3b04 	ldr.w	r3, [r5], #4
 800a92a:	4798      	blx	r3
 800a92c:	3601      	adds	r6, #1
 800a92e:	e7f2      	b.n	800a916 <__libc_init_array+0x1e>
 800a930:	08012910 	.word	0x08012910
 800a934:	08012910 	.word	0x08012910
 800a938:	08012910 	.word	0x08012910
 800a93c:	08012914 	.word	0x08012914

0800a940 <memset>:
 800a940:	4603      	mov	r3, r0
 800a942:	4402      	add	r2, r0
 800a944:	4293      	cmp	r3, r2
 800a946:	d100      	bne.n	800a94a <memset+0xa>
 800a948:	4770      	bx	lr
 800a94a:	f803 1b01 	strb.w	r1, [r3], #1
 800a94e:	e7f9      	b.n	800a944 <memset+0x4>

0800a950 <__cvt>:
 800a950:	2b00      	cmp	r3, #0
 800a952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a956:	461f      	mov	r7, r3
 800a958:	bfbb      	ittet	lt
 800a95a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a95e:	461f      	movlt	r7, r3
 800a960:	2300      	movge	r3, #0
 800a962:	232d      	movlt	r3, #45	; 0x2d
 800a964:	b088      	sub	sp, #32
 800a966:	4614      	mov	r4, r2
 800a968:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a96a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a96c:	7013      	strb	r3, [r2, #0]
 800a96e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a970:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a974:	f023 0820 	bic.w	r8, r3, #32
 800a978:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a97c:	d005      	beq.n	800a98a <__cvt+0x3a>
 800a97e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a982:	d100      	bne.n	800a986 <__cvt+0x36>
 800a984:	3501      	adds	r5, #1
 800a986:	2302      	movs	r3, #2
 800a988:	e000      	b.n	800a98c <__cvt+0x3c>
 800a98a:	2303      	movs	r3, #3
 800a98c:	aa07      	add	r2, sp, #28
 800a98e:	9204      	str	r2, [sp, #16]
 800a990:	aa06      	add	r2, sp, #24
 800a992:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a996:	e9cd 3500 	strd	r3, r5, [sp]
 800a99a:	4622      	mov	r2, r4
 800a99c:	463b      	mov	r3, r7
 800a99e:	f001 ff27 	bl	800c7f0 <_dtoa_r>
 800a9a2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a9a6:	4606      	mov	r6, r0
 800a9a8:	d102      	bne.n	800a9b0 <__cvt+0x60>
 800a9aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9ac:	07db      	lsls	r3, r3, #31
 800a9ae:	d522      	bpl.n	800a9f6 <__cvt+0xa6>
 800a9b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a9b4:	eb06 0905 	add.w	r9, r6, r5
 800a9b8:	d110      	bne.n	800a9dc <__cvt+0x8c>
 800a9ba:	7833      	ldrb	r3, [r6, #0]
 800a9bc:	2b30      	cmp	r3, #48	; 0x30
 800a9be:	d10a      	bne.n	800a9d6 <__cvt+0x86>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	4639      	mov	r1, r7
 800a9c8:	f7f6 f90e 	bl	8000be8 <__aeabi_dcmpeq>
 800a9cc:	b918      	cbnz	r0, 800a9d6 <__cvt+0x86>
 800a9ce:	f1c5 0501 	rsb	r5, r5, #1
 800a9d2:	f8ca 5000 	str.w	r5, [sl]
 800a9d6:	f8da 3000 	ldr.w	r3, [sl]
 800a9da:	4499      	add	r9, r3
 800a9dc:	2200      	movs	r2, #0
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	4639      	mov	r1, r7
 800a9e4:	f7f6 f900 	bl	8000be8 <__aeabi_dcmpeq>
 800a9e8:	b108      	cbz	r0, 800a9ee <__cvt+0x9e>
 800a9ea:	f8cd 901c 	str.w	r9, [sp, #28]
 800a9ee:	2230      	movs	r2, #48	; 0x30
 800a9f0:	9b07      	ldr	r3, [sp, #28]
 800a9f2:	454b      	cmp	r3, r9
 800a9f4:	d307      	bcc.n	800aa06 <__cvt+0xb6>
 800a9f6:	4630      	mov	r0, r6
 800a9f8:	9b07      	ldr	r3, [sp, #28]
 800a9fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a9fc:	1b9b      	subs	r3, r3, r6
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	b008      	add	sp, #32
 800aa02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa06:	1c59      	adds	r1, r3, #1
 800aa08:	9107      	str	r1, [sp, #28]
 800aa0a:	701a      	strb	r2, [r3, #0]
 800aa0c:	e7f0      	b.n	800a9f0 <__cvt+0xa0>

0800aa0e <__exponent>:
 800aa0e:	4603      	mov	r3, r0
 800aa10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa12:	2900      	cmp	r1, #0
 800aa14:	f803 2b02 	strb.w	r2, [r3], #2
 800aa18:	bfb6      	itet	lt
 800aa1a:	222d      	movlt	r2, #45	; 0x2d
 800aa1c:	222b      	movge	r2, #43	; 0x2b
 800aa1e:	4249      	neglt	r1, r1
 800aa20:	2909      	cmp	r1, #9
 800aa22:	7042      	strb	r2, [r0, #1]
 800aa24:	dd2b      	ble.n	800aa7e <__exponent+0x70>
 800aa26:	f10d 0407 	add.w	r4, sp, #7
 800aa2a:	46a4      	mov	ip, r4
 800aa2c:	270a      	movs	r7, #10
 800aa2e:	fb91 f6f7 	sdiv	r6, r1, r7
 800aa32:	460a      	mov	r2, r1
 800aa34:	46a6      	mov	lr, r4
 800aa36:	fb07 1516 	mls	r5, r7, r6, r1
 800aa3a:	2a63      	cmp	r2, #99	; 0x63
 800aa3c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800aa40:	4631      	mov	r1, r6
 800aa42:	f104 34ff 	add.w	r4, r4, #4294967295
 800aa46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800aa4a:	dcf0      	bgt.n	800aa2e <__exponent+0x20>
 800aa4c:	3130      	adds	r1, #48	; 0x30
 800aa4e:	f1ae 0502 	sub.w	r5, lr, #2
 800aa52:	f804 1c01 	strb.w	r1, [r4, #-1]
 800aa56:	4629      	mov	r1, r5
 800aa58:	1c44      	adds	r4, r0, #1
 800aa5a:	4561      	cmp	r1, ip
 800aa5c:	d30a      	bcc.n	800aa74 <__exponent+0x66>
 800aa5e:	f10d 0209 	add.w	r2, sp, #9
 800aa62:	eba2 020e 	sub.w	r2, r2, lr
 800aa66:	4565      	cmp	r5, ip
 800aa68:	bf88      	it	hi
 800aa6a:	2200      	movhi	r2, #0
 800aa6c:	4413      	add	r3, r2
 800aa6e:	1a18      	subs	r0, r3, r0
 800aa70:	b003      	add	sp, #12
 800aa72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa74:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa78:	f804 2f01 	strb.w	r2, [r4, #1]!
 800aa7c:	e7ed      	b.n	800aa5a <__exponent+0x4c>
 800aa7e:	2330      	movs	r3, #48	; 0x30
 800aa80:	3130      	adds	r1, #48	; 0x30
 800aa82:	7083      	strb	r3, [r0, #2]
 800aa84:	70c1      	strb	r1, [r0, #3]
 800aa86:	1d03      	adds	r3, r0, #4
 800aa88:	e7f1      	b.n	800aa6e <__exponent+0x60>
	...

0800aa8c <_printf_float>:
 800aa8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa90:	b091      	sub	sp, #68	; 0x44
 800aa92:	460c      	mov	r4, r1
 800aa94:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800aa98:	4616      	mov	r6, r2
 800aa9a:	461f      	mov	r7, r3
 800aa9c:	4605      	mov	r5, r0
 800aa9e:	f003 f9c1 	bl	800de24 <_localeconv_r>
 800aaa2:	6803      	ldr	r3, [r0, #0]
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	9309      	str	r3, [sp, #36]	; 0x24
 800aaa8:	f7f5 fbbe 	bl	8000228 <strlen>
 800aaac:	2300      	movs	r3, #0
 800aaae:	930e      	str	r3, [sp, #56]	; 0x38
 800aab0:	f8d8 3000 	ldr.w	r3, [r8]
 800aab4:	900a      	str	r0, [sp, #40]	; 0x28
 800aab6:	3307      	adds	r3, #7
 800aab8:	f023 0307 	bic.w	r3, r3, #7
 800aabc:	f103 0208 	add.w	r2, r3, #8
 800aac0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800aac4:	f8d4 b000 	ldr.w	fp, [r4]
 800aac8:	f8c8 2000 	str.w	r2, [r8]
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aad4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800aad8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800aadc:	930b      	str	r3, [sp, #44]	; 0x2c
 800aade:	f04f 32ff 	mov.w	r2, #4294967295
 800aae2:	4640      	mov	r0, r8
 800aae4:	4b9c      	ldr	r3, [pc, #624]	; (800ad58 <_printf_float+0x2cc>)
 800aae6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aae8:	f7f6 f8b0 	bl	8000c4c <__aeabi_dcmpun>
 800aaec:	bb70      	cbnz	r0, 800ab4c <_printf_float+0xc0>
 800aaee:	f04f 32ff 	mov.w	r2, #4294967295
 800aaf2:	4640      	mov	r0, r8
 800aaf4:	4b98      	ldr	r3, [pc, #608]	; (800ad58 <_printf_float+0x2cc>)
 800aaf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aaf8:	f7f6 f88a 	bl	8000c10 <__aeabi_dcmple>
 800aafc:	bb30      	cbnz	r0, 800ab4c <_printf_float+0xc0>
 800aafe:	2200      	movs	r2, #0
 800ab00:	2300      	movs	r3, #0
 800ab02:	4640      	mov	r0, r8
 800ab04:	4651      	mov	r1, sl
 800ab06:	f7f6 f879 	bl	8000bfc <__aeabi_dcmplt>
 800ab0a:	b110      	cbz	r0, 800ab12 <_printf_float+0x86>
 800ab0c:	232d      	movs	r3, #45	; 0x2d
 800ab0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab12:	4b92      	ldr	r3, [pc, #584]	; (800ad5c <_printf_float+0x2d0>)
 800ab14:	4892      	ldr	r0, [pc, #584]	; (800ad60 <_printf_float+0x2d4>)
 800ab16:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ab1a:	bf94      	ite	ls
 800ab1c:	4698      	movls	r8, r3
 800ab1e:	4680      	movhi	r8, r0
 800ab20:	2303      	movs	r3, #3
 800ab22:	f04f 0a00 	mov.w	sl, #0
 800ab26:	6123      	str	r3, [r4, #16]
 800ab28:	f02b 0304 	bic.w	r3, fp, #4
 800ab2c:	6023      	str	r3, [r4, #0]
 800ab2e:	4633      	mov	r3, r6
 800ab30:	4621      	mov	r1, r4
 800ab32:	4628      	mov	r0, r5
 800ab34:	9700      	str	r7, [sp, #0]
 800ab36:	aa0f      	add	r2, sp, #60	; 0x3c
 800ab38:	f000 f9d4 	bl	800aee4 <_printf_common>
 800ab3c:	3001      	adds	r0, #1
 800ab3e:	f040 8090 	bne.w	800ac62 <_printf_float+0x1d6>
 800ab42:	f04f 30ff 	mov.w	r0, #4294967295
 800ab46:	b011      	add	sp, #68	; 0x44
 800ab48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab4c:	4642      	mov	r2, r8
 800ab4e:	4653      	mov	r3, sl
 800ab50:	4640      	mov	r0, r8
 800ab52:	4651      	mov	r1, sl
 800ab54:	f7f6 f87a 	bl	8000c4c <__aeabi_dcmpun>
 800ab58:	b148      	cbz	r0, 800ab6e <_printf_float+0xe2>
 800ab5a:	f1ba 0f00 	cmp.w	sl, #0
 800ab5e:	bfb8      	it	lt
 800ab60:	232d      	movlt	r3, #45	; 0x2d
 800ab62:	4880      	ldr	r0, [pc, #512]	; (800ad64 <_printf_float+0x2d8>)
 800ab64:	bfb8      	it	lt
 800ab66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ab6a:	4b7f      	ldr	r3, [pc, #508]	; (800ad68 <_printf_float+0x2dc>)
 800ab6c:	e7d3      	b.n	800ab16 <_printf_float+0x8a>
 800ab6e:	6863      	ldr	r3, [r4, #4]
 800ab70:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ab74:	1c5a      	adds	r2, r3, #1
 800ab76:	d142      	bne.n	800abfe <_printf_float+0x172>
 800ab78:	2306      	movs	r3, #6
 800ab7a:	6063      	str	r3, [r4, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	9206      	str	r2, [sp, #24]
 800ab80:	aa0e      	add	r2, sp, #56	; 0x38
 800ab82:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800ab86:	aa0d      	add	r2, sp, #52	; 0x34
 800ab88:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800ab8c:	9203      	str	r2, [sp, #12]
 800ab8e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800ab92:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ab96:	6023      	str	r3, [r4, #0]
 800ab98:	6863      	ldr	r3, [r4, #4]
 800ab9a:	4642      	mov	r2, r8
 800ab9c:	9300      	str	r3, [sp, #0]
 800ab9e:	4628      	mov	r0, r5
 800aba0:	4653      	mov	r3, sl
 800aba2:	910b      	str	r1, [sp, #44]	; 0x2c
 800aba4:	f7ff fed4 	bl	800a950 <__cvt>
 800aba8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abaa:	4680      	mov	r8, r0
 800abac:	2947      	cmp	r1, #71	; 0x47
 800abae:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abb0:	d108      	bne.n	800abc4 <_printf_float+0x138>
 800abb2:	1cc8      	adds	r0, r1, #3
 800abb4:	db02      	blt.n	800abbc <_printf_float+0x130>
 800abb6:	6863      	ldr	r3, [r4, #4]
 800abb8:	4299      	cmp	r1, r3
 800abba:	dd40      	ble.n	800ac3e <_printf_float+0x1b2>
 800abbc:	f1a9 0902 	sub.w	r9, r9, #2
 800abc0:	fa5f f989 	uxtb.w	r9, r9
 800abc4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800abc8:	d81f      	bhi.n	800ac0a <_printf_float+0x17e>
 800abca:	464a      	mov	r2, r9
 800abcc:	3901      	subs	r1, #1
 800abce:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800abd2:	910d      	str	r1, [sp, #52]	; 0x34
 800abd4:	f7ff ff1b 	bl	800aa0e <__exponent>
 800abd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abda:	4682      	mov	sl, r0
 800abdc:	1813      	adds	r3, r2, r0
 800abde:	2a01      	cmp	r2, #1
 800abe0:	6123      	str	r3, [r4, #16]
 800abe2:	dc02      	bgt.n	800abea <_printf_float+0x15e>
 800abe4:	6822      	ldr	r2, [r4, #0]
 800abe6:	07d2      	lsls	r2, r2, #31
 800abe8:	d501      	bpl.n	800abee <_printf_float+0x162>
 800abea:	3301      	adds	r3, #1
 800abec:	6123      	str	r3, [r4, #16]
 800abee:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d09b      	beq.n	800ab2e <_printf_float+0xa2>
 800abf6:	232d      	movs	r3, #45	; 0x2d
 800abf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abfc:	e797      	b.n	800ab2e <_printf_float+0xa2>
 800abfe:	2947      	cmp	r1, #71	; 0x47
 800ac00:	d1bc      	bne.n	800ab7c <_printf_float+0xf0>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1ba      	bne.n	800ab7c <_printf_float+0xf0>
 800ac06:	2301      	movs	r3, #1
 800ac08:	e7b7      	b.n	800ab7a <_printf_float+0xee>
 800ac0a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ac0e:	d118      	bne.n	800ac42 <_printf_float+0x1b6>
 800ac10:	2900      	cmp	r1, #0
 800ac12:	6863      	ldr	r3, [r4, #4]
 800ac14:	dd0b      	ble.n	800ac2e <_printf_float+0x1a2>
 800ac16:	6121      	str	r1, [r4, #16]
 800ac18:	b913      	cbnz	r3, 800ac20 <_printf_float+0x194>
 800ac1a:	6822      	ldr	r2, [r4, #0]
 800ac1c:	07d0      	lsls	r0, r2, #31
 800ac1e:	d502      	bpl.n	800ac26 <_printf_float+0x19a>
 800ac20:	3301      	adds	r3, #1
 800ac22:	440b      	add	r3, r1
 800ac24:	6123      	str	r3, [r4, #16]
 800ac26:	f04f 0a00 	mov.w	sl, #0
 800ac2a:	65a1      	str	r1, [r4, #88]	; 0x58
 800ac2c:	e7df      	b.n	800abee <_printf_float+0x162>
 800ac2e:	b913      	cbnz	r3, 800ac36 <_printf_float+0x1aa>
 800ac30:	6822      	ldr	r2, [r4, #0]
 800ac32:	07d2      	lsls	r2, r2, #31
 800ac34:	d501      	bpl.n	800ac3a <_printf_float+0x1ae>
 800ac36:	3302      	adds	r3, #2
 800ac38:	e7f4      	b.n	800ac24 <_printf_float+0x198>
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e7f2      	b.n	800ac24 <_printf_float+0x198>
 800ac3e:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ac42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac44:	4299      	cmp	r1, r3
 800ac46:	db05      	blt.n	800ac54 <_printf_float+0x1c8>
 800ac48:	6823      	ldr	r3, [r4, #0]
 800ac4a:	6121      	str	r1, [r4, #16]
 800ac4c:	07d8      	lsls	r0, r3, #31
 800ac4e:	d5ea      	bpl.n	800ac26 <_printf_float+0x19a>
 800ac50:	1c4b      	adds	r3, r1, #1
 800ac52:	e7e7      	b.n	800ac24 <_printf_float+0x198>
 800ac54:	2900      	cmp	r1, #0
 800ac56:	bfcc      	ite	gt
 800ac58:	2201      	movgt	r2, #1
 800ac5a:	f1c1 0202 	rsble	r2, r1, #2
 800ac5e:	4413      	add	r3, r2
 800ac60:	e7e0      	b.n	800ac24 <_printf_float+0x198>
 800ac62:	6823      	ldr	r3, [r4, #0]
 800ac64:	055a      	lsls	r2, r3, #21
 800ac66:	d407      	bmi.n	800ac78 <_printf_float+0x1ec>
 800ac68:	6923      	ldr	r3, [r4, #16]
 800ac6a:	4642      	mov	r2, r8
 800ac6c:	4631      	mov	r1, r6
 800ac6e:	4628      	mov	r0, r5
 800ac70:	47b8      	blx	r7
 800ac72:	3001      	adds	r0, #1
 800ac74:	d12b      	bne.n	800acce <_printf_float+0x242>
 800ac76:	e764      	b.n	800ab42 <_printf_float+0xb6>
 800ac78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ac7c:	f240 80dd 	bls.w	800ae3a <_printf_float+0x3ae>
 800ac80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ac84:	2200      	movs	r2, #0
 800ac86:	2300      	movs	r3, #0
 800ac88:	f7f5 ffae 	bl	8000be8 <__aeabi_dcmpeq>
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d033      	beq.n	800acf8 <_printf_float+0x26c>
 800ac90:	2301      	movs	r3, #1
 800ac92:	4631      	mov	r1, r6
 800ac94:	4628      	mov	r0, r5
 800ac96:	4a35      	ldr	r2, [pc, #212]	; (800ad6c <_printf_float+0x2e0>)
 800ac98:	47b8      	blx	r7
 800ac9a:	3001      	adds	r0, #1
 800ac9c:	f43f af51 	beq.w	800ab42 <_printf_float+0xb6>
 800aca0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800aca4:	429a      	cmp	r2, r3
 800aca6:	db02      	blt.n	800acae <_printf_float+0x222>
 800aca8:	6823      	ldr	r3, [r4, #0]
 800acaa:	07d8      	lsls	r0, r3, #31
 800acac:	d50f      	bpl.n	800acce <_printf_float+0x242>
 800acae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800acb2:	4631      	mov	r1, r6
 800acb4:	4628      	mov	r0, r5
 800acb6:	47b8      	blx	r7
 800acb8:	3001      	adds	r0, #1
 800acba:	f43f af42 	beq.w	800ab42 <_printf_float+0xb6>
 800acbe:	f04f 0800 	mov.w	r8, #0
 800acc2:	f104 091a 	add.w	r9, r4, #26
 800acc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acc8:	3b01      	subs	r3, #1
 800acca:	4543      	cmp	r3, r8
 800accc:	dc09      	bgt.n	800ace2 <_printf_float+0x256>
 800acce:	6823      	ldr	r3, [r4, #0]
 800acd0:	079b      	lsls	r3, r3, #30
 800acd2:	f100 8102 	bmi.w	800aeda <_printf_float+0x44e>
 800acd6:	68e0      	ldr	r0, [r4, #12]
 800acd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acda:	4298      	cmp	r0, r3
 800acdc:	bfb8      	it	lt
 800acde:	4618      	movlt	r0, r3
 800ace0:	e731      	b.n	800ab46 <_printf_float+0xba>
 800ace2:	2301      	movs	r3, #1
 800ace4:	464a      	mov	r2, r9
 800ace6:	4631      	mov	r1, r6
 800ace8:	4628      	mov	r0, r5
 800acea:	47b8      	blx	r7
 800acec:	3001      	adds	r0, #1
 800acee:	f43f af28 	beq.w	800ab42 <_printf_float+0xb6>
 800acf2:	f108 0801 	add.w	r8, r8, #1
 800acf6:	e7e6      	b.n	800acc6 <_printf_float+0x23a>
 800acf8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	dc38      	bgt.n	800ad70 <_printf_float+0x2e4>
 800acfe:	2301      	movs	r3, #1
 800ad00:	4631      	mov	r1, r6
 800ad02:	4628      	mov	r0, r5
 800ad04:	4a19      	ldr	r2, [pc, #100]	; (800ad6c <_printf_float+0x2e0>)
 800ad06:	47b8      	blx	r7
 800ad08:	3001      	adds	r0, #1
 800ad0a:	f43f af1a 	beq.w	800ab42 <_printf_float+0xb6>
 800ad0e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ad12:	4313      	orrs	r3, r2
 800ad14:	d102      	bne.n	800ad1c <_printf_float+0x290>
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	07d9      	lsls	r1, r3, #31
 800ad1a:	d5d8      	bpl.n	800acce <_printf_float+0x242>
 800ad1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad20:	4631      	mov	r1, r6
 800ad22:	4628      	mov	r0, r5
 800ad24:	47b8      	blx	r7
 800ad26:	3001      	adds	r0, #1
 800ad28:	f43f af0b 	beq.w	800ab42 <_printf_float+0xb6>
 800ad2c:	f04f 0900 	mov.w	r9, #0
 800ad30:	f104 0a1a 	add.w	sl, r4, #26
 800ad34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad36:	425b      	negs	r3, r3
 800ad38:	454b      	cmp	r3, r9
 800ad3a:	dc01      	bgt.n	800ad40 <_printf_float+0x2b4>
 800ad3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad3e:	e794      	b.n	800ac6a <_printf_float+0x1de>
 800ad40:	2301      	movs	r3, #1
 800ad42:	4652      	mov	r2, sl
 800ad44:	4631      	mov	r1, r6
 800ad46:	4628      	mov	r0, r5
 800ad48:	47b8      	blx	r7
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	f43f aef9 	beq.w	800ab42 <_printf_float+0xb6>
 800ad50:	f109 0901 	add.w	r9, r9, #1
 800ad54:	e7ee      	b.n	800ad34 <_printf_float+0x2a8>
 800ad56:	bf00      	nop
 800ad58:	7fefffff 	.word	0x7fefffff
 800ad5c:	0801246c 	.word	0x0801246c
 800ad60:	08012470 	.word	0x08012470
 800ad64:	08012478 	.word	0x08012478
 800ad68:	08012474 	.word	0x08012474
 800ad6c:	0801247c 	.word	0x0801247c
 800ad70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ad74:	429a      	cmp	r2, r3
 800ad76:	bfa8      	it	ge
 800ad78:	461a      	movge	r2, r3
 800ad7a:	2a00      	cmp	r2, #0
 800ad7c:	4691      	mov	r9, r2
 800ad7e:	dc37      	bgt.n	800adf0 <_printf_float+0x364>
 800ad80:	f04f 0b00 	mov.w	fp, #0
 800ad84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad88:	f104 021a 	add.w	r2, r4, #26
 800ad8c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ad90:	ebaa 0309 	sub.w	r3, sl, r9
 800ad94:	455b      	cmp	r3, fp
 800ad96:	dc33      	bgt.n	800ae00 <_printf_float+0x374>
 800ad98:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	db3b      	blt.n	800ae18 <_printf_float+0x38c>
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	07da      	lsls	r2, r3, #31
 800ada4:	d438      	bmi.n	800ae18 <_printf_float+0x38c>
 800ada6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ada8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800adaa:	eba3 020a 	sub.w	r2, r3, sl
 800adae:	eba3 0901 	sub.w	r9, r3, r1
 800adb2:	4591      	cmp	r9, r2
 800adb4:	bfa8      	it	ge
 800adb6:	4691      	movge	r9, r2
 800adb8:	f1b9 0f00 	cmp.w	r9, #0
 800adbc:	dc34      	bgt.n	800ae28 <_printf_float+0x39c>
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800adc6:	f104 0a1a 	add.w	sl, r4, #26
 800adca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800adce:	1a9b      	subs	r3, r3, r2
 800add0:	eba3 0309 	sub.w	r3, r3, r9
 800add4:	4543      	cmp	r3, r8
 800add6:	f77f af7a 	ble.w	800acce <_printf_float+0x242>
 800adda:	2301      	movs	r3, #1
 800addc:	4652      	mov	r2, sl
 800adde:	4631      	mov	r1, r6
 800ade0:	4628      	mov	r0, r5
 800ade2:	47b8      	blx	r7
 800ade4:	3001      	adds	r0, #1
 800ade6:	f43f aeac 	beq.w	800ab42 <_printf_float+0xb6>
 800adea:	f108 0801 	add.w	r8, r8, #1
 800adee:	e7ec      	b.n	800adca <_printf_float+0x33e>
 800adf0:	4613      	mov	r3, r2
 800adf2:	4631      	mov	r1, r6
 800adf4:	4642      	mov	r2, r8
 800adf6:	4628      	mov	r0, r5
 800adf8:	47b8      	blx	r7
 800adfa:	3001      	adds	r0, #1
 800adfc:	d1c0      	bne.n	800ad80 <_printf_float+0x2f4>
 800adfe:	e6a0      	b.n	800ab42 <_printf_float+0xb6>
 800ae00:	2301      	movs	r3, #1
 800ae02:	4631      	mov	r1, r6
 800ae04:	4628      	mov	r0, r5
 800ae06:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae08:	47b8      	blx	r7
 800ae0a:	3001      	adds	r0, #1
 800ae0c:	f43f ae99 	beq.w	800ab42 <_printf_float+0xb6>
 800ae10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ae12:	f10b 0b01 	add.w	fp, fp, #1
 800ae16:	e7b9      	b.n	800ad8c <_printf_float+0x300>
 800ae18:	4631      	mov	r1, r6
 800ae1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae1e:	4628      	mov	r0, r5
 800ae20:	47b8      	blx	r7
 800ae22:	3001      	adds	r0, #1
 800ae24:	d1bf      	bne.n	800ada6 <_printf_float+0x31a>
 800ae26:	e68c      	b.n	800ab42 <_printf_float+0xb6>
 800ae28:	464b      	mov	r3, r9
 800ae2a:	4631      	mov	r1, r6
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	eb08 020a 	add.w	r2, r8, sl
 800ae32:	47b8      	blx	r7
 800ae34:	3001      	adds	r0, #1
 800ae36:	d1c2      	bne.n	800adbe <_printf_float+0x332>
 800ae38:	e683      	b.n	800ab42 <_printf_float+0xb6>
 800ae3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae3c:	2a01      	cmp	r2, #1
 800ae3e:	dc01      	bgt.n	800ae44 <_printf_float+0x3b8>
 800ae40:	07db      	lsls	r3, r3, #31
 800ae42:	d537      	bpl.n	800aeb4 <_printf_float+0x428>
 800ae44:	2301      	movs	r3, #1
 800ae46:	4642      	mov	r2, r8
 800ae48:	4631      	mov	r1, r6
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	47b8      	blx	r7
 800ae4e:	3001      	adds	r0, #1
 800ae50:	f43f ae77 	beq.w	800ab42 <_printf_float+0xb6>
 800ae54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae58:	4631      	mov	r1, r6
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	47b8      	blx	r7
 800ae5e:	3001      	adds	r0, #1
 800ae60:	f43f ae6f 	beq.w	800ab42 <_printf_float+0xb6>
 800ae64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae68:	2200      	movs	r2, #0
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	f7f5 febc 	bl	8000be8 <__aeabi_dcmpeq>
 800ae70:	b9d8      	cbnz	r0, 800aeaa <_printf_float+0x41e>
 800ae72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae74:	f108 0201 	add.w	r2, r8, #1
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	4631      	mov	r1, r6
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	47b8      	blx	r7
 800ae80:	3001      	adds	r0, #1
 800ae82:	d10e      	bne.n	800aea2 <_printf_float+0x416>
 800ae84:	e65d      	b.n	800ab42 <_printf_float+0xb6>
 800ae86:	2301      	movs	r3, #1
 800ae88:	464a      	mov	r2, r9
 800ae8a:	4631      	mov	r1, r6
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	47b8      	blx	r7
 800ae90:	3001      	adds	r0, #1
 800ae92:	f43f ae56 	beq.w	800ab42 <_printf_float+0xb6>
 800ae96:	f108 0801 	add.w	r8, r8, #1
 800ae9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae9c:	3b01      	subs	r3, #1
 800ae9e:	4543      	cmp	r3, r8
 800aea0:	dcf1      	bgt.n	800ae86 <_printf_float+0x3fa>
 800aea2:	4653      	mov	r3, sl
 800aea4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aea8:	e6e0      	b.n	800ac6c <_printf_float+0x1e0>
 800aeaa:	f04f 0800 	mov.w	r8, #0
 800aeae:	f104 091a 	add.w	r9, r4, #26
 800aeb2:	e7f2      	b.n	800ae9a <_printf_float+0x40e>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	4642      	mov	r2, r8
 800aeb8:	e7df      	b.n	800ae7a <_printf_float+0x3ee>
 800aeba:	2301      	movs	r3, #1
 800aebc:	464a      	mov	r2, r9
 800aebe:	4631      	mov	r1, r6
 800aec0:	4628      	mov	r0, r5
 800aec2:	47b8      	blx	r7
 800aec4:	3001      	adds	r0, #1
 800aec6:	f43f ae3c 	beq.w	800ab42 <_printf_float+0xb6>
 800aeca:	f108 0801 	add.w	r8, r8, #1
 800aece:	68e3      	ldr	r3, [r4, #12]
 800aed0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800aed2:	1a5b      	subs	r3, r3, r1
 800aed4:	4543      	cmp	r3, r8
 800aed6:	dcf0      	bgt.n	800aeba <_printf_float+0x42e>
 800aed8:	e6fd      	b.n	800acd6 <_printf_float+0x24a>
 800aeda:	f04f 0800 	mov.w	r8, #0
 800aede:	f104 0919 	add.w	r9, r4, #25
 800aee2:	e7f4      	b.n	800aece <_printf_float+0x442>

0800aee4 <_printf_common>:
 800aee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aee8:	4616      	mov	r6, r2
 800aeea:	4699      	mov	r9, r3
 800aeec:	688a      	ldr	r2, [r1, #8]
 800aeee:	690b      	ldr	r3, [r1, #16]
 800aef0:	4607      	mov	r7, r0
 800aef2:	4293      	cmp	r3, r2
 800aef4:	bfb8      	it	lt
 800aef6:	4613      	movlt	r3, r2
 800aef8:	6033      	str	r3, [r6, #0]
 800aefa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aefe:	460c      	mov	r4, r1
 800af00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af04:	b10a      	cbz	r2, 800af0a <_printf_common+0x26>
 800af06:	3301      	adds	r3, #1
 800af08:	6033      	str	r3, [r6, #0]
 800af0a:	6823      	ldr	r3, [r4, #0]
 800af0c:	0699      	lsls	r1, r3, #26
 800af0e:	bf42      	ittt	mi
 800af10:	6833      	ldrmi	r3, [r6, #0]
 800af12:	3302      	addmi	r3, #2
 800af14:	6033      	strmi	r3, [r6, #0]
 800af16:	6825      	ldr	r5, [r4, #0]
 800af18:	f015 0506 	ands.w	r5, r5, #6
 800af1c:	d106      	bne.n	800af2c <_printf_common+0x48>
 800af1e:	f104 0a19 	add.w	sl, r4, #25
 800af22:	68e3      	ldr	r3, [r4, #12]
 800af24:	6832      	ldr	r2, [r6, #0]
 800af26:	1a9b      	subs	r3, r3, r2
 800af28:	42ab      	cmp	r3, r5
 800af2a:	dc28      	bgt.n	800af7e <_printf_common+0x9a>
 800af2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800af30:	1e13      	subs	r3, r2, #0
 800af32:	6822      	ldr	r2, [r4, #0]
 800af34:	bf18      	it	ne
 800af36:	2301      	movne	r3, #1
 800af38:	0692      	lsls	r2, r2, #26
 800af3a:	d42d      	bmi.n	800af98 <_printf_common+0xb4>
 800af3c:	4649      	mov	r1, r9
 800af3e:	4638      	mov	r0, r7
 800af40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af44:	47c0      	blx	r8
 800af46:	3001      	adds	r0, #1
 800af48:	d020      	beq.n	800af8c <_printf_common+0xa8>
 800af4a:	6823      	ldr	r3, [r4, #0]
 800af4c:	68e5      	ldr	r5, [r4, #12]
 800af4e:	f003 0306 	and.w	r3, r3, #6
 800af52:	2b04      	cmp	r3, #4
 800af54:	bf18      	it	ne
 800af56:	2500      	movne	r5, #0
 800af58:	6832      	ldr	r2, [r6, #0]
 800af5a:	f04f 0600 	mov.w	r6, #0
 800af5e:	68a3      	ldr	r3, [r4, #8]
 800af60:	bf08      	it	eq
 800af62:	1aad      	subeq	r5, r5, r2
 800af64:	6922      	ldr	r2, [r4, #16]
 800af66:	bf08      	it	eq
 800af68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af6c:	4293      	cmp	r3, r2
 800af6e:	bfc4      	itt	gt
 800af70:	1a9b      	subgt	r3, r3, r2
 800af72:	18ed      	addgt	r5, r5, r3
 800af74:	341a      	adds	r4, #26
 800af76:	42b5      	cmp	r5, r6
 800af78:	d11a      	bne.n	800afb0 <_printf_common+0xcc>
 800af7a:	2000      	movs	r0, #0
 800af7c:	e008      	b.n	800af90 <_printf_common+0xac>
 800af7e:	2301      	movs	r3, #1
 800af80:	4652      	mov	r2, sl
 800af82:	4649      	mov	r1, r9
 800af84:	4638      	mov	r0, r7
 800af86:	47c0      	blx	r8
 800af88:	3001      	adds	r0, #1
 800af8a:	d103      	bne.n	800af94 <_printf_common+0xb0>
 800af8c:	f04f 30ff 	mov.w	r0, #4294967295
 800af90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af94:	3501      	adds	r5, #1
 800af96:	e7c4      	b.n	800af22 <_printf_common+0x3e>
 800af98:	2030      	movs	r0, #48	; 0x30
 800af9a:	18e1      	adds	r1, r4, r3
 800af9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800afa0:	1c5a      	adds	r2, r3, #1
 800afa2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800afa6:	4422      	add	r2, r4
 800afa8:	3302      	adds	r3, #2
 800afaa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800afae:	e7c5      	b.n	800af3c <_printf_common+0x58>
 800afb0:	2301      	movs	r3, #1
 800afb2:	4622      	mov	r2, r4
 800afb4:	4649      	mov	r1, r9
 800afb6:	4638      	mov	r0, r7
 800afb8:	47c0      	blx	r8
 800afba:	3001      	adds	r0, #1
 800afbc:	d0e6      	beq.n	800af8c <_printf_common+0xa8>
 800afbe:	3601      	adds	r6, #1
 800afc0:	e7d9      	b.n	800af76 <_printf_common+0x92>
	...

0800afc4 <_printf_i>:
 800afc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afc8:	7e0f      	ldrb	r7, [r1, #24]
 800afca:	4691      	mov	r9, r2
 800afcc:	2f78      	cmp	r7, #120	; 0x78
 800afce:	4680      	mov	r8, r0
 800afd0:	460c      	mov	r4, r1
 800afd2:	469a      	mov	sl, r3
 800afd4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800afd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800afda:	d807      	bhi.n	800afec <_printf_i+0x28>
 800afdc:	2f62      	cmp	r7, #98	; 0x62
 800afde:	d80a      	bhi.n	800aff6 <_printf_i+0x32>
 800afe0:	2f00      	cmp	r7, #0
 800afe2:	f000 80d9 	beq.w	800b198 <_printf_i+0x1d4>
 800afe6:	2f58      	cmp	r7, #88	; 0x58
 800afe8:	f000 80a4 	beq.w	800b134 <_printf_i+0x170>
 800afec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aff0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aff4:	e03a      	b.n	800b06c <_printf_i+0xa8>
 800aff6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800affa:	2b15      	cmp	r3, #21
 800affc:	d8f6      	bhi.n	800afec <_printf_i+0x28>
 800affe:	a101      	add	r1, pc, #4	; (adr r1, 800b004 <_printf_i+0x40>)
 800b000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b004:	0800b05d 	.word	0x0800b05d
 800b008:	0800b071 	.word	0x0800b071
 800b00c:	0800afed 	.word	0x0800afed
 800b010:	0800afed 	.word	0x0800afed
 800b014:	0800afed 	.word	0x0800afed
 800b018:	0800afed 	.word	0x0800afed
 800b01c:	0800b071 	.word	0x0800b071
 800b020:	0800afed 	.word	0x0800afed
 800b024:	0800afed 	.word	0x0800afed
 800b028:	0800afed 	.word	0x0800afed
 800b02c:	0800afed 	.word	0x0800afed
 800b030:	0800b17f 	.word	0x0800b17f
 800b034:	0800b0a1 	.word	0x0800b0a1
 800b038:	0800b161 	.word	0x0800b161
 800b03c:	0800afed 	.word	0x0800afed
 800b040:	0800afed 	.word	0x0800afed
 800b044:	0800b1a1 	.word	0x0800b1a1
 800b048:	0800afed 	.word	0x0800afed
 800b04c:	0800b0a1 	.word	0x0800b0a1
 800b050:	0800afed 	.word	0x0800afed
 800b054:	0800afed 	.word	0x0800afed
 800b058:	0800b169 	.word	0x0800b169
 800b05c:	682b      	ldr	r3, [r5, #0]
 800b05e:	1d1a      	adds	r2, r3, #4
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	602a      	str	r2, [r5, #0]
 800b064:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b068:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b06c:	2301      	movs	r3, #1
 800b06e:	e0a4      	b.n	800b1ba <_printf_i+0x1f6>
 800b070:	6820      	ldr	r0, [r4, #0]
 800b072:	6829      	ldr	r1, [r5, #0]
 800b074:	0606      	lsls	r6, r0, #24
 800b076:	f101 0304 	add.w	r3, r1, #4
 800b07a:	d50a      	bpl.n	800b092 <_printf_i+0xce>
 800b07c:	680e      	ldr	r6, [r1, #0]
 800b07e:	602b      	str	r3, [r5, #0]
 800b080:	2e00      	cmp	r6, #0
 800b082:	da03      	bge.n	800b08c <_printf_i+0xc8>
 800b084:	232d      	movs	r3, #45	; 0x2d
 800b086:	4276      	negs	r6, r6
 800b088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b08c:	230a      	movs	r3, #10
 800b08e:	485e      	ldr	r0, [pc, #376]	; (800b208 <_printf_i+0x244>)
 800b090:	e019      	b.n	800b0c6 <_printf_i+0x102>
 800b092:	680e      	ldr	r6, [r1, #0]
 800b094:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b098:	602b      	str	r3, [r5, #0]
 800b09a:	bf18      	it	ne
 800b09c:	b236      	sxthne	r6, r6
 800b09e:	e7ef      	b.n	800b080 <_printf_i+0xbc>
 800b0a0:	682b      	ldr	r3, [r5, #0]
 800b0a2:	6820      	ldr	r0, [r4, #0]
 800b0a4:	1d19      	adds	r1, r3, #4
 800b0a6:	6029      	str	r1, [r5, #0]
 800b0a8:	0601      	lsls	r1, r0, #24
 800b0aa:	d501      	bpl.n	800b0b0 <_printf_i+0xec>
 800b0ac:	681e      	ldr	r6, [r3, #0]
 800b0ae:	e002      	b.n	800b0b6 <_printf_i+0xf2>
 800b0b0:	0646      	lsls	r6, r0, #25
 800b0b2:	d5fb      	bpl.n	800b0ac <_printf_i+0xe8>
 800b0b4:	881e      	ldrh	r6, [r3, #0]
 800b0b6:	2f6f      	cmp	r7, #111	; 0x6f
 800b0b8:	bf0c      	ite	eq
 800b0ba:	2308      	moveq	r3, #8
 800b0bc:	230a      	movne	r3, #10
 800b0be:	4852      	ldr	r0, [pc, #328]	; (800b208 <_printf_i+0x244>)
 800b0c0:	2100      	movs	r1, #0
 800b0c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b0c6:	6865      	ldr	r5, [r4, #4]
 800b0c8:	2d00      	cmp	r5, #0
 800b0ca:	bfa8      	it	ge
 800b0cc:	6821      	ldrge	r1, [r4, #0]
 800b0ce:	60a5      	str	r5, [r4, #8]
 800b0d0:	bfa4      	itt	ge
 800b0d2:	f021 0104 	bicge.w	r1, r1, #4
 800b0d6:	6021      	strge	r1, [r4, #0]
 800b0d8:	b90e      	cbnz	r6, 800b0de <_printf_i+0x11a>
 800b0da:	2d00      	cmp	r5, #0
 800b0dc:	d04d      	beq.n	800b17a <_printf_i+0x1b6>
 800b0de:	4615      	mov	r5, r2
 800b0e0:	fbb6 f1f3 	udiv	r1, r6, r3
 800b0e4:	fb03 6711 	mls	r7, r3, r1, r6
 800b0e8:	5dc7      	ldrb	r7, [r0, r7]
 800b0ea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b0ee:	4637      	mov	r7, r6
 800b0f0:	42bb      	cmp	r3, r7
 800b0f2:	460e      	mov	r6, r1
 800b0f4:	d9f4      	bls.n	800b0e0 <_printf_i+0x11c>
 800b0f6:	2b08      	cmp	r3, #8
 800b0f8:	d10b      	bne.n	800b112 <_printf_i+0x14e>
 800b0fa:	6823      	ldr	r3, [r4, #0]
 800b0fc:	07de      	lsls	r6, r3, #31
 800b0fe:	d508      	bpl.n	800b112 <_printf_i+0x14e>
 800b100:	6923      	ldr	r3, [r4, #16]
 800b102:	6861      	ldr	r1, [r4, #4]
 800b104:	4299      	cmp	r1, r3
 800b106:	bfde      	ittt	le
 800b108:	2330      	movle	r3, #48	; 0x30
 800b10a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b10e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b112:	1b52      	subs	r2, r2, r5
 800b114:	6122      	str	r2, [r4, #16]
 800b116:	464b      	mov	r3, r9
 800b118:	4621      	mov	r1, r4
 800b11a:	4640      	mov	r0, r8
 800b11c:	f8cd a000 	str.w	sl, [sp]
 800b120:	aa03      	add	r2, sp, #12
 800b122:	f7ff fedf 	bl	800aee4 <_printf_common>
 800b126:	3001      	adds	r0, #1
 800b128:	d14c      	bne.n	800b1c4 <_printf_i+0x200>
 800b12a:	f04f 30ff 	mov.w	r0, #4294967295
 800b12e:	b004      	add	sp, #16
 800b130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b134:	4834      	ldr	r0, [pc, #208]	; (800b208 <_printf_i+0x244>)
 800b136:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b13a:	6829      	ldr	r1, [r5, #0]
 800b13c:	6823      	ldr	r3, [r4, #0]
 800b13e:	f851 6b04 	ldr.w	r6, [r1], #4
 800b142:	6029      	str	r1, [r5, #0]
 800b144:	061d      	lsls	r5, r3, #24
 800b146:	d514      	bpl.n	800b172 <_printf_i+0x1ae>
 800b148:	07df      	lsls	r7, r3, #31
 800b14a:	bf44      	itt	mi
 800b14c:	f043 0320 	orrmi.w	r3, r3, #32
 800b150:	6023      	strmi	r3, [r4, #0]
 800b152:	b91e      	cbnz	r6, 800b15c <_printf_i+0x198>
 800b154:	6823      	ldr	r3, [r4, #0]
 800b156:	f023 0320 	bic.w	r3, r3, #32
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	2310      	movs	r3, #16
 800b15e:	e7af      	b.n	800b0c0 <_printf_i+0xfc>
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	f043 0320 	orr.w	r3, r3, #32
 800b166:	6023      	str	r3, [r4, #0]
 800b168:	2378      	movs	r3, #120	; 0x78
 800b16a:	4828      	ldr	r0, [pc, #160]	; (800b20c <_printf_i+0x248>)
 800b16c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b170:	e7e3      	b.n	800b13a <_printf_i+0x176>
 800b172:	0659      	lsls	r1, r3, #25
 800b174:	bf48      	it	mi
 800b176:	b2b6      	uxthmi	r6, r6
 800b178:	e7e6      	b.n	800b148 <_printf_i+0x184>
 800b17a:	4615      	mov	r5, r2
 800b17c:	e7bb      	b.n	800b0f6 <_printf_i+0x132>
 800b17e:	682b      	ldr	r3, [r5, #0]
 800b180:	6826      	ldr	r6, [r4, #0]
 800b182:	1d18      	adds	r0, r3, #4
 800b184:	6961      	ldr	r1, [r4, #20]
 800b186:	6028      	str	r0, [r5, #0]
 800b188:	0635      	lsls	r5, r6, #24
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	d501      	bpl.n	800b192 <_printf_i+0x1ce>
 800b18e:	6019      	str	r1, [r3, #0]
 800b190:	e002      	b.n	800b198 <_printf_i+0x1d4>
 800b192:	0670      	lsls	r0, r6, #25
 800b194:	d5fb      	bpl.n	800b18e <_printf_i+0x1ca>
 800b196:	8019      	strh	r1, [r3, #0]
 800b198:	2300      	movs	r3, #0
 800b19a:	4615      	mov	r5, r2
 800b19c:	6123      	str	r3, [r4, #16]
 800b19e:	e7ba      	b.n	800b116 <_printf_i+0x152>
 800b1a0:	682b      	ldr	r3, [r5, #0]
 800b1a2:	2100      	movs	r1, #0
 800b1a4:	1d1a      	adds	r2, r3, #4
 800b1a6:	602a      	str	r2, [r5, #0]
 800b1a8:	681d      	ldr	r5, [r3, #0]
 800b1aa:	6862      	ldr	r2, [r4, #4]
 800b1ac:	4628      	mov	r0, r5
 800b1ae:	f002 febf 	bl	800df30 <memchr>
 800b1b2:	b108      	cbz	r0, 800b1b8 <_printf_i+0x1f4>
 800b1b4:	1b40      	subs	r0, r0, r5
 800b1b6:	6060      	str	r0, [r4, #4]
 800b1b8:	6863      	ldr	r3, [r4, #4]
 800b1ba:	6123      	str	r3, [r4, #16]
 800b1bc:	2300      	movs	r3, #0
 800b1be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1c2:	e7a8      	b.n	800b116 <_printf_i+0x152>
 800b1c4:	462a      	mov	r2, r5
 800b1c6:	4649      	mov	r1, r9
 800b1c8:	4640      	mov	r0, r8
 800b1ca:	6923      	ldr	r3, [r4, #16]
 800b1cc:	47d0      	blx	sl
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	d0ab      	beq.n	800b12a <_printf_i+0x166>
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	079b      	lsls	r3, r3, #30
 800b1d6:	d413      	bmi.n	800b200 <_printf_i+0x23c>
 800b1d8:	68e0      	ldr	r0, [r4, #12]
 800b1da:	9b03      	ldr	r3, [sp, #12]
 800b1dc:	4298      	cmp	r0, r3
 800b1de:	bfb8      	it	lt
 800b1e0:	4618      	movlt	r0, r3
 800b1e2:	e7a4      	b.n	800b12e <_printf_i+0x16a>
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	4632      	mov	r2, r6
 800b1e8:	4649      	mov	r1, r9
 800b1ea:	4640      	mov	r0, r8
 800b1ec:	47d0      	blx	sl
 800b1ee:	3001      	adds	r0, #1
 800b1f0:	d09b      	beq.n	800b12a <_printf_i+0x166>
 800b1f2:	3501      	adds	r5, #1
 800b1f4:	68e3      	ldr	r3, [r4, #12]
 800b1f6:	9903      	ldr	r1, [sp, #12]
 800b1f8:	1a5b      	subs	r3, r3, r1
 800b1fa:	42ab      	cmp	r3, r5
 800b1fc:	dcf2      	bgt.n	800b1e4 <_printf_i+0x220>
 800b1fe:	e7eb      	b.n	800b1d8 <_printf_i+0x214>
 800b200:	2500      	movs	r5, #0
 800b202:	f104 0619 	add.w	r6, r4, #25
 800b206:	e7f5      	b.n	800b1f4 <_printf_i+0x230>
 800b208:	0801247e 	.word	0x0801247e
 800b20c:	0801248f 	.word	0x0801248f

0800b210 <_scanf_float>:
 800b210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b214:	b087      	sub	sp, #28
 800b216:	9303      	str	r3, [sp, #12]
 800b218:	688b      	ldr	r3, [r1, #8]
 800b21a:	4617      	mov	r7, r2
 800b21c:	1e5a      	subs	r2, r3, #1
 800b21e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b222:	bf85      	ittet	hi
 800b224:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b228:	195b      	addhi	r3, r3, r5
 800b22a:	2300      	movls	r3, #0
 800b22c:	9302      	strhi	r3, [sp, #8]
 800b22e:	bf88      	it	hi
 800b230:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b234:	468b      	mov	fp, r1
 800b236:	f04f 0500 	mov.w	r5, #0
 800b23a:	bf8c      	ite	hi
 800b23c:	608b      	strhi	r3, [r1, #8]
 800b23e:	9302      	strls	r3, [sp, #8]
 800b240:	680b      	ldr	r3, [r1, #0]
 800b242:	4680      	mov	r8, r0
 800b244:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b248:	f84b 3b1c 	str.w	r3, [fp], #28
 800b24c:	460c      	mov	r4, r1
 800b24e:	465e      	mov	r6, fp
 800b250:	46aa      	mov	sl, r5
 800b252:	46a9      	mov	r9, r5
 800b254:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b258:	9501      	str	r5, [sp, #4]
 800b25a:	68a2      	ldr	r2, [r4, #8]
 800b25c:	b152      	cbz	r2, 800b274 <_scanf_float+0x64>
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	2b4e      	cmp	r3, #78	; 0x4e
 800b264:	d864      	bhi.n	800b330 <_scanf_float+0x120>
 800b266:	2b40      	cmp	r3, #64	; 0x40
 800b268:	d83c      	bhi.n	800b2e4 <_scanf_float+0xd4>
 800b26a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b26e:	b2c8      	uxtb	r0, r1
 800b270:	280e      	cmp	r0, #14
 800b272:	d93a      	bls.n	800b2ea <_scanf_float+0xda>
 800b274:	f1b9 0f00 	cmp.w	r9, #0
 800b278:	d003      	beq.n	800b282 <_scanf_float+0x72>
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b286:	f1ba 0f01 	cmp.w	sl, #1
 800b28a:	f200 8113 	bhi.w	800b4b4 <_scanf_float+0x2a4>
 800b28e:	455e      	cmp	r6, fp
 800b290:	f200 8105 	bhi.w	800b49e <_scanf_float+0x28e>
 800b294:	2501      	movs	r5, #1
 800b296:	4628      	mov	r0, r5
 800b298:	b007      	add	sp, #28
 800b29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b29e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b2a2:	2a0d      	cmp	r2, #13
 800b2a4:	d8e6      	bhi.n	800b274 <_scanf_float+0x64>
 800b2a6:	a101      	add	r1, pc, #4	; (adr r1, 800b2ac <_scanf_float+0x9c>)
 800b2a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b2ac:	0800b3eb 	.word	0x0800b3eb
 800b2b0:	0800b275 	.word	0x0800b275
 800b2b4:	0800b275 	.word	0x0800b275
 800b2b8:	0800b275 	.word	0x0800b275
 800b2bc:	0800b44b 	.word	0x0800b44b
 800b2c0:	0800b423 	.word	0x0800b423
 800b2c4:	0800b275 	.word	0x0800b275
 800b2c8:	0800b275 	.word	0x0800b275
 800b2cc:	0800b3f9 	.word	0x0800b3f9
 800b2d0:	0800b275 	.word	0x0800b275
 800b2d4:	0800b275 	.word	0x0800b275
 800b2d8:	0800b275 	.word	0x0800b275
 800b2dc:	0800b275 	.word	0x0800b275
 800b2e0:	0800b3b1 	.word	0x0800b3b1
 800b2e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b2e8:	e7db      	b.n	800b2a2 <_scanf_float+0x92>
 800b2ea:	290e      	cmp	r1, #14
 800b2ec:	d8c2      	bhi.n	800b274 <_scanf_float+0x64>
 800b2ee:	a001      	add	r0, pc, #4	; (adr r0, 800b2f4 <_scanf_float+0xe4>)
 800b2f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b2f4:	0800b3a3 	.word	0x0800b3a3
 800b2f8:	0800b275 	.word	0x0800b275
 800b2fc:	0800b3a3 	.word	0x0800b3a3
 800b300:	0800b437 	.word	0x0800b437
 800b304:	0800b275 	.word	0x0800b275
 800b308:	0800b351 	.word	0x0800b351
 800b30c:	0800b38d 	.word	0x0800b38d
 800b310:	0800b38d 	.word	0x0800b38d
 800b314:	0800b38d 	.word	0x0800b38d
 800b318:	0800b38d 	.word	0x0800b38d
 800b31c:	0800b38d 	.word	0x0800b38d
 800b320:	0800b38d 	.word	0x0800b38d
 800b324:	0800b38d 	.word	0x0800b38d
 800b328:	0800b38d 	.word	0x0800b38d
 800b32c:	0800b38d 	.word	0x0800b38d
 800b330:	2b6e      	cmp	r3, #110	; 0x6e
 800b332:	d809      	bhi.n	800b348 <_scanf_float+0x138>
 800b334:	2b60      	cmp	r3, #96	; 0x60
 800b336:	d8b2      	bhi.n	800b29e <_scanf_float+0x8e>
 800b338:	2b54      	cmp	r3, #84	; 0x54
 800b33a:	d077      	beq.n	800b42c <_scanf_float+0x21c>
 800b33c:	2b59      	cmp	r3, #89	; 0x59
 800b33e:	d199      	bne.n	800b274 <_scanf_float+0x64>
 800b340:	2d07      	cmp	r5, #7
 800b342:	d197      	bne.n	800b274 <_scanf_float+0x64>
 800b344:	2508      	movs	r5, #8
 800b346:	e029      	b.n	800b39c <_scanf_float+0x18c>
 800b348:	2b74      	cmp	r3, #116	; 0x74
 800b34a:	d06f      	beq.n	800b42c <_scanf_float+0x21c>
 800b34c:	2b79      	cmp	r3, #121	; 0x79
 800b34e:	e7f6      	b.n	800b33e <_scanf_float+0x12e>
 800b350:	6821      	ldr	r1, [r4, #0]
 800b352:	05c8      	lsls	r0, r1, #23
 800b354:	d51a      	bpl.n	800b38c <_scanf_float+0x17c>
 800b356:	9b02      	ldr	r3, [sp, #8]
 800b358:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b35c:	6021      	str	r1, [r4, #0]
 800b35e:	f109 0901 	add.w	r9, r9, #1
 800b362:	b11b      	cbz	r3, 800b36c <_scanf_float+0x15c>
 800b364:	3b01      	subs	r3, #1
 800b366:	3201      	adds	r2, #1
 800b368:	9302      	str	r3, [sp, #8]
 800b36a:	60a2      	str	r2, [r4, #8]
 800b36c:	68a3      	ldr	r3, [r4, #8]
 800b36e:	3b01      	subs	r3, #1
 800b370:	60a3      	str	r3, [r4, #8]
 800b372:	6923      	ldr	r3, [r4, #16]
 800b374:	3301      	adds	r3, #1
 800b376:	6123      	str	r3, [r4, #16]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	3b01      	subs	r3, #1
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	607b      	str	r3, [r7, #4]
 800b380:	f340 8084 	ble.w	800b48c <_scanf_float+0x27c>
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	3301      	adds	r3, #1
 800b388:	603b      	str	r3, [r7, #0]
 800b38a:	e766      	b.n	800b25a <_scanf_float+0x4a>
 800b38c:	eb1a 0f05 	cmn.w	sl, r5
 800b390:	f47f af70 	bne.w	800b274 <_scanf_float+0x64>
 800b394:	6822      	ldr	r2, [r4, #0]
 800b396:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b39a:	6022      	str	r2, [r4, #0]
 800b39c:	f806 3b01 	strb.w	r3, [r6], #1
 800b3a0:	e7e4      	b.n	800b36c <_scanf_float+0x15c>
 800b3a2:	6822      	ldr	r2, [r4, #0]
 800b3a4:	0610      	lsls	r0, r2, #24
 800b3a6:	f57f af65 	bpl.w	800b274 <_scanf_float+0x64>
 800b3aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b3ae:	e7f4      	b.n	800b39a <_scanf_float+0x18a>
 800b3b0:	f1ba 0f00 	cmp.w	sl, #0
 800b3b4:	d10e      	bne.n	800b3d4 <_scanf_float+0x1c4>
 800b3b6:	f1b9 0f00 	cmp.w	r9, #0
 800b3ba:	d10e      	bne.n	800b3da <_scanf_float+0x1ca>
 800b3bc:	6822      	ldr	r2, [r4, #0]
 800b3be:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b3c2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b3c6:	d108      	bne.n	800b3da <_scanf_float+0x1ca>
 800b3c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b3cc:	f04f 0a01 	mov.w	sl, #1
 800b3d0:	6022      	str	r2, [r4, #0]
 800b3d2:	e7e3      	b.n	800b39c <_scanf_float+0x18c>
 800b3d4:	f1ba 0f02 	cmp.w	sl, #2
 800b3d8:	d055      	beq.n	800b486 <_scanf_float+0x276>
 800b3da:	2d01      	cmp	r5, #1
 800b3dc:	d002      	beq.n	800b3e4 <_scanf_float+0x1d4>
 800b3de:	2d04      	cmp	r5, #4
 800b3e0:	f47f af48 	bne.w	800b274 <_scanf_float+0x64>
 800b3e4:	3501      	adds	r5, #1
 800b3e6:	b2ed      	uxtb	r5, r5
 800b3e8:	e7d8      	b.n	800b39c <_scanf_float+0x18c>
 800b3ea:	f1ba 0f01 	cmp.w	sl, #1
 800b3ee:	f47f af41 	bne.w	800b274 <_scanf_float+0x64>
 800b3f2:	f04f 0a02 	mov.w	sl, #2
 800b3f6:	e7d1      	b.n	800b39c <_scanf_float+0x18c>
 800b3f8:	b97d      	cbnz	r5, 800b41a <_scanf_float+0x20a>
 800b3fa:	f1b9 0f00 	cmp.w	r9, #0
 800b3fe:	f47f af3c 	bne.w	800b27a <_scanf_float+0x6a>
 800b402:	6822      	ldr	r2, [r4, #0]
 800b404:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b408:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b40c:	f47f af39 	bne.w	800b282 <_scanf_float+0x72>
 800b410:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b414:	2501      	movs	r5, #1
 800b416:	6022      	str	r2, [r4, #0]
 800b418:	e7c0      	b.n	800b39c <_scanf_float+0x18c>
 800b41a:	2d03      	cmp	r5, #3
 800b41c:	d0e2      	beq.n	800b3e4 <_scanf_float+0x1d4>
 800b41e:	2d05      	cmp	r5, #5
 800b420:	e7de      	b.n	800b3e0 <_scanf_float+0x1d0>
 800b422:	2d02      	cmp	r5, #2
 800b424:	f47f af26 	bne.w	800b274 <_scanf_float+0x64>
 800b428:	2503      	movs	r5, #3
 800b42a:	e7b7      	b.n	800b39c <_scanf_float+0x18c>
 800b42c:	2d06      	cmp	r5, #6
 800b42e:	f47f af21 	bne.w	800b274 <_scanf_float+0x64>
 800b432:	2507      	movs	r5, #7
 800b434:	e7b2      	b.n	800b39c <_scanf_float+0x18c>
 800b436:	6822      	ldr	r2, [r4, #0]
 800b438:	0591      	lsls	r1, r2, #22
 800b43a:	f57f af1b 	bpl.w	800b274 <_scanf_float+0x64>
 800b43e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b442:	6022      	str	r2, [r4, #0]
 800b444:	f8cd 9004 	str.w	r9, [sp, #4]
 800b448:	e7a8      	b.n	800b39c <_scanf_float+0x18c>
 800b44a:	6822      	ldr	r2, [r4, #0]
 800b44c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b450:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b454:	d006      	beq.n	800b464 <_scanf_float+0x254>
 800b456:	0550      	lsls	r0, r2, #21
 800b458:	f57f af0c 	bpl.w	800b274 <_scanf_float+0x64>
 800b45c:	f1b9 0f00 	cmp.w	r9, #0
 800b460:	f43f af0f 	beq.w	800b282 <_scanf_float+0x72>
 800b464:	0591      	lsls	r1, r2, #22
 800b466:	bf58      	it	pl
 800b468:	9901      	ldrpl	r1, [sp, #4]
 800b46a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b46e:	bf58      	it	pl
 800b470:	eba9 0101 	subpl.w	r1, r9, r1
 800b474:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b478:	f04f 0900 	mov.w	r9, #0
 800b47c:	bf58      	it	pl
 800b47e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b482:	6022      	str	r2, [r4, #0]
 800b484:	e78a      	b.n	800b39c <_scanf_float+0x18c>
 800b486:	f04f 0a03 	mov.w	sl, #3
 800b48a:	e787      	b.n	800b39c <_scanf_float+0x18c>
 800b48c:	4639      	mov	r1, r7
 800b48e:	4640      	mov	r0, r8
 800b490:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b494:	4798      	blx	r3
 800b496:	2800      	cmp	r0, #0
 800b498:	f43f aedf 	beq.w	800b25a <_scanf_float+0x4a>
 800b49c:	e6ea      	b.n	800b274 <_scanf_float+0x64>
 800b49e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4a2:	463a      	mov	r2, r7
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b4aa:	4798      	blx	r3
 800b4ac:	6923      	ldr	r3, [r4, #16]
 800b4ae:	3b01      	subs	r3, #1
 800b4b0:	6123      	str	r3, [r4, #16]
 800b4b2:	e6ec      	b.n	800b28e <_scanf_float+0x7e>
 800b4b4:	1e6b      	subs	r3, r5, #1
 800b4b6:	2b06      	cmp	r3, #6
 800b4b8:	d825      	bhi.n	800b506 <_scanf_float+0x2f6>
 800b4ba:	2d02      	cmp	r5, #2
 800b4bc:	d836      	bhi.n	800b52c <_scanf_float+0x31c>
 800b4be:	455e      	cmp	r6, fp
 800b4c0:	f67f aee8 	bls.w	800b294 <_scanf_float+0x84>
 800b4c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4c8:	463a      	mov	r2, r7
 800b4ca:	4640      	mov	r0, r8
 800b4cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b4d0:	4798      	blx	r3
 800b4d2:	6923      	ldr	r3, [r4, #16]
 800b4d4:	3b01      	subs	r3, #1
 800b4d6:	6123      	str	r3, [r4, #16]
 800b4d8:	e7f1      	b.n	800b4be <_scanf_float+0x2ae>
 800b4da:	9802      	ldr	r0, [sp, #8]
 800b4dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4e0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b4e4:	463a      	mov	r2, r7
 800b4e6:	9002      	str	r0, [sp, #8]
 800b4e8:	4640      	mov	r0, r8
 800b4ea:	4798      	blx	r3
 800b4ec:	6923      	ldr	r3, [r4, #16]
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	6123      	str	r3, [r4, #16]
 800b4f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b4f6:	fa5f fa8a 	uxtb.w	sl, sl
 800b4fa:	f1ba 0f02 	cmp.w	sl, #2
 800b4fe:	d1ec      	bne.n	800b4da <_scanf_float+0x2ca>
 800b500:	3d03      	subs	r5, #3
 800b502:	b2ed      	uxtb	r5, r5
 800b504:	1b76      	subs	r6, r6, r5
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	05da      	lsls	r2, r3, #23
 800b50a:	d52f      	bpl.n	800b56c <_scanf_float+0x35c>
 800b50c:	055b      	lsls	r3, r3, #21
 800b50e:	d510      	bpl.n	800b532 <_scanf_float+0x322>
 800b510:	455e      	cmp	r6, fp
 800b512:	f67f aebf 	bls.w	800b294 <_scanf_float+0x84>
 800b516:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b51a:	463a      	mov	r2, r7
 800b51c:	4640      	mov	r0, r8
 800b51e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b522:	4798      	blx	r3
 800b524:	6923      	ldr	r3, [r4, #16]
 800b526:	3b01      	subs	r3, #1
 800b528:	6123      	str	r3, [r4, #16]
 800b52a:	e7f1      	b.n	800b510 <_scanf_float+0x300>
 800b52c:	46aa      	mov	sl, r5
 800b52e:	9602      	str	r6, [sp, #8]
 800b530:	e7df      	b.n	800b4f2 <_scanf_float+0x2e2>
 800b532:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b536:	6923      	ldr	r3, [r4, #16]
 800b538:	2965      	cmp	r1, #101	; 0x65
 800b53a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b53e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b542:	6123      	str	r3, [r4, #16]
 800b544:	d00c      	beq.n	800b560 <_scanf_float+0x350>
 800b546:	2945      	cmp	r1, #69	; 0x45
 800b548:	d00a      	beq.n	800b560 <_scanf_float+0x350>
 800b54a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b54e:	463a      	mov	r2, r7
 800b550:	4640      	mov	r0, r8
 800b552:	4798      	blx	r3
 800b554:	6923      	ldr	r3, [r4, #16]
 800b556:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b55a:	3b01      	subs	r3, #1
 800b55c:	1eb5      	subs	r5, r6, #2
 800b55e:	6123      	str	r3, [r4, #16]
 800b560:	463a      	mov	r2, r7
 800b562:	4640      	mov	r0, r8
 800b564:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b568:	4798      	blx	r3
 800b56a:	462e      	mov	r6, r5
 800b56c:	6825      	ldr	r5, [r4, #0]
 800b56e:	f015 0510 	ands.w	r5, r5, #16
 800b572:	d155      	bne.n	800b620 <_scanf_float+0x410>
 800b574:	7035      	strb	r5, [r6, #0]
 800b576:	6823      	ldr	r3, [r4, #0]
 800b578:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b57c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b580:	d11b      	bne.n	800b5ba <_scanf_float+0x3aa>
 800b582:	9b01      	ldr	r3, [sp, #4]
 800b584:	454b      	cmp	r3, r9
 800b586:	eba3 0209 	sub.w	r2, r3, r9
 800b58a:	d123      	bne.n	800b5d4 <_scanf_float+0x3c4>
 800b58c:	2200      	movs	r2, #0
 800b58e:	4659      	mov	r1, fp
 800b590:	4640      	mov	r0, r8
 800b592:	f000 ff29 	bl	800c3e8 <_strtod_r>
 800b596:	6822      	ldr	r2, [r4, #0]
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	f012 0f02 	tst.w	r2, #2
 800b59e:	4606      	mov	r6, r0
 800b5a0:	460f      	mov	r7, r1
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	d021      	beq.n	800b5ea <_scanf_float+0x3da>
 800b5a6:	1d1a      	adds	r2, r3, #4
 800b5a8:	9903      	ldr	r1, [sp, #12]
 800b5aa:	600a      	str	r2, [r1, #0]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	e9c3 6700 	strd	r6, r7, [r3]
 800b5b2:	68e3      	ldr	r3, [r4, #12]
 800b5b4:	3301      	adds	r3, #1
 800b5b6:	60e3      	str	r3, [r4, #12]
 800b5b8:	e66d      	b.n	800b296 <_scanf_float+0x86>
 800b5ba:	9b04      	ldr	r3, [sp, #16]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d0e5      	beq.n	800b58c <_scanf_float+0x37c>
 800b5c0:	9905      	ldr	r1, [sp, #20]
 800b5c2:	230a      	movs	r3, #10
 800b5c4:	462a      	mov	r2, r5
 800b5c6:	4640      	mov	r0, r8
 800b5c8:	3101      	adds	r1, #1
 800b5ca:	f000 ff9b 	bl	800c504 <_strtol_r>
 800b5ce:	9b04      	ldr	r3, [sp, #16]
 800b5d0:	9e05      	ldr	r6, [sp, #20]
 800b5d2:	1ac2      	subs	r2, r0, r3
 800b5d4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b5d8:	429e      	cmp	r6, r3
 800b5da:	bf28      	it	cs
 800b5dc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	4910      	ldr	r1, [pc, #64]	; (800b624 <_scanf_float+0x414>)
 800b5e4:	f000 f8b4 	bl	800b750 <siprintf>
 800b5e8:	e7d0      	b.n	800b58c <_scanf_float+0x37c>
 800b5ea:	f012 0f04 	tst.w	r2, #4
 800b5ee:	f103 0204 	add.w	r2, r3, #4
 800b5f2:	d1d9      	bne.n	800b5a8 <_scanf_float+0x398>
 800b5f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800b5f8:	f8cc 2000 	str.w	r2, [ip]
 800b5fc:	f8d3 8000 	ldr.w	r8, [r3]
 800b600:	4602      	mov	r2, r0
 800b602:	460b      	mov	r3, r1
 800b604:	f7f5 fb22 	bl	8000c4c <__aeabi_dcmpun>
 800b608:	b128      	cbz	r0, 800b616 <_scanf_float+0x406>
 800b60a:	4807      	ldr	r0, [pc, #28]	; (800b628 <_scanf_float+0x418>)
 800b60c:	f000 f89c 	bl	800b748 <nanf>
 800b610:	f8c8 0000 	str.w	r0, [r8]
 800b614:	e7cd      	b.n	800b5b2 <_scanf_float+0x3a2>
 800b616:	4630      	mov	r0, r6
 800b618:	4639      	mov	r1, r7
 800b61a:	f7f5 fb75 	bl	8000d08 <__aeabi_d2f>
 800b61e:	e7f7      	b.n	800b610 <_scanf_float+0x400>
 800b620:	2500      	movs	r5, #0
 800b622:	e638      	b.n	800b296 <_scanf_float+0x86>
 800b624:	080124a0 	.word	0x080124a0
 800b628:	08012533 	.word	0x08012533

0800b62c <iprintf>:
 800b62c:	b40f      	push	{r0, r1, r2, r3}
 800b62e:	4b0a      	ldr	r3, [pc, #40]	; (800b658 <iprintf+0x2c>)
 800b630:	b513      	push	{r0, r1, r4, lr}
 800b632:	681c      	ldr	r4, [r3, #0]
 800b634:	b124      	cbz	r4, 800b640 <iprintf+0x14>
 800b636:	69a3      	ldr	r3, [r4, #24]
 800b638:	b913      	cbnz	r3, 800b640 <iprintf+0x14>
 800b63a:	4620      	mov	r0, r4
 800b63c:	f001 ffdc 	bl	800d5f8 <__sinit>
 800b640:	ab05      	add	r3, sp, #20
 800b642:	4620      	mov	r0, r4
 800b644:	9a04      	ldr	r2, [sp, #16]
 800b646:	68a1      	ldr	r1, [r4, #8]
 800b648:	9301      	str	r3, [sp, #4]
 800b64a:	f003 fbb9 	bl	800edc0 <_vfiprintf_r>
 800b64e:	b002      	add	sp, #8
 800b650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b654:	b004      	add	sp, #16
 800b656:	4770      	bx	lr
 800b658:	20000014 	.word	0x20000014

0800b65c <_puts_r>:
 800b65c:	b570      	push	{r4, r5, r6, lr}
 800b65e:	460e      	mov	r6, r1
 800b660:	4605      	mov	r5, r0
 800b662:	b118      	cbz	r0, 800b66c <_puts_r+0x10>
 800b664:	6983      	ldr	r3, [r0, #24]
 800b666:	b90b      	cbnz	r3, 800b66c <_puts_r+0x10>
 800b668:	f001 ffc6 	bl	800d5f8 <__sinit>
 800b66c:	69ab      	ldr	r3, [r5, #24]
 800b66e:	68ac      	ldr	r4, [r5, #8]
 800b670:	b913      	cbnz	r3, 800b678 <_puts_r+0x1c>
 800b672:	4628      	mov	r0, r5
 800b674:	f001 ffc0 	bl	800d5f8 <__sinit>
 800b678:	4b2c      	ldr	r3, [pc, #176]	; (800b72c <_puts_r+0xd0>)
 800b67a:	429c      	cmp	r4, r3
 800b67c:	d120      	bne.n	800b6c0 <_puts_r+0x64>
 800b67e:	686c      	ldr	r4, [r5, #4]
 800b680:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b682:	07db      	lsls	r3, r3, #31
 800b684:	d405      	bmi.n	800b692 <_puts_r+0x36>
 800b686:	89a3      	ldrh	r3, [r4, #12]
 800b688:	0598      	lsls	r0, r3, #22
 800b68a:	d402      	bmi.n	800b692 <_puts_r+0x36>
 800b68c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b68e:	f002 fbce 	bl	800de2e <__retarget_lock_acquire_recursive>
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	0719      	lsls	r1, r3, #28
 800b696:	d51d      	bpl.n	800b6d4 <_puts_r+0x78>
 800b698:	6923      	ldr	r3, [r4, #16]
 800b69a:	b1db      	cbz	r3, 800b6d4 <_puts_r+0x78>
 800b69c:	3e01      	subs	r6, #1
 800b69e:	68a3      	ldr	r3, [r4, #8]
 800b6a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b6a4:	3b01      	subs	r3, #1
 800b6a6:	60a3      	str	r3, [r4, #8]
 800b6a8:	bb39      	cbnz	r1, 800b6fa <_puts_r+0x9e>
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	da38      	bge.n	800b720 <_puts_r+0xc4>
 800b6ae:	4622      	mov	r2, r4
 800b6b0:	210a      	movs	r1, #10
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	f000 ff32 	bl	800c51c <__swbuf_r>
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	d011      	beq.n	800b6e0 <_puts_r+0x84>
 800b6bc:	250a      	movs	r5, #10
 800b6be:	e011      	b.n	800b6e4 <_puts_r+0x88>
 800b6c0:	4b1b      	ldr	r3, [pc, #108]	; (800b730 <_puts_r+0xd4>)
 800b6c2:	429c      	cmp	r4, r3
 800b6c4:	d101      	bne.n	800b6ca <_puts_r+0x6e>
 800b6c6:	68ac      	ldr	r4, [r5, #8]
 800b6c8:	e7da      	b.n	800b680 <_puts_r+0x24>
 800b6ca:	4b1a      	ldr	r3, [pc, #104]	; (800b734 <_puts_r+0xd8>)
 800b6cc:	429c      	cmp	r4, r3
 800b6ce:	bf08      	it	eq
 800b6d0:	68ec      	ldreq	r4, [r5, #12]
 800b6d2:	e7d5      	b.n	800b680 <_puts_r+0x24>
 800b6d4:	4621      	mov	r1, r4
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	f000 ff72 	bl	800c5c0 <__swsetup_r>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d0dd      	beq.n	800b69c <_puts_r+0x40>
 800b6e0:	f04f 35ff 	mov.w	r5, #4294967295
 800b6e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6e6:	07da      	lsls	r2, r3, #31
 800b6e8:	d405      	bmi.n	800b6f6 <_puts_r+0x9a>
 800b6ea:	89a3      	ldrh	r3, [r4, #12]
 800b6ec:	059b      	lsls	r3, r3, #22
 800b6ee:	d402      	bmi.n	800b6f6 <_puts_r+0x9a>
 800b6f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6f2:	f002 fb9d 	bl	800de30 <__retarget_lock_release_recursive>
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	bd70      	pop	{r4, r5, r6, pc}
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	da04      	bge.n	800b708 <_puts_r+0xac>
 800b6fe:	69a2      	ldr	r2, [r4, #24]
 800b700:	429a      	cmp	r2, r3
 800b702:	dc06      	bgt.n	800b712 <_puts_r+0xb6>
 800b704:	290a      	cmp	r1, #10
 800b706:	d004      	beq.n	800b712 <_puts_r+0xb6>
 800b708:	6823      	ldr	r3, [r4, #0]
 800b70a:	1c5a      	adds	r2, r3, #1
 800b70c:	6022      	str	r2, [r4, #0]
 800b70e:	7019      	strb	r1, [r3, #0]
 800b710:	e7c5      	b.n	800b69e <_puts_r+0x42>
 800b712:	4622      	mov	r2, r4
 800b714:	4628      	mov	r0, r5
 800b716:	f000 ff01 	bl	800c51c <__swbuf_r>
 800b71a:	3001      	adds	r0, #1
 800b71c:	d1bf      	bne.n	800b69e <_puts_r+0x42>
 800b71e:	e7df      	b.n	800b6e0 <_puts_r+0x84>
 800b720:	250a      	movs	r5, #10
 800b722:	6823      	ldr	r3, [r4, #0]
 800b724:	1c5a      	adds	r2, r3, #1
 800b726:	6022      	str	r2, [r4, #0]
 800b728:	701d      	strb	r5, [r3, #0]
 800b72a:	e7db      	b.n	800b6e4 <_puts_r+0x88>
 800b72c:	080126e8 	.word	0x080126e8
 800b730:	08012708 	.word	0x08012708
 800b734:	080126c8 	.word	0x080126c8

0800b738 <puts>:
 800b738:	4b02      	ldr	r3, [pc, #8]	; (800b744 <puts+0xc>)
 800b73a:	4601      	mov	r1, r0
 800b73c:	6818      	ldr	r0, [r3, #0]
 800b73e:	f7ff bf8d 	b.w	800b65c <_puts_r>
 800b742:	bf00      	nop
 800b744:	20000014 	.word	0x20000014

0800b748 <nanf>:
 800b748:	4800      	ldr	r0, [pc, #0]	; (800b74c <nanf+0x4>)
 800b74a:	4770      	bx	lr
 800b74c:	7fc00000 	.word	0x7fc00000

0800b750 <siprintf>:
 800b750:	b40e      	push	{r1, r2, r3}
 800b752:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b756:	b500      	push	{lr}
 800b758:	b09c      	sub	sp, #112	; 0x70
 800b75a:	ab1d      	add	r3, sp, #116	; 0x74
 800b75c:	9002      	str	r0, [sp, #8]
 800b75e:	9006      	str	r0, [sp, #24]
 800b760:	9107      	str	r1, [sp, #28]
 800b762:	9104      	str	r1, [sp, #16]
 800b764:	4808      	ldr	r0, [pc, #32]	; (800b788 <siprintf+0x38>)
 800b766:	4909      	ldr	r1, [pc, #36]	; (800b78c <siprintf+0x3c>)
 800b768:	f853 2b04 	ldr.w	r2, [r3], #4
 800b76c:	9105      	str	r1, [sp, #20]
 800b76e:	6800      	ldr	r0, [r0, #0]
 800b770:	a902      	add	r1, sp, #8
 800b772:	9301      	str	r3, [sp, #4]
 800b774:	f003 f9fc 	bl	800eb70 <_svfiprintf_r>
 800b778:	2200      	movs	r2, #0
 800b77a:	9b02      	ldr	r3, [sp, #8]
 800b77c:	701a      	strb	r2, [r3, #0]
 800b77e:	b01c      	add	sp, #112	; 0x70
 800b780:	f85d eb04 	ldr.w	lr, [sp], #4
 800b784:	b003      	add	sp, #12
 800b786:	4770      	bx	lr
 800b788:	20000014 	.word	0x20000014
 800b78c:	ffff0208 	.word	0xffff0208

0800b790 <strchr>:
 800b790:	4603      	mov	r3, r0
 800b792:	b2c9      	uxtb	r1, r1
 800b794:	4618      	mov	r0, r3
 800b796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b79a:	b112      	cbz	r2, 800b7a2 <strchr+0x12>
 800b79c:	428a      	cmp	r2, r1
 800b79e:	d1f9      	bne.n	800b794 <strchr+0x4>
 800b7a0:	4770      	bx	lr
 800b7a2:	2900      	cmp	r1, #0
 800b7a4:	bf18      	it	ne
 800b7a6:	2000      	movne	r0, #0
 800b7a8:	4770      	bx	lr

0800b7aa <strncpy>:
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	b510      	push	{r4, lr}
 800b7ae:	3901      	subs	r1, #1
 800b7b0:	b132      	cbz	r2, 800b7c0 <strncpy+0x16>
 800b7b2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b7b6:	3a01      	subs	r2, #1
 800b7b8:	f803 4b01 	strb.w	r4, [r3], #1
 800b7bc:	2c00      	cmp	r4, #0
 800b7be:	d1f7      	bne.n	800b7b0 <strncpy+0x6>
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	441a      	add	r2, r3
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d100      	bne.n	800b7ca <strncpy+0x20>
 800b7c8:	bd10      	pop	{r4, pc}
 800b7ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b7ce:	e7f9      	b.n	800b7c4 <strncpy+0x1a>

0800b7d0 <sulp>:
 800b7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d4:	460f      	mov	r7, r1
 800b7d6:	4690      	mov	r8, r2
 800b7d8:	f002 ff36 	bl	800e648 <__ulp>
 800b7dc:	4604      	mov	r4, r0
 800b7de:	460d      	mov	r5, r1
 800b7e0:	f1b8 0f00 	cmp.w	r8, #0
 800b7e4:	d011      	beq.n	800b80a <sulp+0x3a>
 800b7e6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b7ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	dd0b      	ble.n	800b80a <sulp+0x3a>
 800b7f2:	2400      	movs	r4, #0
 800b7f4:	051b      	lsls	r3, r3, #20
 800b7f6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b7fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b7fe:	4622      	mov	r2, r4
 800b800:	462b      	mov	r3, r5
 800b802:	f7f4 ff89 	bl	8000718 <__aeabi_dmul>
 800b806:	4604      	mov	r4, r0
 800b808:	460d      	mov	r5, r1
 800b80a:	4620      	mov	r0, r4
 800b80c:	4629      	mov	r1, r5
 800b80e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b812:	0000      	movs	r0, r0
 800b814:	0000      	movs	r0, r0
	...

0800b818 <_strtod_l>:
 800b818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b81c:	469b      	mov	fp, r3
 800b81e:	2300      	movs	r3, #0
 800b820:	b09f      	sub	sp, #124	; 0x7c
 800b822:	931a      	str	r3, [sp, #104]	; 0x68
 800b824:	4b9e      	ldr	r3, [pc, #632]	; (800baa0 <_strtod_l+0x288>)
 800b826:	4682      	mov	sl, r0
 800b828:	681f      	ldr	r7, [r3, #0]
 800b82a:	460e      	mov	r6, r1
 800b82c:	4638      	mov	r0, r7
 800b82e:	9215      	str	r2, [sp, #84]	; 0x54
 800b830:	f7f4 fcfa 	bl	8000228 <strlen>
 800b834:	f04f 0800 	mov.w	r8, #0
 800b838:	4604      	mov	r4, r0
 800b83a:	f04f 0900 	mov.w	r9, #0
 800b83e:	9619      	str	r6, [sp, #100]	; 0x64
 800b840:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b842:	781a      	ldrb	r2, [r3, #0]
 800b844:	2a2b      	cmp	r2, #43	; 0x2b
 800b846:	d04c      	beq.n	800b8e2 <_strtod_l+0xca>
 800b848:	d83a      	bhi.n	800b8c0 <_strtod_l+0xa8>
 800b84a:	2a0d      	cmp	r2, #13
 800b84c:	d833      	bhi.n	800b8b6 <_strtod_l+0x9e>
 800b84e:	2a08      	cmp	r2, #8
 800b850:	d833      	bhi.n	800b8ba <_strtod_l+0xa2>
 800b852:	2a00      	cmp	r2, #0
 800b854:	d03d      	beq.n	800b8d2 <_strtod_l+0xba>
 800b856:	2300      	movs	r3, #0
 800b858:	930a      	str	r3, [sp, #40]	; 0x28
 800b85a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800b85c:	782b      	ldrb	r3, [r5, #0]
 800b85e:	2b30      	cmp	r3, #48	; 0x30
 800b860:	f040 80aa 	bne.w	800b9b8 <_strtod_l+0x1a0>
 800b864:	786b      	ldrb	r3, [r5, #1]
 800b866:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b86a:	2b58      	cmp	r3, #88	; 0x58
 800b86c:	d166      	bne.n	800b93c <_strtod_l+0x124>
 800b86e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b870:	4650      	mov	r0, sl
 800b872:	9301      	str	r3, [sp, #4]
 800b874:	ab1a      	add	r3, sp, #104	; 0x68
 800b876:	9300      	str	r3, [sp, #0]
 800b878:	4a8a      	ldr	r2, [pc, #552]	; (800baa4 <_strtod_l+0x28c>)
 800b87a:	f8cd b008 	str.w	fp, [sp, #8]
 800b87e:	ab1b      	add	r3, sp, #108	; 0x6c
 800b880:	a919      	add	r1, sp, #100	; 0x64
 800b882:	f001 ffd1 	bl	800d828 <__gethex>
 800b886:	f010 0607 	ands.w	r6, r0, #7
 800b88a:	4604      	mov	r4, r0
 800b88c:	d005      	beq.n	800b89a <_strtod_l+0x82>
 800b88e:	2e06      	cmp	r6, #6
 800b890:	d129      	bne.n	800b8e6 <_strtod_l+0xce>
 800b892:	2300      	movs	r3, #0
 800b894:	3501      	adds	r5, #1
 800b896:	9519      	str	r5, [sp, #100]	; 0x64
 800b898:	930a      	str	r3, [sp, #40]	; 0x28
 800b89a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	f040 858a 	bne.w	800c3b6 <_strtod_l+0xb9e>
 800b8a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8a4:	b1d3      	cbz	r3, 800b8dc <_strtod_l+0xc4>
 800b8a6:	4642      	mov	r2, r8
 800b8a8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b8ac:	4610      	mov	r0, r2
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	b01f      	add	sp, #124	; 0x7c
 800b8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b6:	2a20      	cmp	r2, #32
 800b8b8:	d1cd      	bne.n	800b856 <_strtod_l+0x3e>
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	9319      	str	r3, [sp, #100]	; 0x64
 800b8be:	e7bf      	b.n	800b840 <_strtod_l+0x28>
 800b8c0:	2a2d      	cmp	r2, #45	; 0x2d
 800b8c2:	d1c8      	bne.n	800b856 <_strtod_l+0x3e>
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	920a      	str	r2, [sp, #40]	; 0x28
 800b8c8:	1c5a      	adds	r2, r3, #1
 800b8ca:	9219      	str	r2, [sp, #100]	; 0x64
 800b8cc:	785b      	ldrb	r3, [r3, #1]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d1c3      	bne.n	800b85a <_strtod_l+0x42>
 800b8d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8d4:	9619      	str	r6, [sp, #100]	; 0x64
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	f040 856b 	bne.w	800c3b2 <_strtod_l+0xb9a>
 800b8dc:	4642      	mov	r2, r8
 800b8de:	464b      	mov	r3, r9
 800b8e0:	e7e4      	b.n	800b8ac <_strtod_l+0x94>
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	e7ef      	b.n	800b8c6 <_strtod_l+0xae>
 800b8e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b8e8:	b13a      	cbz	r2, 800b8fa <_strtod_l+0xe2>
 800b8ea:	2135      	movs	r1, #53	; 0x35
 800b8ec:	a81c      	add	r0, sp, #112	; 0x70
 800b8ee:	f002 ffaf 	bl	800e850 <__copybits>
 800b8f2:	4650      	mov	r0, sl
 800b8f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b8f6:	f002 fb77 	bl	800dfe8 <_Bfree>
 800b8fa:	3e01      	subs	r6, #1
 800b8fc:	2e04      	cmp	r6, #4
 800b8fe:	d806      	bhi.n	800b90e <_strtod_l+0xf6>
 800b900:	e8df f006 	tbb	[pc, r6]
 800b904:	1714030a 	.word	0x1714030a
 800b908:	0a          	.byte	0x0a
 800b909:	00          	.byte	0x00
 800b90a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800b90e:	0721      	lsls	r1, r4, #28
 800b910:	d5c3      	bpl.n	800b89a <_strtod_l+0x82>
 800b912:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800b916:	e7c0      	b.n	800b89a <_strtod_l+0x82>
 800b918:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b91a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800b91e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b922:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b926:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b92a:	e7f0      	b.n	800b90e <_strtod_l+0xf6>
 800b92c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800baa8 <_strtod_l+0x290>
 800b930:	e7ed      	b.n	800b90e <_strtod_l+0xf6>
 800b932:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b936:	f04f 38ff 	mov.w	r8, #4294967295
 800b93a:	e7e8      	b.n	800b90e <_strtod_l+0xf6>
 800b93c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	9219      	str	r2, [sp, #100]	; 0x64
 800b942:	785b      	ldrb	r3, [r3, #1]
 800b944:	2b30      	cmp	r3, #48	; 0x30
 800b946:	d0f9      	beq.n	800b93c <_strtod_l+0x124>
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d0a6      	beq.n	800b89a <_strtod_l+0x82>
 800b94c:	2301      	movs	r3, #1
 800b94e:	9307      	str	r3, [sp, #28]
 800b950:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b952:	220a      	movs	r2, #10
 800b954:	9308      	str	r3, [sp, #32]
 800b956:	2300      	movs	r3, #0
 800b958:	469b      	mov	fp, r3
 800b95a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800b95e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b960:	7805      	ldrb	r5, [r0, #0]
 800b962:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800b966:	b2d9      	uxtb	r1, r3
 800b968:	2909      	cmp	r1, #9
 800b96a:	d927      	bls.n	800b9bc <_strtod_l+0x1a4>
 800b96c:	4622      	mov	r2, r4
 800b96e:	4639      	mov	r1, r7
 800b970:	f003 fbaf 	bl	800f0d2 <strncmp>
 800b974:	2800      	cmp	r0, #0
 800b976:	d033      	beq.n	800b9e0 <_strtod_l+0x1c8>
 800b978:	2000      	movs	r0, #0
 800b97a:	462a      	mov	r2, r5
 800b97c:	465c      	mov	r4, fp
 800b97e:	4603      	mov	r3, r0
 800b980:	9004      	str	r0, [sp, #16]
 800b982:	2a65      	cmp	r2, #101	; 0x65
 800b984:	d001      	beq.n	800b98a <_strtod_l+0x172>
 800b986:	2a45      	cmp	r2, #69	; 0x45
 800b988:	d114      	bne.n	800b9b4 <_strtod_l+0x19c>
 800b98a:	b91c      	cbnz	r4, 800b994 <_strtod_l+0x17c>
 800b98c:	9a07      	ldr	r2, [sp, #28]
 800b98e:	4302      	orrs	r2, r0
 800b990:	d09f      	beq.n	800b8d2 <_strtod_l+0xba>
 800b992:	2400      	movs	r4, #0
 800b994:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800b996:	1c72      	adds	r2, r6, #1
 800b998:	9219      	str	r2, [sp, #100]	; 0x64
 800b99a:	7872      	ldrb	r2, [r6, #1]
 800b99c:	2a2b      	cmp	r2, #43	; 0x2b
 800b99e:	d079      	beq.n	800ba94 <_strtod_l+0x27c>
 800b9a0:	2a2d      	cmp	r2, #45	; 0x2d
 800b9a2:	f000 8083 	beq.w	800baac <_strtod_l+0x294>
 800b9a6:	2700      	movs	r7, #0
 800b9a8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b9ac:	2909      	cmp	r1, #9
 800b9ae:	f240 8083 	bls.w	800bab8 <_strtod_l+0x2a0>
 800b9b2:	9619      	str	r6, [sp, #100]	; 0x64
 800b9b4:	2500      	movs	r5, #0
 800b9b6:	e09f      	b.n	800baf8 <_strtod_l+0x2e0>
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	e7c8      	b.n	800b94e <_strtod_l+0x136>
 800b9bc:	f1bb 0f08 	cmp.w	fp, #8
 800b9c0:	bfd5      	itete	le
 800b9c2:	9906      	ldrle	r1, [sp, #24]
 800b9c4:	9905      	ldrgt	r1, [sp, #20]
 800b9c6:	fb02 3301 	mlale	r3, r2, r1, r3
 800b9ca:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b9ce:	f100 0001 	add.w	r0, r0, #1
 800b9d2:	bfd4      	ite	le
 800b9d4:	9306      	strle	r3, [sp, #24]
 800b9d6:	9305      	strgt	r3, [sp, #20]
 800b9d8:	f10b 0b01 	add.w	fp, fp, #1
 800b9dc:	9019      	str	r0, [sp, #100]	; 0x64
 800b9de:	e7be      	b.n	800b95e <_strtod_l+0x146>
 800b9e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b9e2:	191a      	adds	r2, r3, r4
 800b9e4:	9219      	str	r2, [sp, #100]	; 0x64
 800b9e6:	5d1a      	ldrb	r2, [r3, r4]
 800b9e8:	f1bb 0f00 	cmp.w	fp, #0
 800b9ec:	d036      	beq.n	800ba5c <_strtod_l+0x244>
 800b9ee:	465c      	mov	r4, fp
 800b9f0:	9004      	str	r0, [sp, #16]
 800b9f2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b9f6:	2b09      	cmp	r3, #9
 800b9f8:	d912      	bls.n	800ba20 <_strtod_l+0x208>
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	e7c1      	b.n	800b982 <_strtod_l+0x16a>
 800b9fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba00:	3001      	adds	r0, #1
 800ba02:	1c5a      	adds	r2, r3, #1
 800ba04:	9219      	str	r2, [sp, #100]	; 0x64
 800ba06:	785a      	ldrb	r2, [r3, #1]
 800ba08:	2a30      	cmp	r2, #48	; 0x30
 800ba0a:	d0f8      	beq.n	800b9fe <_strtod_l+0x1e6>
 800ba0c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ba10:	2b08      	cmp	r3, #8
 800ba12:	f200 84d5 	bhi.w	800c3c0 <_strtod_l+0xba8>
 800ba16:	9004      	str	r0, [sp, #16]
 800ba18:	2000      	movs	r0, #0
 800ba1a:	4604      	mov	r4, r0
 800ba1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba1e:	9308      	str	r3, [sp, #32]
 800ba20:	3a30      	subs	r2, #48	; 0x30
 800ba22:	f100 0301 	add.w	r3, r0, #1
 800ba26:	d013      	beq.n	800ba50 <_strtod_l+0x238>
 800ba28:	9904      	ldr	r1, [sp, #16]
 800ba2a:	1905      	adds	r5, r0, r4
 800ba2c:	4419      	add	r1, r3
 800ba2e:	9104      	str	r1, [sp, #16]
 800ba30:	4623      	mov	r3, r4
 800ba32:	210a      	movs	r1, #10
 800ba34:	42ab      	cmp	r3, r5
 800ba36:	d113      	bne.n	800ba60 <_strtod_l+0x248>
 800ba38:	1823      	adds	r3, r4, r0
 800ba3a:	2b08      	cmp	r3, #8
 800ba3c:	f104 0401 	add.w	r4, r4, #1
 800ba40:	4404      	add	r4, r0
 800ba42:	dc1b      	bgt.n	800ba7c <_strtod_l+0x264>
 800ba44:	230a      	movs	r3, #10
 800ba46:	9906      	ldr	r1, [sp, #24]
 800ba48:	fb03 2301 	mla	r3, r3, r1, r2
 800ba4c:	9306      	str	r3, [sp, #24]
 800ba4e:	2300      	movs	r3, #0
 800ba50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ba52:	4618      	mov	r0, r3
 800ba54:	1c51      	adds	r1, r2, #1
 800ba56:	9119      	str	r1, [sp, #100]	; 0x64
 800ba58:	7852      	ldrb	r2, [r2, #1]
 800ba5a:	e7ca      	b.n	800b9f2 <_strtod_l+0x1da>
 800ba5c:	4658      	mov	r0, fp
 800ba5e:	e7d3      	b.n	800ba08 <_strtod_l+0x1f0>
 800ba60:	2b08      	cmp	r3, #8
 800ba62:	dc04      	bgt.n	800ba6e <_strtod_l+0x256>
 800ba64:	9f06      	ldr	r7, [sp, #24]
 800ba66:	434f      	muls	r7, r1
 800ba68:	9706      	str	r7, [sp, #24]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	e7e2      	b.n	800ba34 <_strtod_l+0x21c>
 800ba6e:	1c5f      	adds	r7, r3, #1
 800ba70:	2f10      	cmp	r7, #16
 800ba72:	bfde      	ittt	le
 800ba74:	9f05      	ldrle	r7, [sp, #20]
 800ba76:	434f      	mulle	r7, r1
 800ba78:	9705      	strle	r7, [sp, #20]
 800ba7a:	e7f6      	b.n	800ba6a <_strtod_l+0x252>
 800ba7c:	2c10      	cmp	r4, #16
 800ba7e:	bfdf      	itttt	le
 800ba80:	230a      	movle	r3, #10
 800ba82:	9905      	ldrle	r1, [sp, #20]
 800ba84:	fb03 2301 	mlale	r3, r3, r1, r2
 800ba88:	9305      	strle	r3, [sp, #20]
 800ba8a:	e7e0      	b.n	800ba4e <_strtod_l+0x236>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	9304      	str	r3, [sp, #16]
 800ba90:	2301      	movs	r3, #1
 800ba92:	e77b      	b.n	800b98c <_strtod_l+0x174>
 800ba94:	2700      	movs	r7, #0
 800ba96:	1cb2      	adds	r2, r6, #2
 800ba98:	9219      	str	r2, [sp, #100]	; 0x64
 800ba9a:	78b2      	ldrb	r2, [r6, #2]
 800ba9c:	e784      	b.n	800b9a8 <_strtod_l+0x190>
 800ba9e:	bf00      	nop
 800baa0:	08012790 	.word	0x08012790
 800baa4:	080124a8 	.word	0x080124a8
 800baa8:	7ff00000 	.word	0x7ff00000
 800baac:	2701      	movs	r7, #1
 800baae:	e7f2      	b.n	800ba96 <_strtod_l+0x27e>
 800bab0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bab2:	1c51      	adds	r1, r2, #1
 800bab4:	9119      	str	r1, [sp, #100]	; 0x64
 800bab6:	7852      	ldrb	r2, [r2, #1]
 800bab8:	2a30      	cmp	r2, #48	; 0x30
 800baba:	d0f9      	beq.n	800bab0 <_strtod_l+0x298>
 800babc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bac0:	2908      	cmp	r1, #8
 800bac2:	f63f af77 	bhi.w	800b9b4 <_strtod_l+0x19c>
 800bac6:	f04f 0e0a 	mov.w	lr, #10
 800baca:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800bace:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bad0:	9209      	str	r2, [sp, #36]	; 0x24
 800bad2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bad4:	1c51      	adds	r1, r2, #1
 800bad6:	9119      	str	r1, [sp, #100]	; 0x64
 800bad8:	7852      	ldrb	r2, [r2, #1]
 800bada:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800bade:	2d09      	cmp	r5, #9
 800bae0:	d935      	bls.n	800bb4e <_strtod_l+0x336>
 800bae2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bae4:	1b49      	subs	r1, r1, r5
 800bae6:	2908      	cmp	r1, #8
 800bae8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800baec:	dc02      	bgt.n	800baf4 <_strtod_l+0x2dc>
 800baee:	4565      	cmp	r5, ip
 800baf0:	bfa8      	it	ge
 800baf2:	4665      	movge	r5, ip
 800baf4:	b107      	cbz	r7, 800baf8 <_strtod_l+0x2e0>
 800baf6:	426d      	negs	r5, r5
 800baf8:	2c00      	cmp	r4, #0
 800bafa:	d14c      	bne.n	800bb96 <_strtod_l+0x37e>
 800bafc:	9907      	ldr	r1, [sp, #28]
 800bafe:	4301      	orrs	r1, r0
 800bb00:	f47f aecb 	bne.w	800b89a <_strtod_l+0x82>
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	f47f aee4 	bne.w	800b8d2 <_strtod_l+0xba>
 800bb0a:	2a69      	cmp	r2, #105	; 0x69
 800bb0c:	d026      	beq.n	800bb5c <_strtod_l+0x344>
 800bb0e:	dc23      	bgt.n	800bb58 <_strtod_l+0x340>
 800bb10:	2a49      	cmp	r2, #73	; 0x49
 800bb12:	d023      	beq.n	800bb5c <_strtod_l+0x344>
 800bb14:	2a4e      	cmp	r2, #78	; 0x4e
 800bb16:	f47f aedc 	bne.w	800b8d2 <_strtod_l+0xba>
 800bb1a:	499d      	ldr	r1, [pc, #628]	; (800bd90 <_strtod_l+0x578>)
 800bb1c:	a819      	add	r0, sp, #100	; 0x64
 800bb1e:	f002 f8d1 	bl	800dcc4 <__match>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	f43f aed5 	beq.w	800b8d2 <_strtod_l+0xba>
 800bb28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb2a:	781b      	ldrb	r3, [r3, #0]
 800bb2c:	2b28      	cmp	r3, #40	; 0x28
 800bb2e:	d12c      	bne.n	800bb8a <_strtod_l+0x372>
 800bb30:	4998      	ldr	r1, [pc, #608]	; (800bd94 <_strtod_l+0x57c>)
 800bb32:	aa1c      	add	r2, sp, #112	; 0x70
 800bb34:	a819      	add	r0, sp, #100	; 0x64
 800bb36:	f002 f8d9 	bl	800dcec <__hexnan>
 800bb3a:	2805      	cmp	r0, #5
 800bb3c:	d125      	bne.n	800bb8a <_strtod_l+0x372>
 800bb3e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bb40:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800bb44:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800bb48:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800bb4c:	e6a5      	b.n	800b89a <_strtod_l+0x82>
 800bb4e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800bb52:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800bb56:	e7bc      	b.n	800bad2 <_strtod_l+0x2ba>
 800bb58:	2a6e      	cmp	r2, #110	; 0x6e
 800bb5a:	e7dc      	b.n	800bb16 <_strtod_l+0x2fe>
 800bb5c:	498e      	ldr	r1, [pc, #568]	; (800bd98 <_strtod_l+0x580>)
 800bb5e:	a819      	add	r0, sp, #100	; 0x64
 800bb60:	f002 f8b0 	bl	800dcc4 <__match>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	f43f aeb4 	beq.w	800b8d2 <_strtod_l+0xba>
 800bb6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb6c:	498b      	ldr	r1, [pc, #556]	; (800bd9c <_strtod_l+0x584>)
 800bb6e:	3b01      	subs	r3, #1
 800bb70:	a819      	add	r0, sp, #100	; 0x64
 800bb72:	9319      	str	r3, [sp, #100]	; 0x64
 800bb74:	f002 f8a6 	bl	800dcc4 <__match>
 800bb78:	b910      	cbnz	r0, 800bb80 <_strtod_l+0x368>
 800bb7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	9319      	str	r3, [sp, #100]	; 0x64
 800bb80:	f04f 0800 	mov.w	r8, #0
 800bb84:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800bda0 <_strtod_l+0x588>
 800bb88:	e687      	b.n	800b89a <_strtod_l+0x82>
 800bb8a:	4886      	ldr	r0, [pc, #536]	; (800bda4 <_strtod_l+0x58c>)
 800bb8c:	f003 fa48 	bl	800f020 <nan>
 800bb90:	4680      	mov	r8, r0
 800bb92:	4689      	mov	r9, r1
 800bb94:	e681      	b.n	800b89a <_strtod_l+0x82>
 800bb96:	9b04      	ldr	r3, [sp, #16]
 800bb98:	f1bb 0f00 	cmp.w	fp, #0
 800bb9c:	bf08      	it	eq
 800bb9e:	46a3      	moveq	fp, r4
 800bba0:	1aeb      	subs	r3, r5, r3
 800bba2:	2c10      	cmp	r4, #16
 800bba4:	9806      	ldr	r0, [sp, #24]
 800bba6:	4626      	mov	r6, r4
 800bba8:	9307      	str	r3, [sp, #28]
 800bbaa:	bfa8      	it	ge
 800bbac:	2610      	movge	r6, #16
 800bbae:	f7f4 fd39 	bl	8000624 <__aeabi_ui2d>
 800bbb2:	2c09      	cmp	r4, #9
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	4689      	mov	r9, r1
 800bbb8:	dd13      	ble.n	800bbe2 <_strtod_l+0x3ca>
 800bbba:	4b7b      	ldr	r3, [pc, #492]	; (800bda8 <_strtod_l+0x590>)
 800bbbc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bbc0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bbc4:	f7f4 fda8 	bl	8000718 <__aeabi_dmul>
 800bbc8:	4680      	mov	r8, r0
 800bbca:	9805      	ldr	r0, [sp, #20]
 800bbcc:	4689      	mov	r9, r1
 800bbce:	f7f4 fd29 	bl	8000624 <__aeabi_ui2d>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4640      	mov	r0, r8
 800bbd8:	4649      	mov	r1, r9
 800bbda:	f7f4 fbe7 	bl	80003ac <__adddf3>
 800bbde:	4680      	mov	r8, r0
 800bbe0:	4689      	mov	r9, r1
 800bbe2:	2c0f      	cmp	r4, #15
 800bbe4:	dc36      	bgt.n	800bc54 <_strtod_l+0x43c>
 800bbe6:	9b07      	ldr	r3, [sp, #28]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	f43f ae56 	beq.w	800b89a <_strtod_l+0x82>
 800bbee:	dd22      	ble.n	800bc36 <_strtod_l+0x41e>
 800bbf0:	2b16      	cmp	r3, #22
 800bbf2:	dc09      	bgt.n	800bc08 <_strtod_l+0x3f0>
 800bbf4:	496c      	ldr	r1, [pc, #432]	; (800bda8 <_strtod_l+0x590>)
 800bbf6:	4642      	mov	r2, r8
 800bbf8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bbfc:	464b      	mov	r3, r9
 800bbfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc02:	f7f4 fd89 	bl	8000718 <__aeabi_dmul>
 800bc06:	e7c3      	b.n	800bb90 <_strtod_l+0x378>
 800bc08:	9a07      	ldr	r2, [sp, #28]
 800bc0a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	db20      	blt.n	800bc54 <_strtod_l+0x43c>
 800bc12:	4d65      	ldr	r5, [pc, #404]	; (800bda8 <_strtod_l+0x590>)
 800bc14:	f1c4 040f 	rsb	r4, r4, #15
 800bc18:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800bc1c:	4642      	mov	r2, r8
 800bc1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc22:	464b      	mov	r3, r9
 800bc24:	f7f4 fd78 	bl	8000718 <__aeabi_dmul>
 800bc28:	9b07      	ldr	r3, [sp, #28]
 800bc2a:	1b1c      	subs	r4, r3, r4
 800bc2c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800bc30:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc34:	e7e5      	b.n	800bc02 <_strtod_l+0x3ea>
 800bc36:	9b07      	ldr	r3, [sp, #28]
 800bc38:	3316      	adds	r3, #22
 800bc3a:	db0b      	blt.n	800bc54 <_strtod_l+0x43c>
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	4640      	mov	r0, r8
 800bc40:	1b5d      	subs	r5, r3, r5
 800bc42:	4b59      	ldr	r3, [pc, #356]	; (800bda8 <_strtod_l+0x590>)
 800bc44:	4649      	mov	r1, r9
 800bc46:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800bc4a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc4e:	f7f4 fe8d 	bl	800096c <__aeabi_ddiv>
 800bc52:	e79d      	b.n	800bb90 <_strtod_l+0x378>
 800bc54:	9b07      	ldr	r3, [sp, #28]
 800bc56:	1ba6      	subs	r6, r4, r6
 800bc58:	441e      	add	r6, r3
 800bc5a:	2e00      	cmp	r6, #0
 800bc5c:	dd74      	ble.n	800bd48 <_strtod_l+0x530>
 800bc5e:	f016 030f 	ands.w	r3, r6, #15
 800bc62:	d00a      	beq.n	800bc7a <_strtod_l+0x462>
 800bc64:	4950      	ldr	r1, [pc, #320]	; (800bda8 <_strtod_l+0x590>)
 800bc66:	4642      	mov	r2, r8
 800bc68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc70:	464b      	mov	r3, r9
 800bc72:	f7f4 fd51 	bl	8000718 <__aeabi_dmul>
 800bc76:	4680      	mov	r8, r0
 800bc78:	4689      	mov	r9, r1
 800bc7a:	f036 060f 	bics.w	r6, r6, #15
 800bc7e:	d052      	beq.n	800bd26 <_strtod_l+0x50e>
 800bc80:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800bc84:	dd27      	ble.n	800bcd6 <_strtod_l+0x4be>
 800bc86:	f04f 0b00 	mov.w	fp, #0
 800bc8a:	f8cd b010 	str.w	fp, [sp, #16]
 800bc8e:	f8cd b020 	str.w	fp, [sp, #32]
 800bc92:	f8cd b018 	str.w	fp, [sp, #24]
 800bc96:	2322      	movs	r3, #34	; 0x22
 800bc98:	f04f 0800 	mov.w	r8, #0
 800bc9c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800bda0 <_strtod_l+0x588>
 800bca0:	f8ca 3000 	str.w	r3, [sl]
 800bca4:	9b08      	ldr	r3, [sp, #32]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	f43f adf7 	beq.w	800b89a <_strtod_l+0x82>
 800bcac:	4650      	mov	r0, sl
 800bcae:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bcb0:	f002 f99a 	bl	800dfe8 <_Bfree>
 800bcb4:	4650      	mov	r0, sl
 800bcb6:	9906      	ldr	r1, [sp, #24]
 800bcb8:	f002 f996 	bl	800dfe8 <_Bfree>
 800bcbc:	4650      	mov	r0, sl
 800bcbe:	9904      	ldr	r1, [sp, #16]
 800bcc0:	f002 f992 	bl	800dfe8 <_Bfree>
 800bcc4:	4650      	mov	r0, sl
 800bcc6:	9908      	ldr	r1, [sp, #32]
 800bcc8:	f002 f98e 	bl	800dfe8 <_Bfree>
 800bccc:	4659      	mov	r1, fp
 800bcce:	4650      	mov	r0, sl
 800bcd0:	f002 f98a 	bl	800dfe8 <_Bfree>
 800bcd4:	e5e1      	b.n	800b89a <_strtod_l+0x82>
 800bcd6:	4b35      	ldr	r3, [pc, #212]	; (800bdac <_strtod_l+0x594>)
 800bcd8:	4640      	mov	r0, r8
 800bcda:	9305      	str	r3, [sp, #20]
 800bcdc:	2300      	movs	r3, #0
 800bcde:	4649      	mov	r1, r9
 800bce0:	461f      	mov	r7, r3
 800bce2:	1136      	asrs	r6, r6, #4
 800bce4:	2e01      	cmp	r6, #1
 800bce6:	dc21      	bgt.n	800bd2c <_strtod_l+0x514>
 800bce8:	b10b      	cbz	r3, 800bcee <_strtod_l+0x4d6>
 800bcea:	4680      	mov	r8, r0
 800bcec:	4689      	mov	r9, r1
 800bcee:	4b2f      	ldr	r3, [pc, #188]	; (800bdac <_strtod_l+0x594>)
 800bcf0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800bcf4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bcf8:	4642      	mov	r2, r8
 800bcfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bcfe:	464b      	mov	r3, r9
 800bd00:	f7f4 fd0a 	bl	8000718 <__aeabi_dmul>
 800bd04:	4b26      	ldr	r3, [pc, #152]	; (800bda0 <_strtod_l+0x588>)
 800bd06:	460a      	mov	r2, r1
 800bd08:	400b      	ands	r3, r1
 800bd0a:	4929      	ldr	r1, [pc, #164]	; (800bdb0 <_strtod_l+0x598>)
 800bd0c:	4680      	mov	r8, r0
 800bd0e:	428b      	cmp	r3, r1
 800bd10:	d8b9      	bhi.n	800bc86 <_strtod_l+0x46e>
 800bd12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bd16:	428b      	cmp	r3, r1
 800bd18:	bf86      	itte	hi
 800bd1a:	f04f 38ff 	movhi.w	r8, #4294967295
 800bd1e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800bdb4 <_strtod_l+0x59c>
 800bd22:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800bd26:	2300      	movs	r3, #0
 800bd28:	9305      	str	r3, [sp, #20]
 800bd2a:	e07f      	b.n	800be2c <_strtod_l+0x614>
 800bd2c:	07f2      	lsls	r2, r6, #31
 800bd2e:	d505      	bpl.n	800bd3c <_strtod_l+0x524>
 800bd30:	9b05      	ldr	r3, [sp, #20]
 800bd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd36:	f7f4 fcef 	bl	8000718 <__aeabi_dmul>
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	9a05      	ldr	r2, [sp, #20]
 800bd3e:	3701      	adds	r7, #1
 800bd40:	3208      	adds	r2, #8
 800bd42:	1076      	asrs	r6, r6, #1
 800bd44:	9205      	str	r2, [sp, #20]
 800bd46:	e7cd      	b.n	800bce4 <_strtod_l+0x4cc>
 800bd48:	d0ed      	beq.n	800bd26 <_strtod_l+0x50e>
 800bd4a:	4276      	negs	r6, r6
 800bd4c:	f016 020f 	ands.w	r2, r6, #15
 800bd50:	d00a      	beq.n	800bd68 <_strtod_l+0x550>
 800bd52:	4b15      	ldr	r3, [pc, #84]	; (800bda8 <_strtod_l+0x590>)
 800bd54:	4640      	mov	r0, r8
 800bd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd5a:	4649      	mov	r1, r9
 800bd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd60:	f7f4 fe04 	bl	800096c <__aeabi_ddiv>
 800bd64:	4680      	mov	r8, r0
 800bd66:	4689      	mov	r9, r1
 800bd68:	1136      	asrs	r6, r6, #4
 800bd6a:	d0dc      	beq.n	800bd26 <_strtod_l+0x50e>
 800bd6c:	2e1f      	cmp	r6, #31
 800bd6e:	dd23      	ble.n	800bdb8 <_strtod_l+0x5a0>
 800bd70:	f04f 0b00 	mov.w	fp, #0
 800bd74:	f8cd b010 	str.w	fp, [sp, #16]
 800bd78:	f8cd b020 	str.w	fp, [sp, #32]
 800bd7c:	f8cd b018 	str.w	fp, [sp, #24]
 800bd80:	2322      	movs	r3, #34	; 0x22
 800bd82:	f04f 0800 	mov.w	r8, #0
 800bd86:	f04f 0900 	mov.w	r9, #0
 800bd8a:	f8ca 3000 	str.w	r3, [sl]
 800bd8e:	e789      	b.n	800bca4 <_strtod_l+0x48c>
 800bd90:	08012479 	.word	0x08012479
 800bd94:	080124bc 	.word	0x080124bc
 800bd98:	08012471 	.word	0x08012471
 800bd9c:	08012638 	.word	0x08012638
 800bda0:	7ff00000 	.word	0x7ff00000
 800bda4:	08012533 	.word	0x08012533
 800bda8:	08012828 	.word	0x08012828
 800bdac:	08012800 	.word	0x08012800
 800bdb0:	7ca00000 	.word	0x7ca00000
 800bdb4:	7fefffff 	.word	0x7fefffff
 800bdb8:	f016 0310 	ands.w	r3, r6, #16
 800bdbc:	bf18      	it	ne
 800bdbe:	236a      	movne	r3, #106	; 0x6a
 800bdc0:	4640      	mov	r0, r8
 800bdc2:	9305      	str	r3, [sp, #20]
 800bdc4:	4649      	mov	r1, r9
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	4fb0      	ldr	r7, [pc, #704]	; (800c08c <_strtod_l+0x874>)
 800bdca:	07f2      	lsls	r2, r6, #31
 800bdcc:	d504      	bpl.n	800bdd8 <_strtod_l+0x5c0>
 800bdce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdd2:	f7f4 fca1 	bl	8000718 <__aeabi_dmul>
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	1076      	asrs	r6, r6, #1
 800bdda:	f107 0708 	add.w	r7, r7, #8
 800bdde:	d1f4      	bne.n	800bdca <_strtod_l+0x5b2>
 800bde0:	b10b      	cbz	r3, 800bde6 <_strtod_l+0x5ce>
 800bde2:	4680      	mov	r8, r0
 800bde4:	4689      	mov	r9, r1
 800bde6:	9b05      	ldr	r3, [sp, #20]
 800bde8:	b1c3      	cbz	r3, 800be1c <_strtod_l+0x604>
 800bdea:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800bdee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	4649      	mov	r1, r9
 800bdf6:	dd11      	ble.n	800be1c <_strtod_l+0x604>
 800bdf8:	2b1f      	cmp	r3, #31
 800bdfa:	f340 8127 	ble.w	800c04c <_strtod_l+0x834>
 800bdfe:	2b34      	cmp	r3, #52	; 0x34
 800be00:	bfd8      	it	le
 800be02:	f04f 33ff 	movle.w	r3, #4294967295
 800be06:	f04f 0800 	mov.w	r8, #0
 800be0a:	bfcf      	iteee	gt
 800be0c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800be10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800be14:	fa03 f202 	lslle.w	r2, r3, r2
 800be18:	ea02 0901 	andle.w	r9, r2, r1
 800be1c:	2200      	movs	r2, #0
 800be1e:	2300      	movs	r3, #0
 800be20:	4640      	mov	r0, r8
 800be22:	4649      	mov	r1, r9
 800be24:	f7f4 fee0 	bl	8000be8 <__aeabi_dcmpeq>
 800be28:	2800      	cmp	r0, #0
 800be2a:	d1a1      	bne.n	800bd70 <_strtod_l+0x558>
 800be2c:	9b06      	ldr	r3, [sp, #24]
 800be2e:	465a      	mov	r2, fp
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	4650      	mov	r0, sl
 800be34:	4623      	mov	r3, r4
 800be36:	9908      	ldr	r1, [sp, #32]
 800be38:	f002 f93e 	bl	800e0b8 <__s2b>
 800be3c:	9008      	str	r0, [sp, #32]
 800be3e:	2800      	cmp	r0, #0
 800be40:	f43f af21 	beq.w	800bc86 <_strtod_l+0x46e>
 800be44:	9b04      	ldr	r3, [sp, #16]
 800be46:	f04f 0b00 	mov.w	fp, #0
 800be4a:	1b5d      	subs	r5, r3, r5
 800be4c:	9b07      	ldr	r3, [sp, #28]
 800be4e:	f8cd b010 	str.w	fp, [sp, #16]
 800be52:	2b00      	cmp	r3, #0
 800be54:	bfb4      	ite	lt
 800be56:	462b      	movlt	r3, r5
 800be58:	2300      	movge	r3, #0
 800be5a:	930e      	str	r3, [sp, #56]	; 0x38
 800be5c:	9b07      	ldr	r3, [sp, #28]
 800be5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800be62:	9314      	str	r3, [sp, #80]	; 0x50
 800be64:	9b08      	ldr	r3, [sp, #32]
 800be66:	4650      	mov	r0, sl
 800be68:	6859      	ldr	r1, [r3, #4]
 800be6a:	f002 f87d 	bl	800df68 <_Balloc>
 800be6e:	9006      	str	r0, [sp, #24]
 800be70:	2800      	cmp	r0, #0
 800be72:	f43f af10 	beq.w	800bc96 <_strtod_l+0x47e>
 800be76:	9b08      	ldr	r3, [sp, #32]
 800be78:	300c      	adds	r0, #12
 800be7a:	691a      	ldr	r2, [r3, #16]
 800be7c:	f103 010c 	add.w	r1, r3, #12
 800be80:	3202      	adds	r2, #2
 800be82:	0092      	lsls	r2, r2, #2
 800be84:	f002 f862 	bl	800df4c <memcpy>
 800be88:	ab1c      	add	r3, sp, #112	; 0x70
 800be8a:	9301      	str	r3, [sp, #4]
 800be8c:	ab1b      	add	r3, sp, #108	; 0x6c
 800be8e:	9300      	str	r3, [sp, #0]
 800be90:	4642      	mov	r2, r8
 800be92:	464b      	mov	r3, r9
 800be94:	4650      	mov	r0, sl
 800be96:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800be9a:	f002 fc4f 	bl	800e73c <__d2b>
 800be9e:	901a      	str	r0, [sp, #104]	; 0x68
 800bea0:	2800      	cmp	r0, #0
 800bea2:	f43f aef8 	beq.w	800bc96 <_strtod_l+0x47e>
 800bea6:	2101      	movs	r1, #1
 800bea8:	4650      	mov	r0, sl
 800beaa:	f002 f99d 	bl	800e1e8 <__i2b>
 800beae:	4603      	mov	r3, r0
 800beb0:	9004      	str	r0, [sp, #16]
 800beb2:	2800      	cmp	r0, #0
 800beb4:	f43f aeef 	beq.w	800bc96 <_strtod_l+0x47e>
 800beb8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800beba:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bebc:	2d00      	cmp	r5, #0
 800bebe:	bfab      	itete	ge
 800bec0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800bec2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800bec4:	18ee      	addge	r6, r5, r3
 800bec6:	1b5c      	sublt	r4, r3, r5
 800bec8:	9b05      	ldr	r3, [sp, #20]
 800beca:	bfa8      	it	ge
 800becc:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800bece:	eba5 0503 	sub.w	r5, r5, r3
 800bed2:	4415      	add	r5, r2
 800bed4:	4b6e      	ldr	r3, [pc, #440]	; (800c090 <_strtod_l+0x878>)
 800bed6:	f105 35ff 	add.w	r5, r5, #4294967295
 800beda:	bfb8      	it	lt
 800bedc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800bede:	429d      	cmp	r5, r3
 800bee0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bee4:	f280 80c4 	bge.w	800c070 <_strtod_l+0x858>
 800bee8:	1b5b      	subs	r3, r3, r5
 800beea:	2b1f      	cmp	r3, #31
 800beec:	f04f 0701 	mov.w	r7, #1
 800bef0:	eba2 0203 	sub.w	r2, r2, r3
 800bef4:	f300 80b1 	bgt.w	800c05a <_strtod_l+0x842>
 800bef8:	2500      	movs	r5, #0
 800befa:	fa07 f303 	lsl.w	r3, r7, r3
 800befe:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf00:	18b7      	adds	r7, r6, r2
 800bf02:	9b05      	ldr	r3, [sp, #20]
 800bf04:	42be      	cmp	r6, r7
 800bf06:	4414      	add	r4, r2
 800bf08:	441c      	add	r4, r3
 800bf0a:	4633      	mov	r3, r6
 800bf0c:	bfa8      	it	ge
 800bf0e:	463b      	movge	r3, r7
 800bf10:	42a3      	cmp	r3, r4
 800bf12:	bfa8      	it	ge
 800bf14:	4623      	movge	r3, r4
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	bfc2      	ittt	gt
 800bf1a:	1aff      	subgt	r7, r7, r3
 800bf1c:	1ae4      	subgt	r4, r4, r3
 800bf1e:	1af6      	subgt	r6, r6, r3
 800bf20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	dd17      	ble.n	800bf56 <_strtod_l+0x73e>
 800bf26:	461a      	mov	r2, r3
 800bf28:	4650      	mov	r0, sl
 800bf2a:	9904      	ldr	r1, [sp, #16]
 800bf2c:	f002 fa1a 	bl	800e364 <__pow5mult>
 800bf30:	9004      	str	r0, [sp, #16]
 800bf32:	2800      	cmp	r0, #0
 800bf34:	f43f aeaf 	beq.w	800bc96 <_strtod_l+0x47e>
 800bf38:	4601      	mov	r1, r0
 800bf3a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bf3c:	4650      	mov	r0, sl
 800bf3e:	f002 f969 	bl	800e214 <__multiply>
 800bf42:	9009      	str	r0, [sp, #36]	; 0x24
 800bf44:	2800      	cmp	r0, #0
 800bf46:	f43f aea6 	beq.w	800bc96 <_strtod_l+0x47e>
 800bf4a:	4650      	mov	r0, sl
 800bf4c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bf4e:	f002 f84b 	bl	800dfe8 <_Bfree>
 800bf52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf54:	931a      	str	r3, [sp, #104]	; 0x68
 800bf56:	2f00      	cmp	r7, #0
 800bf58:	f300 808e 	bgt.w	800c078 <_strtod_l+0x860>
 800bf5c:	9b07      	ldr	r3, [sp, #28]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	dd08      	ble.n	800bf74 <_strtod_l+0x75c>
 800bf62:	4650      	mov	r0, sl
 800bf64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bf66:	9906      	ldr	r1, [sp, #24]
 800bf68:	f002 f9fc 	bl	800e364 <__pow5mult>
 800bf6c:	9006      	str	r0, [sp, #24]
 800bf6e:	2800      	cmp	r0, #0
 800bf70:	f43f ae91 	beq.w	800bc96 <_strtod_l+0x47e>
 800bf74:	2c00      	cmp	r4, #0
 800bf76:	dd08      	ble.n	800bf8a <_strtod_l+0x772>
 800bf78:	4622      	mov	r2, r4
 800bf7a:	4650      	mov	r0, sl
 800bf7c:	9906      	ldr	r1, [sp, #24]
 800bf7e:	f002 fa4b 	bl	800e418 <__lshift>
 800bf82:	9006      	str	r0, [sp, #24]
 800bf84:	2800      	cmp	r0, #0
 800bf86:	f43f ae86 	beq.w	800bc96 <_strtod_l+0x47e>
 800bf8a:	2e00      	cmp	r6, #0
 800bf8c:	dd08      	ble.n	800bfa0 <_strtod_l+0x788>
 800bf8e:	4632      	mov	r2, r6
 800bf90:	4650      	mov	r0, sl
 800bf92:	9904      	ldr	r1, [sp, #16]
 800bf94:	f002 fa40 	bl	800e418 <__lshift>
 800bf98:	9004      	str	r0, [sp, #16]
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	f43f ae7b 	beq.w	800bc96 <_strtod_l+0x47e>
 800bfa0:	4650      	mov	r0, sl
 800bfa2:	9a06      	ldr	r2, [sp, #24]
 800bfa4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bfa6:	f002 fac3 	bl	800e530 <__mdiff>
 800bfaa:	4683      	mov	fp, r0
 800bfac:	2800      	cmp	r0, #0
 800bfae:	f43f ae72 	beq.w	800bc96 <_strtod_l+0x47e>
 800bfb2:	2400      	movs	r4, #0
 800bfb4:	68c3      	ldr	r3, [r0, #12]
 800bfb6:	9904      	ldr	r1, [sp, #16]
 800bfb8:	60c4      	str	r4, [r0, #12]
 800bfba:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfbc:	f002 fa9c 	bl	800e4f8 <__mcmp>
 800bfc0:	42a0      	cmp	r0, r4
 800bfc2:	da6b      	bge.n	800c09c <_strtod_l+0x884>
 800bfc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfc6:	ea53 0308 	orrs.w	r3, r3, r8
 800bfca:	f040 8091 	bne.w	800c0f0 <_strtod_l+0x8d8>
 800bfce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	f040 808c 	bne.w	800c0f0 <_strtod_l+0x8d8>
 800bfd8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bfdc:	0d1b      	lsrs	r3, r3, #20
 800bfde:	051b      	lsls	r3, r3, #20
 800bfe0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bfe4:	f240 8084 	bls.w	800c0f0 <_strtod_l+0x8d8>
 800bfe8:	f8db 3014 	ldr.w	r3, [fp, #20]
 800bfec:	b91b      	cbnz	r3, 800bff6 <_strtod_l+0x7de>
 800bfee:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	dd7c      	ble.n	800c0f0 <_strtod_l+0x8d8>
 800bff6:	4659      	mov	r1, fp
 800bff8:	2201      	movs	r2, #1
 800bffa:	4650      	mov	r0, sl
 800bffc:	f002 fa0c 	bl	800e418 <__lshift>
 800c000:	9904      	ldr	r1, [sp, #16]
 800c002:	4683      	mov	fp, r0
 800c004:	f002 fa78 	bl	800e4f8 <__mcmp>
 800c008:	2800      	cmp	r0, #0
 800c00a:	dd71      	ble.n	800c0f0 <_strtod_l+0x8d8>
 800c00c:	9905      	ldr	r1, [sp, #20]
 800c00e:	464b      	mov	r3, r9
 800c010:	4a20      	ldr	r2, [pc, #128]	; (800c094 <_strtod_l+0x87c>)
 800c012:	2900      	cmp	r1, #0
 800c014:	f000 808c 	beq.w	800c130 <_strtod_l+0x918>
 800c018:	ea02 0109 	and.w	r1, r2, r9
 800c01c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c020:	f300 8086 	bgt.w	800c130 <_strtod_l+0x918>
 800c024:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c028:	f77f aeaa 	ble.w	800bd80 <_strtod_l+0x568>
 800c02c:	4640      	mov	r0, r8
 800c02e:	4649      	mov	r1, r9
 800c030:	4b19      	ldr	r3, [pc, #100]	; (800c098 <_strtod_l+0x880>)
 800c032:	2200      	movs	r2, #0
 800c034:	f7f4 fb70 	bl	8000718 <__aeabi_dmul>
 800c038:	460b      	mov	r3, r1
 800c03a:	4303      	orrs	r3, r0
 800c03c:	bf08      	it	eq
 800c03e:	2322      	moveq	r3, #34	; 0x22
 800c040:	4680      	mov	r8, r0
 800c042:	4689      	mov	r9, r1
 800c044:	bf08      	it	eq
 800c046:	f8ca 3000 	streq.w	r3, [sl]
 800c04a:	e62f      	b.n	800bcac <_strtod_l+0x494>
 800c04c:	f04f 32ff 	mov.w	r2, #4294967295
 800c050:	fa02 f303 	lsl.w	r3, r2, r3
 800c054:	ea03 0808 	and.w	r8, r3, r8
 800c058:	e6e0      	b.n	800be1c <_strtod_l+0x604>
 800c05a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800c05e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800c062:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800c066:	35e2      	adds	r5, #226	; 0xe2
 800c068:	fa07 f505 	lsl.w	r5, r7, r5
 800c06c:	970f      	str	r7, [sp, #60]	; 0x3c
 800c06e:	e747      	b.n	800bf00 <_strtod_l+0x6e8>
 800c070:	2301      	movs	r3, #1
 800c072:	2500      	movs	r5, #0
 800c074:	930f      	str	r3, [sp, #60]	; 0x3c
 800c076:	e743      	b.n	800bf00 <_strtod_l+0x6e8>
 800c078:	463a      	mov	r2, r7
 800c07a:	4650      	mov	r0, sl
 800c07c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c07e:	f002 f9cb 	bl	800e418 <__lshift>
 800c082:	901a      	str	r0, [sp, #104]	; 0x68
 800c084:	2800      	cmp	r0, #0
 800c086:	f47f af69 	bne.w	800bf5c <_strtod_l+0x744>
 800c08a:	e604      	b.n	800bc96 <_strtod_l+0x47e>
 800c08c:	080124d0 	.word	0x080124d0
 800c090:	fffffc02 	.word	0xfffffc02
 800c094:	7ff00000 	.word	0x7ff00000
 800c098:	39500000 	.word	0x39500000
 800c09c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c0a0:	d165      	bne.n	800c16e <_strtod_l+0x956>
 800c0a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c0a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c0a8:	b35a      	cbz	r2, 800c102 <_strtod_l+0x8ea>
 800c0aa:	4a99      	ldr	r2, [pc, #612]	; (800c310 <_strtod_l+0xaf8>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d12b      	bne.n	800c108 <_strtod_l+0x8f0>
 800c0b0:	9b05      	ldr	r3, [sp, #20]
 800c0b2:	4641      	mov	r1, r8
 800c0b4:	b303      	cbz	r3, 800c0f8 <_strtod_l+0x8e0>
 800c0b6:	464a      	mov	r2, r9
 800c0b8:	4b96      	ldr	r3, [pc, #600]	; (800c314 <_strtod_l+0xafc>)
 800c0ba:	4013      	ands	r3, r2
 800c0bc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c0c0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c4:	d81b      	bhi.n	800c0fe <_strtod_l+0x8e6>
 800c0c6:	0d1b      	lsrs	r3, r3, #20
 800c0c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c0cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c0d0:	4299      	cmp	r1, r3
 800c0d2:	d119      	bne.n	800c108 <_strtod_l+0x8f0>
 800c0d4:	4b90      	ldr	r3, [pc, #576]	; (800c318 <_strtod_l+0xb00>)
 800c0d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d102      	bne.n	800c0e2 <_strtod_l+0x8ca>
 800c0dc:	3101      	adds	r1, #1
 800c0de:	f43f adda 	beq.w	800bc96 <_strtod_l+0x47e>
 800c0e2:	f04f 0800 	mov.w	r8, #0
 800c0e6:	4b8b      	ldr	r3, [pc, #556]	; (800c314 <_strtod_l+0xafc>)
 800c0e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0ea:	401a      	ands	r2, r3
 800c0ec:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800c0f0:	9b05      	ldr	r3, [sp, #20]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d19a      	bne.n	800c02c <_strtod_l+0x814>
 800c0f6:	e5d9      	b.n	800bcac <_strtod_l+0x494>
 800c0f8:	f04f 33ff 	mov.w	r3, #4294967295
 800c0fc:	e7e8      	b.n	800c0d0 <_strtod_l+0x8b8>
 800c0fe:	4613      	mov	r3, r2
 800c100:	e7e6      	b.n	800c0d0 <_strtod_l+0x8b8>
 800c102:	ea53 0308 	orrs.w	r3, r3, r8
 800c106:	d081      	beq.n	800c00c <_strtod_l+0x7f4>
 800c108:	b1e5      	cbz	r5, 800c144 <_strtod_l+0x92c>
 800c10a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c10c:	421d      	tst	r5, r3
 800c10e:	d0ef      	beq.n	800c0f0 <_strtod_l+0x8d8>
 800c110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c112:	4640      	mov	r0, r8
 800c114:	4649      	mov	r1, r9
 800c116:	9a05      	ldr	r2, [sp, #20]
 800c118:	b1c3      	cbz	r3, 800c14c <_strtod_l+0x934>
 800c11a:	f7ff fb59 	bl	800b7d0 <sulp>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c126:	f7f4 f941 	bl	80003ac <__adddf3>
 800c12a:	4680      	mov	r8, r0
 800c12c:	4689      	mov	r9, r1
 800c12e:	e7df      	b.n	800c0f0 <_strtod_l+0x8d8>
 800c130:	4013      	ands	r3, r2
 800c132:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c136:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c13a:	f04f 38ff 	mov.w	r8, #4294967295
 800c13e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c142:	e7d5      	b.n	800c0f0 <_strtod_l+0x8d8>
 800c144:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c146:	ea13 0f08 	tst.w	r3, r8
 800c14a:	e7e0      	b.n	800c10e <_strtod_l+0x8f6>
 800c14c:	f7ff fb40 	bl	800b7d0 <sulp>
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c158:	f7f4 f926 	bl	80003a8 <__aeabi_dsub>
 800c15c:	2200      	movs	r2, #0
 800c15e:	2300      	movs	r3, #0
 800c160:	4680      	mov	r8, r0
 800c162:	4689      	mov	r9, r1
 800c164:	f7f4 fd40 	bl	8000be8 <__aeabi_dcmpeq>
 800c168:	2800      	cmp	r0, #0
 800c16a:	d0c1      	beq.n	800c0f0 <_strtod_l+0x8d8>
 800c16c:	e608      	b.n	800bd80 <_strtod_l+0x568>
 800c16e:	4658      	mov	r0, fp
 800c170:	9904      	ldr	r1, [sp, #16]
 800c172:	f002 fb3f 	bl	800e7f4 <__ratio>
 800c176:	2200      	movs	r2, #0
 800c178:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c17c:	4606      	mov	r6, r0
 800c17e:	460f      	mov	r7, r1
 800c180:	f7f4 fd46 	bl	8000c10 <__aeabi_dcmple>
 800c184:	2800      	cmp	r0, #0
 800c186:	d070      	beq.n	800c26a <_strtod_l+0xa52>
 800c188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d042      	beq.n	800c214 <_strtod_l+0x9fc>
 800c18e:	2600      	movs	r6, #0
 800c190:	4f62      	ldr	r7, [pc, #392]	; (800c31c <_strtod_l+0xb04>)
 800c192:	4d62      	ldr	r5, [pc, #392]	; (800c31c <_strtod_l+0xb04>)
 800c194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c196:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c19a:	0d1b      	lsrs	r3, r3, #20
 800c19c:	051b      	lsls	r3, r3, #20
 800c19e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c1a2:	4b5f      	ldr	r3, [pc, #380]	; (800c320 <_strtod_l+0xb08>)
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	f040 80c3 	bne.w	800c330 <_strtod_l+0xb18>
 800c1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800c1b2:	4649      	mov	r1, r9
 800c1b4:	f002 fa48 	bl	800e648 <__ulp>
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	4630      	mov	r0, r6
 800c1be:	4639      	mov	r1, r7
 800c1c0:	f7f4 faaa 	bl	8000718 <__aeabi_dmul>
 800c1c4:	4642      	mov	r2, r8
 800c1c6:	464b      	mov	r3, r9
 800c1c8:	f7f4 f8f0 	bl	80003ac <__adddf3>
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	4951      	ldr	r1, [pc, #324]	; (800c314 <_strtod_l+0xafc>)
 800c1d0:	4a54      	ldr	r2, [pc, #336]	; (800c324 <_strtod_l+0xb0c>)
 800c1d2:	4019      	ands	r1, r3
 800c1d4:	4291      	cmp	r1, r2
 800c1d6:	4680      	mov	r8, r0
 800c1d8:	d95d      	bls.n	800c296 <_strtod_l+0xa7e>
 800c1da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1dc:	4b4e      	ldr	r3, [pc, #312]	; (800c318 <_strtod_l+0xb00>)
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d103      	bne.n	800c1ea <_strtod_l+0x9d2>
 800c1e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	f43f ad56 	beq.w	800bc96 <_strtod_l+0x47e>
 800c1ea:	f04f 38ff 	mov.w	r8, #4294967295
 800c1ee:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800c318 <_strtod_l+0xb00>
 800c1f2:	4650      	mov	r0, sl
 800c1f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c1f6:	f001 fef7 	bl	800dfe8 <_Bfree>
 800c1fa:	4650      	mov	r0, sl
 800c1fc:	9906      	ldr	r1, [sp, #24]
 800c1fe:	f001 fef3 	bl	800dfe8 <_Bfree>
 800c202:	4650      	mov	r0, sl
 800c204:	9904      	ldr	r1, [sp, #16]
 800c206:	f001 feef 	bl	800dfe8 <_Bfree>
 800c20a:	4659      	mov	r1, fp
 800c20c:	4650      	mov	r0, sl
 800c20e:	f001 feeb 	bl	800dfe8 <_Bfree>
 800c212:	e627      	b.n	800be64 <_strtod_l+0x64c>
 800c214:	f1b8 0f00 	cmp.w	r8, #0
 800c218:	d119      	bne.n	800c24e <_strtod_l+0xa36>
 800c21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c220:	b9e3      	cbnz	r3, 800c25c <_strtod_l+0xa44>
 800c222:	2200      	movs	r2, #0
 800c224:	4630      	mov	r0, r6
 800c226:	4639      	mov	r1, r7
 800c228:	4b3c      	ldr	r3, [pc, #240]	; (800c31c <_strtod_l+0xb04>)
 800c22a:	f7f4 fce7 	bl	8000bfc <__aeabi_dcmplt>
 800c22e:	b9c8      	cbnz	r0, 800c264 <_strtod_l+0xa4c>
 800c230:	2200      	movs	r2, #0
 800c232:	4630      	mov	r0, r6
 800c234:	4639      	mov	r1, r7
 800c236:	4b3c      	ldr	r3, [pc, #240]	; (800c328 <_strtod_l+0xb10>)
 800c238:	f7f4 fa6e 	bl	8000718 <__aeabi_dmul>
 800c23c:	4604      	mov	r4, r0
 800c23e:	460d      	mov	r5, r1
 800c240:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800c244:	9416      	str	r4, [sp, #88]	; 0x58
 800c246:	9317      	str	r3, [sp, #92]	; 0x5c
 800c248:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800c24c:	e7a2      	b.n	800c194 <_strtod_l+0x97c>
 800c24e:	f1b8 0f01 	cmp.w	r8, #1
 800c252:	d103      	bne.n	800c25c <_strtod_l+0xa44>
 800c254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c256:	2b00      	cmp	r3, #0
 800c258:	f43f ad92 	beq.w	800bd80 <_strtod_l+0x568>
 800c25c:	2600      	movs	r6, #0
 800c25e:	2400      	movs	r4, #0
 800c260:	4f32      	ldr	r7, [pc, #200]	; (800c32c <_strtod_l+0xb14>)
 800c262:	e796      	b.n	800c192 <_strtod_l+0x97a>
 800c264:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c266:	4d30      	ldr	r5, [pc, #192]	; (800c328 <_strtod_l+0xb10>)
 800c268:	e7ea      	b.n	800c240 <_strtod_l+0xa28>
 800c26a:	4b2f      	ldr	r3, [pc, #188]	; (800c328 <_strtod_l+0xb10>)
 800c26c:	2200      	movs	r2, #0
 800c26e:	4630      	mov	r0, r6
 800c270:	4639      	mov	r1, r7
 800c272:	f7f4 fa51 	bl	8000718 <__aeabi_dmul>
 800c276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c278:	4604      	mov	r4, r0
 800c27a:	460d      	mov	r5, r1
 800c27c:	b933      	cbnz	r3, 800c28c <_strtod_l+0xa74>
 800c27e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c282:	9010      	str	r0, [sp, #64]	; 0x40
 800c284:	9311      	str	r3, [sp, #68]	; 0x44
 800c286:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c28a:	e783      	b.n	800c194 <_strtod_l+0x97c>
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c294:	e7f7      	b.n	800c286 <_strtod_l+0xa6e>
 800c296:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c29a:	9b05      	ldr	r3, [sp, #20]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1a8      	bne.n	800c1f2 <_strtod_l+0x9da>
 800c2a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c2a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c2a6:	0d1b      	lsrs	r3, r3, #20
 800c2a8:	051b      	lsls	r3, r3, #20
 800c2aa:	429a      	cmp	r2, r3
 800c2ac:	d1a1      	bne.n	800c1f2 <_strtod_l+0x9da>
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	4629      	mov	r1, r5
 800c2b2:	f7f4 ff43 	bl	800113c <__aeabi_d2lz>
 800c2b6:	f7f4 fa01 	bl	80006bc <__aeabi_l2d>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4620      	mov	r0, r4
 800c2c0:	4629      	mov	r1, r5
 800c2c2:	f7f4 f871 	bl	80003a8 <__aeabi_dsub>
 800c2c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c2c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2cc:	ea43 0308 	orr.w	r3, r3, r8
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	4604      	mov	r4, r0
 800c2d4:	460d      	mov	r5, r1
 800c2d6:	d066      	beq.n	800c3a6 <_strtod_l+0xb8e>
 800c2d8:	a309      	add	r3, pc, #36	; (adr r3, 800c300 <_strtod_l+0xae8>)
 800c2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2de:	f7f4 fc8d 	bl	8000bfc <__aeabi_dcmplt>
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	f47f ace2 	bne.w	800bcac <_strtod_l+0x494>
 800c2e8:	a307      	add	r3, pc, #28	; (adr r3, 800c308 <_strtod_l+0xaf0>)
 800c2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7f4 fca1 	bl	8000c38 <__aeabi_dcmpgt>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	f43f af7b 	beq.w	800c1f2 <_strtod_l+0x9da>
 800c2fc:	e4d6      	b.n	800bcac <_strtod_l+0x494>
 800c2fe:	bf00      	nop
 800c300:	94a03595 	.word	0x94a03595
 800c304:	3fdfffff 	.word	0x3fdfffff
 800c308:	35afe535 	.word	0x35afe535
 800c30c:	3fe00000 	.word	0x3fe00000
 800c310:	000fffff 	.word	0x000fffff
 800c314:	7ff00000 	.word	0x7ff00000
 800c318:	7fefffff 	.word	0x7fefffff
 800c31c:	3ff00000 	.word	0x3ff00000
 800c320:	7fe00000 	.word	0x7fe00000
 800c324:	7c9fffff 	.word	0x7c9fffff
 800c328:	3fe00000 	.word	0x3fe00000
 800c32c:	bff00000 	.word	0xbff00000
 800c330:	9b05      	ldr	r3, [sp, #20]
 800c332:	b313      	cbz	r3, 800c37a <_strtod_l+0xb62>
 800c334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c336:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c33a:	d81e      	bhi.n	800c37a <_strtod_l+0xb62>
 800c33c:	a326      	add	r3, pc, #152	; (adr r3, 800c3d8 <_strtod_l+0xbc0>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	4620      	mov	r0, r4
 800c344:	4629      	mov	r1, r5
 800c346:	f7f4 fc63 	bl	8000c10 <__aeabi_dcmple>
 800c34a:	b190      	cbz	r0, 800c372 <_strtod_l+0xb5a>
 800c34c:	4629      	mov	r1, r5
 800c34e:	4620      	mov	r0, r4
 800c350:	f7f4 fcba 	bl	8000cc8 <__aeabi_d2uiz>
 800c354:	2801      	cmp	r0, #1
 800c356:	bf38      	it	cc
 800c358:	2001      	movcc	r0, #1
 800c35a:	f7f4 f963 	bl	8000624 <__aeabi_ui2d>
 800c35e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c360:	4604      	mov	r4, r0
 800c362:	460d      	mov	r5, r1
 800c364:	b9d3      	cbnz	r3, 800c39c <_strtod_l+0xb84>
 800c366:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c36a:	9012      	str	r0, [sp, #72]	; 0x48
 800c36c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c36e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800c372:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c374:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800c378:	1a9f      	subs	r7, r3, r2
 800c37a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c37e:	f002 f963 	bl	800e648 <__ulp>
 800c382:	4602      	mov	r2, r0
 800c384:	460b      	mov	r3, r1
 800c386:	4630      	mov	r0, r6
 800c388:	4639      	mov	r1, r7
 800c38a:	f7f4 f9c5 	bl	8000718 <__aeabi_dmul>
 800c38e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c392:	f7f4 f80b 	bl	80003ac <__adddf3>
 800c396:	4680      	mov	r8, r0
 800c398:	4689      	mov	r9, r1
 800c39a:	e77e      	b.n	800c29a <_strtod_l+0xa82>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800c3a4:	e7e3      	b.n	800c36e <_strtod_l+0xb56>
 800c3a6:	a30e      	add	r3, pc, #56	; (adr r3, 800c3e0 <_strtod_l+0xbc8>)
 800c3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ac:	f7f4 fc26 	bl	8000bfc <__aeabi_dcmplt>
 800c3b0:	e7a1      	b.n	800c2f6 <_strtod_l+0xade>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	930a      	str	r3, [sp, #40]	; 0x28
 800c3b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c3ba:	6013      	str	r3, [r2, #0]
 800c3bc:	f7ff ba71 	b.w	800b8a2 <_strtod_l+0x8a>
 800c3c0:	2a65      	cmp	r2, #101	; 0x65
 800c3c2:	f43f ab63 	beq.w	800ba8c <_strtod_l+0x274>
 800c3c6:	2a45      	cmp	r2, #69	; 0x45
 800c3c8:	f43f ab60 	beq.w	800ba8c <_strtod_l+0x274>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	f7ff bb95 	b.w	800bafc <_strtod_l+0x2e4>
 800c3d2:	bf00      	nop
 800c3d4:	f3af 8000 	nop.w
 800c3d8:	ffc00000 	.word	0xffc00000
 800c3dc:	41dfffff 	.word	0x41dfffff
 800c3e0:	94a03595 	.word	0x94a03595
 800c3e4:	3fcfffff 	.word	0x3fcfffff

0800c3e8 <_strtod_r>:
 800c3e8:	4b01      	ldr	r3, [pc, #4]	; (800c3f0 <_strtod_r+0x8>)
 800c3ea:	f7ff ba15 	b.w	800b818 <_strtod_l>
 800c3ee:	bf00      	nop
 800c3f0:	2000007c 	.word	0x2000007c

0800c3f4 <strtod>:
 800c3f4:	460a      	mov	r2, r1
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	4802      	ldr	r0, [pc, #8]	; (800c404 <strtod+0x10>)
 800c3fa:	4b03      	ldr	r3, [pc, #12]	; (800c408 <strtod+0x14>)
 800c3fc:	6800      	ldr	r0, [r0, #0]
 800c3fe:	f7ff ba0b 	b.w	800b818 <_strtod_l>
 800c402:	bf00      	nop
 800c404:	20000014 	.word	0x20000014
 800c408:	2000007c 	.word	0x2000007c

0800c40c <_strtol_l.constprop.0>:
 800c40c:	2b01      	cmp	r3, #1
 800c40e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c412:	4680      	mov	r8, r0
 800c414:	d001      	beq.n	800c41a <_strtol_l.constprop.0+0xe>
 800c416:	2b24      	cmp	r3, #36	; 0x24
 800c418:	d906      	bls.n	800c428 <_strtol_l.constprop.0+0x1c>
 800c41a:	f7fe fa67 	bl	800a8ec <__errno>
 800c41e:	2316      	movs	r3, #22
 800c420:	6003      	str	r3, [r0, #0]
 800c422:	2000      	movs	r0, #0
 800c424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c428:	460d      	mov	r5, r1
 800c42a:	4f35      	ldr	r7, [pc, #212]	; (800c500 <_strtol_l.constprop.0+0xf4>)
 800c42c:	4628      	mov	r0, r5
 800c42e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c432:	5de6      	ldrb	r6, [r4, r7]
 800c434:	f016 0608 	ands.w	r6, r6, #8
 800c438:	d1f8      	bne.n	800c42c <_strtol_l.constprop.0+0x20>
 800c43a:	2c2d      	cmp	r4, #45	; 0x2d
 800c43c:	d12f      	bne.n	800c49e <_strtol_l.constprop.0+0x92>
 800c43e:	2601      	movs	r6, #1
 800c440:	782c      	ldrb	r4, [r5, #0]
 800c442:	1c85      	adds	r5, r0, #2
 800c444:	2b00      	cmp	r3, #0
 800c446:	d057      	beq.n	800c4f8 <_strtol_l.constprop.0+0xec>
 800c448:	2b10      	cmp	r3, #16
 800c44a:	d109      	bne.n	800c460 <_strtol_l.constprop.0+0x54>
 800c44c:	2c30      	cmp	r4, #48	; 0x30
 800c44e:	d107      	bne.n	800c460 <_strtol_l.constprop.0+0x54>
 800c450:	7828      	ldrb	r0, [r5, #0]
 800c452:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c456:	2858      	cmp	r0, #88	; 0x58
 800c458:	d149      	bne.n	800c4ee <_strtol_l.constprop.0+0xe2>
 800c45a:	2310      	movs	r3, #16
 800c45c:	786c      	ldrb	r4, [r5, #1]
 800c45e:	3502      	adds	r5, #2
 800c460:	2700      	movs	r7, #0
 800c462:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800c466:	f10e 3eff 	add.w	lr, lr, #4294967295
 800c46a:	fbbe f9f3 	udiv	r9, lr, r3
 800c46e:	4638      	mov	r0, r7
 800c470:	fb03 ea19 	mls	sl, r3, r9, lr
 800c474:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c478:	f1bc 0f09 	cmp.w	ip, #9
 800c47c:	d814      	bhi.n	800c4a8 <_strtol_l.constprop.0+0x9c>
 800c47e:	4664      	mov	r4, ip
 800c480:	42a3      	cmp	r3, r4
 800c482:	dd22      	ble.n	800c4ca <_strtol_l.constprop.0+0xbe>
 800c484:	2f00      	cmp	r7, #0
 800c486:	db1d      	blt.n	800c4c4 <_strtol_l.constprop.0+0xb8>
 800c488:	4581      	cmp	r9, r0
 800c48a:	d31b      	bcc.n	800c4c4 <_strtol_l.constprop.0+0xb8>
 800c48c:	d101      	bne.n	800c492 <_strtol_l.constprop.0+0x86>
 800c48e:	45a2      	cmp	sl, r4
 800c490:	db18      	blt.n	800c4c4 <_strtol_l.constprop.0+0xb8>
 800c492:	2701      	movs	r7, #1
 800c494:	fb00 4003 	mla	r0, r0, r3, r4
 800c498:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c49c:	e7ea      	b.n	800c474 <_strtol_l.constprop.0+0x68>
 800c49e:	2c2b      	cmp	r4, #43	; 0x2b
 800c4a0:	bf04      	itt	eq
 800c4a2:	782c      	ldrbeq	r4, [r5, #0]
 800c4a4:	1c85      	addeq	r5, r0, #2
 800c4a6:	e7cd      	b.n	800c444 <_strtol_l.constprop.0+0x38>
 800c4a8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c4ac:	f1bc 0f19 	cmp.w	ip, #25
 800c4b0:	d801      	bhi.n	800c4b6 <_strtol_l.constprop.0+0xaa>
 800c4b2:	3c37      	subs	r4, #55	; 0x37
 800c4b4:	e7e4      	b.n	800c480 <_strtol_l.constprop.0+0x74>
 800c4b6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c4ba:	f1bc 0f19 	cmp.w	ip, #25
 800c4be:	d804      	bhi.n	800c4ca <_strtol_l.constprop.0+0xbe>
 800c4c0:	3c57      	subs	r4, #87	; 0x57
 800c4c2:	e7dd      	b.n	800c480 <_strtol_l.constprop.0+0x74>
 800c4c4:	f04f 37ff 	mov.w	r7, #4294967295
 800c4c8:	e7e6      	b.n	800c498 <_strtol_l.constprop.0+0x8c>
 800c4ca:	2f00      	cmp	r7, #0
 800c4cc:	da07      	bge.n	800c4de <_strtol_l.constprop.0+0xd2>
 800c4ce:	2322      	movs	r3, #34	; 0x22
 800c4d0:	4670      	mov	r0, lr
 800c4d2:	f8c8 3000 	str.w	r3, [r8]
 800c4d6:	2a00      	cmp	r2, #0
 800c4d8:	d0a4      	beq.n	800c424 <_strtol_l.constprop.0+0x18>
 800c4da:	1e69      	subs	r1, r5, #1
 800c4dc:	e005      	b.n	800c4ea <_strtol_l.constprop.0+0xde>
 800c4de:	b106      	cbz	r6, 800c4e2 <_strtol_l.constprop.0+0xd6>
 800c4e0:	4240      	negs	r0, r0
 800c4e2:	2a00      	cmp	r2, #0
 800c4e4:	d09e      	beq.n	800c424 <_strtol_l.constprop.0+0x18>
 800c4e6:	2f00      	cmp	r7, #0
 800c4e8:	d1f7      	bne.n	800c4da <_strtol_l.constprop.0+0xce>
 800c4ea:	6011      	str	r1, [r2, #0]
 800c4ec:	e79a      	b.n	800c424 <_strtol_l.constprop.0+0x18>
 800c4ee:	2430      	movs	r4, #48	; 0x30
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d1b5      	bne.n	800c460 <_strtol_l.constprop.0+0x54>
 800c4f4:	2308      	movs	r3, #8
 800c4f6:	e7b3      	b.n	800c460 <_strtol_l.constprop.0+0x54>
 800c4f8:	2c30      	cmp	r4, #48	; 0x30
 800c4fa:	d0a9      	beq.n	800c450 <_strtol_l.constprop.0+0x44>
 800c4fc:	230a      	movs	r3, #10
 800c4fe:	e7af      	b.n	800c460 <_strtol_l.constprop.0+0x54>
 800c500:	08012535 	.word	0x08012535

0800c504 <_strtol_r>:
 800c504:	f7ff bf82 	b.w	800c40c <_strtol_l.constprop.0>

0800c508 <strtol>:
 800c508:	4613      	mov	r3, r2
 800c50a:	460a      	mov	r2, r1
 800c50c:	4601      	mov	r1, r0
 800c50e:	4802      	ldr	r0, [pc, #8]	; (800c518 <strtol+0x10>)
 800c510:	6800      	ldr	r0, [r0, #0]
 800c512:	f7ff bf7b 	b.w	800c40c <_strtol_l.constprop.0>
 800c516:	bf00      	nop
 800c518:	20000014 	.word	0x20000014

0800c51c <__swbuf_r>:
 800c51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51e:	460e      	mov	r6, r1
 800c520:	4614      	mov	r4, r2
 800c522:	4605      	mov	r5, r0
 800c524:	b118      	cbz	r0, 800c52e <__swbuf_r+0x12>
 800c526:	6983      	ldr	r3, [r0, #24]
 800c528:	b90b      	cbnz	r3, 800c52e <__swbuf_r+0x12>
 800c52a:	f001 f865 	bl	800d5f8 <__sinit>
 800c52e:	4b21      	ldr	r3, [pc, #132]	; (800c5b4 <__swbuf_r+0x98>)
 800c530:	429c      	cmp	r4, r3
 800c532:	d12b      	bne.n	800c58c <__swbuf_r+0x70>
 800c534:	686c      	ldr	r4, [r5, #4]
 800c536:	69a3      	ldr	r3, [r4, #24]
 800c538:	60a3      	str	r3, [r4, #8]
 800c53a:	89a3      	ldrh	r3, [r4, #12]
 800c53c:	071a      	lsls	r2, r3, #28
 800c53e:	d52f      	bpl.n	800c5a0 <__swbuf_r+0x84>
 800c540:	6923      	ldr	r3, [r4, #16]
 800c542:	b36b      	cbz	r3, 800c5a0 <__swbuf_r+0x84>
 800c544:	6923      	ldr	r3, [r4, #16]
 800c546:	6820      	ldr	r0, [r4, #0]
 800c548:	b2f6      	uxtb	r6, r6
 800c54a:	1ac0      	subs	r0, r0, r3
 800c54c:	6963      	ldr	r3, [r4, #20]
 800c54e:	4637      	mov	r7, r6
 800c550:	4283      	cmp	r3, r0
 800c552:	dc04      	bgt.n	800c55e <__swbuf_r+0x42>
 800c554:	4621      	mov	r1, r4
 800c556:	4628      	mov	r0, r5
 800c558:	f000 ffba 	bl	800d4d0 <_fflush_r>
 800c55c:	bb30      	cbnz	r0, 800c5ac <__swbuf_r+0x90>
 800c55e:	68a3      	ldr	r3, [r4, #8]
 800c560:	3001      	adds	r0, #1
 800c562:	3b01      	subs	r3, #1
 800c564:	60a3      	str	r3, [r4, #8]
 800c566:	6823      	ldr	r3, [r4, #0]
 800c568:	1c5a      	adds	r2, r3, #1
 800c56a:	6022      	str	r2, [r4, #0]
 800c56c:	701e      	strb	r6, [r3, #0]
 800c56e:	6963      	ldr	r3, [r4, #20]
 800c570:	4283      	cmp	r3, r0
 800c572:	d004      	beq.n	800c57e <__swbuf_r+0x62>
 800c574:	89a3      	ldrh	r3, [r4, #12]
 800c576:	07db      	lsls	r3, r3, #31
 800c578:	d506      	bpl.n	800c588 <__swbuf_r+0x6c>
 800c57a:	2e0a      	cmp	r6, #10
 800c57c:	d104      	bne.n	800c588 <__swbuf_r+0x6c>
 800c57e:	4621      	mov	r1, r4
 800c580:	4628      	mov	r0, r5
 800c582:	f000 ffa5 	bl	800d4d0 <_fflush_r>
 800c586:	b988      	cbnz	r0, 800c5ac <__swbuf_r+0x90>
 800c588:	4638      	mov	r0, r7
 800c58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c58c:	4b0a      	ldr	r3, [pc, #40]	; (800c5b8 <__swbuf_r+0x9c>)
 800c58e:	429c      	cmp	r4, r3
 800c590:	d101      	bne.n	800c596 <__swbuf_r+0x7a>
 800c592:	68ac      	ldr	r4, [r5, #8]
 800c594:	e7cf      	b.n	800c536 <__swbuf_r+0x1a>
 800c596:	4b09      	ldr	r3, [pc, #36]	; (800c5bc <__swbuf_r+0xa0>)
 800c598:	429c      	cmp	r4, r3
 800c59a:	bf08      	it	eq
 800c59c:	68ec      	ldreq	r4, [r5, #12]
 800c59e:	e7ca      	b.n	800c536 <__swbuf_r+0x1a>
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	f000 f80c 	bl	800c5c0 <__swsetup_r>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d0cb      	beq.n	800c544 <__swbuf_r+0x28>
 800c5ac:	f04f 37ff 	mov.w	r7, #4294967295
 800c5b0:	e7ea      	b.n	800c588 <__swbuf_r+0x6c>
 800c5b2:	bf00      	nop
 800c5b4:	080126e8 	.word	0x080126e8
 800c5b8:	08012708 	.word	0x08012708
 800c5bc:	080126c8 	.word	0x080126c8

0800c5c0 <__swsetup_r>:
 800c5c0:	4b32      	ldr	r3, [pc, #200]	; (800c68c <__swsetup_r+0xcc>)
 800c5c2:	b570      	push	{r4, r5, r6, lr}
 800c5c4:	681d      	ldr	r5, [r3, #0]
 800c5c6:	4606      	mov	r6, r0
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	b125      	cbz	r5, 800c5d6 <__swsetup_r+0x16>
 800c5cc:	69ab      	ldr	r3, [r5, #24]
 800c5ce:	b913      	cbnz	r3, 800c5d6 <__swsetup_r+0x16>
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	f001 f811 	bl	800d5f8 <__sinit>
 800c5d6:	4b2e      	ldr	r3, [pc, #184]	; (800c690 <__swsetup_r+0xd0>)
 800c5d8:	429c      	cmp	r4, r3
 800c5da:	d10f      	bne.n	800c5fc <__swsetup_r+0x3c>
 800c5dc:	686c      	ldr	r4, [r5, #4]
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5e4:	0719      	lsls	r1, r3, #28
 800c5e6:	d42c      	bmi.n	800c642 <__swsetup_r+0x82>
 800c5e8:	06dd      	lsls	r5, r3, #27
 800c5ea:	d411      	bmi.n	800c610 <__swsetup_r+0x50>
 800c5ec:	2309      	movs	r3, #9
 800c5ee:	6033      	str	r3, [r6, #0]
 800c5f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5f8:	81a3      	strh	r3, [r4, #12]
 800c5fa:	e03e      	b.n	800c67a <__swsetup_r+0xba>
 800c5fc:	4b25      	ldr	r3, [pc, #148]	; (800c694 <__swsetup_r+0xd4>)
 800c5fe:	429c      	cmp	r4, r3
 800c600:	d101      	bne.n	800c606 <__swsetup_r+0x46>
 800c602:	68ac      	ldr	r4, [r5, #8]
 800c604:	e7eb      	b.n	800c5de <__swsetup_r+0x1e>
 800c606:	4b24      	ldr	r3, [pc, #144]	; (800c698 <__swsetup_r+0xd8>)
 800c608:	429c      	cmp	r4, r3
 800c60a:	bf08      	it	eq
 800c60c:	68ec      	ldreq	r4, [r5, #12]
 800c60e:	e7e6      	b.n	800c5de <__swsetup_r+0x1e>
 800c610:	0758      	lsls	r0, r3, #29
 800c612:	d512      	bpl.n	800c63a <__swsetup_r+0x7a>
 800c614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c616:	b141      	cbz	r1, 800c62a <__swsetup_r+0x6a>
 800c618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c61c:	4299      	cmp	r1, r3
 800c61e:	d002      	beq.n	800c626 <__swsetup_r+0x66>
 800c620:	4630      	mov	r0, r6
 800c622:	f002 f96d 	bl	800e900 <_free_r>
 800c626:	2300      	movs	r3, #0
 800c628:	6363      	str	r3, [r4, #52]	; 0x34
 800c62a:	89a3      	ldrh	r3, [r4, #12]
 800c62c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c630:	81a3      	strh	r3, [r4, #12]
 800c632:	2300      	movs	r3, #0
 800c634:	6063      	str	r3, [r4, #4]
 800c636:	6923      	ldr	r3, [r4, #16]
 800c638:	6023      	str	r3, [r4, #0]
 800c63a:	89a3      	ldrh	r3, [r4, #12]
 800c63c:	f043 0308 	orr.w	r3, r3, #8
 800c640:	81a3      	strh	r3, [r4, #12]
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	b94b      	cbnz	r3, 800c65a <__swsetup_r+0x9a>
 800c646:	89a3      	ldrh	r3, [r4, #12]
 800c648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c64c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c650:	d003      	beq.n	800c65a <__swsetup_r+0x9a>
 800c652:	4621      	mov	r1, r4
 800c654:	4630      	mov	r0, r6
 800c656:	f001 fc11 	bl	800de7c <__smakebuf_r>
 800c65a:	89a0      	ldrh	r0, [r4, #12]
 800c65c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c660:	f010 0301 	ands.w	r3, r0, #1
 800c664:	d00a      	beq.n	800c67c <__swsetup_r+0xbc>
 800c666:	2300      	movs	r3, #0
 800c668:	60a3      	str	r3, [r4, #8]
 800c66a:	6963      	ldr	r3, [r4, #20]
 800c66c:	425b      	negs	r3, r3
 800c66e:	61a3      	str	r3, [r4, #24]
 800c670:	6923      	ldr	r3, [r4, #16]
 800c672:	b943      	cbnz	r3, 800c686 <__swsetup_r+0xc6>
 800c674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c678:	d1ba      	bne.n	800c5f0 <__swsetup_r+0x30>
 800c67a:	bd70      	pop	{r4, r5, r6, pc}
 800c67c:	0781      	lsls	r1, r0, #30
 800c67e:	bf58      	it	pl
 800c680:	6963      	ldrpl	r3, [r4, #20]
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	e7f4      	b.n	800c670 <__swsetup_r+0xb0>
 800c686:	2000      	movs	r0, #0
 800c688:	e7f7      	b.n	800c67a <__swsetup_r+0xba>
 800c68a:	bf00      	nop
 800c68c:	20000014 	.word	0x20000014
 800c690:	080126e8 	.word	0x080126e8
 800c694:	08012708 	.word	0x08012708
 800c698:	080126c8 	.word	0x080126c8

0800c69c <__assert_func>:
 800c69c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c69e:	4614      	mov	r4, r2
 800c6a0:	461a      	mov	r2, r3
 800c6a2:	4b09      	ldr	r3, [pc, #36]	; (800c6c8 <__assert_func+0x2c>)
 800c6a4:	4605      	mov	r5, r0
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	68d8      	ldr	r0, [r3, #12]
 800c6aa:	b14c      	cbz	r4, 800c6c0 <__assert_func+0x24>
 800c6ac:	4b07      	ldr	r3, [pc, #28]	; (800c6cc <__assert_func+0x30>)
 800c6ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c6b2:	9100      	str	r1, [sp, #0]
 800c6b4:	462b      	mov	r3, r5
 800c6b6:	4906      	ldr	r1, [pc, #24]	; (800c6d0 <__assert_func+0x34>)
 800c6b8:	f001 f81c 	bl	800d6f4 <fiprintf>
 800c6bc:	f002 fd3c 	bl	800f138 <abort>
 800c6c0:	4b04      	ldr	r3, [pc, #16]	; (800c6d4 <__assert_func+0x38>)
 800c6c2:	461c      	mov	r4, r3
 800c6c4:	e7f3      	b.n	800c6ae <__assert_func+0x12>
 800c6c6:	bf00      	nop
 800c6c8:	20000014 	.word	0x20000014
 800c6cc:	080124f8 	.word	0x080124f8
 800c6d0:	08012505 	.word	0x08012505
 800c6d4:	08012533 	.word	0x08012533

0800c6d8 <quorem>:
 800c6d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6dc:	6903      	ldr	r3, [r0, #16]
 800c6de:	690c      	ldr	r4, [r1, #16]
 800c6e0:	4607      	mov	r7, r0
 800c6e2:	42a3      	cmp	r3, r4
 800c6e4:	f2c0 8082 	blt.w	800c7ec <quorem+0x114>
 800c6e8:	3c01      	subs	r4, #1
 800c6ea:	f100 0514 	add.w	r5, r0, #20
 800c6ee:	f101 0814 	add.w	r8, r1, #20
 800c6f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6f6:	9301      	str	r3, [sp, #4]
 800c6f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c6fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c700:	3301      	adds	r3, #1
 800c702:	429a      	cmp	r2, r3
 800c704:	fbb2 f6f3 	udiv	r6, r2, r3
 800c708:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c70c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c710:	d331      	bcc.n	800c776 <quorem+0x9e>
 800c712:	f04f 0e00 	mov.w	lr, #0
 800c716:	4640      	mov	r0, r8
 800c718:	46ac      	mov	ip, r5
 800c71a:	46f2      	mov	sl, lr
 800c71c:	f850 2b04 	ldr.w	r2, [r0], #4
 800c720:	b293      	uxth	r3, r2
 800c722:	fb06 e303 	mla	r3, r6, r3, lr
 800c726:	0c12      	lsrs	r2, r2, #16
 800c728:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	fb06 e202 	mla	r2, r6, r2, lr
 800c732:	ebaa 0303 	sub.w	r3, sl, r3
 800c736:	f8dc a000 	ldr.w	sl, [ip]
 800c73a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c73e:	fa1f fa8a 	uxth.w	sl, sl
 800c742:	4453      	add	r3, sl
 800c744:	f8dc a000 	ldr.w	sl, [ip]
 800c748:	b292      	uxth	r2, r2
 800c74a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c74e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c752:	b29b      	uxth	r3, r3
 800c754:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c758:	4581      	cmp	r9, r0
 800c75a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c75e:	f84c 3b04 	str.w	r3, [ip], #4
 800c762:	d2db      	bcs.n	800c71c <quorem+0x44>
 800c764:	f855 300b 	ldr.w	r3, [r5, fp]
 800c768:	b92b      	cbnz	r3, 800c776 <quorem+0x9e>
 800c76a:	9b01      	ldr	r3, [sp, #4]
 800c76c:	3b04      	subs	r3, #4
 800c76e:	429d      	cmp	r5, r3
 800c770:	461a      	mov	r2, r3
 800c772:	d32f      	bcc.n	800c7d4 <quorem+0xfc>
 800c774:	613c      	str	r4, [r7, #16]
 800c776:	4638      	mov	r0, r7
 800c778:	f001 febe 	bl	800e4f8 <__mcmp>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	db25      	blt.n	800c7cc <quorem+0xf4>
 800c780:	4628      	mov	r0, r5
 800c782:	f04f 0c00 	mov.w	ip, #0
 800c786:	3601      	adds	r6, #1
 800c788:	f858 1b04 	ldr.w	r1, [r8], #4
 800c78c:	f8d0 e000 	ldr.w	lr, [r0]
 800c790:	b28b      	uxth	r3, r1
 800c792:	ebac 0303 	sub.w	r3, ip, r3
 800c796:	fa1f f28e 	uxth.w	r2, lr
 800c79a:	4413      	add	r3, r2
 800c79c:	0c0a      	lsrs	r2, r1, #16
 800c79e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c7a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c7a6:	b29b      	uxth	r3, r3
 800c7a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7ac:	45c1      	cmp	r9, r8
 800c7ae:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c7b2:	f840 3b04 	str.w	r3, [r0], #4
 800c7b6:	d2e7      	bcs.n	800c788 <quorem+0xb0>
 800c7b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7c0:	b922      	cbnz	r2, 800c7cc <quorem+0xf4>
 800c7c2:	3b04      	subs	r3, #4
 800c7c4:	429d      	cmp	r5, r3
 800c7c6:	461a      	mov	r2, r3
 800c7c8:	d30a      	bcc.n	800c7e0 <quorem+0x108>
 800c7ca:	613c      	str	r4, [r7, #16]
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	b003      	add	sp, #12
 800c7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7d4:	6812      	ldr	r2, [r2, #0]
 800c7d6:	3b04      	subs	r3, #4
 800c7d8:	2a00      	cmp	r2, #0
 800c7da:	d1cb      	bne.n	800c774 <quorem+0x9c>
 800c7dc:	3c01      	subs	r4, #1
 800c7de:	e7c6      	b.n	800c76e <quorem+0x96>
 800c7e0:	6812      	ldr	r2, [r2, #0]
 800c7e2:	3b04      	subs	r3, #4
 800c7e4:	2a00      	cmp	r2, #0
 800c7e6:	d1f0      	bne.n	800c7ca <quorem+0xf2>
 800c7e8:	3c01      	subs	r4, #1
 800c7ea:	e7eb      	b.n	800c7c4 <quorem+0xec>
 800c7ec:	2000      	movs	r0, #0
 800c7ee:	e7ee      	b.n	800c7ce <quorem+0xf6>

0800c7f0 <_dtoa_r>:
 800c7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f4:	4616      	mov	r6, r2
 800c7f6:	461f      	mov	r7, r3
 800c7f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c7fa:	b099      	sub	sp, #100	; 0x64
 800c7fc:	4605      	mov	r5, r0
 800c7fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c802:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800c806:	b974      	cbnz	r4, 800c826 <_dtoa_r+0x36>
 800c808:	2010      	movs	r0, #16
 800c80a:	f001 fb77 	bl	800defc <malloc>
 800c80e:	4602      	mov	r2, r0
 800c810:	6268      	str	r0, [r5, #36]	; 0x24
 800c812:	b920      	cbnz	r0, 800c81e <_dtoa_r+0x2e>
 800c814:	21ea      	movs	r1, #234	; 0xea
 800c816:	4ba8      	ldr	r3, [pc, #672]	; (800cab8 <_dtoa_r+0x2c8>)
 800c818:	48a8      	ldr	r0, [pc, #672]	; (800cabc <_dtoa_r+0x2cc>)
 800c81a:	f7ff ff3f 	bl	800c69c <__assert_func>
 800c81e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c822:	6004      	str	r4, [r0, #0]
 800c824:	60c4      	str	r4, [r0, #12]
 800c826:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c828:	6819      	ldr	r1, [r3, #0]
 800c82a:	b151      	cbz	r1, 800c842 <_dtoa_r+0x52>
 800c82c:	685a      	ldr	r2, [r3, #4]
 800c82e:	2301      	movs	r3, #1
 800c830:	4093      	lsls	r3, r2
 800c832:	604a      	str	r2, [r1, #4]
 800c834:	608b      	str	r3, [r1, #8]
 800c836:	4628      	mov	r0, r5
 800c838:	f001 fbd6 	bl	800dfe8 <_Bfree>
 800c83c:	2200      	movs	r2, #0
 800c83e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c840:	601a      	str	r2, [r3, #0]
 800c842:	1e3b      	subs	r3, r7, #0
 800c844:	bfaf      	iteee	ge
 800c846:	2300      	movge	r3, #0
 800c848:	2201      	movlt	r2, #1
 800c84a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c84e:	9305      	strlt	r3, [sp, #20]
 800c850:	bfa8      	it	ge
 800c852:	f8c8 3000 	strge.w	r3, [r8]
 800c856:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800c85a:	4b99      	ldr	r3, [pc, #612]	; (800cac0 <_dtoa_r+0x2d0>)
 800c85c:	bfb8      	it	lt
 800c85e:	f8c8 2000 	strlt.w	r2, [r8]
 800c862:	ea33 0309 	bics.w	r3, r3, r9
 800c866:	d119      	bne.n	800c89c <_dtoa_r+0xac>
 800c868:	f242 730f 	movw	r3, #9999	; 0x270f
 800c86c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c86e:	6013      	str	r3, [r2, #0]
 800c870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c874:	4333      	orrs	r3, r6
 800c876:	f000 857f 	beq.w	800d378 <_dtoa_r+0xb88>
 800c87a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c87c:	b953      	cbnz	r3, 800c894 <_dtoa_r+0xa4>
 800c87e:	4b91      	ldr	r3, [pc, #580]	; (800cac4 <_dtoa_r+0x2d4>)
 800c880:	e022      	b.n	800c8c8 <_dtoa_r+0xd8>
 800c882:	4b91      	ldr	r3, [pc, #580]	; (800cac8 <_dtoa_r+0x2d8>)
 800c884:	9303      	str	r3, [sp, #12]
 800c886:	3308      	adds	r3, #8
 800c888:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c88a:	6013      	str	r3, [r2, #0]
 800c88c:	9803      	ldr	r0, [sp, #12]
 800c88e:	b019      	add	sp, #100	; 0x64
 800c890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c894:	4b8b      	ldr	r3, [pc, #556]	; (800cac4 <_dtoa_r+0x2d4>)
 800c896:	9303      	str	r3, [sp, #12]
 800c898:	3303      	adds	r3, #3
 800c89a:	e7f5      	b.n	800c888 <_dtoa_r+0x98>
 800c89c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c8a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800c8a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	f7f4 f99c 	bl	8000be8 <__aeabi_dcmpeq>
 800c8b0:	4680      	mov	r8, r0
 800c8b2:	b158      	cbz	r0, 800c8cc <_dtoa_r+0xdc>
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c8b8:	6013      	str	r3, [r2, #0]
 800c8ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	f000 8558 	beq.w	800d372 <_dtoa_r+0xb82>
 800c8c2:	4882      	ldr	r0, [pc, #520]	; (800cacc <_dtoa_r+0x2dc>)
 800c8c4:	6018      	str	r0, [r3, #0]
 800c8c6:	1e43      	subs	r3, r0, #1
 800c8c8:	9303      	str	r3, [sp, #12]
 800c8ca:	e7df      	b.n	800c88c <_dtoa_r+0x9c>
 800c8cc:	ab16      	add	r3, sp, #88	; 0x58
 800c8ce:	9301      	str	r3, [sp, #4]
 800c8d0:	ab17      	add	r3, sp, #92	; 0x5c
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c8da:	f001 ff2f 	bl	800e73c <__d2b>
 800c8de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c8e2:	4683      	mov	fp, r0
 800c8e4:	2c00      	cmp	r4, #0
 800c8e6:	d07f      	beq.n	800c9e8 <_dtoa_r+0x1f8>
 800c8e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c8ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8ee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c8f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c8fa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c8fe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c902:	2200      	movs	r2, #0
 800c904:	4b72      	ldr	r3, [pc, #456]	; (800cad0 <_dtoa_r+0x2e0>)
 800c906:	f7f3 fd4f 	bl	80003a8 <__aeabi_dsub>
 800c90a:	a365      	add	r3, pc, #404	; (adr r3, 800caa0 <_dtoa_r+0x2b0>)
 800c90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c910:	f7f3 ff02 	bl	8000718 <__aeabi_dmul>
 800c914:	a364      	add	r3, pc, #400	; (adr r3, 800caa8 <_dtoa_r+0x2b8>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7f3 fd47 	bl	80003ac <__adddf3>
 800c91e:	4606      	mov	r6, r0
 800c920:	4620      	mov	r0, r4
 800c922:	460f      	mov	r7, r1
 800c924:	f7f3 fe8e 	bl	8000644 <__aeabi_i2d>
 800c928:	a361      	add	r3, pc, #388	; (adr r3, 800cab0 <_dtoa_r+0x2c0>)
 800c92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92e:	f7f3 fef3 	bl	8000718 <__aeabi_dmul>
 800c932:	4602      	mov	r2, r0
 800c934:	460b      	mov	r3, r1
 800c936:	4630      	mov	r0, r6
 800c938:	4639      	mov	r1, r7
 800c93a:	f7f3 fd37 	bl	80003ac <__adddf3>
 800c93e:	4606      	mov	r6, r0
 800c940:	460f      	mov	r7, r1
 800c942:	f7f4 f999 	bl	8000c78 <__aeabi_d2iz>
 800c946:	2200      	movs	r2, #0
 800c948:	4682      	mov	sl, r0
 800c94a:	2300      	movs	r3, #0
 800c94c:	4630      	mov	r0, r6
 800c94e:	4639      	mov	r1, r7
 800c950:	f7f4 f954 	bl	8000bfc <__aeabi_dcmplt>
 800c954:	b148      	cbz	r0, 800c96a <_dtoa_r+0x17a>
 800c956:	4650      	mov	r0, sl
 800c958:	f7f3 fe74 	bl	8000644 <__aeabi_i2d>
 800c95c:	4632      	mov	r2, r6
 800c95e:	463b      	mov	r3, r7
 800c960:	f7f4 f942 	bl	8000be8 <__aeabi_dcmpeq>
 800c964:	b908      	cbnz	r0, 800c96a <_dtoa_r+0x17a>
 800c966:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c96a:	f1ba 0f16 	cmp.w	sl, #22
 800c96e:	d858      	bhi.n	800ca22 <_dtoa_r+0x232>
 800c970:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c974:	4b57      	ldr	r3, [pc, #348]	; (800cad4 <_dtoa_r+0x2e4>)
 800c976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97e:	f7f4 f93d 	bl	8000bfc <__aeabi_dcmplt>
 800c982:	2800      	cmp	r0, #0
 800c984:	d04f      	beq.n	800ca26 <_dtoa_r+0x236>
 800c986:	2300      	movs	r3, #0
 800c988:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c98c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c98e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c990:	1b1c      	subs	r4, r3, r4
 800c992:	1e63      	subs	r3, r4, #1
 800c994:	9309      	str	r3, [sp, #36]	; 0x24
 800c996:	bf49      	itett	mi
 800c998:	f1c4 0301 	rsbmi	r3, r4, #1
 800c99c:	2300      	movpl	r3, #0
 800c99e:	9306      	strmi	r3, [sp, #24]
 800c9a0:	2300      	movmi	r3, #0
 800c9a2:	bf54      	ite	pl
 800c9a4:	9306      	strpl	r3, [sp, #24]
 800c9a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c9a8:	f1ba 0f00 	cmp.w	sl, #0
 800c9ac:	db3d      	blt.n	800ca2a <_dtoa_r+0x23a>
 800c9ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c9b4:	4453      	add	r3, sl
 800c9b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	930a      	str	r3, [sp, #40]	; 0x28
 800c9bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9be:	2b09      	cmp	r3, #9
 800c9c0:	f200 808c 	bhi.w	800cadc <_dtoa_r+0x2ec>
 800c9c4:	2b05      	cmp	r3, #5
 800c9c6:	bfc4      	itt	gt
 800c9c8:	3b04      	subgt	r3, #4
 800c9ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c9cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9ce:	bfc8      	it	gt
 800c9d0:	2400      	movgt	r4, #0
 800c9d2:	f1a3 0302 	sub.w	r3, r3, #2
 800c9d6:	bfd8      	it	le
 800c9d8:	2401      	movle	r4, #1
 800c9da:	2b03      	cmp	r3, #3
 800c9dc:	f200 808a 	bhi.w	800caf4 <_dtoa_r+0x304>
 800c9e0:	e8df f003 	tbb	[pc, r3]
 800c9e4:	5b4d4f2d 	.word	0x5b4d4f2d
 800c9e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c9ec:	441c      	add	r4, r3
 800c9ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c9f2:	2b20      	cmp	r3, #32
 800c9f4:	bfc3      	ittte	gt
 800c9f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c9fa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800c9fe:	fa09 f303 	lslgt.w	r3, r9, r3
 800ca02:	f1c3 0320 	rsble	r3, r3, #32
 800ca06:	bfc6      	itte	gt
 800ca08:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ca0c:	4318      	orrgt	r0, r3
 800ca0e:	fa06 f003 	lslle.w	r0, r6, r3
 800ca12:	f7f3 fe07 	bl	8000624 <__aeabi_ui2d>
 800ca16:	2301      	movs	r3, #1
 800ca18:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ca1c:	3c01      	subs	r4, #1
 800ca1e:	9313      	str	r3, [sp, #76]	; 0x4c
 800ca20:	e76f      	b.n	800c902 <_dtoa_r+0x112>
 800ca22:	2301      	movs	r3, #1
 800ca24:	e7b2      	b.n	800c98c <_dtoa_r+0x19c>
 800ca26:	900f      	str	r0, [sp, #60]	; 0x3c
 800ca28:	e7b1      	b.n	800c98e <_dtoa_r+0x19e>
 800ca2a:	9b06      	ldr	r3, [sp, #24]
 800ca2c:	eba3 030a 	sub.w	r3, r3, sl
 800ca30:	9306      	str	r3, [sp, #24]
 800ca32:	f1ca 0300 	rsb	r3, sl, #0
 800ca36:	930a      	str	r3, [sp, #40]	; 0x28
 800ca38:	2300      	movs	r3, #0
 800ca3a:	930e      	str	r3, [sp, #56]	; 0x38
 800ca3c:	e7be      	b.n	800c9bc <_dtoa_r+0x1cc>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	dc58      	bgt.n	800cafa <_dtoa_r+0x30a>
 800ca48:	f04f 0901 	mov.w	r9, #1
 800ca4c:	464b      	mov	r3, r9
 800ca4e:	f8cd 9020 	str.w	r9, [sp, #32]
 800ca52:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800ca56:	2200      	movs	r2, #0
 800ca58:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ca5a:	6042      	str	r2, [r0, #4]
 800ca5c:	2204      	movs	r2, #4
 800ca5e:	f102 0614 	add.w	r6, r2, #20
 800ca62:	429e      	cmp	r6, r3
 800ca64:	6841      	ldr	r1, [r0, #4]
 800ca66:	d94e      	bls.n	800cb06 <_dtoa_r+0x316>
 800ca68:	4628      	mov	r0, r5
 800ca6a:	f001 fa7d 	bl	800df68 <_Balloc>
 800ca6e:	9003      	str	r0, [sp, #12]
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d14c      	bne.n	800cb0e <_dtoa_r+0x31e>
 800ca74:	4602      	mov	r2, r0
 800ca76:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ca7a:	4b17      	ldr	r3, [pc, #92]	; (800cad8 <_dtoa_r+0x2e8>)
 800ca7c:	e6cc      	b.n	800c818 <_dtoa_r+0x28>
 800ca7e:	2301      	movs	r3, #1
 800ca80:	e7de      	b.n	800ca40 <_dtoa_r+0x250>
 800ca82:	2300      	movs	r3, #0
 800ca84:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca88:	eb0a 0903 	add.w	r9, sl, r3
 800ca8c:	f109 0301 	add.w	r3, r9, #1
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	9308      	str	r3, [sp, #32]
 800ca94:	bfb8      	it	lt
 800ca96:	2301      	movlt	r3, #1
 800ca98:	e7dd      	b.n	800ca56 <_dtoa_r+0x266>
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	e7f2      	b.n	800ca84 <_dtoa_r+0x294>
 800ca9e:	bf00      	nop
 800caa0:	636f4361 	.word	0x636f4361
 800caa4:	3fd287a7 	.word	0x3fd287a7
 800caa8:	8b60c8b3 	.word	0x8b60c8b3
 800caac:	3fc68a28 	.word	0x3fc68a28
 800cab0:	509f79fb 	.word	0x509f79fb
 800cab4:	3fd34413 	.word	0x3fd34413
 800cab8:	08012642 	.word	0x08012642
 800cabc:	08012659 	.word	0x08012659
 800cac0:	7ff00000 	.word	0x7ff00000
 800cac4:	0801263e 	.word	0x0801263e
 800cac8:	08012635 	.word	0x08012635
 800cacc:	0801247d 	.word	0x0801247d
 800cad0:	3ff80000 	.word	0x3ff80000
 800cad4:	08012828 	.word	0x08012828
 800cad8:	080126b4 	.word	0x080126b4
 800cadc:	2401      	movs	r4, #1
 800cade:	2300      	movs	r3, #0
 800cae0:	940b      	str	r4, [sp, #44]	; 0x2c
 800cae2:	9322      	str	r3, [sp, #136]	; 0x88
 800cae4:	f04f 39ff 	mov.w	r9, #4294967295
 800cae8:	2200      	movs	r2, #0
 800caea:	2312      	movs	r3, #18
 800caec:	f8cd 9020 	str.w	r9, [sp, #32]
 800caf0:	9223      	str	r2, [sp, #140]	; 0x8c
 800caf2:	e7b0      	b.n	800ca56 <_dtoa_r+0x266>
 800caf4:	2301      	movs	r3, #1
 800caf6:	930b      	str	r3, [sp, #44]	; 0x2c
 800caf8:	e7f4      	b.n	800cae4 <_dtoa_r+0x2f4>
 800cafa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800cafe:	464b      	mov	r3, r9
 800cb00:	f8cd 9020 	str.w	r9, [sp, #32]
 800cb04:	e7a7      	b.n	800ca56 <_dtoa_r+0x266>
 800cb06:	3101      	adds	r1, #1
 800cb08:	6041      	str	r1, [r0, #4]
 800cb0a:	0052      	lsls	r2, r2, #1
 800cb0c:	e7a7      	b.n	800ca5e <_dtoa_r+0x26e>
 800cb0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cb10:	9a03      	ldr	r2, [sp, #12]
 800cb12:	601a      	str	r2, [r3, #0]
 800cb14:	9b08      	ldr	r3, [sp, #32]
 800cb16:	2b0e      	cmp	r3, #14
 800cb18:	f200 80a8 	bhi.w	800cc6c <_dtoa_r+0x47c>
 800cb1c:	2c00      	cmp	r4, #0
 800cb1e:	f000 80a5 	beq.w	800cc6c <_dtoa_r+0x47c>
 800cb22:	f1ba 0f00 	cmp.w	sl, #0
 800cb26:	dd34      	ble.n	800cb92 <_dtoa_r+0x3a2>
 800cb28:	4a9a      	ldr	r2, [pc, #616]	; (800cd94 <_dtoa_r+0x5a4>)
 800cb2a:	f00a 030f 	and.w	r3, sl, #15
 800cb2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cb32:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800cb36:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cb3a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800cb3e:	ea4f 142a 	mov.w	r4, sl, asr #4
 800cb42:	d016      	beq.n	800cb72 <_dtoa_r+0x382>
 800cb44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cb48:	4b93      	ldr	r3, [pc, #588]	; (800cd98 <_dtoa_r+0x5a8>)
 800cb4a:	2703      	movs	r7, #3
 800cb4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb50:	f7f3 ff0c 	bl	800096c <__aeabi_ddiv>
 800cb54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb58:	f004 040f 	and.w	r4, r4, #15
 800cb5c:	4e8e      	ldr	r6, [pc, #568]	; (800cd98 <_dtoa_r+0x5a8>)
 800cb5e:	b954      	cbnz	r4, 800cb76 <_dtoa_r+0x386>
 800cb60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cb64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb68:	f7f3 ff00 	bl	800096c <__aeabi_ddiv>
 800cb6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb70:	e029      	b.n	800cbc6 <_dtoa_r+0x3d6>
 800cb72:	2702      	movs	r7, #2
 800cb74:	e7f2      	b.n	800cb5c <_dtoa_r+0x36c>
 800cb76:	07e1      	lsls	r1, r4, #31
 800cb78:	d508      	bpl.n	800cb8c <_dtoa_r+0x39c>
 800cb7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cb7e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb82:	f7f3 fdc9 	bl	8000718 <__aeabi_dmul>
 800cb86:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cb8a:	3701      	adds	r7, #1
 800cb8c:	1064      	asrs	r4, r4, #1
 800cb8e:	3608      	adds	r6, #8
 800cb90:	e7e5      	b.n	800cb5e <_dtoa_r+0x36e>
 800cb92:	f000 80a5 	beq.w	800cce0 <_dtoa_r+0x4f0>
 800cb96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cb9a:	f1ca 0400 	rsb	r4, sl, #0
 800cb9e:	4b7d      	ldr	r3, [pc, #500]	; (800cd94 <_dtoa_r+0x5a4>)
 800cba0:	f004 020f 	and.w	r2, r4, #15
 800cba4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbac:	f7f3 fdb4 	bl	8000718 <__aeabi_dmul>
 800cbb0:	2702      	movs	r7, #2
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbb8:	4e77      	ldr	r6, [pc, #476]	; (800cd98 <_dtoa_r+0x5a8>)
 800cbba:	1124      	asrs	r4, r4, #4
 800cbbc:	2c00      	cmp	r4, #0
 800cbbe:	f040 8084 	bne.w	800ccca <_dtoa_r+0x4da>
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1d2      	bne.n	800cb6c <_dtoa_r+0x37c>
 800cbc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	f000 808b 	beq.w	800cce4 <_dtoa_r+0x4f4>
 800cbce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800cbd2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800cbd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cbda:	2200      	movs	r2, #0
 800cbdc:	4b6f      	ldr	r3, [pc, #444]	; (800cd9c <_dtoa_r+0x5ac>)
 800cbde:	f7f4 f80d 	bl	8000bfc <__aeabi_dcmplt>
 800cbe2:	2800      	cmp	r0, #0
 800cbe4:	d07e      	beq.n	800cce4 <_dtoa_r+0x4f4>
 800cbe6:	9b08      	ldr	r3, [sp, #32]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d07b      	beq.n	800cce4 <_dtoa_r+0x4f4>
 800cbec:	f1b9 0f00 	cmp.w	r9, #0
 800cbf0:	dd38      	ble.n	800cc64 <_dtoa_r+0x474>
 800cbf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	4b69      	ldr	r3, [pc, #420]	; (800cda0 <_dtoa_r+0x5b0>)
 800cbfa:	f7f3 fd8d 	bl	8000718 <__aeabi_dmul>
 800cbfe:	464c      	mov	r4, r9
 800cc00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc04:	f10a 38ff 	add.w	r8, sl, #4294967295
 800cc08:	3701      	adds	r7, #1
 800cc0a:	4638      	mov	r0, r7
 800cc0c:	f7f3 fd1a 	bl	8000644 <__aeabi_i2d>
 800cc10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc14:	f7f3 fd80 	bl	8000718 <__aeabi_dmul>
 800cc18:	2200      	movs	r2, #0
 800cc1a:	4b62      	ldr	r3, [pc, #392]	; (800cda4 <_dtoa_r+0x5b4>)
 800cc1c:	f7f3 fbc6 	bl	80003ac <__adddf3>
 800cc20:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cc24:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cc28:	9611      	str	r6, [sp, #68]	; 0x44
 800cc2a:	2c00      	cmp	r4, #0
 800cc2c:	d15d      	bne.n	800ccea <_dtoa_r+0x4fa>
 800cc2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc32:	2200      	movs	r2, #0
 800cc34:	4b5c      	ldr	r3, [pc, #368]	; (800cda8 <_dtoa_r+0x5b8>)
 800cc36:	f7f3 fbb7 	bl	80003a8 <__aeabi_dsub>
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc42:	4633      	mov	r3, r6
 800cc44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc46:	f7f3 fff7 	bl	8000c38 <__aeabi_dcmpgt>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	f040 829c 	bne.w	800d188 <_dtoa_r+0x998>
 800cc50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc56:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cc5a:	f7f3 ffcf 	bl	8000bfc <__aeabi_dcmplt>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	f040 8290 	bne.w	800d184 <_dtoa_r+0x994>
 800cc64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800cc68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cc6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	f2c0 8152 	blt.w	800cf18 <_dtoa_r+0x728>
 800cc74:	f1ba 0f0e 	cmp.w	sl, #14
 800cc78:	f300 814e 	bgt.w	800cf18 <_dtoa_r+0x728>
 800cc7c:	4b45      	ldr	r3, [pc, #276]	; (800cd94 <_dtoa_r+0x5a4>)
 800cc7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cc82:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cc86:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cc8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	f280 80db 	bge.w	800ce48 <_dtoa_r+0x658>
 800cc92:	9b08      	ldr	r3, [sp, #32]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	f300 80d7 	bgt.w	800ce48 <_dtoa_r+0x658>
 800cc9a:	f040 8272 	bne.w	800d182 <_dtoa_r+0x992>
 800cc9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cca2:	2200      	movs	r2, #0
 800cca4:	4b40      	ldr	r3, [pc, #256]	; (800cda8 <_dtoa_r+0x5b8>)
 800cca6:	f7f3 fd37 	bl	8000718 <__aeabi_dmul>
 800ccaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccae:	f7f3 ffb9 	bl	8000c24 <__aeabi_dcmpge>
 800ccb2:	9c08      	ldr	r4, [sp, #32]
 800ccb4:	4626      	mov	r6, r4
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	f040 8248 	bne.w	800d14c <_dtoa_r+0x95c>
 800ccbc:	2331      	movs	r3, #49	; 0x31
 800ccbe:	9f03      	ldr	r7, [sp, #12]
 800ccc0:	f10a 0a01 	add.w	sl, sl, #1
 800ccc4:	f807 3b01 	strb.w	r3, [r7], #1
 800ccc8:	e244      	b.n	800d154 <_dtoa_r+0x964>
 800ccca:	07e2      	lsls	r2, r4, #31
 800cccc:	d505      	bpl.n	800ccda <_dtoa_r+0x4ea>
 800ccce:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ccd2:	f7f3 fd21 	bl	8000718 <__aeabi_dmul>
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	3701      	adds	r7, #1
 800ccda:	1064      	asrs	r4, r4, #1
 800ccdc:	3608      	adds	r6, #8
 800ccde:	e76d      	b.n	800cbbc <_dtoa_r+0x3cc>
 800cce0:	2702      	movs	r7, #2
 800cce2:	e770      	b.n	800cbc6 <_dtoa_r+0x3d6>
 800cce4:	46d0      	mov	r8, sl
 800cce6:	9c08      	ldr	r4, [sp, #32]
 800cce8:	e78f      	b.n	800cc0a <_dtoa_r+0x41a>
 800ccea:	9903      	ldr	r1, [sp, #12]
 800ccec:	4b29      	ldr	r3, [pc, #164]	; (800cd94 <_dtoa_r+0x5a4>)
 800ccee:	4421      	add	r1, r4
 800ccf0:	9112      	str	r1, [sp, #72]	; 0x48
 800ccf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ccf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ccf8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800ccfc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cd00:	2900      	cmp	r1, #0
 800cd02:	d055      	beq.n	800cdb0 <_dtoa_r+0x5c0>
 800cd04:	2000      	movs	r0, #0
 800cd06:	4929      	ldr	r1, [pc, #164]	; (800cdac <_dtoa_r+0x5bc>)
 800cd08:	f7f3 fe30 	bl	800096c <__aeabi_ddiv>
 800cd0c:	463b      	mov	r3, r7
 800cd0e:	4632      	mov	r2, r6
 800cd10:	f7f3 fb4a 	bl	80003a8 <__aeabi_dsub>
 800cd14:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cd18:	9f03      	ldr	r7, [sp, #12]
 800cd1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd1e:	f7f3 ffab 	bl	8000c78 <__aeabi_d2iz>
 800cd22:	4604      	mov	r4, r0
 800cd24:	f7f3 fc8e 	bl	8000644 <__aeabi_i2d>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd30:	f7f3 fb3a 	bl	80003a8 <__aeabi_dsub>
 800cd34:	4602      	mov	r2, r0
 800cd36:	460b      	mov	r3, r1
 800cd38:	3430      	adds	r4, #48	; 0x30
 800cd3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd42:	f807 4b01 	strb.w	r4, [r7], #1
 800cd46:	f7f3 ff59 	bl	8000bfc <__aeabi_dcmplt>
 800cd4a:	2800      	cmp	r0, #0
 800cd4c:	d174      	bne.n	800ce38 <_dtoa_r+0x648>
 800cd4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd52:	2000      	movs	r0, #0
 800cd54:	4911      	ldr	r1, [pc, #68]	; (800cd9c <_dtoa_r+0x5ac>)
 800cd56:	f7f3 fb27 	bl	80003a8 <__aeabi_dsub>
 800cd5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd5e:	f7f3 ff4d 	bl	8000bfc <__aeabi_dcmplt>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	f040 80b7 	bne.w	800ced6 <_dtoa_r+0x6e6>
 800cd68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd6a:	429f      	cmp	r7, r3
 800cd6c:	f43f af7a 	beq.w	800cc64 <_dtoa_r+0x474>
 800cd70:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cd74:	2200      	movs	r2, #0
 800cd76:	4b0a      	ldr	r3, [pc, #40]	; (800cda0 <_dtoa_r+0x5b0>)
 800cd78:	f7f3 fcce 	bl	8000718 <__aeabi_dmul>
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cd82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd86:	4b06      	ldr	r3, [pc, #24]	; (800cda0 <_dtoa_r+0x5b0>)
 800cd88:	f7f3 fcc6 	bl	8000718 <__aeabi_dmul>
 800cd8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd90:	e7c3      	b.n	800cd1a <_dtoa_r+0x52a>
 800cd92:	bf00      	nop
 800cd94:	08012828 	.word	0x08012828
 800cd98:	08012800 	.word	0x08012800
 800cd9c:	3ff00000 	.word	0x3ff00000
 800cda0:	40240000 	.word	0x40240000
 800cda4:	401c0000 	.word	0x401c0000
 800cda8:	40140000 	.word	0x40140000
 800cdac:	3fe00000 	.word	0x3fe00000
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	4639      	mov	r1, r7
 800cdb4:	f7f3 fcb0 	bl	8000718 <__aeabi_dmul>
 800cdb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cdba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cdbe:	9c03      	ldr	r4, [sp, #12]
 800cdc0:	9314      	str	r3, [sp, #80]	; 0x50
 800cdc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdc6:	f7f3 ff57 	bl	8000c78 <__aeabi_d2iz>
 800cdca:	9015      	str	r0, [sp, #84]	; 0x54
 800cdcc:	f7f3 fc3a 	bl	8000644 <__aeabi_i2d>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdd8:	f7f3 fae6 	bl	80003a8 <__aeabi_dsub>
 800cddc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdde:	4606      	mov	r6, r0
 800cde0:	3330      	adds	r3, #48	; 0x30
 800cde2:	f804 3b01 	strb.w	r3, [r4], #1
 800cde6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cde8:	460f      	mov	r7, r1
 800cdea:	429c      	cmp	r4, r3
 800cdec:	f04f 0200 	mov.w	r2, #0
 800cdf0:	d124      	bne.n	800ce3c <_dtoa_r+0x64c>
 800cdf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cdf6:	4bb0      	ldr	r3, [pc, #704]	; (800d0b8 <_dtoa_r+0x8c8>)
 800cdf8:	f7f3 fad8 	bl	80003ac <__adddf3>
 800cdfc:	4602      	mov	r2, r0
 800cdfe:	460b      	mov	r3, r1
 800ce00:	4630      	mov	r0, r6
 800ce02:	4639      	mov	r1, r7
 800ce04:	f7f3 ff18 	bl	8000c38 <__aeabi_dcmpgt>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	d163      	bne.n	800ced4 <_dtoa_r+0x6e4>
 800ce0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ce10:	2000      	movs	r0, #0
 800ce12:	49a9      	ldr	r1, [pc, #676]	; (800d0b8 <_dtoa_r+0x8c8>)
 800ce14:	f7f3 fac8 	bl	80003a8 <__aeabi_dsub>
 800ce18:	4602      	mov	r2, r0
 800ce1a:	460b      	mov	r3, r1
 800ce1c:	4630      	mov	r0, r6
 800ce1e:	4639      	mov	r1, r7
 800ce20:	f7f3 feec 	bl	8000bfc <__aeabi_dcmplt>
 800ce24:	2800      	cmp	r0, #0
 800ce26:	f43f af1d 	beq.w	800cc64 <_dtoa_r+0x474>
 800ce2a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ce2c:	1e7b      	subs	r3, r7, #1
 800ce2e:	9314      	str	r3, [sp, #80]	; 0x50
 800ce30:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800ce34:	2b30      	cmp	r3, #48	; 0x30
 800ce36:	d0f8      	beq.n	800ce2a <_dtoa_r+0x63a>
 800ce38:	46c2      	mov	sl, r8
 800ce3a:	e03b      	b.n	800ceb4 <_dtoa_r+0x6c4>
 800ce3c:	4b9f      	ldr	r3, [pc, #636]	; (800d0bc <_dtoa_r+0x8cc>)
 800ce3e:	f7f3 fc6b 	bl	8000718 <__aeabi_dmul>
 800ce42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce46:	e7bc      	b.n	800cdc2 <_dtoa_r+0x5d2>
 800ce48:	9f03      	ldr	r7, [sp, #12]
 800ce4a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800ce4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce52:	4640      	mov	r0, r8
 800ce54:	4649      	mov	r1, r9
 800ce56:	f7f3 fd89 	bl	800096c <__aeabi_ddiv>
 800ce5a:	f7f3 ff0d 	bl	8000c78 <__aeabi_d2iz>
 800ce5e:	4604      	mov	r4, r0
 800ce60:	f7f3 fbf0 	bl	8000644 <__aeabi_i2d>
 800ce64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce68:	f7f3 fc56 	bl	8000718 <__aeabi_dmul>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	4640      	mov	r0, r8
 800ce72:	4649      	mov	r1, r9
 800ce74:	f7f3 fa98 	bl	80003a8 <__aeabi_dsub>
 800ce78:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ce7c:	f807 6b01 	strb.w	r6, [r7], #1
 800ce80:	9e03      	ldr	r6, [sp, #12]
 800ce82:	f8dd c020 	ldr.w	ip, [sp, #32]
 800ce86:	1bbe      	subs	r6, r7, r6
 800ce88:	45b4      	cmp	ip, r6
 800ce8a:	4602      	mov	r2, r0
 800ce8c:	460b      	mov	r3, r1
 800ce8e:	d136      	bne.n	800cefe <_dtoa_r+0x70e>
 800ce90:	f7f3 fa8c 	bl	80003ac <__adddf3>
 800ce94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce98:	4680      	mov	r8, r0
 800ce9a:	4689      	mov	r9, r1
 800ce9c:	f7f3 fecc 	bl	8000c38 <__aeabi_dcmpgt>
 800cea0:	bb58      	cbnz	r0, 800cefa <_dtoa_r+0x70a>
 800cea2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cea6:	4640      	mov	r0, r8
 800cea8:	4649      	mov	r1, r9
 800ceaa:	f7f3 fe9d 	bl	8000be8 <__aeabi_dcmpeq>
 800ceae:	b108      	cbz	r0, 800ceb4 <_dtoa_r+0x6c4>
 800ceb0:	07e1      	lsls	r1, r4, #31
 800ceb2:	d422      	bmi.n	800cefa <_dtoa_r+0x70a>
 800ceb4:	4628      	mov	r0, r5
 800ceb6:	4659      	mov	r1, fp
 800ceb8:	f001 f896 	bl	800dfe8 <_Bfree>
 800cebc:	2300      	movs	r3, #0
 800cebe:	703b      	strb	r3, [r7, #0]
 800cec0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800cec2:	f10a 0001 	add.w	r0, sl, #1
 800cec6:	6018      	str	r0, [r3, #0]
 800cec8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	f43f acde 	beq.w	800c88c <_dtoa_r+0x9c>
 800ced0:	601f      	str	r7, [r3, #0]
 800ced2:	e4db      	b.n	800c88c <_dtoa_r+0x9c>
 800ced4:	4627      	mov	r7, r4
 800ced6:	463b      	mov	r3, r7
 800ced8:	461f      	mov	r7, r3
 800ceda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cede:	2a39      	cmp	r2, #57	; 0x39
 800cee0:	d107      	bne.n	800cef2 <_dtoa_r+0x702>
 800cee2:	9a03      	ldr	r2, [sp, #12]
 800cee4:	429a      	cmp	r2, r3
 800cee6:	d1f7      	bne.n	800ced8 <_dtoa_r+0x6e8>
 800cee8:	2230      	movs	r2, #48	; 0x30
 800ceea:	9903      	ldr	r1, [sp, #12]
 800ceec:	f108 0801 	add.w	r8, r8, #1
 800cef0:	700a      	strb	r2, [r1, #0]
 800cef2:	781a      	ldrb	r2, [r3, #0]
 800cef4:	3201      	adds	r2, #1
 800cef6:	701a      	strb	r2, [r3, #0]
 800cef8:	e79e      	b.n	800ce38 <_dtoa_r+0x648>
 800cefa:	46d0      	mov	r8, sl
 800cefc:	e7eb      	b.n	800ced6 <_dtoa_r+0x6e6>
 800cefe:	2200      	movs	r2, #0
 800cf00:	4b6e      	ldr	r3, [pc, #440]	; (800d0bc <_dtoa_r+0x8cc>)
 800cf02:	f7f3 fc09 	bl	8000718 <__aeabi_dmul>
 800cf06:	2200      	movs	r2, #0
 800cf08:	2300      	movs	r3, #0
 800cf0a:	4680      	mov	r8, r0
 800cf0c:	4689      	mov	r9, r1
 800cf0e:	f7f3 fe6b 	bl	8000be8 <__aeabi_dcmpeq>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	d09b      	beq.n	800ce4e <_dtoa_r+0x65e>
 800cf16:	e7cd      	b.n	800ceb4 <_dtoa_r+0x6c4>
 800cf18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf1a:	2a00      	cmp	r2, #0
 800cf1c:	f000 80d0 	beq.w	800d0c0 <_dtoa_r+0x8d0>
 800cf20:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cf22:	2a01      	cmp	r2, #1
 800cf24:	f300 80ae 	bgt.w	800d084 <_dtoa_r+0x894>
 800cf28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf2a:	2a00      	cmp	r2, #0
 800cf2c:	f000 80a6 	beq.w	800d07c <_dtoa_r+0x88c>
 800cf30:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cf34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cf36:	9f06      	ldr	r7, [sp, #24]
 800cf38:	9a06      	ldr	r2, [sp, #24]
 800cf3a:	2101      	movs	r1, #1
 800cf3c:	441a      	add	r2, r3
 800cf3e:	9206      	str	r2, [sp, #24]
 800cf40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf42:	4628      	mov	r0, r5
 800cf44:	441a      	add	r2, r3
 800cf46:	9209      	str	r2, [sp, #36]	; 0x24
 800cf48:	f001 f94e 	bl	800e1e8 <__i2b>
 800cf4c:	4606      	mov	r6, r0
 800cf4e:	2f00      	cmp	r7, #0
 800cf50:	dd0c      	ble.n	800cf6c <_dtoa_r+0x77c>
 800cf52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	dd09      	ble.n	800cf6c <_dtoa_r+0x77c>
 800cf58:	42bb      	cmp	r3, r7
 800cf5a:	bfa8      	it	ge
 800cf5c:	463b      	movge	r3, r7
 800cf5e:	9a06      	ldr	r2, [sp, #24]
 800cf60:	1aff      	subs	r7, r7, r3
 800cf62:	1ad2      	subs	r2, r2, r3
 800cf64:	9206      	str	r2, [sp, #24]
 800cf66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf68:	1ad3      	subs	r3, r2, r3
 800cf6a:	9309      	str	r3, [sp, #36]	; 0x24
 800cf6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf6e:	b1f3      	cbz	r3, 800cfae <_dtoa_r+0x7be>
 800cf70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f000 80a8 	beq.w	800d0c8 <_dtoa_r+0x8d8>
 800cf78:	2c00      	cmp	r4, #0
 800cf7a:	dd10      	ble.n	800cf9e <_dtoa_r+0x7ae>
 800cf7c:	4631      	mov	r1, r6
 800cf7e:	4622      	mov	r2, r4
 800cf80:	4628      	mov	r0, r5
 800cf82:	f001 f9ef 	bl	800e364 <__pow5mult>
 800cf86:	465a      	mov	r2, fp
 800cf88:	4601      	mov	r1, r0
 800cf8a:	4606      	mov	r6, r0
 800cf8c:	4628      	mov	r0, r5
 800cf8e:	f001 f941 	bl	800e214 <__multiply>
 800cf92:	4680      	mov	r8, r0
 800cf94:	4659      	mov	r1, fp
 800cf96:	4628      	mov	r0, r5
 800cf98:	f001 f826 	bl	800dfe8 <_Bfree>
 800cf9c:	46c3      	mov	fp, r8
 800cf9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfa0:	1b1a      	subs	r2, r3, r4
 800cfa2:	d004      	beq.n	800cfae <_dtoa_r+0x7be>
 800cfa4:	4659      	mov	r1, fp
 800cfa6:	4628      	mov	r0, r5
 800cfa8:	f001 f9dc 	bl	800e364 <__pow5mult>
 800cfac:	4683      	mov	fp, r0
 800cfae:	2101      	movs	r1, #1
 800cfb0:	4628      	mov	r0, r5
 800cfb2:	f001 f919 	bl	800e1e8 <__i2b>
 800cfb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cfb8:	4604      	mov	r4, r0
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	f340 8086 	ble.w	800d0cc <_dtoa_r+0x8dc>
 800cfc0:	461a      	mov	r2, r3
 800cfc2:	4601      	mov	r1, r0
 800cfc4:	4628      	mov	r0, r5
 800cfc6:	f001 f9cd 	bl	800e364 <__pow5mult>
 800cfca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cfcc:	4604      	mov	r4, r0
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	dd7f      	ble.n	800d0d2 <_dtoa_r+0x8e2>
 800cfd2:	f04f 0800 	mov.w	r8, #0
 800cfd6:	6923      	ldr	r3, [r4, #16]
 800cfd8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cfdc:	6918      	ldr	r0, [r3, #16]
 800cfde:	f001 f8b5 	bl	800e14c <__hi0bits>
 800cfe2:	f1c0 0020 	rsb	r0, r0, #32
 800cfe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe8:	4418      	add	r0, r3
 800cfea:	f010 001f 	ands.w	r0, r0, #31
 800cfee:	f000 8092 	beq.w	800d116 <_dtoa_r+0x926>
 800cff2:	f1c0 0320 	rsb	r3, r0, #32
 800cff6:	2b04      	cmp	r3, #4
 800cff8:	f340 808a 	ble.w	800d110 <_dtoa_r+0x920>
 800cffc:	f1c0 001c 	rsb	r0, r0, #28
 800d000:	9b06      	ldr	r3, [sp, #24]
 800d002:	4407      	add	r7, r0
 800d004:	4403      	add	r3, r0
 800d006:	9306      	str	r3, [sp, #24]
 800d008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d00a:	4403      	add	r3, r0
 800d00c:	9309      	str	r3, [sp, #36]	; 0x24
 800d00e:	9b06      	ldr	r3, [sp, #24]
 800d010:	2b00      	cmp	r3, #0
 800d012:	dd05      	ble.n	800d020 <_dtoa_r+0x830>
 800d014:	4659      	mov	r1, fp
 800d016:	461a      	mov	r2, r3
 800d018:	4628      	mov	r0, r5
 800d01a:	f001 f9fd 	bl	800e418 <__lshift>
 800d01e:	4683      	mov	fp, r0
 800d020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d022:	2b00      	cmp	r3, #0
 800d024:	dd05      	ble.n	800d032 <_dtoa_r+0x842>
 800d026:	4621      	mov	r1, r4
 800d028:	461a      	mov	r2, r3
 800d02a:	4628      	mov	r0, r5
 800d02c:	f001 f9f4 	bl	800e418 <__lshift>
 800d030:	4604      	mov	r4, r0
 800d032:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d034:	2b00      	cmp	r3, #0
 800d036:	d070      	beq.n	800d11a <_dtoa_r+0x92a>
 800d038:	4621      	mov	r1, r4
 800d03a:	4658      	mov	r0, fp
 800d03c:	f001 fa5c 	bl	800e4f8 <__mcmp>
 800d040:	2800      	cmp	r0, #0
 800d042:	da6a      	bge.n	800d11a <_dtoa_r+0x92a>
 800d044:	2300      	movs	r3, #0
 800d046:	4659      	mov	r1, fp
 800d048:	220a      	movs	r2, #10
 800d04a:	4628      	mov	r0, r5
 800d04c:	f000 ffee 	bl	800e02c <__multadd>
 800d050:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d052:	4683      	mov	fp, r0
 800d054:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d058:	2b00      	cmp	r3, #0
 800d05a:	f000 8194 	beq.w	800d386 <_dtoa_r+0xb96>
 800d05e:	4631      	mov	r1, r6
 800d060:	2300      	movs	r3, #0
 800d062:	220a      	movs	r2, #10
 800d064:	4628      	mov	r0, r5
 800d066:	f000 ffe1 	bl	800e02c <__multadd>
 800d06a:	f1b9 0f00 	cmp.w	r9, #0
 800d06e:	4606      	mov	r6, r0
 800d070:	f300 8093 	bgt.w	800d19a <_dtoa_r+0x9aa>
 800d074:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d076:	2b02      	cmp	r3, #2
 800d078:	dc57      	bgt.n	800d12a <_dtoa_r+0x93a>
 800d07a:	e08e      	b.n	800d19a <_dtoa_r+0x9aa>
 800d07c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d07e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d082:	e757      	b.n	800cf34 <_dtoa_r+0x744>
 800d084:	9b08      	ldr	r3, [sp, #32]
 800d086:	1e5c      	subs	r4, r3, #1
 800d088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d08a:	42a3      	cmp	r3, r4
 800d08c:	bfb7      	itett	lt
 800d08e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d090:	1b1c      	subge	r4, r3, r4
 800d092:	1ae2      	sublt	r2, r4, r3
 800d094:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d096:	bfbe      	ittt	lt
 800d098:	940a      	strlt	r4, [sp, #40]	; 0x28
 800d09a:	189b      	addlt	r3, r3, r2
 800d09c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d09e:	9b08      	ldr	r3, [sp, #32]
 800d0a0:	bfb8      	it	lt
 800d0a2:	2400      	movlt	r4, #0
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	bfbb      	ittet	lt
 800d0a8:	9b06      	ldrlt	r3, [sp, #24]
 800d0aa:	9a08      	ldrlt	r2, [sp, #32]
 800d0ac:	9f06      	ldrge	r7, [sp, #24]
 800d0ae:	1a9f      	sublt	r7, r3, r2
 800d0b0:	bfac      	ite	ge
 800d0b2:	9b08      	ldrge	r3, [sp, #32]
 800d0b4:	2300      	movlt	r3, #0
 800d0b6:	e73f      	b.n	800cf38 <_dtoa_r+0x748>
 800d0b8:	3fe00000 	.word	0x3fe00000
 800d0bc:	40240000 	.word	0x40240000
 800d0c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d0c2:	9f06      	ldr	r7, [sp, #24]
 800d0c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800d0c6:	e742      	b.n	800cf4e <_dtoa_r+0x75e>
 800d0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d0ca:	e76b      	b.n	800cfa4 <_dtoa_r+0x7b4>
 800d0cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	dc19      	bgt.n	800d106 <_dtoa_r+0x916>
 800d0d2:	9b04      	ldr	r3, [sp, #16]
 800d0d4:	b9bb      	cbnz	r3, 800d106 <_dtoa_r+0x916>
 800d0d6:	9b05      	ldr	r3, [sp, #20]
 800d0d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0dc:	b99b      	cbnz	r3, 800d106 <_dtoa_r+0x916>
 800d0de:	9b05      	ldr	r3, [sp, #20]
 800d0e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d0e4:	0d1b      	lsrs	r3, r3, #20
 800d0e6:	051b      	lsls	r3, r3, #20
 800d0e8:	b183      	cbz	r3, 800d10c <_dtoa_r+0x91c>
 800d0ea:	f04f 0801 	mov.w	r8, #1
 800d0ee:	9b06      	ldr	r3, [sp, #24]
 800d0f0:	3301      	adds	r3, #1
 800d0f2:	9306      	str	r3, [sp, #24]
 800d0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f6:	3301      	adds	r3, #1
 800d0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800d0fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	f47f af6a 	bne.w	800cfd6 <_dtoa_r+0x7e6>
 800d102:	2001      	movs	r0, #1
 800d104:	e76f      	b.n	800cfe6 <_dtoa_r+0x7f6>
 800d106:	f04f 0800 	mov.w	r8, #0
 800d10a:	e7f6      	b.n	800d0fa <_dtoa_r+0x90a>
 800d10c:	4698      	mov	r8, r3
 800d10e:	e7f4      	b.n	800d0fa <_dtoa_r+0x90a>
 800d110:	f43f af7d 	beq.w	800d00e <_dtoa_r+0x81e>
 800d114:	4618      	mov	r0, r3
 800d116:	301c      	adds	r0, #28
 800d118:	e772      	b.n	800d000 <_dtoa_r+0x810>
 800d11a:	9b08      	ldr	r3, [sp, #32]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	dc36      	bgt.n	800d18e <_dtoa_r+0x99e>
 800d120:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d122:	2b02      	cmp	r3, #2
 800d124:	dd33      	ble.n	800d18e <_dtoa_r+0x99e>
 800d126:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d12a:	f1b9 0f00 	cmp.w	r9, #0
 800d12e:	d10d      	bne.n	800d14c <_dtoa_r+0x95c>
 800d130:	4621      	mov	r1, r4
 800d132:	464b      	mov	r3, r9
 800d134:	2205      	movs	r2, #5
 800d136:	4628      	mov	r0, r5
 800d138:	f000 ff78 	bl	800e02c <__multadd>
 800d13c:	4601      	mov	r1, r0
 800d13e:	4604      	mov	r4, r0
 800d140:	4658      	mov	r0, fp
 800d142:	f001 f9d9 	bl	800e4f8 <__mcmp>
 800d146:	2800      	cmp	r0, #0
 800d148:	f73f adb8 	bgt.w	800ccbc <_dtoa_r+0x4cc>
 800d14c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d14e:	9f03      	ldr	r7, [sp, #12]
 800d150:	ea6f 0a03 	mvn.w	sl, r3
 800d154:	f04f 0800 	mov.w	r8, #0
 800d158:	4621      	mov	r1, r4
 800d15a:	4628      	mov	r0, r5
 800d15c:	f000 ff44 	bl	800dfe8 <_Bfree>
 800d160:	2e00      	cmp	r6, #0
 800d162:	f43f aea7 	beq.w	800ceb4 <_dtoa_r+0x6c4>
 800d166:	f1b8 0f00 	cmp.w	r8, #0
 800d16a:	d005      	beq.n	800d178 <_dtoa_r+0x988>
 800d16c:	45b0      	cmp	r8, r6
 800d16e:	d003      	beq.n	800d178 <_dtoa_r+0x988>
 800d170:	4641      	mov	r1, r8
 800d172:	4628      	mov	r0, r5
 800d174:	f000 ff38 	bl	800dfe8 <_Bfree>
 800d178:	4631      	mov	r1, r6
 800d17a:	4628      	mov	r0, r5
 800d17c:	f000 ff34 	bl	800dfe8 <_Bfree>
 800d180:	e698      	b.n	800ceb4 <_dtoa_r+0x6c4>
 800d182:	2400      	movs	r4, #0
 800d184:	4626      	mov	r6, r4
 800d186:	e7e1      	b.n	800d14c <_dtoa_r+0x95c>
 800d188:	46c2      	mov	sl, r8
 800d18a:	4626      	mov	r6, r4
 800d18c:	e596      	b.n	800ccbc <_dtoa_r+0x4cc>
 800d18e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d194:	2b00      	cmp	r3, #0
 800d196:	f000 80fd 	beq.w	800d394 <_dtoa_r+0xba4>
 800d19a:	2f00      	cmp	r7, #0
 800d19c:	dd05      	ble.n	800d1aa <_dtoa_r+0x9ba>
 800d19e:	4631      	mov	r1, r6
 800d1a0:	463a      	mov	r2, r7
 800d1a2:	4628      	mov	r0, r5
 800d1a4:	f001 f938 	bl	800e418 <__lshift>
 800d1a8:	4606      	mov	r6, r0
 800d1aa:	f1b8 0f00 	cmp.w	r8, #0
 800d1ae:	d05c      	beq.n	800d26a <_dtoa_r+0xa7a>
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	6871      	ldr	r1, [r6, #4]
 800d1b4:	f000 fed8 	bl	800df68 <_Balloc>
 800d1b8:	4607      	mov	r7, r0
 800d1ba:	b928      	cbnz	r0, 800d1c8 <_dtoa_r+0x9d8>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d1c2:	4b7f      	ldr	r3, [pc, #508]	; (800d3c0 <_dtoa_r+0xbd0>)
 800d1c4:	f7ff bb28 	b.w	800c818 <_dtoa_r+0x28>
 800d1c8:	6932      	ldr	r2, [r6, #16]
 800d1ca:	f106 010c 	add.w	r1, r6, #12
 800d1ce:	3202      	adds	r2, #2
 800d1d0:	0092      	lsls	r2, r2, #2
 800d1d2:	300c      	adds	r0, #12
 800d1d4:	f000 feba 	bl	800df4c <memcpy>
 800d1d8:	2201      	movs	r2, #1
 800d1da:	4639      	mov	r1, r7
 800d1dc:	4628      	mov	r0, r5
 800d1de:	f001 f91b 	bl	800e418 <__lshift>
 800d1e2:	46b0      	mov	r8, r6
 800d1e4:	4606      	mov	r6, r0
 800d1e6:	9b03      	ldr	r3, [sp, #12]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	9308      	str	r3, [sp, #32]
 800d1ec:	9b03      	ldr	r3, [sp, #12]
 800d1ee:	444b      	add	r3, r9
 800d1f0:	930a      	str	r3, [sp, #40]	; 0x28
 800d1f2:	9b04      	ldr	r3, [sp, #16]
 800d1f4:	f003 0301 	and.w	r3, r3, #1
 800d1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800d1fa:	9b08      	ldr	r3, [sp, #32]
 800d1fc:	4621      	mov	r1, r4
 800d1fe:	3b01      	subs	r3, #1
 800d200:	4658      	mov	r0, fp
 800d202:	9304      	str	r3, [sp, #16]
 800d204:	f7ff fa68 	bl	800c6d8 <quorem>
 800d208:	4603      	mov	r3, r0
 800d20a:	4641      	mov	r1, r8
 800d20c:	3330      	adds	r3, #48	; 0x30
 800d20e:	9006      	str	r0, [sp, #24]
 800d210:	4658      	mov	r0, fp
 800d212:	930b      	str	r3, [sp, #44]	; 0x2c
 800d214:	f001 f970 	bl	800e4f8 <__mcmp>
 800d218:	4632      	mov	r2, r6
 800d21a:	4681      	mov	r9, r0
 800d21c:	4621      	mov	r1, r4
 800d21e:	4628      	mov	r0, r5
 800d220:	f001 f986 	bl	800e530 <__mdiff>
 800d224:	68c2      	ldr	r2, [r0, #12]
 800d226:	4607      	mov	r7, r0
 800d228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d22a:	bb02      	cbnz	r2, 800d26e <_dtoa_r+0xa7e>
 800d22c:	4601      	mov	r1, r0
 800d22e:	4658      	mov	r0, fp
 800d230:	f001 f962 	bl	800e4f8 <__mcmp>
 800d234:	4602      	mov	r2, r0
 800d236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d238:	4639      	mov	r1, r7
 800d23a:	4628      	mov	r0, r5
 800d23c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800d240:	f000 fed2 	bl	800dfe8 <_Bfree>
 800d244:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d248:	9f08      	ldr	r7, [sp, #32]
 800d24a:	ea43 0102 	orr.w	r1, r3, r2
 800d24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d250:	430b      	orrs	r3, r1
 800d252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d254:	d10d      	bne.n	800d272 <_dtoa_r+0xa82>
 800d256:	2b39      	cmp	r3, #57	; 0x39
 800d258:	d029      	beq.n	800d2ae <_dtoa_r+0xabe>
 800d25a:	f1b9 0f00 	cmp.w	r9, #0
 800d25e:	dd01      	ble.n	800d264 <_dtoa_r+0xa74>
 800d260:	9b06      	ldr	r3, [sp, #24]
 800d262:	3331      	adds	r3, #49	; 0x31
 800d264:	9a04      	ldr	r2, [sp, #16]
 800d266:	7013      	strb	r3, [r2, #0]
 800d268:	e776      	b.n	800d158 <_dtoa_r+0x968>
 800d26a:	4630      	mov	r0, r6
 800d26c:	e7b9      	b.n	800d1e2 <_dtoa_r+0x9f2>
 800d26e:	2201      	movs	r2, #1
 800d270:	e7e2      	b.n	800d238 <_dtoa_r+0xa48>
 800d272:	f1b9 0f00 	cmp.w	r9, #0
 800d276:	db06      	blt.n	800d286 <_dtoa_r+0xa96>
 800d278:	9922      	ldr	r1, [sp, #136]	; 0x88
 800d27a:	ea41 0909 	orr.w	r9, r1, r9
 800d27e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d280:	ea59 0101 	orrs.w	r1, r9, r1
 800d284:	d120      	bne.n	800d2c8 <_dtoa_r+0xad8>
 800d286:	2a00      	cmp	r2, #0
 800d288:	ddec      	ble.n	800d264 <_dtoa_r+0xa74>
 800d28a:	4659      	mov	r1, fp
 800d28c:	2201      	movs	r2, #1
 800d28e:	4628      	mov	r0, r5
 800d290:	9308      	str	r3, [sp, #32]
 800d292:	f001 f8c1 	bl	800e418 <__lshift>
 800d296:	4621      	mov	r1, r4
 800d298:	4683      	mov	fp, r0
 800d29a:	f001 f92d 	bl	800e4f8 <__mcmp>
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	9b08      	ldr	r3, [sp, #32]
 800d2a2:	dc02      	bgt.n	800d2aa <_dtoa_r+0xaba>
 800d2a4:	d1de      	bne.n	800d264 <_dtoa_r+0xa74>
 800d2a6:	07da      	lsls	r2, r3, #31
 800d2a8:	d5dc      	bpl.n	800d264 <_dtoa_r+0xa74>
 800d2aa:	2b39      	cmp	r3, #57	; 0x39
 800d2ac:	d1d8      	bne.n	800d260 <_dtoa_r+0xa70>
 800d2ae:	2339      	movs	r3, #57	; 0x39
 800d2b0:	9a04      	ldr	r2, [sp, #16]
 800d2b2:	7013      	strb	r3, [r2, #0]
 800d2b4:	463b      	mov	r3, r7
 800d2b6:	461f      	mov	r7, r3
 800d2b8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800d2bc:	3b01      	subs	r3, #1
 800d2be:	2a39      	cmp	r2, #57	; 0x39
 800d2c0:	d050      	beq.n	800d364 <_dtoa_r+0xb74>
 800d2c2:	3201      	adds	r2, #1
 800d2c4:	701a      	strb	r2, [r3, #0]
 800d2c6:	e747      	b.n	800d158 <_dtoa_r+0x968>
 800d2c8:	2a00      	cmp	r2, #0
 800d2ca:	dd03      	ble.n	800d2d4 <_dtoa_r+0xae4>
 800d2cc:	2b39      	cmp	r3, #57	; 0x39
 800d2ce:	d0ee      	beq.n	800d2ae <_dtoa_r+0xabe>
 800d2d0:	3301      	adds	r3, #1
 800d2d2:	e7c7      	b.n	800d264 <_dtoa_r+0xa74>
 800d2d4:	9a08      	ldr	r2, [sp, #32]
 800d2d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d2d8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d2dc:	428a      	cmp	r2, r1
 800d2de:	d02a      	beq.n	800d336 <_dtoa_r+0xb46>
 800d2e0:	4659      	mov	r1, fp
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	220a      	movs	r2, #10
 800d2e6:	4628      	mov	r0, r5
 800d2e8:	f000 fea0 	bl	800e02c <__multadd>
 800d2ec:	45b0      	cmp	r8, r6
 800d2ee:	4683      	mov	fp, r0
 800d2f0:	f04f 0300 	mov.w	r3, #0
 800d2f4:	f04f 020a 	mov.w	r2, #10
 800d2f8:	4641      	mov	r1, r8
 800d2fa:	4628      	mov	r0, r5
 800d2fc:	d107      	bne.n	800d30e <_dtoa_r+0xb1e>
 800d2fe:	f000 fe95 	bl	800e02c <__multadd>
 800d302:	4680      	mov	r8, r0
 800d304:	4606      	mov	r6, r0
 800d306:	9b08      	ldr	r3, [sp, #32]
 800d308:	3301      	adds	r3, #1
 800d30a:	9308      	str	r3, [sp, #32]
 800d30c:	e775      	b.n	800d1fa <_dtoa_r+0xa0a>
 800d30e:	f000 fe8d 	bl	800e02c <__multadd>
 800d312:	4631      	mov	r1, r6
 800d314:	4680      	mov	r8, r0
 800d316:	2300      	movs	r3, #0
 800d318:	220a      	movs	r2, #10
 800d31a:	4628      	mov	r0, r5
 800d31c:	f000 fe86 	bl	800e02c <__multadd>
 800d320:	4606      	mov	r6, r0
 800d322:	e7f0      	b.n	800d306 <_dtoa_r+0xb16>
 800d324:	f1b9 0f00 	cmp.w	r9, #0
 800d328:	bfcc      	ite	gt
 800d32a:	464f      	movgt	r7, r9
 800d32c:	2701      	movle	r7, #1
 800d32e:	f04f 0800 	mov.w	r8, #0
 800d332:	9a03      	ldr	r2, [sp, #12]
 800d334:	4417      	add	r7, r2
 800d336:	4659      	mov	r1, fp
 800d338:	2201      	movs	r2, #1
 800d33a:	4628      	mov	r0, r5
 800d33c:	9308      	str	r3, [sp, #32]
 800d33e:	f001 f86b 	bl	800e418 <__lshift>
 800d342:	4621      	mov	r1, r4
 800d344:	4683      	mov	fp, r0
 800d346:	f001 f8d7 	bl	800e4f8 <__mcmp>
 800d34a:	2800      	cmp	r0, #0
 800d34c:	dcb2      	bgt.n	800d2b4 <_dtoa_r+0xac4>
 800d34e:	d102      	bne.n	800d356 <_dtoa_r+0xb66>
 800d350:	9b08      	ldr	r3, [sp, #32]
 800d352:	07db      	lsls	r3, r3, #31
 800d354:	d4ae      	bmi.n	800d2b4 <_dtoa_r+0xac4>
 800d356:	463b      	mov	r3, r7
 800d358:	461f      	mov	r7, r3
 800d35a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d35e:	2a30      	cmp	r2, #48	; 0x30
 800d360:	d0fa      	beq.n	800d358 <_dtoa_r+0xb68>
 800d362:	e6f9      	b.n	800d158 <_dtoa_r+0x968>
 800d364:	9a03      	ldr	r2, [sp, #12]
 800d366:	429a      	cmp	r2, r3
 800d368:	d1a5      	bne.n	800d2b6 <_dtoa_r+0xac6>
 800d36a:	2331      	movs	r3, #49	; 0x31
 800d36c:	f10a 0a01 	add.w	sl, sl, #1
 800d370:	e779      	b.n	800d266 <_dtoa_r+0xa76>
 800d372:	4b14      	ldr	r3, [pc, #80]	; (800d3c4 <_dtoa_r+0xbd4>)
 800d374:	f7ff baa8 	b.w	800c8c8 <_dtoa_r+0xd8>
 800d378:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	f47f aa81 	bne.w	800c882 <_dtoa_r+0x92>
 800d380:	4b11      	ldr	r3, [pc, #68]	; (800d3c8 <_dtoa_r+0xbd8>)
 800d382:	f7ff baa1 	b.w	800c8c8 <_dtoa_r+0xd8>
 800d386:	f1b9 0f00 	cmp.w	r9, #0
 800d38a:	dc03      	bgt.n	800d394 <_dtoa_r+0xba4>
 800d38c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d38e:	2b02      	cmp	r3, #2
 800d390:	f73f aecb 	bgt.w	800d12a <_dtoa_r+0x93a>
 800d394:	9f03      	ldr	r7, [sp, #12]
 800d396:	4621      	mov	r1, r4
 800d398:	4658      	mov	r0, fp
 800d39a:	f7ff f99d 	bl	800c6d8 <quorem>
 800d39e:	9a03      	ldr	r2, [sp, #12]
 800d3a0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d3a4:	f807 3b01 	strb.w	r3, [r7], #1
 800d3a8:	1aba      	subs	r2, r7, r2
 800d3aa:	4591      	cmp	r9, r2
 800d3ac:	ddba      	ble.n	800d324 <_dtoa_r+0xb34>
 800d3ae:	4659      	mov	r1, fp
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	220a      	movs	r2, #10
 800d3b4:	4628      	mov	r0, r5
 800d3b6:	f000 fe39 	bl	800e02c <__multadd>
 800d3ba:	4683      	mov	fp, r0
 800d3bc:	e7eb      	b.n	800d396 <_dtoa_r+0xba6>
 800d3be:	bf00      	nop
 800d3c0:	080126b4 	.word	0x080126b4
 800d3c4:	0801247c 	.word	0x0801247c
 800d3c8:	08012635 	.word	0x08012635

0800d3cc <__sflush_r>:
 800d3cc:	898a      	ldrh	r2, [r1, #12]
 800d3ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3d0:	4605      	mov	r5, r0
 800d3d2:	0710      	lsls	r0, r2, #28
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	d457      	bmi.n	800d488 <__sflush_r+0xbc>
 800d3d8:	684b      	ldr	r3, [r1, #4]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	dc04      	bgt.n	800d3e8 <__sflush_r+0x1c>
 800d3de:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	dc01      	bgt.n	800d3e8 <__sflush_r+0x1c>
 800d3e4:	2000      	movs	r0, #0
 800d3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d3ea:	2e00      	cmp	r6, #0
 800d3ec:	d0fa      	beq.n	800d3e4 <__sflush_r+0x18>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d3f4:	682f      	ldr	r7, [r5, #0]
 800d3f6:	602b      	str	r3, [r5, #0]
 800d3f8:	d032      	beq.n	800d460 <__sflush_r+0x94>
 800d3fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d3fc:	89a3      	ldrh	r3, [r4, #12]
 800d3fe:	075a      	lsls	r2, r3, #29
 800d400:	d505      	bpl.n	800d40e <__sflush_r+0x42>
 800d402:	6863      	ldr	r3, [r4, #4]
 800d404:	1ac0      	subs	r0, r0, r3
 800d406:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d408:	b10b      	cbz	r3, 800d40e <__sflush_r+0x42>
 800d40a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d40c:	1ac0      	subs	r0, r0, r3
 800d40e:	2300      	movs	r3, #0
 800d410:	4602      	mov	r2, r0
 800d412:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d414:	4628      	mov	r0, r5
 800d416:	6a21      	ldr	r1, [r4, #32]
 800d418:	47b0      	blx	r6
 800d41a:	1c43      	adds	r3, r0, #1
 800d41c:	89a3      	ldrh	r3, [r4, #12]
 800d41e:	d106      	bne.n	800d42e <__sflush_r+0x62>
 800d420:	6829      	ldr	r1, [r5, #0]
 800d422:	291d      	cmp	r1, #29
 800d424:	d82c      	bhi.n	800d480 <__sflush_r+0xb4>
 800d426:	4a29      	ldr	r2, [pc, #164]	; (800d4cc <__sflush_r+0x100>)
 800d428:	40ca      	lsrs	r2, r1
 800d42a:	07d6      	lsls	r6, r2, #31
 800d42c:	d528      	bpl.n	800d480 <__sflush_r+0xb4>
 800d42e:	2200      	movs	r2, #0
 800d430:	6062      	str	r2, [r4, #4]
 800d432:	6922      	ldr	r2, [r4, #16]
 800d434:	04d9      	lsls	r1, r3, #19
 800d436:	6022      	str	r2, [r4, #0]
 800d438:	d504      	bpl.n	800d444 <__sflush_r+0x78>
 800d43a:	1c42      	adds	r2, r0, #1
 800d43c:	d101      	bne.n	800d442 <__sflush_r+0x76>
 800d43e:	682b      	ldr	r3, [r5, #0]
 800d440:	b903      	cbnz	r3, 800d444 <__sflush_r+0x78>
 800d442:	6560      	str	r0, [r4, #84]	; 0x54
 800d444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d446:	602f      	str	r7, [r5, #0]
 800d448:	2900      	cmp	r1, #0
 800d44a:	d0cb      	beq.n	800d3e4 <__sflush_r+0x18>
 800d44c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d450:	4299      	cmp	r1, r3
 800d452:	d002      	beq.n	800d45a <__sflush_r+0x8e>
 800d454:	4628      	mov	r0, r5
 800d456:	f001 fa53 	bl	800e900 <_free_r>
 800d45a:	2000      	movs	r0, #0
 800d45c:	6360      	str	r0, [r4, #52]	; 0x34
 800d45e:	e7c2      	b.n	800d3e6 <__sflush_r+0x1a>
 800d460:	6a21      	ldr	r1, [r4, #32]
 800d462:	2301      	movs	r3, #1
 800d464:	4628      	mov	r0, r5
 800d466:	47b0      	blx	r6
 800d468:	1c41      	adds	r1, r0, #1
 800d46a:	d1c7      	bne.n	800d3fc <__sflush_r+0x30>
 800d46c:	682b      	ldr	r3, [r5, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d0c4      	beq.n	800d3fc <__sflush_r+0x30>
 800d472:	2b1d      	cmp	r3, #29
 800d474:	d001      	beq.n	800d47a <__sflush_r+0xae>
 800d476:	2b16      	cmp	r3, #22
 800d478:	d101      	bne.n	800d47e <__sflush_r+0xb2>
 800d47a:	602f      	str	r7, [r5, #0]
 800d47c:	e7b2      	b.n	800d3e4 <__sflush_r+0x18>
 800d47e:	89a3      	ldrh	r3, [r4, #12]
 800d480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d484:	81a3      	strh	r3, [r4, #12]
 800d486:	e7ae      	b.n	800d3e6 <__sflush_r+0x1a>
 800d488:	690f      	ldr	r7, [r1, #16]
 800d48a:	2f00      	cmp	r7, #0
 800d48c:	d0aa      	beq.n	800d3e4 <__sflush_r+0x18>
 800d48e:	0793      	lsls	r3, r2, #30
 800d490:	bf18      	it	ne
 800d492:	2300      	movne	r3, #0
 800d494:	680e      	ldr	r6, [r1, #0]
 800d496:	bf08      	it	eq
 800d498:	694b      	ldreq	r3, [r1, #20]
 800d49a:	1bf6      	subs	r6, r6, r7
 800d49c:	600f      	str	r7, [r1, #0]
 800d49e:	608b      	str	r3, [r1, #8]
 800d4a0:	2e00      	cmp	r6, #0
 800d4a2:	dd9f      	ble.n	800d3e4 <__sflush_r+0x18>
 800d4a4:	4633      	mov	r3, r6
 800d4a6:	463a      	mov	r2, r7
 800d4a8:	4628      	mov	r0, r5
 800d4aa:	6a21      	ldr	r1, [r4, #32]
 800d4ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d4b0:	47e0      	blx	ip
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	dc06      	bgt.n	800d4c4 <__sflush_r+0xf8>
 800d4b6:	89a3      	ldrh	r3, [r4, #12]
 800d4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4c0:	81a3      	strh	r3, [r4, #12]
 800d4c2:	e790      	b.n	800d3e6 <__sflush_r+0x1a>
 800d4c4:	4407      	add	r7, r0
 800d4c6:	1a36      	subs	r6, r6, r0
 800d4c8:	e7ea      	b.n	800d4a0 <__sflush_r+0xd4>
 800d4ca:	bf00      	nop
 800d4cc:	20400001 	.word	0x20400001

0800d4d0 <_fflush_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	690b      	ldr	r3, [r1, #16]
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	460c      	mov	r4, r1
 800d4d8:	b913      	cbnz	r3, 800d4e0 <_fflush_r+0x10>
 800d4da:	2500      	movs	r5, #0
 800d4dc:	4628      	mov	r0, r5
 800d4de:	bd38      	pop	{r3, r4, r5, pc}
 800d4e0:	b118      	cbz	r0, 800d4ea <_fflush_r+0x1a>
 800d4e2:	6983      	ldr	r3, [r0, #24]
 800d4e4:	b90b      	cbnz	r3, 800d4ea <_fflush_r+0x1a>
 800d4e6:	f000 f887 	bl	800d5f8 <__sinit>
 800d4ea:	4b14      	ldr	r3, [pc, #80]	; (800d53c <_fflush_r+0x6c>)
 800d4ec:	429c      	cmp	r4, r3
 800d4ee:	d11b      	bne.n	800d528 <_fflush_r+0x58>
 800d4f0:	686c      	ldr	r4, [r5, #4]
 800d4f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d0ef      	beq.n	800d4da <_fflush_r+0xa>
 800d4fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d4fc:	07d0      	lsls	r0, r2, #31
 800d4fe:	d404      	bmi.n	800d50a <_fflush_r+0x3a>
 800d500:	0599      	lsls	r1, r3, #22
 800d502:	d402      	bmi.n	800d50a <_fflush_r+0x3a>
 800d504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d506:	f000 fc92 	bl	800de2e <__retarget_lock_acquire_recursive>
 800d50a:	4628      	mov	r0, r5
 800d50c:	4621      	mov	r1, r4
 800d50e:	f7ff ff5d 	bl	800d3cc <__sflush_r>
 800d512:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d514:	4605      	mov	r5, r0
 800d516:	07da      	lsls	r2, r3, #31
 800d518:	d4e0      	bmi.n	800d4dc <_fflush_r+0xc>
 800d51a:	89a3      	ldrh	r3, [r4, #12]
 800d51c:	059b      	lsls	r3, r3, #22
 800d51e:	d4dd      	bmi.n	800d4dc <_fflush_r+0xc>
 800d520:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d522:	f000 fc85 	bl	800de30 <__retarget_lock_release_recursive>
 800d526:	e7d9      	b.n	800d4dc <_fflush_r+0xc>
 800d528:	4b05      	ldr	r3, [pc, #20]	; (800d540 <_fflush_r+0x70>)
 800d52a:	429c      	cmp	r4, r3
 800d52c:	d101      	bne.n	800d532 <_fflush_r+0x62>
 800d52e:	68ac      	ldr	r4, [r5, #8]
 800d530:	e7df      	b.n	800d4f2 <_fflush_r+0x22>
 800d532:	4b04      	ldr	r3, [pc, #16]	; (800d544 <_fflush_r+0x74>)
 800d534:	429c      	cmp	r4, r3
 800d536:	bf08      	it	eq
 800d538:	68ec      	ldreq	r4, [r5, #12]
 800d53a:	e7da      	b.n	800d4f2 <_fflush_r+0x22>
 800d53c:	080126e8 	.word	0x080126e8
 800d540:	08012708 	.word	0x08012708
 800d544:	080126c8 	.word	0x080126c8

0800d548 <std>:
 800d548:	2300      	movs	r3, #0
 800d54a:	b510      	push	{r4, lr}
 800d54c:	4604      	mov	r4, r0
 800d54e:	e9c0 3300 	strd	r3, r3, [r0]
 800d552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d556:	6083      	str	r3, [r0, #8]
 800d558:	8181      	strh	r1, [r0, #12]
 800d55a:	6643      	str	r3, [r0, #100]	; 0x64
 800d55c:	81c2      	strh	r2, [r0, #14]
 800d55e:	6183      	str	r3, [r0, #24]
 800d560:	4619      	mov	r1, r3
 800d562:	2208      	movs	r2, #8
 800d564:	305c      	adds	r0, #92	; 0x5c
 800d566:	f7fd f9eb 	bl	800a940 <memset>
 800d56a:	4b05      	ldr	r3, [pc, #20]	; (800d580 <std+0x38>)
 800d56c:	6224      	str	r4, [r4, #32]
 800d56e:	6263      	str	r3, [r4, #36]	; 0x24
 800d570:	4b04      	ldr	r3, [pc, #16]	; (800d584 <std+0x3c>)
 800d572:	62a3      	str	r3, [r4, #40]	; 0x28
 800d574:	4b04      	ldr	r3, [pc, #16]	; (800d588 <std+0x40>)
 800d576:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d578:	4b04      	ldr	r3, [pc, #16]	; (800d58c <std+0x44>)
 800d57a:	6323      	str	r3, [r4, #48]	; 0x30
 800d57c:	bd10      	pop	{r4, pc}
 800d57e:	bf00      	nop
 800d580:	0800f04d 	.word	0x0800f04d
 800d584:	0800f06f 	.word	0x0800f06f
 800d588:	0800f0a7 	.word	0x0800f0a7
 800d58c:	0800f0cb 	.word	0x0800f0cb

0800d590 <_cleanup_r>:
 800d590:	4901      	ldr	r1, [pc, #4]	; (800d598 <_cleanup_r+0x8>)
 800d592:	f000 b8c1 	b.w	800d718 <_fwalk_reent>
 800d596:	bf00      	nop
 800d598:	0800d4d1 	.word	0x0800d4d1

0800d59c <__sfmoreglue>:
 800d59c:	2268      	movs	r2, #104	; 0x68
 800d59e:	b570      	push	{r4, r5, r6, lr}
 800d5a0:	1e4d      	subs	r5, r1, #1
 800d5a2:	4355      	muls	r5, r2
 800d5a4:	460e      	mov	r6, r1
 800d5a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d5aa:	f001 fa11 	bl	800e9d0 <_malloc_r>
 800d5ae:	4604      	mov	r4, r0
 800d5b0:	b140      	cbz	r0, 800d5c4 <__sfmoreglue+0x28>
 800d5b2:	2100      	movs	r1, #0
 800d5b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d5b8:	300c      	adds	r0, #12
 800d5ba:	60a0      	str	r0, [r4, #8]
 800d5bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d5c0:	f7fd f9be 	bl	800a940 <memset>
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	bd70      	pop	{r4, r5, r6, pc}

0800d5c8 <__sfp_lock_acquire>:
 800d5c8:	4801      	ldr	r0, [pc, #4]	; (800d5d0 <__sfp_lock_acquire+0x8>)
 800d5ca:	f000 bc30 	b.w	800de2e <__retarget_lock_acquire_recursive>
 800d5ce:	bf00      	nop
 800d5d0:	200005a1 	.word	0x200005a1

0800d5d4 <__sfp_lock_release>:
 800d5d4:	4801      	ldr	r0, [pc, #4]	; (800d5dc <__sfp_lock_release+0x8>)
 800d5d6:	f000 bc2b 	b.w	800de30 <__retarget_lock_release_recursive>
 800d5da:	bf00      	nop
 800d5dc:	200005a1 	.word	0x200005a1

0800d5e0 <__sinit_lock_acquire>:
 800d5e0:	4801      	ldr	r0, [pc, #4]	; (800d5e8 <__sinit_lock_acquire+0x8>)
 800d5e2:	f000 bc24 	b.w	800de2e <__retarget_lock_acquire_recursive>
 800d5e6:	bf00      	nop
 800d5e8:	200005a2 	.word	0x200005a2

0800d5ec <__sinit_lock_release>:
 800d5ec:	4801      	ldr	r0, [pc, #4]	; (800d5f4 <__sinit_lock_release+0x8>)
 800d5ee:	f000 bc1f 	b.w	800de30 <__retarget_lock_release_recursive>
 800d5f2:	bf00      	nop
 800d5f4:	200005a2 	.word	0x200005a2

0800d5f8 <__sinit>:
 800d5f8:	b510      	push	{r4, lr}
 800d5fa:	4604      	mov	r4, r0
 800d5fc:	f7ff fff0 	bl	800d5e0 <__sinit_lock_acquire>
 800d600:	69a3      	ldr	r3, [r4, #24]
 800d602:	b11b      	cbz	r3, 800d60c <__sinit+0x14>
 800d604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d608:	f7ff bff0 	b.w	800d5ec <__sinit_lock_release>
 800d60c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d610:	6523      	str	r3, [r4, #80]	; 0x50
 800d612:	4b13      	ldr	r3, [pc, #76]	; (800d660 <__sinit+0x68>)
 800d614:	4a13      	ldr	r2, [pc, #76]	; (800d664 <__sinit+0x6c>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	62a2      	str	r2, [r4, #40]	; 0x28
 800d61a:	42a3      	cmp	r3, r4
 800d61c:	bf08      	it	eq
 800d61e:	2301      	moveq	r3, #1
 800d620:	4620      	mov	r0, r4
 800d622:	bf08      	it	eq
 800d624:	61a3      	streq	r3, [r4, #24]
 800d626:	f000 f81f 	bl	800d668 <__sfp>
 800d62a:	6060      	str	r0, [r4, #4]
 800d62c:	4620      	mov	r0, r4
 800d62e:	f000 f81b 	bl	800d668 <__sfp>
 800d632:	60a0      	str	r0, [r4, #8]
 800d634:	4620      	mov	r0, r4
 800d636:	f000 f817 	bl	800d668 <__sfp>
 800d63a:	2200      	movs	r2, #0
 800d63c:	2104      	movs	r1, #4
 800d63e:	60e0      	str	r0, [r4, #12]
 800d640:	6860      	ldr	r0, [r4, #4]
 800d642:	f7ff ff81 	bl	800d548 <std>
 800d646:	2201      	movs	r2, #1
 800d648:	2109      	movs	r1, #9
 800d64a:	68a0      	ldr	r0, [r4, #8]
 800d64c:	f7ff ff7c 	bl	800d548 <std>
 800d650:	2202      	movs	r2, #2
 800d652:	2112      	movs	r1, #18
 800d654:	68e0      	ldr	r0, [r4, #12]
 800d656:	f7ff ff77 	bl	800d548 <std>
 800d65a:	2301      	movs	r3, #1
 800d65c:	61a3      	str	r3, [r4, #24]
 800d65e:	e7d1      	b.n	800d604 <__sinit+0xc>
 800d660:	08012468 	.word	0x08012468
 800d664:	0800d591 	.word	0x0800d591

0800d668 <__sfp>:
 800d668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d66a:	4607      	mov	r7, r0
 800d66c:	f7ff ffac 	bl	800d5c8 <__sfp_lock_acquire>
 800d670:	4b1e      	ldr	r3, [pc, #120]	; (800d6ec <__sfp+0x84>)
 800d672:	681e      	ldr	r6, [r3, #0]
 800d674:	69b3      	ldr	r3, [r6, #24]
 800d676:	b913      	cbnz	r3, 800d67e <__sfp+0x16>
 800d678:	4630      	mov	r0, r6
 800d67a:	f7ff ffbd 	bl	800d5f8 <__sinit>
 800d67e:	3648      	adds	r6, #72	; 0x48
 800d680:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d684:	3b01      	subs	r3, #1
 800d686:	d503      	bpl.n	800d690 <__sfp+0x28>
 800d688:	6833      	ldr	r3, [r6, #0]
 800d68a:	b30b      	cbz	r3, 800d6d0 <__sfp+0x68>
 800d68c:	6836      	ldr	r6, [r6, #0]
 800d68e:	e7f7      	b.n	800d680 <__sfp+0x18>
 800d690:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d694:	b9d5      	cbnz	r5, 800d6cc <__sfp+0x64>
 800d696:	4b16      	ldr	r3, [pc, #88]	; (800d6f0 <__sfp+0x88>)
 800d698:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d69c:	60e3      	str	r3, [r4, #12]
 800d69e:	6665      	str	r5, [r4, #100]	; 0x64
 800d6a0:	f000 fbc4 	bl	800de2c <__retarget_lock_init_recursive>
 800d6a4:	f7ff ff96 	bl	800d5d4 <__sfp_lock_release>
 800d6a8:	2208      	movs	r2, #8
 800d6aa:	4629      	mov	r1, r5
 800d6ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d6b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d6b4:	6025      	str	r5, [r4, #0]
 800d6b6:	61a5      	str	r5, [r4, #24]
 800d6b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d6bc:	f7fd f940 	bl	800a940 <memset>
 800d6c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d6c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6cc:	3468      	adds	r4, #104	; 0x68
 800d6ce:	e7d9      	b.n	800d684 <__sfp+0x1c>
 800d6d0:	2104      	movs	r1, #4
 800d6d2:	4638      	mov	r0, r7
 800d6d4:	f7ff ff62 	bl	800d59c <__sfmoreglue>
 800d6d8:	4604      	mov	r4, r0
 800d6da:	6030      	str	r0, [r6, #0]
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	d1d5      	bne.n	800d68c <__sfp+0x24>
 800d6e0:	f7ff ff78 	bl	800d5d4 <__sfp_lock_release>
 800d6e4:	230c      	movs	r3, #12
 800d6e6:	603b      	str	r3, [r7, #0]
 800d6e8:	e7ee      	b.n	800d6c8 <__sfp+0x60>
 800d6ea:	bf00      	nop
 800d6ec:	08012468 	.word	0x08012468
 800d6f0:	ffff0001 	.word	0xffff0001

0800d6f4 <fiprintf>:
 800d6f4:	b40e      	push	{r1, r2, r3}
 800d6f6:	b503      	push	{r0, r1, lr}
 800d6f8:	4601      	mov	r1, r0
 800d6fa:	ab03      	add	r3, sp, #12
 800d6fc:	4805      	ldr	r0, [pc, #20]	; (800d714 <fiprintf+0x20>)
 800d6fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800d702:	6800      	ldr	r0, [r0, #0]
 800d704:	9301      	str	r3, [sp, #4]
 800d706:	f001 fb5b 	bl	800edc0 <_vfiprintf_r>
 800d70a:	b002      	add	sp, #8
 800d70c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d710:	b003      	add	sp, #12
 800d712:	4770      	bx	lr
 800d714:	20000014 	.word	0x20000014

0800d718 <_fwalk_reent>:
 800d718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d71c:	4606      	mov	r6, r0
 800d71e:	4688      	mov	r8, r1
 800d720:	2700      	movs	r7, #0
 800d722:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d726:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d72a:	f1b9 0901 	subs.w	r9, r9, #1
 800d72e:	d505      	bpl.n	800d73c <_fwalk_reent+0x24>
 800d730:	6824      	ldr	r4, [r4, #0]
 800d732:	2c00      	cmp	r4, #0
 800d734:	d1f7      	bne.n	800d726 <_fwalk_reent+0xe>
 800d736:	4638      	mov	r0, r7
 800d738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d73c:	89ab      	ldrh	r3, [r5, #12]
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d907      	bls.n	800d752 <_fwalk_reent+0x3a>
 800d742:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d746:	3301      	adds	r3, #1
 800d748:	d003      	beq.n	800d752 <_fwalk_reent+0x3a>
 800d74a:	4629      	mov	r1, r5
 800d74c:	4630      	mov	r0, r6
 800d74e:	47c0      	blx	r8
 800d750:	4307      	orrs	r7, r0
 800d752:	3568      	adds	r5, #104	; 0x68
 800d754:	e7e9      	b.n	800d72a <_fwalk_reent+0x12>

0800d756 <rshift>:
 800d756:	6903      	ldr	r3, [r0, #16]
 800d758:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d75c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d760:	f100 0414 	add.w	r4, r0, #20
 800d764:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d768:	dd46      	ble.n	800d7f8 <rshift+0xa2>
 800d76a:	f011 011f 	ands.w	r1, r1, #31
 800d76e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d772:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d776:	d10c      	bne.n	800d792 <rshift+0x3c>
 800d778:	4629      	mov	r1, r5
 800d77a:	f100 0710 	add.w	r7, r0, #16
 800d77e:	42b1      	cmp	r1, r6
 800d780:	d335      	bcc.n	800d7ee <rshift+0x98>
 800d782:	1a9b      	subs	r3, r3, r2
 800d784:	009b      	lsls	r3, r3, #2
 800d786:	1eea      	subs	r2, r5, #3
 800d788:	4296      	cmp	r6, r2
 800d78a:	bf38      	it	cc
 800d78c:	2300      	movcc	r3, #0
 800d78e:	4423      	add	r3, r4
 800d790:	e015      	b.n	800d7be <rshift+0x68>
 800d792:	46a1      	mov	r9, r4
 800d794:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d798:	f1c1 0820 	rsb	r8, r1, #32
 800d79c:	40cf      	lsrs	r7, r1
 800d79e:	f105 0e04 	add.w	lr, r5, #4
 800d7a2:	4576      	cmp	r6, lr
 800d7a4:	46f4      	mov	ip, lr
 800d7a6:	d816      	bhi.n	800d7d6 <rshift+0x80>
 800d7a8:	1a9a      	subs	r2, r3, r2
 800d7aa:	0092      	lsls	r2, r2, #2
 800d7ac:	3a04      	subs	r2, #4
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	42ae      	cmp	r6, r5
 800d7b2:	bf38      	it	cc
 800d7b4:	2200      	movcc	r2, #0
 800d7b6:	18a3      	adds	r3, r4, r2
 800d7b8:	50a7      	str	r7, [r4, r2]
 800d7ba:	b107      	cbz	r7, 800d7be <rshift+0x68>
 800d7bc:	3304      	adds	r3, #4
 800d7be:	42a3      	cmp	r3, r4
 800d7c0:	eba3 0204 	sub.w	r2, r3, r4
 800d7c4:	bf08      	it	eq
 800d7c6:	2300      	moveq	r3, #0
 800d7c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7cc:	6102      	str	r2, [r0, #16]
 800d7ce:	bf08      	it	eq
 800d7d0:	6143      	streq	r3, [r0, #20]
 800d7d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7d6:	f8dc c000 	ldr.w	ip, [ip]
 800d7da:	fa0c fc08 	lsl.w	ip, ip, r8
 800d7de:	ea4c 0707 	orr.w	r7, ip, r7
 800d7e2:	f849 7b04 	str.w	r7, [r9], #4
 800d7e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d7ea:	40cf      	lsrs	r7, r1
 800d7ec:	e7d9      	b.n	800d7a2 <rshift+0x4c>
 800d7ee:	f851 cb04 	ldr.w	ip, [r1], #4
 800d7f2:	f847 cf04 	str.w	ip, [r7, #4]!
 800d7f6:	e7c2      	b.n	800d77e <rshift+0x28>
 800d7f8:	4623      	mov	r3, r4
 800d7fa:	e7e0      	b.n	800d7be <rshift+0x68>

0800d7fc <__hexdig_fun>:
 800d7fc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d800:	2b09      	cmp	r3, #9
 800d802:	d802      	bhi.n	800d80a <__hexdig_fun+0xe>
 800d804:	3820      	subs	r0, #32
 800d806:	b2c0      	uxtb	r0, r0
 800d808:	4770      	bx	lr
 800d80a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d80e:	2b05      	cmp	r3, #5
 800d810:	d801      	bhi.n	800d816 <__hexdig_fun+0x1a>
 800d812:	3847      	subs	r0, #71	; 0x47
 800d814:	e7f7      	b.n	800d806 <__hexdig_fun+0xa>
 800d816:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d81a:	2b05      	cmp	r3, #5
 800d81c:	d801      	bhi.n	800d822 <__hexdig_fun+0x26>
 800d81e:	3827      	subs	r0, #39	; 0x27
 800d820:	e7f1      	b.n	800d806 <__hexdig_fun+0xa>
 800d822:	2000      	movs	r0, #0
 800d824:	4770      	bx	lr
	...

0800d828 <__gethex>:
 800d828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d82c:	b08b      	sub	sp, #44	; 0x2c
 800d82e:	9305      	str	r3, [sp, #20]
 800d830:	4bb2      	ldr	r3, [pc, #712]	; (800dafc <__gethex+0x2d4>)
 800d832:	9002      	str	r0, [sp, #8]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	468b      	mov	fp, r1
 800d838:	4618      	mov	r0, r3
 800d83a:	4690      	mov	r8, r2
 800d83c:	9303      	str	r3, [sp, #12]
 800d83e:	f7f2 fcf3 	bl	8000228 <strlen>
 800d842:	4682      	mov	sl, r0
 800d844:	9b03      	ldr	r3, [sp, #12]
 800d846:	f8db 2000 	ldr.w	r2, [fp]
 800d84a:	4403      	add	r3, r0
 800d84c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d850:	9306      	str	r3, [sp, #24]
 800d852:	1c93      	adds	r3, r2, #2
 800d854:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d858:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d85c:	32fe      	adds	r2, #254	; 0xfe
 800d85e:	18d1      	adds	r1, r2, r3
 800d860:	461f      	mov	r7, r3
 800d862:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d866:	9101      	str	r1, [sp, #4]
 800d868:	2830      	cmp	r0, #48	; 0x30
 800d86a:	d0f8      	beq.n	800d85e <__gethex+0x36>
 800d86c:	f7ff ffc6 	bl	800d7fc <__hexdig_fun>
 800d870:	4604      	mov	r4, r0
 800d872:	2800      	cmp	r0, #0
 800d874:	d13a      	bne.n	800d8ec <__gethex+0xc4>
 800d876:	4652      	mov	r2, sl
 800d878:	4638      	mov	r0, r7
 800d87a:	9903      	ldr	r1, [sp, #12]
 800d87c:	f001 fc29 	bl	800f0d2 <strncmp>
 800d880:	4605      	mov	r5, r0
 800d882:	2800      	cmp	r0, #0
 800d884:	d166      	bne.n	800d954 <__gethex+0x12c>
 800d886:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d88a:	eb07 060a 	add.w	r6, r7, sl
 800d88e:	f7ff ffb5 	bl	800d7fc <__hexdig_fun>
 800d892:	2800      	cmp	r0, #0
 800d894:	d060      	beq.n	800d958 <__gethex+0x130>
 800d896:	4633      	mov	r3, r6
 800d898:	7818      	ldrb	r0, [r3, #0]
 800d89a:	461f      	mov	r7, r3
 800d89c:	2830      	cmp	r0, #48	; 0x30
 800d89e:	f103 0301 	add.w	r3, r3, #1
 800d8a2:	d0f9      	beq.n	800d898 <__gethex+0x70>
 800d8a4:	f7ff ffaa 	bl	800d7fc <__hexdig_fun>
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	fab0 f480 	clz	r4, r0
 800d8ae:	4635      	mov	r5, r6
 800d8b0:	0964      	lsrs	r4, r4, #5
 800d8b2:	9301      	str	r3, [sp, #4]
 800d8b4:	463a      	mov	r2, r7
 800d8b6:	4616      	mov	r6, r2
 800d8b8:	7830      	ldrb	r0, [r6, #0]
 800d8ba:	3201      	adds	r2, #1
 800d8bc:	f7ff ff9e 	bl	800d7fc <__hexdig_fun>
 800d8c0:	2800      	cmp	r0, #0
 800d8c2:	d1f8      	bne.n	800d8b6 <__gethex+0x8e>
 800d8c4:	4652      	mov	r2, sl
 800d8c6:	4630      	mov	r0, r6
 800d8c8:	9903      	ldr	r1, [sp, #12]
 800d8ca:	f001 fc02 	bl	800f0d2 <strncmp>
 800d8ce:	b980      	cbnz	r0, 800d8f2 <__gethex+0xca>
 800d8d0:	b94d      	cbnz	r5, 800d8e6 <__gethex+0xbe>
 800d8d2:	eb06 050a 	add.w	r5, r6, sl
 800d8d6:	462a      	mov	r2, r5
 800d8d8:	4616      	mov	r6, r2
 800d8da:	7830      	ldrb	r0, [r6, #0]
 800d8dc:	3201      	adds	r2, #1
 800d8de:	f7ff ff8d 	bl	800d7fc <__hexdig_fun>
 800d8e2:	2800      	cmp	r0, #0
 800d8e4:	d1f8      	bne.n	800d8d8 <__gethex+0xb0>
 800d8e6:	1bad      	subs	r5, r5, r6
 800d8e8:	00ad      	lsls	r5, r5, #2
 800d8ea:	e004      	b.n	800d8f6 <__gethex+0xce>
 800d8ec:	2400      	movs	r4, #0
 800d8ee:	4625      	mov	r5, r4
 800d8f0:	e7e0      	b.n	800d8b4 <__gethex+0x8c>
 800d8f2:	2d00      	cmp	r5, #0
 800d8f4:	d1f7      	bne.n	800d8e6 <__gethex+0xbe>
 800d8f6:	7833      	ldrb	r3, [r6, #0]
 800d8f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d8fc:	2b50      	cmp	r3, #80	; 0x50
 800d8fe:	d139      	bne.n	800d974 <__gethex+0x14c>
 800d900:	7873      	ldrb	r3, [r6, #1]
 800d902:	2b2b      	cmp	r3, #43	; 0x2b
 800d904:	d02a      	beq.n	800d95c <__gethex+0x134>
 800d906:	2b2d      	cmp	r3, #45	; 0x2d
 800d908:	d02c      	beq.n	800d964 <__gethex+0x13c>
 800d90a:	f04f 0900 	mov.w	r9, #0
 800d90e:	1c71      	adds	r1, r6, #1
 800d910:	7808      	ldrb	r0, [r1, #0]
 800d912:	f7ff ff73 	bl	800d7fc <__hexdig_fun>
 800d916:	1e43      	subs	r3, r0, #1
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	2b18      	cmp	r3, #24
 800d91c:	d82a      	bhi.n	800d974 <__gethex+0x14c>
 800d91e:	f1a0 0210 	sub.w	r2, r0, #16
 800d922:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d926:	f7ff ff69 	bl	800d7fc <__hexdig_fun>
 800d92a:	1e43      	subs	r3, r0, #1
 800d92c:	b2db      	uxtb	r3, r3
 800d92e:	2b18      	cmp	r3, #24
 800d930:	d91b      	bls.n	800d96a <__gethex+0x142>
 800d932:	f1b9 0f00 	cmp.w	r9, #0
 800d936:	d000      	beq.n	800d93a <__gethex+0x112>
 800d938:	4252      	negs	r2, r2
 800d93a:	4415      	add	r5, r2
 800d93c:	f8cb 1000 	str.w	r1, [fp]
 800d940:	b1d4      	cbz	r4, 800d978 <__gethex+0x150>
 800d942:	9b01      	ldr	r3, [sp, #4]
 800d944:	2b00      	cmp	r3, #0
 800d946:	bf14      	ite	ne
 800d948:	2700      	movne	r7, #0
 800d94a:	2706      	moveq	r7, #6
 800d94c:	4638      	mov	r0, r7
 800d94e:	b00b      	add	sp, #44	; 0x2c
 800d950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d954:	463e      	mov	r6, r7
 800d956:	4625      	mov	r5, r4
 800d958:	2401      	movs	r4, #1
 800d95a:	e7cc      	b.n	800d8f6 <__gethex+0xce>
 800d95c:	f04f 0900 	mov.w	r9, #0
 800d960:	1cb1      	adds	r1, r6, #2
 800d962:	e7d5      	b.n	800d910 <__gethex+0xe8>
 800d964:	f04f 0901 	mov.w	r9, #1
 800d968:	e7fa      	b.n	800d960 <__gethex+0x138>
 800d96a:	230a      	movs	r3, #10
 800d96c:	fb03 0202 	mla	r2, r3, r2, r0
 800d970:	3a10      	subs	r2, #16
 800d972:	e7d6      	b.n	800d922 <__gethex+0xfa>
 800d974:	4631      	mov	r1, r6
 800d976:	e7e1      	b.n	800d93c <__gethex+0x114>
 800d978:	4621      	mov	r1, r4
 800d97a:	1bf3      	subs	r3, r6, r7
 800d97c:	3b01      	subs	r3, #1
 800d97e:	2b07      	cmp	r3, #7
 800d980:	dc0a      	bgt.n	800d998 <__gethex+0x170>
 800d982:	9802      	ldr	r0, [sp, #8]
 800d984:	f000 faf0 	bl	800df68 <_Balloc>
 800d988:	4604      	mov	r4, r0
 800d98a:	b940      	cbnz	r0, 800d99e <__gethex+0x176>
 800d98c:	4602      	mov	r2, r0
 800d98e:	21de      	movs	r1, #222	; 0xde
 800d990:	4b5b      	ldr	r3, [pc, #364]	; (800db00 <__gethex+0x2d8>)
 800d992:	485c      	ldr	r0, [pc, #368]	; (800db04 <__gethex+0x2dc>)
 800d994:	f7fe fe82 	bl	800c69c <__assert_func>
 800d998:	3101      	adds	r1, #1
 800d99a:	105b      	asrs	r3, r3, #1
 800d99c:	e7ef      	b.n	800d97e <__gethex+0x156>
 800d99e:	f04f 0b00 	mov.w	fp, #0
 800d9a2:	f100 0914 	add.w	r9, r0, #20
 800d9a6:	f1ca 0301 	rsb	r3, sl, #1
 800d9aa:	f8cd 9010 	str.w	r9, [sp, #16]
 800d9ae:	f8cd b004 	str.w	fp, [sp, #4]
 800d9b2:	9308      	str	r3, [sp, #32]
 800d9b4:	42b7      	cmp	r7, r6
 800d9b6:	d33f      	bcc.n	800da38 <__gethex+0x210>
 800d9b8:	9f04      	ldr	r7, [sp, #16]
 800d9ba:	9b01      	ldr	r3, [sp, #4]
 800d9bc:	f847 3b04 	str.w	r3, [r7], #4
 800d9c0:	eba7 0709 	sub.w	r7, r7, r9
 800d9c4:	10bf      	asrs	r7, r7, #2
 800d9c6:	6127      	str	r7, [r4, #16]
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f000 fbbf 	bl	800e14c <__hi0bits>
 800d9ce:	017f      	lsls	r7, r7, #5
 800d9d0:	f8d8 6000 	ldr.w	r6, [r8]
 800d9d4:	1a3f      	subs	r7, r7, r0
 800d9d6:	42b7      	cmp	r7, r6
 800d9d8:	dd62      	ble.n	800daa0 <__gethex+0x278>
 800d9da:	1bbf      	subs	r7, r7, r6
 800d9dc:	4639      	mov	r1, r7
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f000 ff59 	bl	800e896 <__any_on>
 800d9e4:	4682      	mov	sl, r0
 800d9e6:	b1a8      	cbz	r0, 800da14 <__gethex+0x1ec>
 800d9e8:	f04f 0a01 	mov.w	sl, #1
 800d9ec:	1e7b      	subs	r3, r7, #1
 800d9ee:	1159      	asrs	r1, r3, #5
 800d9f0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d9f4:	f003 021f 	and.w	r2, r3, #31
 800d9f8:	fa0a f202 	lsl.w	r2, sl, r2
 800d9fc:	420a      	tst	r2, r1
 800d9fe:	d009      	beq.n	800da14 <__gethex+0x1ec>
 800da00:	4553      	cmp	r3, sl
 800da02:	dd05      	ble.n	800da10 <__gethex+0x1e8>
 800da04:	4620      	mov	r0, r4
 800da06:	1eb9      	subs	r1, r7, #2
 800da08:	f000 ff45 	bl	800e896 <__any_on>
 800da0c:	2800      	cmp	r0, #0
 800da0e:	d144      	bne.n	800da9a <__gethex+0x272>
 800da10:	f04f 0a02 	mov.w	sl, #2
 800da14:	4639      	mov	r1, r7
 800da16:	4620      	mov	r0, r4
 800da18:	f7ff fe9d 	bl	800d756 <rshift>
 800da1c:	443d      	add	r5, r7
 800da1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da22:	42ab      	cmp	r3, r5
 800da24:	da4a      	bge.n	800dabc <__gethex+0x294>
 800da26:	4621      	mov	r1, r4
 800da28:	9802      	ldr	r0, [sp, #8]
 800da2a:	f000 fadd 	bl	800dfe8 <_Bfree>
 800da2e:	2300      	movs	r3, #0
 800da30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da32:	27a3      	movs	r7, #163	; 0xa3
 800da34:	6013      	str	r3, [r2, #0]
 800da36:	e789      	b.n	800d94c <__gethex+0x124>
 800da38:	1e73      	subs	r3, r6, #1
 800da3a:	9a06      	ldr	r2, [sp, #24]
 800da3c:	9307      	str	r3, [sp, #28]
 800da3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da42:	4293      	cmp	r3, r2
 800da44:	d019      	beq.n	800da7a <__gethex+0x252>
 800da46:	f1bb 0f20 	cmp.w	fp, #32
 800da4a:	d107      	bne.n	800da5c <__gethex+0x234>
 800da4c:	9b04      	ldr	r3, [sp, #16]
 800da4e:	9a01      	ldr	r2, [sp, #4]
 800da50:	f843 2b04 	str.w	r2, [r3], #4
 800da54:	9304      	str	r3, [sp, #16]
 800da56:	2300      	movs	r3, #0
 800da58:	469b      	mov	fp, r3
 800da5a:	9301      	str	r3, [sp, #4]
 800da5c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800da60:	f7ff fecc 	bl	800d7fc <__hexdig_fun>
 800da64:	9b01      	ldr	r3, [sp, #4]
 800da66:	f000 000f 	and.w	r0, r0, #15
 800da6a:	fa00 f00b 	lsl.w	r0, r0, fp
 800da6e:	4303      	orrs	r3, r0
 800da70:	9301      	str	r3, [sp, #4]
 800da72:	f10b 0b04 	add.w	fp, fp, #4
 800da76:	9b07      	ldr	r3, [sp, #28]
 800da78:	e00d      	b.n	800da96 <__gethex+0x26e>
 800da7a:	9a08      	ldr	r2, [sp, #32]
 800da7c:	1e73      	subs	r3, r6, #1
 800da7e:	4413      	add	r3, r2
 800da80:	42bb      	cmp	r3, r7
 800da82:	d3e0      	bcc.n	800da46 <__gethex+0x21e>
 800da84:	4618      	mov	r0, r3
 800da86:	4652      	mov	r2, sl
 800da88:	9903      	ldr	r1, [sp, #12]
 800da8a:	9309      	str	r3, [sp, #36]	; 0x24
 800da8c:	f001 fb21 	bl	800f0d2 <strncmp>
 800da90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da92:	2800      	cmp	r0, #0
 800da94:	d1d7      	bne.n	800da46 <__gethex+0x21e>
 800da96:	461e      	mov	r6, r3
 800da98:	e78c      	b.n	800d9b4 <__gethex+0x18c>
 800da9a:	f04f 0a03 	mov.w	sl, #3
 800da9e:	e7b9      	b.n	800da14 <__gethex+0x1ec>
 800daa0:	da09      	bge.n	800dab6 <__gethex+0x28e>
 800daa2:	1bf7      	subs	r7, r6, r7
 800daa4:	4621      	mov	r1, r4
 800daa6:	463a      	mov	r2, r7
 800daa8:	9802      	ldr	r0, [sp, #8]
 800daaa:	f000 fcb5 	bl	800e418 <__lshift>
 800daae:	4604      	mov	r4, r0
 800dab0:	1bed      	subs	r5, r5, r7
 800dab2:	f100 0914 	add.w	r9, r0, #20
 800dab6:	f04f 0a00 	mov.w	sl, #0
 800daba:	e7b0      	b.n	800da1e <__gethex+0x1f6>
 800dabc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dac0:	42a8      	cmp	r0, r5
 800dac2:	dd72      	ble.n	800dbaa <__gethex+0x382>
 800dac4:	1b45      	subs	r5, r0, r5
 800dac6:	42ae      	cmp	r6, r5
 800dac8:	dc35      	bgt.n	800db36 <__gethex+0x30e>
 800daca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dace:	2b02      	cmp	r3, #2
 800dad0:	d029      	beq.n	800db26 <__gethex+0x2fe>
 800dad2:	2b03      	cmp	r3, #3
 800dad4:	d02b      	beq.n	800db2e <__gethex+0x306>
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d11c      	bne.n	800db14 <__gethex+0x2ec>
 800dada:	42ae      	cmp	r6, r5
 800dadc:	d11a      	bne.n	800db14 <__gethex+0x2ec>
 800dade:	2e01      	cmp	r6, #1
 800dae0:	d112      	bne.n	800db08 <__gethex+0x2e0>
 800dae2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dae6:	9a05      	ldr	r2, [sp, #20]
 800dae8:	2762      	movs	r7, #98	; 0x62
 800daea:	6013      	str	r3, [r2, #0]
 800daec:	2301      	movs	r3, #1
 800daee:	6123      	str	r3, [r4, #16]
 800daf0:	f8c9 3000 	str.w	r3, [r9]
 800daf4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800daf6:	601c      	str	r4, [r3, #0]
 800daf8:	e728      	b.n	800d94c <__gethex+0x124>
 800dafa:	bf00      	nop
 800dafc:	08012790 	.word	0x08012790
 800db00:	080126b4 	.word	0x080126b4
 800db04:	08012728 	.word	0x08012728
 800db08:	4620      	mov	r0, r4
 800db0a:	1e71      	subs	r1, r6, #1
 800db0c:	f000 fec3 	bl	800e896 <__any_on>
 800db10:	2800      	cmp	r0, #0
 800db12:	d1e6      	bne.n	800dae2 <__gethex+0x2ba>
 800db14:	4621      	mov	r1, r4
 800db16:	9802      	ldr	r0, [sp, #8]
 800db18:	f000 fa66 	bl	800dfe8 <_Bfree>
 800db1c:	2300      	movs	r3, #0
 800db1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db20:	2750      	movs	r7, #80	; 0x50
 800db22:	6013      	str	r3, [r2, #0]
 800db24:	e712      	b.n	800d94c <__gethex+0x124>
 800db26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d1f3      	bne.n	800db14 <__gethex+0x2ec>
 800db2c:	e7d9      	b.n	800dae2 <__gethex+0x2ba>
 800db2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db30:	2b00      	cmp	r3, #0
 800db32:	d1d6      	bne.n	800dae2 <__gethex+0x2ba>
 800db34:	e7ee      	b.n	800db14 <__gethex+0x2ec>
 800db36:	1e6f      	subs	r7, r5, #1
 800db38:	f1ba 0f00 	cmp.w	sl, #0
 800db3c:	d132      	bne.n	800dba4 <__gethex+0x37c>
 800db3e:	b127      	cbz	r7, 800db4a <__gethex+0x322>
 800db40:	4639      	mov	r1, r7
 800db42:	4620      	mov	r0, r4
 800db44:	f000 fea7 	bl	800e896 <__any_on>
 800db48:	4682      	mov	sl, r0
 800db4a:	2101      	movs	r1, #1
 800db4c:	117b      	asrs	r3, r7, #5
 800db4e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800db52:	f007 071f 	and.w	r7, r7, #31
 800db56:	fa01 f707 	lsl.w	r7, r1, r7
 800db5a:	421f      	tst	r7, r3
 800db5c:	f04f 0702 	mov.w	r7, #2
 800db60:	4629      	mov	r1, r5
 800db62:	4620      	mov	r0, r4
 800db64:	bf18      	it	ne
 800db66:	f04a 0a02 	orrne.w	sl, sl, #2
 800db6a:	1b76      	subs	r6, r6, r5
 800db6c:	f7ff fdf3 	bl	800d756 <rshift>
 800db70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800db74:	f1ba 0f00 	cmp.w	sl, #0
 800db78:	d048      	beq.n	800dc0c <__gethex+0x3e4>
 800db7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db7e:	2b02      	cmp	r3, #2
 800db80:	d015      	beq.n	800dbae <__gethex+0x386>
 800db82:	2b03      	cmp	r3, #3
 800db84:	d017      	beq.n	800dbb6 <__gethex+0x38e>
 800db86:	2b01      	cmp	r3, #1
 800db88:	d109      	bne.n	800db9e <__gethex+0x376>
 800db8a:	f01a 0f02 	tst.w	sl, #2
 800db8e:	d006      	beq.n	800db9e <__gethex+0x376>
 800db90:	f8d9 0000 	ldr.w	r0, [r9]
 800db94:	ea4a 0a00 	orr.w	sl, sl, r0
 800db98:	f01a 0f01 	tst.w	sl, #1
 800db9c:	d10e      	bne.n	800dbbc <__gethex+0x394>
 800db9e:	f047 0710 	orr.w	r7, r7, #16
 800dba2:	e033      	b.n	800dc0c <__gethex+0x3e4>
 800dba4:	f04f 0a01 	mov.w	sl, #1
 800dba8:	e7cf      	b.n	800db4a <__gethex+0x322>
 800dbaa:	2701      	movs	r7, #1
 800dbac:	e7e2      	b.n	800db74 <__gethex+0x34c>
 800dbae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbb0:	f1c3 0301 	rsb	r3, r3, #1
 800dbb4:	9315      	str	r3, [sp, #84]	; 0x54
 800dbb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d0f0      	beq.n	800db9e <__gethex+0x376>
 800dbbc:	f04f 0c00 	mov.w	ip, #0
 800dbc0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbc4:	f104 0314 	add.w	r3, r4, #20
 800dbc8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbcc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbd6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbda:	d01c      	beq.n	800dc16 <__gethex+0x3ee>
 800dbdc:	3201      	adds	r2, #1
 800dbde:	6002      	str	r2, [r0, #0]
 800dbe0:	2f02      	cmp	r7, #2
 800dbe2:	f104 0314 	add.w	r3, r4, #20
 800dbe6:	d13d      	bne.n	800dc64 <__gethex+0x43c>
 800dbe8:	f8d8 2000 	ldr.w	r2, [r8]
 800dbec:	3a01      	subs	r2, #1
 800dbee:	42b2      	cmp	r2, r6
 800dbf0:	d10a      	bne.n	800dc08 <__gethex+0x3e0>
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	1171      	asrs	r1, r6, #5
 800dbf6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dbfa:	f006 061f 	and.w	r6, r6, #31
 800dbfe:	fa02 f606 	lsl.w	r6, r2, r6
 800dc02:	421e      	tst	r6, r3
 800dc04:	bf18      	it	ne
 800dc06:	4617      	movne	r7, r2
 800dc08:	f047 0720 	orr.w	r7, r7, #32
 800dc0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc0e:	601c      	str	r4, [r3, #0]
 800dc10:	9b05      	ldr	r3, [sp, #20]
 800dc12:	601d      	str	r5, [r3, #0]
 800dc14:	e69a      	b.n	800d94c <__gethex+0x124>
 800dc16:	4299      	cmp	r1, r3
 800dc18:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc1c:	d8d8      	bhi.n	800dbd0 <__gethex+0x3a8>
 800dc1e:	68a3      	ldr	r3, [r4, #8]
 800dc20:	459b      	cmp	fp, r3
 800dc22:	db17      	blt.n	800dc54 <__gethex+0x42c>
 800dc24:	6861      	ldr	r1, [r4, #4]
 800dc26:	9802      	ldr	r0, [sp, #8]
 800dc28:	3101      	adds	r1, #1
 800dc2a:	f000 f99d 	bl	800df68 <_Balloc>
 800dc2e:	4681      	mov	r9, r0
 800dc30:	b918      	cbnz	r0, 800dc3a <__gethex+0x412>
 800dc32:	4602      	mov	r2, r0
 800dc34:	2184      	movs	r1, #132	; 0x84
 800dc36:	4b19      	ldr	r3, [pc, #100]	; (800dc9c <__gethex+0x474>)
 800dc38:	e6ab      	b.n	800d992 <__gethex+0x16a>
 800dc3a:	6922      	ldr	r2, [r4, #16]
 800dc3c:	f104 010c 	add.w	r1, r4, #12
 800dc40:	3202      	adds	r2, #2
 800dc42:	0092      	lsls	r2, r2, #2
 800dc44:	300c      	adds	r0, #12
 800dc46:	f000 f981 	bl	800df4c <memcpy>
 800dc4a:	4621      	mov	r1, r4
 800dc4c:	9802      	ldr	r0, [sp, #8]
 800dc4e:	f000 f9cb 	bl	800dfe8 <_Bfree>
 800dc52:	464c      	mov	r4, r9
 800dc54:	6923      	ldr	r3, [r4, #16]
 800dc56:	1c5a      	adds	r2, r3, #1
 800dc58:	6122      	str	r2, [r4, #16]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc60:	615a      	str	r2, [r3, #20]
 800dc62:	e7bd      	b.n	800dbe0 <__gethex+0x3b8>
 800dc64:	6922      	ldr	r2, [r4, #16]
 800dc66:	455a      	cmp	r2, fp
 800dc68:	dd0b      	ble.n	800dc82 <__gethex+0x45a>
 800dc6a:	2101      	movs	r1, #1
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	f7ff fd72 	bl	800d756 <rshift>
 800dc72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc76:	3501      	adds	r5, #1
 800dc78:	42ab      	cmp	r3, r5
 800dc7a:	f6ff aed4 	blt.w	800da26 <__gethex+0x1fe>
 800dc7e:	2701      	movs	r7, #1
 800dc80:	e7c2      	b.n	800dc08 <__gethex+0x3e0>
 800dc82:	f016 061f 	ands.w	r6, r6, #31
 800dc86:	d0fa      	beq.n	800dc7e <__gethex+0x456>
 800dc88:	4453      	add	r3, sl
 800dc8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dc8e:	f000 fa5d 	bl	800e14c <__hi0bits>
 800dc92:	f1c6 0620 	rsb	r6, r6, #32
 800dc96:	42b0      	cmp	r0, r6
 800dc98:	dbe7      	blt.n	800dc6a <__gethex+0x442>
 800dc9a:	e7f0      	b.n	800dc7e <__gethex+0x456>
 800dc9c:	080126b4 	.word	0x080126b4

0800dca0 <L_shift>:
 800dca0:	f1c2 0208 	rsb	r2, r2, #8
 800dca4:	0092      	lsls	r2, r2, #2
 800dca6:	b570      	push	{r4, r5, r6, lr}
 800dca8:	f1c2 0620 	rsb	r6, r2, #32
 800dcac:	6843      	ldr	r3, [r0, #4]
 800dcae:	6804      	ldr	r4, [r0, #0]
 800dcb0:	fa03 f506 	lsl.w	r5, r3, r6
 800dcb4:	432c      	orrs	r4, r5
 800dcb6:	40d3      	lsrs	r3, r2
 800dcb8:	6004      	str	r4, [r0, #0]
 800dcba:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcbe:	4288      	cmp	r0, r1
 800dcc0:	d3f4      	bcc.n	800dcac <L_shift+0xc>
 800dcc2:	bd70      	pop	{r4, r5, r6, pc}

0800dcc4 <__match>:
 800dcc4:	b530      	push	{r4, r5, lr}
 800dcc6:	6803      	ldr	r3, [r0, #0]
 800dcc8:	3301      	adds	r3, #1
 800dcca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcce:	b914      	cbnz	r4, 800dcd6 <__match+0x12>
 800dcd0:	6003      	str	r3, [r0, #0]
 800dcd2:	2001      	movs	r0, #1
 800dcd4:	bd30      	pop	{r4, r5, pc}
 800dcd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcda:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dcde:	2d19      	cmp	r5, #25
 800dce0:	bf98      	it	ls
 800dce2:	3220      	addls	r2, #32
 800dce4:	42a2      	cmp	r2, r4
 800dce6:	d0f0      	beq.n	800dcca <__match+0x6>
 800dce8:	2000      	movs	r0, #0
 800dcea:	e7f3      	b.n	800dcd4 <__match+0x10>

0800dcec <__hexnan>:
 800dcec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf0:	2500      	movs	r5, #0
 800dcf2:	680b      	ldr	r3, [r1, #0]
 800dcf4:	4682      	mov	sl, r0
 800dcf6:	115e      	asrs	r6, r3, #5
 800dcf8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dcfc:	f013 031f 	ands.w	r3, r3, #31
 800dd00:	bf18      	it	ne
 800dd02:	3604      	addne	r6, #4
 800dd04:	1f37      	subs	r7, r6, #4
 800dd06:	46b9      	mov	r9, r7
 800dd08:	463c      	mov	r4, r7
 800dd0a:	46ab      	mov	fp, r5
 800dd0c:	b087      	sub	sp, #28
 800dd0e:	4690      	mov	r8, r2
 800dd10:	6802      	ldr	r2, [r0, #0]
 800dd12:	9301      	str	r3, [sp, #4]
 800dd14:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd18:	9502      	str	r5, [sp, #8]
 800dd1a:	7851      	ldrb	r1, [r2, #1]
 800dd1c:	1c53      	adds	r3, r2, #1
 800dd1e:	9303      	str	r3, [sp, #12]
 800dd20:	b341      	cbz	r1, 800dd74 <__hexnan+0x88>
 800dd22:	4608      	mov	r0, r1
 800dd24:	9205      	str	r2, [sp, #20]
 800dd26:	9104      	str	r1, [sp, #16]
 800dd28:	f7ff fd68 	bl	800d7fc <__hexdig_fun>
 800dd2c:	2800      	cmp	r0, #0
 800dd2e:	d14f      	bne.n	800ddd0 <__hexnan+0xe4>
 800dd30:	9904      	ldr	r1, [sp, #16]
 800dd32:	9a05      	ldr	r2, [sp, #20]
 800dd34:	2920      	cmp	r1, #32
 800dd36:	d818      	bhi.n	800dd6a <__hexnan+0x7e>
 800dd38:	9b02      	ldr	r3, [sp, #8]
 800dd3a:	459b      	cmp	fp, r3
 800dd3c:	dd13      	ble.n	800dd66 <__hexnan+0x7a>
 800dd3e:	454c      	cmp	r4, r9
 800dd40:	d206      	bcs.n	800dd50 <__hexnan+0x64>
 800dd42:	2d07      	cmp	r5, #7
 800dd44:	dc04      	bgt.n	800dd50 <__hexnan+0x64>
 800dd46:	462a      	mov	r2, r5
 800dd48:	4649      	mov	r1, r9
 800dd4a:	4620      	mov	r0, r4
 800dd4c:	f7ff ffa8 	bl	800dca0 <L_shift>
 800dd50:	4544      	cmp	r4, r8
 800dd52:	d950      	bls.n	800ddf6 <__hexnan+0x10a>
 800dd54:	2300      	movs	r3, #0
 800dd56:	f1a4 0904 	sub.w	r9, r4, #4
 800dd5a:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd5e:	461d      	mov	r5, r3
 800dd60:	464c      	mov	r4, r9
 800dd62:	f8cd b008 	str.w	fp, [sp, #8]
 800dd66:	9a03      	ldr	r2, [sp, #12]
 800dd68:	e7d7      	b.n	800dd1a <__hexnan+0x2e>
 800dd6a:	2929      	cmp	r1, #41	; 0x29
 800dd6c:	d156      	bne.n	800de1c <__hexnan+0x130>
 800dd6e:	3202      	adds	r2, #2
 800dd70:	f8ca 2000 	str.w	r2, [sl]
 800dd74:	f1bb 0f00 	cmp.w	fp, #0
 800dd78:	d050      	beq.n	800de1c <__hexnan+0x130>
 800dd7a:	454c      	cmp	r4, r9
 800dd7c:	d206      	bcs.n	800dd8c <__hexnan+0xa0>
 800dd7e:	2d07      	cmp	r5, #7
 800dd80:	dc04      	bgt.n	800dd8c <__hexnan+0xa0>
 800dd82:	462a      	mov	r2, r5
 800dd84:	4649      	mov	r1, r9
 800dd86:	4620      	mov	r0, r4
 800dd88:	f7ff ff8a 	bl	800dca0 <L_shift>
 800dd8c:	4544      	cmp	r4, r8
 800dd8e:	d934      	bls.n	800ddfa <__hexnan+0x10e>
 800dd90:	4623      	mov	r3, r4
 800dd92:	f1a8 0204 	sub.w	r2, r8, #4
 800dd96:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd9a:	429f      	cmp	r7, r3
 800dd9c:	f842 1f04 	str.w	r1, [r2, #4]!
 800dda0:	d2f9      	bcs.n	800dd96 <__hexnan+0xaa>
 800dda2:	1b3b      	subs	r3, r7, r4
 800dda4:	f023 0303 	bic.w	r3, r3, #3
 800dda8:	3304      	adds	r3, #4
 800ddaa:	3401      	adds	r4, #1
 800ddac:	3e03      	subs	r6, #3
 800ddae:	42b4      	cmp	r4, r6
 800ddb0:	bf88      	it	hi
 800ddb2:	2304      	movhi	r3, #4
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	4443      	add	r3, r8
 800ddb8:	f843 2b04 	str.w	r2, [r3], #4
 800ddbc:	429f      	cmp	r7, r3
 800ddbe:	d2fb      	bcs.n	800ddb8 <__hexnan+0xcc>
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	b91b      	cbnz	r3, 800ddcc <__hexnan+0xe0>
 800ddc4:	4547      	cmp	r7, r8
 800ddc6:	d127      	bne.n	800de18 <__hexnan+0x12c>
 800ddc8:	2301      	movs	r3, #1
 800ddca:	603b      	str	r3, [r7, #0]
 800ddcc:	2005      	movs	r0, #5
 800ddce:	e026      	b.n	800de1e <__hexnan+0x132>
 800ddd0:	3501      	adds	r5, #1
 800ddd2:	2d08      	cmp	r5, #8
 800ddd4:	f10b 0b01 	add.w	fp, fp, #1
 800ddd8:	dd06      	ble.n	800dde8 <__hexnan+0xfc>
 800ddda:	4544      	cmp	r4, r8
 800dddc:	d9c3      	bls.n	800dd66 <__hexnan+0x7a>
 800ddde:	2300      	movs	r3, #0
 800dde0:	2501      	movs	r5, #1
 800dde2:	f844 3c04 	str.w	r3, [r4, #-4]
 800dde6:	3c04      	subs	r4, #4
 800dde8:	6822      	ldr	r2, [r4, #0]
 800ddea:	f000 000f 	and.w	r0, r0, #15
 800ddee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ddf2:	6022      	str	r2, [r4, #0]
 800ddf4:	e7b7      	b.n	800dd66 <__hexnan+0x7a>
 800ddf6:	2508      	movs	r5, #8
 800ddf8:	e7b5      	b.n	800dd66 <__hexnan+0x7a>
 800ddfa:	9b01      	ldr	r3, [sp, #4]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d0df      	beq.n	800ddc0 <__hexnan+0xd4>
 800de00:	f04f 32ff 	mov.w	r2, #4294967295
 800de04:	f1c3 0320 	rsb	r3, r3, #32
 800de08:	fa22 f303 	lsr.w	r3, r2, r3
 800de0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800de10:	401a      	ands	r2, r3
 800de12:	f846 2c04 	str.w	r2, [r6, #-4]
 800de16:	e7d3      	b.n	800ddc0 <__hexnan+0xd4>
 800de18:	3f04      	subs	r7, #4
 800de1a:	e7d1      	b.n	800ddc0 <__hexnan+0xd4>
 800de1c:	2004      	movs	r0, #4
 800de1e:	b007      	add	sp, #28
 800de20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de24 <_localeconv_r>:
 800de24:	4800      	ldr	r0, [pc, #0]	; (800de28 <_localeconv_r+0x4>)
 800de26:	4770      	bx	lr
 800de28:	2000016c 	.word	0x2000016c

0800de2c <__retarget_lock_init_recursive>:
 800de2c:	4770      	bx	lr

0800de2e <__retarget_lock_acquire_recursive>:
 800de2e:	4770      	bx	lr

0800de30 <__retarget_lock_release_recursive>:
 800de30:	4770      	bx	lr

0800de32 <__swhatbuf_r>:
 800de32:	b570      	push	{r4, r5, r6, lr}
 800de34:	460e      	mov	r6, r1
 800de36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de3a:	4614      	mov	r4, r2
 800de3c:	2900      	cmp	r1, #0
 800de3e:	461d      	mov	r5, r3
 800de40:	b096      	sub	sp, #88	; 0x58
 800de42:	da08      	bge.n	800de56 <__swhatbuf_r+0x24>
 800de44:	2200      	movs	r2, #0
 800de46:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800de4a:	602a      	str	r2, [r5, #0]
 800de4c:	061a      	lsls	r2, r3, #24
 800de4e:	d410      	bmi.n	800de72 <__swhatbuf_r+0x40>
 800de50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de54:	e00e      	b.n	800de74 <__swhatbuf_r+0x42>
 800de56:	466a      	mov	r2, sp
 800de58:	f001 f986 	bl	800f168 <_fstat_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	dbf1      	blt.n	800de44 <__swhatbuf_r+0x12>
 800de60:	9a01      	ldr	r2, [sp, #4]
 800de62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800de66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800de6a:	425a      	negs	r2, r3
 800de6c:	415a      	adcs	r2, r3
 800de6e:	602a      	str	r2, [r5, #0]
 800de70:	e7ee      	b.n	800de50 <__swhatbuf_r+0x1e>
 800de72:	2340      	movs	r3, #64	; 0x40
 800de74:	2000      	movs	r0, #0
 800de76:	6023      	str	r3, [r4, #0]
 800de78:	b016      	add	sp, #88	; 0x58
 800de7a:	bd70      	pop	{r4, r5, r6, pc}

0800de7c <__smakebuf_r>:
 800de7c:	898b      	ldrh	r3, [r1, #12]
 800de7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800de80:	079d      	lsls	r5, r3, #30
 800de82:	4606      	mov	r6, r0
 800de84:	460c      	mov	r4, r1
 800de86:	d507      	bpl.n	800de98 <__smakebuf_r+0x1c>
 800de88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de8c:	6023      	str	r3, [r4, #0]
 800de8e:	6123      	str	r3, [r4, #16]
 800de90:	2301      	movs	r3, #1
 800de92:	6163      	str	r3, [r4, #20]
 800de94:	b002      	add	sp, #8
 800de96:	bd70      	pop	{r4, r5, r6, pc}
 800de98:	466a      	mov	r2, sp
 800de9a:	ab01      	add	r3, sp, #4
 800de9c:	f7ff ffc9 	bl	800de32 <__swhatbuf_r>
 800dea0:	9900      	ldr	r1, [sp, #0]
 800dea2:	4605      	mov	r5, r0
 800dea4:	4630      	mov	r0, r6
 800dea6:	f000 fd93 	bl	800e9d0 <_malloc_r>
 800deaa:	b948      	cbnz	r0, 800dec0 <__smakebuf_r+0x44>
 800deac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb0:	059a      	lsls	r2, r3, #22
 800deb2:	d4ef      	bmi.n	800de94 <__smakebuf_r+0x18>
 800deb4:	f023 0303 	bic.w	r3, r3, #3
 800deb8:	f043 0302 	orr.w	r3, r3, #2
 800debc:	81a3      	strh	r3, [r4, #12]
 800debe:	e7e3      	b.n	800de88 <__smakebuf_r+0xc>
 800dec0:	4b0d      	ldr	r3, [pc, #52]	; (800def8 <__smakebuf_r+0x7c>)
 800dec2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dec4:	89a3      	ldrh	r3, [r4, #12]
 800dec6:	6020      	str	r0, [r4, #0]
 800dec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800decc:	81a3      	strh	r3, [r4, #12]
 800dece:	9b00      	ldr	r3, [sp, #0]
 800ded0:	6120      	str	r0, [r4, #16]
 800ded2:	6163      	str	r3, [r4, #20]
 800ded4:	9b01      	ldr	r3, [sp, #4]
 800ded6:	b15b      	cbz	r3, 800def0 <__smakebuf_r+0x74>
 800ded8:	4630      	mov	r0, r6
 800deda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dede:	f001 f955 	bl	800f18c <_isatty_r>
 800dee2:	b128      	cbz	r0, 800def0 <__smakebuf_r+0x74>
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	f023 0303 	bic.w	r3, r3, #3
 800deea:	f043 0301 	orr.w	r3, r3, #1
 800deee:	81a3      	strh	r3, [r4, #12]
 800def0:	89a0      	ldrh	r0, [r4, #12]
 800def2:	4305      	orrs	r5, r0
 800def4:	81a5      	strh	r5, [r4, #12]
 800def6:	e7cd      	b.n	800de94 <__smakebuf_r+0x18>
 800def8:	0800d591 	.word	0x0800d591

0800defc <malloc>:
 800defc:	4b02      	ldr	r3, [pc, #8]	; (800df08 <malloc+0xc>)
 800defe:	4601      	mov	r1, r0
 800df00:	6818      	ldr	r0, [r3, #0]
 800df02:	f000 bd65 	b.w	800e9d0 <_malloc_r>
 800df06:	bf00      	nop
 800df08:	20000014 	.word	0x20000014

0800df0c <__ascii_mbtowc>:
 800df0c:	b082      	sub	sp, #8
 800df0e:	b901      	cbnz	r1, 800df12 <__ascii_mbtowc+0x6>
 800df10:	a901      	add	r1, sp, #4
 800df12:	b142      	cbz	r2, 800df26 <__ascii_mbtowc+0x1a>
 800df14:	b14b      	cbz	r3, 800df2a <__ascii_mbtowc+0x1e>
 800df16:	7813      	ldrb	r3, [r2, #0]
 800df18:	600b      	str	r3, [r1, #0]
 800df1a:	7812      	ldrb	r2, [r2, #0]
 800df1c:	1e10      	subs	r0, r2, #0
 800df1e:	bf18      	it	ne
 800df20:	2001      	movne	r0, #1
 800df22:	b002      	add	sp, #8
 800df24:	4770      	bx	lr
 800df26:	4610      	mov	r0, r2
 800df28:	e7fb      	b.n	800df22 <__ascii_mbtowc+0x16>
 800df2a:	f06f 0001 	mvn.w	r0, #1
 800df2e:	e7f8      	b.n	800df22 <__ascii_mbtowc+0x16>

0800df30 <memchr>:
 800df30:	4603      	mov	r3, r0
 800df32:	b510      	push	{r4, lr}
 800df34:	b2c9      	uxtb	r1, r1
 800df36:	4402      	add	r2, r0
 800df38:	4293      	cmp	r3, r2
 800df3a:	4618      	mov	r0, r3
 800df3c:	d101      	bne.n	800df42 <memchr+0x12>
 800df3e:	2000      	movs	r0, #0
 800df40:	e003      	b.n	800df4a <memchr+0x1a>
 800df42:	7804      	ldrb	r4, [r0, #0]
 800df44:	3301      	adds	r3, #1
 800df46:	428c      	cmp	r4, r1
 800df48:	d1f6      	bne.n	800df38 <memchr+0x8>
 800df4a:	bd10      	pop	{r4, pc}

0800df4c <memcpy>:
 800df4c:	440a      	add	r2, r1
 800df4e:	4291      	cmp	r1, r2
 800df50:	f100 33ff 	add.w	r3, r0, #4294967295
 800df54:	d100      	bne.n	800df58 <memcpy+0xc>
 800df56:	4770      	bx	lr
 800df58:	b510      	push	{r4, lr}
 800df5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df5e:	4291      	cmp	r1, r2
 800df60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df64:	d1f9      	bne.n	800df5a <memcpy+0xe>
 800df66:	bd10      	pop	{r4, pc}

0800df68 <_Balloc>:
 800df68:	b570      	push	{r4, r5, r6, lr}
 800df6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df6c:	4604      	mov	r4, r0
 800df6e:	460d      	mov	r5, r1
 800df70:	b976      	cbnz	r6, 800df90 <_Balloc+0x28>
 800df72:	2010      	movs	r0, #16
 800df74:	f7ff ffc2 	bl	800defc <malloc>
 800df78:	4602      	mov	r2, r0
 800df7a:	6260      	str	r0, [r4, #36]	; 0x24
 800df7c:	b920      	cbnz	r0, 800df88 <_Balloc+0x20>
 800df7e:	2166      	movs	r1, #102	; 0x66
 800df80:	4b17      	ldr	r3, [pc, #92]	; (800dfe0 <_Balloc+0x78>)
 800df82:	4818      	ldr	r0, [pc, #96]	; (800dfe4 <_Balloc+0x7c>)
 800df84:	f7fe fb8a 	bl	800c69c <__assert_func>
 800df88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df8c:	6006      	str	r6, [r0, #0]
 800df8e:	60c6      	str	r6, [r0, #12]
 800df90:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800df92:	68f3      	ldr	r3, [r6, #12]
 800df94:	b183      	cbz	r3, 800dfb8 <_Balloc+0x50>
 800df96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df98:	68db      	ldr	r3, [r3, #12]
 800df9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df9e:	b9b8      	cbnz	r0, 800dfd0 <_Balloc+0x68>
 800dfa0:	2101      	movs	r1, #1
 800dfa2:	fa01 f605 	lsl.w	r6, r1, r5
 800dfa6:	1d72      	adds	r2, r6, #5
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	0092      	lsls	r2, r2, #2
 800dfac:	f000 fc94 	bl	800e8d8 <_calloc_r>
 800dfb0:	b160      	cbz	r0, 800dfcc <_Balloc+0x64>
 800dfb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dfb6:	e00e      	b.n	800dfd6 <_Balloc+0x6e>
 800dfb8:	2221      	movs	r2, #33	; 0x21
 800dfba:	2104      	movs	r1, #4
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f000 fc8b 	bl	800e8d8 <_calloc_r>
 800dfc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfc4:	60f0      	str	r0, [r6, #12]
 800dfc6:	68db      	ldr	r3, [r3, #12]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d1e4      	bne.n	800df96 <_Balloc+0x2e>
 800dfcc:	2000      	movs	r0, #0
 800dfce:	bd70      	pop	{r4, r5, r6, pc}
 800dfd0:	6802      	ldr	r2, [r0, #0]
 800dfd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dfdc:	e7f7      	b.n	800dfce <_Balloc+0x66>
 800dfde:	bf00      	nop
 800dfe0:	08012642 	.word	0x08012642
 800dfe4:	080127a4 	.word	0x080127a4

0800dfe8 <_Bfree>:
 800dfe8:	b570      	push	{r4, r5, r6, lr}
 800dfea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dfec:	4605      	mov	r5, r0
 800dfee:	460c      	mov	r4, r1
 800dff0:	b976      	cbnz	r6, 800e010 <_Bfree+0x28>
 800dff2:	2010      	movs	r0, #16
 800dff4:	f7ff ff82 	bl	800defc <malloc>
 800dff8:	4602      	mov	r2, r0
 800dffa:	6268      	str	r0, [r5, #36]	; 0x24
 800dffc:	b920      	cbnz	r0, 800e008 <_Bfree+0x20>
 800dffe:	218a      	movs	r1, #138	; 0x8a
 800e000:	4b08      	ldr	r3, [pc, #32]	; (800e024 <_Bfree+0x3c>)
 800e002:	4809      	ldr	r0, [pc, #36]	; (800e028 <_Bfree+0x40>)
 800e004:	f7fe fb4a 	bl	800c69c <__assert_func>
 800e008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e00c:	6006      	str	r6, [r0, #0]
 800e00e:	60c6      	str	r6, [r0, #12]
 800e010:	b13c      	cbz	r4, 800e022 <_Bfree+0x3a>
 800e012:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e014:	6862      	ldr	r2, [r4, #4]
 800e016:	68db      	ldr	r3, [r3, #12]
 800e018:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e01c:	6021      	str	r1, [r4, #0]
 800e01e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e022:	bd70      	pop	{r4, r5, r6, pc}
 800e024:	08012642 	.word	0x08012642
 800e028:	080127a4 	.word	0x080127a4

0800e02c <__multadd>:
 800e02c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e030:	4607      	mov	r7, r0
 800e032:	460c      	mov	r4, r1
 800e034:	461e      	mov	r6, r3
 800e036:	2000      	movs	r0, #0
 800e038:	690d      	ldr	r5, [r1, #16]
 800e03a:	f101 0c14 	add.w	ip, r1, #20
 800e03e:	f8dc 3000 	ldr.w	r3, [ip]
 800e042:	3001      	adds	r0, #1
 800e044:	b299      	uxth	r1, r3
 800e046:	fb02 6101 	mla	r1, r2, r1, r6
 800e04a:	0c1e      	lsrs	r6, r3, #16
 800e04c:	0c0b      	lsrs	r3, r1, #16
 800e04e:	fb02 3306 	mla	r3, r2, r6, r3
 800e052:	b289      	uxth	r1, r1
 800e054:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e058:	4285      	cmp	r5, r0
 800e05a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e05e:	f84c 1b04 	str.w	r1, [ip], #4
 800e062:	dcec      	bgt.n	800e03e <__multadd+0x12>
 800e064:	b30e      	cbz	r6, 800e0aa <__multadd+0x7e>
 800e066:	68a3      	ldr	r3, [r4, #8]
 800e068:	42ab      	cmp	r3, r5
 800e06a:	dc19      	bgt.n	800e0a0 <__multadd+0x74>
 800e06c:	6861      	ldr	r1, [r4, #4]
 800e06e:	4638      	mov	r0, r7
 800e070:	3101      	adds	r1, #1
 800e072:	f7ff ff79 	bl	800df68 <_Balloc>
 800e076:	4680      	mov	r8, r0
 800e078:	b928      	cbnz	r0, 800e086 <__multadd+0x5a>
 800e07a:	4602      	mov	r2, r0
 800e07c:	21b5      	movs	r1, #181	; 0xb5
 800e07e:	4b0c      	ldr	r3, [pc, #48]	; (800e0b0 <__multadd+0x84>)
 800e080:	480c      	ldr	r0, [pc, #48]	; (800e0b4 <__multadd+0x88>)
 800e082:	f7fe fb0b 	bl	800c69c <__assert_func>
 800e086:	6922      	ldr	r2, [r4, #16]
 800e088:	f104 010c 	add.w	r1, r4, #12
 800e08c:	3202      	adds	r2, #2
 800e08e:	0092      	lsls	r2, r2, #2
 800e090:	300c      	adds	r0, #12
 800e092:	f7ff ff5b 	bl	800df4c <memcpy>
 800e096:	4621      	mov	r1, r4
 800e098:	4638      	mov	r0, r7
 800e09a:	f7ff ffa5 	bl	800dfe8 <_Bfree>
 800e09e:	4644      	mov	r4, r8
 800e0a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0a4:	3501      	adds	r5, #1
 800e0a6:	615e      	str	r6, [r3, #20]
 800e0a8:	6125      	str	r5, [r4, #16]
 800e0aa:	4620      	mov	r0, r4
 800e0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0b0:	080126b4 	.word	0x080126b4
 800e0b4:	080127a4 	.word	0x080127a4

0800e0b8 <__s2b>:
 800e0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0bc:	4615      	mov	r5, r2
 800e0be:	2209      	movs	r2, #9
 800e0c0:	461f      	mov	r7, r3
 800e0c2:	3308      	adds	r3, #8
 800e0c4:	460c      	mov	r4, r1
 800e0c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800e0ca:	4606      	mov	r6, r0
 800e0cc:	2201      	movs	r2, #1
 800e0ce:	2100      	movs	r1, #0
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	db09      	blt.n	800e0e8 <__s2b+0x30>
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	f7ff ff47 	bl	800df68 <_Balloc>
 800e0da:	b940      	cbnz	r0, 800e0ee <__s2b+0x36>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	21ce      	movs	r1, #206	; 0xce
 800e0e0:	4b18      	ldr	r3, [pc, #96]	; (800e144 <__s2b+0x8c>)
 800e0e2:	4819      	ldr	r0, [pc, #100]	; (800e148 <__s2b+0x90>)
 800e0e4:	f7fe fada 	bl	800c69c <__assert_func>
 800e0e8:	0052      	lsls	r2, r2, #1
 800e0ea:	3101      	adds	r1, #1
 800e0ec:	e7f0      	b.n	800e0d0 <__s2b+0x18>
 800e0ee:	9b08      	ldr	r3, [sp, #32]
 800e0f0:	2d09      	cmp	r5, #9
 800e0f2:	6143      	str	r3, [r0, #20]
 800e0f4:	f04f 0301 	mov.w	r3, #1
 800e0f8:	6103      	str	r3, [r0, #16]
 800e0fa:	dd16      	ble.n	800e12a <__s2b+0x72>
 800e0fc:	f104 0909 	add.w	r9, r4, #9
 800e100:	46c8      	mov	r8, r9
 800e102:	442c      	add	r4, r5
 800e104:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e108:	4601      	mov	r1, r0
 800e10a:	220a      	movs	r2, #10
 800e10c:	4630      	mov	r0, r6
 800e10e:	3b30      	subs	r3, #48	; 0x30
 800e110:	f7ff ff8c 	bl	800e02c <__multadd>
 800e114:	45a0      	cmp	r8, r4
 800e116:	d1f5      	bne.n	800e104 <__s2b+0x4c>
 800e118:	f1a5 0408 	sub.w	r4, r5, #8
 800e11c:	444c      	add	r4, r9
 800e11e:	1b2d      	subs	r5, r5, r4
 800e120:	1963      	adds	r3, r4, r5
 800e122:	42bb      	cmp	r3, r7
 800e124:	db04      	blt.n	800e130 <__s2b+0x78>
 800e126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e12a:	2509      	movs	r5, #9
 800e12c:	340a      	adds	r4, #10
 800e12e:	e7f6      	b.n	800e11e <__s2b+0x66>
 800e130:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e134:	4601      	mov	r1, r0
 800e136:	220a      	movs	r2, #10
 800e138:	4630      	mov	r0, r6
 800e13a:	3b30      	subs	r3, #48	; 0x30
 800e13c:	f7ff ff76 	bl	800e02c <__multadd>
 800e140:	e7ee      	b.n	800e120 <__s2b+0x68>
 800e142:	bf00      	nop
 800e144:	080126b4 	.word	0x080126b4
 800e148:	080127a4 	.word	0x080127a4

0800e14c <__hi0bits>:
 800e14c:	0c02      	lsrs	r2, r0, #16
 800e14e:	0412      	lsls	r2, r2, #16
 800e150:	4603      	mov	r3, r0
 800e152:	b9ca      	cbnz	r2, 800e188 <__hi0bits+0x3c>
 800e154:	0403      	lsls	r3, r0, #16
 800e156:	2010      	movs	r0, #16
 800e158:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e15c:	bf04      	itt	eq
 800e15e:	021b      	lsleq	r3, r3, #8
 800e160:	3008      	addeq	r0, #8
 800e162:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e166:	bf04      	itt	eq
 800e168:	011b      	lsleq	r3, r3, #4
 800e16a:	3004      	addeq	r0, #4
 800e16c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e170:	bf04      	itt	eq
 800e172:	009b      	lsleq	r3, r3, #2
 800e174:	3002      	addeq	r0, #2
 800e176:	2b00      	cmp	r3, #0
 800e178:	db05      	blt.n	800e186 <__hi0bits+0x3a>
 800e17a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e17e:	f100 0001 	add.w	r0, r0, #1
 800e182:	bf08      	it	eq
 800e184:	2020      	moveq	r0, #32
 800e186:	4770      	bx	lr
 800e188:	2000      	movs	r0, #0
 800e18a:	e7e5      	b.n	800e158 <__hi0bits+0xc>

0800e18c <__lo0bits>:
 800e18c:	6803      	ldr	r3, [r0, #0]
 800e18e:	4602      	mov	r2, r0
 800e190:	f013 0007 	ands.w	r0, r3, #7
 800e194:	d00b      	beq.n	800e1ae <__lo0bits+0x22>
 800e196:	07d9      	lsls	r1, r3, #31
 800e198:	d421      	bmi.n	800e1de <__lo0bits+0x52>
 800e19a:	0798      	lsls	r0, r3, #30
 800e19c:	bf49      	itett	mi
 800e19e:	085b      	lsrmi	r3, r3, #1
 800e1a0:	089b      	lsrpl	r3, r3, #2
 800e1a2:	2001      	movmi	r0, #1
 800e1a4:	6013      	strmi	r3, [r2, #0]
 800e1a6:	bf5c      	itt	pl
 800e1a8:	2002      	movpl	r0, #2
 800e1aa:	6013      	strpl	r3, [r2, #0]
 800e1ac:	4770      	bx	lr
 800e1ae:	b299      	uxth	r1, r3
 800e1b0:	b909      	cbnz	r1, 800e1b6 <__lo0bits+0x2a>
 800e1b2:	2010      	movs	r0, #16
 800e1b4:	0c1b      	lsrs	r3, r3, #16
 800e1b6:	b2d9      	uxtb	r1, r3
 800e1b8:	b909      	cbnz	r1, 800e1be <__lo0bits+0x32>
 800e1ba:	3008      	adds	r0, #8
 800e1bc:	0a1b      	lsrs	r3, r3, #8
 800e1be:	0719      	lsls	r1, r3, #28
 800e1c0:	bf04      	itt	eq
 800e1c2:	091b      	lsreq	r3, r3, #4
 800e1c4:	3004      	addeq	r0, #4
 800e1c6:	0799      	lsls	r1, r3, #30
 800e1c8:	bf04      	itt	eq
 800e1ca:	089b      	lsreq	r3, r3, #2
 800e1cc:	3002      	addeq	r0, #2
 800e1ce:	07d9      	lsls	r1, r3, #31
 800e1d0:	d403      	bmi.n	800e1da <__lo0bits+0x4e>
 800e1d2:	085b      	lsrs	r3, r3, #1
 800e1d4:	f100 0001 	add.w	r0, r0, #1
 800e1d8:	d003      	beq.n	800e1e2 <__lo0bits+0x56>
 800e1da:	6013      	str	r3, [r2, #0]
 800e1dc:	4770      	bx	lr
 800e1de:	2000      	movs	r0, #0
 800e1e0:	4770      	bx	lr
 800e1e2:	2020      	movs	r0, #32
 800e1e4:	4770      	bx	lr
	...

0800e1e8 <__i2b>:
 800e1e8:	b510      	push	{r4, lr}
 800e1ea:	460c      	mov	r4, r1
 800e1ec:	2101      	movs	r1, #1
 800e1ee:	f7ff febb 	bl	800df68 <_Balloc>
 800e1f2:	4602      	mov	r2, r0
 800e1f4:	b928      	cbnz	r0, 800e202 <__i2b+0x1a>
 800e1f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e1fa:	4b04      	ldr	r3, [pc, #16]	; (800e20c <__i2b+0x24>)
 800e1fc:	4804      	ldr	r0, [pc, #16]	; (800e210 <__i2b+0x28>)
 800e1fe:	f7fe fa4d 	bl	800c69c <__assert_func>
 800e202:	2301      	movs	r3, #1
 800e204:	6144      	str	r4, [r0, #20]
 800e206:	6103      	str	r3, [r0, #16]
 800e208:	bd10      	pop	{r4, pc}
 800e20a:	bf00      	nop
 800e20c:	080126b4 	.word	0x080126b4
 800e210:	080127a4 	.word	0x080127a4

0800e214 <__multiply>:
 800e214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e218:	4691      	mov	r9, r2
 800e21a:	690a      	ldr	r2, [r1, #16]
 800e21c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e220:	460c      	mov	r4, r1
 800e222:	429a      	cmp	r2, r3
 800e224:	bfbe      	ittt	lt
 800e226:	460b      	movlt	r3, r1
 800e228:	464c      	movlt	r4, r9
 800e22a:	4699      	movlt	r9, r3
 800e22c:	6927      	ldr	r7, [r4, #16]
 800e22e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e232:	68a3      	ldr	r3, [r4, #8]
 800e234:	6861      	ldr	r1, [r4, #4]
 800e236:	eb07 060a 	add.w	r6, r7, sl
 800e23a:	42b3      	cmp	r3, r6
 800e23c:	b085      	sub	sp, #20
 800e23e:	bfb8      	it	lt
 800e240:	3101      	addlt	r1, #1
 800e242:	f7ff fe91 	bl	800df68 <_Balloc>
 800e246:	b930      	cbnz	r0, 800e256 <__multiply+0x42>
 800e248:	4602      	mov	r2, r0
 800e24a:	f240 115d 	movw	r1, #349	; 0x15d
 800e24e:	4b43      	ldr	r3, [pc, #268]	; (800e35c <__multiply+0x148>)
 800e250:	4843      	ldr	r0, [pc, #268]	; (800e360 <__multiply+0x14c>)
 800e252:	f7fe fa23 	bl	800c69c <__assert_func>
 800e256:	f100 0514 	add.w	r5, r0, #20
 800e25a:	462b      	mov	r3, r5
 800e25c:	2200      	movs	r2, #0
 800e25e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e262:	4543      	cmp	r3, r8
 800e264:	d321      	bcc.n	800e2aa <__multiply+0x96>
 800e266:	f104 0314 	add.w	r3, r4, #20
 800e26a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e26e:	f109 0314 	add.w	r3, r9, #20
 800e272:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e276:	9202      	str	r2, [sp, #8]
 800e278:	1b3a      	subs	r2, r7, r4
 800e27a:	3a15      	subs	r2, #21
 800e27c:	f022 0203 	bic.w	r2, r2, #3
 800e280:	3204      	adds	r2, #4
 800e282:	f104 0115 	add.w	r1, r4, #21
 800e286:	428f      	cmp	r7, r1
 800e288:	bf38      	it	cc
 800e28a:	2204      	movcc	r2, #4
 800e28c:	9201      	str	r2, [sp, #4]
 800e28e:	9a02      	ldr	r2, [sp, #8]
 800e290:	9303      	str	r3, [sp, #12]
 800e292:	429a      	cmp	r2, r3
 800e294:	d80c      	bhi.n	800e2b0 <__multiply+0x9c>
 800e296:	2e00      	cmp	r6, #0
 800e298:	dd03      	ble.n	800e2a2 <__multiply+0x8e>
 800e29a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d059      	beq.n	800e356 <__multiply+0x142>
 800e2a2:	6106      	str	r6, [r0, #16]
 800e2a4:	b005      	add	sp, #20
 800e2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2aa:	f843 2b04 	str.w	r2, [r3], #4
 800e2ae:	e7d8      	b.n	800e262 <__multiply+0x4e>
 800e2b0:	f8b3 a000 	ldrh.w	sl, [r3]
 800e2b4:	f1ba 0f00 	cmp.w	sl, #0
 800e2b8:	d023      	beq.n	800e302 <__multiply+0xee>
 800e2ba:	46a9      	mov	r9, r5
 800e2bc:	f04f 0c00 	mov.w	ip, #0
 800e2c0:	f104 0e14 	add.w	lr, r4, #20
 800e2c4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e2c8:	f8d9 1000 	ldr.w	r1, [r9]
 800e2cc:	fa1f fb82 	uxth.w	fp, r2
 800e2d0:	b289      	uxth	r1, r1
 800e2d2:	fb0a 110b 	mla	r1, sl, fp, r1
 800e2d6:	4461      	add	r1, ip
 800e2d8:	f8d9 c000 	ldr.w	ip, [r9]
 800e2dc:	0c12      	lsrs	r2, r2, #16
 800e2de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e2e2:	fb0a c202 	mla	r2, sl, r2, ip
 800e2e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e2ea:	b289      	uxth	r1, r1
 800e2ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e2f0:	4577      	cmp	r7, lr
 800e2f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2f6:	f849 1b04 	str.w	r1, [r9], #4
 800e2fa:	d8e3      	bhi.n	800e2c4 <__multiply+0xb0>
 800e2fc:	9a01      	ldr	r2, [sp, #4]
 800e2fe:	f845 c002 	str.w	ip, [r5, r2]
 800e302:	9a03      	ldr	r2, [sp, #12]
 800e304:	3304      	adds	r3, #4
 800e306:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e30a:	f1b9 0f00 	cmp.w	r9, #0
 800e30e:	d020      	beq.n	800e352 <__multiply+0x13e>
 800e310:	46ae      	mov	lr, r5
 800e312:	f04f 0a00 	mov.w	sl, #0
 800e316:	6829      	ldr	r1, [r5, #0]
 800e318:	f104 0c14 	add.w	ip, r4, #20
 800e31c:	f8bc b000 	ldrh.w	fp, [ip]
 800e320:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e324:	b289      	uxth	r1, r1
 800e326:	fb09 220b 	mla	r2, r9, fp, r2
 800e32a:	4492      	add	sl, r2
 800e32c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e330:	f84e 1b04 	str.w	r1, [lr], #4
 800e334:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e338:	f8be 1000 	ldrh.w	r1, [lr]
 800e33c:	0c12      	lsrs	r2, r2, #16
 800e33e:	fb09 1102 	mla	r1, r9, r2, r1
 800e342:	4567      	cmp	r7, ip
 800e344:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e348:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e34c:	d8e6      	bhi.n	800e31c <__multiply+0x108>
 800e34e:	9a01      	ldr	r2, [sp, #4]
 800e350:	50a9      	str	r1, [r5, r2]
 800e352:	3504      	adds	r5, #4
 800e354:	e79b      	b.n	800e28e <__multiply+0x7a>
 800e356:	3e01      	subs	r6, #1
 800e358:	e79d      	b.n	800e296 <__multiply+0x82>
 800e35a:	bf00      	nop
 800e35c:	080126b4 	.word	0x080126b4
 800e360:	080127a4 	.word	0x080127a4

0800e364 <__pow5mult>:
 800e364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e368:	4615      	mov	r5, r2
 800e36a:	f012 0203 	ands.w	r2, r2, #3
 800e36e:	4606      	mov	r6, r0
 800e370:	460f      	mov	r7, r1
 800e372:	d007      	beq.n	800e384 <__pow5mult+0x20>
 800e374:	4c25      	ldr	r4, [pc, #148]	; (800e40c <__pow5mult+0xa8>)
 800e376:	3a01      	subs	r2, #1
 800e378:	2300      	movs	r3, #0
 800e37a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e37e:	f7ff fe55 	bl	800e02c <__multadd>
 800e382:	4607      	mov	r7, r0
 800e384:	10ad      	asrs	r5, r5, #2
 800e386:	d03d      	beq.n	800e404 <__pow5mult+0xa0>
 800e388:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e38a:	b97c      	cbnz	r4, 800e3ac <__pow5mult+0x48>
 800e38c:	2010      	movs	r0, #16
 800e38e:	f7ff fdb5 	bl	800defc <malloc>
 800e392:	4602      	mov	r2, r0
 800e394:	6270      	str	r0, [r6, #36]	; 0x24
 800e396:	b928      	cbnz	r0, 800e3a4 <__pow5mult+0x40>
 800e398:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e39c:	4b1c      	ldr	r3, [pc, #112]	; (800e410 <__pow5mult+0xac>)
 800e39e:	481d      	ldr	r0, [pc, #116]	; (800e414 <__pow5mult+0xb0>)
 800e3a0:	f7fe f97c 	bl	800c69c <__assert_func>
 800e3a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3a8:	6004      	str	r4, [r0, #0]
 800e3aa:	60c4      	str	r4, [r0, #12]
 800e3ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e3b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3b4:	b94c      	cbnz	r4, 800e3ca <__pow5mult+0x66>
 800e3b6:	f240 2171 	movw	r1, #625	; 0x271
 800e3ba:	4630      	mov	r0, r6
 800e3bc:	f7ff ff14 	bl	800e1e8 <__i2b>
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	4604      	mov	r4, r0
 800e3c4:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3c8:	6003      	str	r3, [r0, #0]
 800e3ca:	f04f 0900 	mov.w	r9, #0
 800e3ce:	07eb      	lsls	r3, r5, #31
 800e3d0:	d50a      	bpl.n	800e3e8 <__pow5mult+0x84>
 800e3d2:	4639      	mov	r1, r7
 800e3d4:	4622      	mov	r2, r4
 800e3d6:	4630      	mov	r0, r6
 800e3d8:	f7ff ff1c 	bl	800e214 <__multiply>
 800e3dc:	4680      	mov	r8, r0
 800e3de:	4639      	mov	r1, r7
 800e3e0:	4630      	mov	r0, r6
 800e3e2:	f7ff fe01 	bl	800dfe8 <_Bfree>
 800e3e6:	4647      	mov	r7, r8
 800e3e8:	106d      	asrs	r5, r5, #1
 800e3ea:	d00b      	beq.n	800e404 <__pow5mult+0xa0>
 800e3ec:	6820      	ldr	r0, [r4, #0]
 800e3ee:	b938      	cbnz	r0, 800e400 <__pow5mult+0x9c>
 800e3f0:	4622      	mov	r2, r4
 800e3f2:	4621      	mov	r1, r4
 800e3f4:	4630      	mov	r0, r6
 800e3f6:	f7ff ff0d 	bl	800e214 <__multiply>
 800e3fa:	6020      	str	r0, [r4, #0]
 800e3fc:	f8c0 9000 	str.w	r9, [r0]
 800e400:	4604      	mov	r4, r0
 800e402:	e7e4      	b.n	800e3ce <__pow5mult+0x6a>
 800e404:	4638      	mov	r0, r7
 800e406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e40a:	bf00      	nop
 800e40c:	080128f0 	.word	0x080128f0
 800e410:	08012642 	.word	0x08012642
 800e414:	080127a4 	.word	0x080127a4

0800e418 <__lshift>:
 800e418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e41c:	460c      	mov	r4, r1
 800e41e:	4607      	mov	r7, r0
 800e420:	4691      	mov	r9, r2
 800e422:	6923      	ldr	r3, [r4, #16]
 800e424:	6849      	ldr	r1, [r1, #4]
 800e426:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e42a:	68a3      	ldr	r3, [r4, #8]
 800e42c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e430:	f108 0601 	add.w	r6, r8, #1
 800e434:	42b3      	cmp	r3, r6
 800e436:	db0b      	blt.n	800e450 <__lshift+0x38>
 800e438:	4638      	mov	r0, r7
 800e43a:	f7ff fd95 	bl	800df68 <_Balloc>
 800e43e:	4605      	mov	r5, r0
 800e440:	b948      	cbnz	r0, 800e456 <__lshift+0x3e>
 800e442:	4602      	mov	r2, r0
 800e444:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e448:	4b29      	ldr	r3, [pc, #164]	; (800e4f0 <__lshift+0xd8>)
 800e44a:	482a      	ldr	r0, [pc, #168]	; (800e4f4 <__lshift+0xdc>)
 800e44c:	f7fe f926 	bl	800c69c <__assert_func>
 800e450:	3101      	adds	r1, #1
 800e452:	005b      	lsls	r3, r3, #1
 800e454:	e7ee      	b.n	800e434 <__lshift+0x1c>
 800e456:	2300      	movs	r3, #0
 800e458:	f100 0114 	add.w	r1, r0, #20
 800e45c:	f100 0210 	add.w	r2, r0, #16
 800e460:	4618      	mov	r0, r3
 800e462:	4553      	cmp	r3, sl
 800e464:	db37      	blt.n	800e4d6 <__lshift+0xbe>
 800e466:	6920      	ldr	r0, [r4, #16]
 800e468:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e46c:	f104 0314 	add.w	r3, r4, #20
 800e470:	f019 091f 	ands.w	r9, r9, #31
 800e474:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e478:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e47c:	d02f      	beq.n	800e4de <__lshift+0xc6>
 800e47e:	468a      	mov	sl, r1
 800e480:	f04f 0c00 	mov.w	ip, #0
 800e484:	f1c9 0e20 	rsb	lr, r9, #32
 800e488:	681a      	ldr	r2, [r3, #0]
 800e48a:	fa02 f209 	lsl.w	r2, r2, r9
 800e48e:	ea42 020c 	orr.w	r2, r2, ip
 800e492:	f84a 2b04 	str.w	r2, [sl], #4
 800e496:	f853 2b04 	ldr.w	r2, [r3], #4
 800e49a:	4298      	cmp	r0, r3
 800e49c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e4a0:	d8f2      	bhi.n	800e488 <__lshift+0x70>
 800e4a2:	1b03      	subs	r3, r0, r4
 800e4a4:	3b15      	subs	r3, #21
 800e4a6:	f023 0303 	bic.w	r3, r3, #3
 800e4aa:	3304      	adds	r3, #4
 800e4ac:	f104 0215 	add.w	r2, r4, #21
 800e4b0:	4290      	cmp	r0, r2
 800e4b2:	bf38      	it	cc
 800e4b4:	2304      	movcc	r3, #4
 800e4b6:	f841 c003 	str.w	ip, [r1, r3]
 800e4ba:	f1bc 0f00 	cmp.w	ip, #0
 800e4be:	d001      	beq.n	800e4c4 <__lshift+0xac>
 800e4c0:	f108 0602 	add.w	r6, r8, #2
 800e4c4:	3e01      	subs	r6, #1
 800e4c6:	4638      	mov	r0, r7
 800e4c8:	4621      	mov	r1, r4
 800e4ca:	612e      	str	r6, [r5, #16]
 800e4cc:	f7ff fd8c 	bl	800dfe8 <_Bfree>
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e4da:	3301      	adds	r3, #1
 800e4dc:	e7c1      	b.n	800e462 <__lshift+0x4a>
 800e4de:	3904      	subs	r1, #4
 800e4e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4e4:	4298      	cmp	r0, r3
 800e4e6:	f841 2f04 	str.w	r2, [r1, #4]!
 800e4ea:	d8f9      	bhi.n	800e4e0 <__lshift+0xc8>
 800e4ec:	e7ea      	b.n	800e4c4 <__lshift+0xac>
 800e4ee:	bf00      	nop
 800e4f0:	080126b4 	.word	0x080126b4
 800e4f4:	080127a4 	.word	0x080127a4

0800e4f8 <__mcmp>:
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	690a      	ldr	r2, [r1, #16]
 800e4fc:	6900      	ldr	r0, [r0, #16]
 800e4fe:	b530      	push	{r4, r5, lr}
 800e500:	1a80      	subs	r0, r0, r2
 800e502:	d10d      	bne.n	800e520 <__mcmp+0x28>
 800e504:	3314      	adds	r3, #20
 800e506:	3114      	adds	r1, #20
 800e508:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e50c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e510:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e514:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e518:	4295      	cmp	r5, r2
 800e51a:	d002      	beq.n	800e522 <__mcmp+0x2a>
 800e51c:	d304      	bcc.n	800e528 <__mcmp+0x30>
 800e51e:	2001      	movs	r0, #1
 800e520:	bd30      	pop	{r4, r5, pc}
 800e522:	42a3      	cmp	r3, r4
 800e524:	d3f4      	bcc.n	800e510 <__mcmp+0x18>
 800e526:	e7fb      	b.n	800e520 <__mcmp+0x28>
 800e528:	f04f 30ff 	mov.w	r0, #4294967295
 800e52c:	e7f8      	b.n	800e520 <__mcmp+0x28>
	...

0800e530 <__mdiff>:
 800e530:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e534:	460d      	mov	r5, r1
 800e536:	4607      	mov	r7, r0
 800e538:	4611      	mov	r1, r2
 800e53a:	4628      	mov	r0, r5
 800e53c:	4614      	mov	r4, r2
 800e53e:	f7ff ffdb 	bl	800e4f8 <__mcmp>
 800e542:	1e06      	subs	r6, r0, #0
 800e544:	d111      	bne.n	800e56a <__mdiff+0x3a>
 800e546:	4631      	mov	r1, r6
 800e548:	4638      	mov	r0, r7
 800e54a:	f7ff fd0d 	bl	800df68 <_Balloc>
 800e54e:	4602      	mov	r2, r0
 800e550:	b928      	cbnz	r0, 800e55e <__mdiff+0x2e>
 800e552:	f240 2132 	movw	r1, #562	; 0x232
 800e556:	4b3a      	ldr	r3, [pc, #232]	; (800e640 <__mdiff+0x110>)
 800e558:	483a      	ldr	r0, [pc, #232]	; (800e644 <__mdiff+0x114>)
 800e55a:	f7fe f89f 	bl	800c69c <__assert_func>
 800e55e:	2301      	movs	r3, #1
 800e560:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e564:	4610      	mov	r0, r2
 800e566:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e56a:	bfa4      	itt	ge
 800e56c:	4623      	movge	r3, r4
 800e56e:	462c      	movge	r4, r5
 800e570:	4638      	mov	r0, r7
 800e572:	6861      	ldr	r1, [r4, #4]
 800e574:	bfa6      	itte	ge
 800e576:	461d      	movge	r5, r3
 800e578:	2600      	movge	r6, #0
 800e57a:	2601      	movlt	r6, #1
 800e57c:	f7ff fcf4 	bl	800df68 <_Balloc>
 800e580:	4602      	mov	r2, r0
 800e582:	b918      	cbnz	r0, 800e58c <__mdiff+0x5c>
 800e584:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e588:	4b2d      	ldr	r3, [pc, #180]	; (800e640 <__mdiff+0x110>)
 800e58a:	e7e5      	b.n	800e558 <__mdiff+0x28>
 800e58c:	f102 0814 	add.w	r8, r2, #20
 800e590:	46c2      	mov	sl, r8
 800e592:	f04f 0c00 	mov.w	ip, #0
 800e596:	6927      	ldr	r7, [r4, #16]
 800e598:	60c6      	str	r6, [r0, #12]
 800e59a:	692e      	ldr	r6, [r5, #16]
 800e59c:	f104 0014 	add.w	r0, r4, #20
 800e5a0:	f105 0914 	add.w	r9, r5, #20
 800e5a4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800e5a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e5ac:	3410      	adds	r4, #16
 800e5ae:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800e5b2:	f859 3b04 	ldr.w	r3, [r9], #4
 800e5b6:	fa1f f18b 	uxth.w	r1, fp
 800e5ba:	448c      	add	ip, r1
 800e5bc:	b299      	uxth	r1, r3
 800e5be:	0c1b      	lsrs	r3, r3, #16
 800e5c0:	ebac 0101 	sub.w	r1, ip, r1
 800e5c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e5c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e5cc:	b289      	uxth	r1, r1
 800e5ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800e5d2:	454e      	cmp	r6, r9
 800e5d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e5d8:	f84a 3b04 	str.w	r3, [sl], #4
 800e5dc:	d8e7      	bhi.n	800e5ae <__mdiff+0x7e>
 800e5de:	1b73      	subs	r3, r6, r5
 800e5e0:	3b15      	subs	r3, #21
 800e5e2:	f023 0303 	bic.w	r3, r3, #3
 800e5e6:	3515      	adds	r5, #21
 800e5e8:	3304      	adds	r3, #4
 800e5ea:	42ae      	cmp	r6, r5
 800e5ec:	bf38      	it	cc
 800e5ee:	2304      	movcc	r3, #4
 800e5f0:	4418      	add	r0, r3
 800e5f2:	4443      	add	r3, r8
 800e5f4:	461e      	mov	r6, r3
 800e5f6:	4605      	mov	r5, r0
 800e5f8:	4575      	cmp	r5, lr
 800e5fa:	d30e      	bcc.n	800e61a <__mdiff+0xea>
 800e5fc:	f10e 0103 	add.w	r1, lr, #3
 800e600:	1a09      	subs	r1, r1, r0
 800e602:	f021 0103 	bic.w	r1, r1, #3
 800e606:	3803      	subs	r0, #3
 800e608:	4586      	cmp	lr, r0
 800e60a:	bf38      	it	cc
 800e60c:	2100      	movcc	r1, #0
 800e60e:	4419      	add	r1, r3
 800e610:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800e614:	b18b      	cbz	r3, 800e63a <__mdiff+0x10a>
 800e616:	6117      	str	r7, [r2, #16]
 800e618:	e7a4      	b.n	800e564 <__mdiff+0x34>
 800e61a:	f855 8b04 	ldr.w	r8, [r5], #4
 800e61e:	fa1f f188 	uxth.w	r1, r8
 800e622:	4461      	add	r1, ip
 800e624:	140c      	asrs	r4, r1, #16
 800e626:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e62a:	b289      	uxth	r1, r1
 800e62c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e630:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800e634:	f846 1b04 	str.w	r1, [r6], #4
 800e638:	e7de      	b.n	800e5f8 <__mdiff+0xc8>
 800e63a:	3f01      	subs	r7, #1
 800e63c:	e7e8      	b.n	800e610 <__mdiff+0xe0>
 800e63e:	bf00      	nop
 800e640:	080126b4 	.word	0x080126b4
 800e644:	080127a4 	.word	0x080127a4

0800e648 <__ulp>:
 800e648:	4b11      	ldr	r3, [pc, #68]	; (800e690 <__ulp+0x48>)
 800e64a:	400b      	ands	r3, r1
 800e64c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800e650:	2b00      	cmp	r3, #0
 800e652:	dd02      	ble.n	800e65a <__ulp+0x12>
 800e654:	2000      	movs	r0, #0
 800e656:	4619      	mov	r1, r3
 800e658:	4770      	bx	lr
 800e65a:	425b      	negs	r3, r3
 800e65c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800e660:	f04f 0000 	mov.w	r0, #0
 800e664:	f04f 0100 	mov.w	r1, #0
 800e668:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e66c:	da04      	bge.n	800e678 <__ulp+0x30>
 800e66e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e672:	fa43 f102 	asr.w	r1, r3, r2
 800e676:	4770      	bx	lr
 800e678:	f1a2 0314 	sub.w	r3, r2, #20
 800e67c:	2b1e      	cmp	r3, #30
 800e67e:	bfd6      	itet	le
 800e680:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800e684:	2301      	movgt	r3, #1
 800e686:	fa22 f303 	lsrle.w	r3, r2, r3
 800e68a:	4618      	mov	r0, r3
 800e68c:	4770      	bx	lr
 800e68e:	bf00      	nop
 800e690:	7ff00000 	.word	0x7ff00000

0800e694 <__b2d>:
 800e694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e698:	6907      	ldr	r7, [r0, #16]
 800e69a:	f100 0914 	add.w	r9, r0, #20
 800e69e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800e6a2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800e6a6:	f1a7 0804 	sub.w	r8, r7, #4
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	f7ff fd4e 	bl	800e14c <__hi0bits>
 800e6b0:	f1c0 0320 	rsb	r3, r0, #32
 800e6b4:	280a      	cmp	r0, #10
 800e6b6:	600b      	str	r3, [r1, #0]
 800e6b8:	491f      	ldr	r1, [pc, #124]	; (800e738 <__b2d+0xa4>)
 800e6ba:	dc17      	bgt.n	800e6ec <__b2d+0x58>
 800e6bc:	45c1      	cmp	r9, r8
 800e6be:	bf28      	it	cs
 800e6c0:	2200      	movcs	r2, #0
 800e6c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800e6c6:	fa26 f30c 	lsr.w	r3, r6, ip
 800e6ca:	bf38      	it	cc
 800e6cc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800e6d0:	ea43 0501 	orr.w	r5, r3, r1
 800e6d4:	f100 0315 	add.w	r3, r0, #21
 800e6d8:	fa06 f303 	lsl.w	r3, r6, r3
 800e6dc:	fa22 f20c 	lsr.w	r2, r2, ip
 800e6e0:	ea43 0402 	orr.w	r4, r3, r2
 800e6e4:	4620      	mov	r0, r4
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ec:	45c1      	cmp	r9, r8
 800e6ee:	bf2e      	itee	cs
 800e6f0:	2200      	movcs	r2, #0
 800e6f2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800e6f6:	f1a7 0808 	subcc.w	r8, r7, #8
 800e6fa:	f1b0 030b 	subs.w	r3, r0, #11
 800e6fe:	d016      	beq.n	800e72e <__b2d+0x9a>
 800e700:	f1c3 0720 	rsb	r7, r3, #32
 800e704:	fa22 f107 	lsr.w	r1, r2, r7
 800e708:	45c8      	cmp	r8, r9
 800e70a:	fa06 f603 	lsl.w	r6, r6, r3
 800e70e:	ea46 0601 	orr.w	r6, r6, r1
 800e712:	bf94      	ite	ls
 800e714:	2100      	movls	r1, #0
 800e716:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800e71a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800e71e:	fa02 f003 	lsl.w	r0, r2, r3
 800e722:	40f9      	lsrs	r1, r7
 800e724:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e728:	ea40 0401 	orr.w	r4, r0, r1
 800e72c:	e7da      	b.n	800e6e4 <__b2d+0x50>
 800e72e:	4614      	mov	r4, r2
 800e730:	ea46 0501 	orr.w	r5, r6, r1
 800e734:	e7d6      	b.n	800e6e4 <__b2d+0x50>
 800e736:	bf00      	nop
 800e738:	3ff00000 	.word	0x3ff00000

0800e73c <__d2b>:
 800e73c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800e740:	2101      	movs	r1, #1
 800e742:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800e746:	4690      	mov	r8, r2
 800e748:	461d      	mov	r5, r3
 800e74a:	f7ff fc0d 	bl	800df68 <_Balloc>
 800e74e:	4604      	mov	r4, r0
 800e750:	b930      	cbnz	r0, 800e760 <__d2b+0x24>
 800e752:	4602      	mov	r2, r0
 800e754:	f240 310a 	movw	r1, #778	; 0x30a
 800e758:	4b24      	ldr	r3, [pc, #144]	; (800e7ec <__d2b+0xb0>)
 800e75a:	4825      	ldr	r0, [pc, #148]	; (800e7f0 <__d2b+0xb4>)
 800e75c:	f7fd ff9e 	bl	800c69c <__assert_func>
 800e760:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800e764:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800e768:	bb2d      	cbnz	r5, 800e7b6 <__d2b+0x7a>
 800e76a:	9301      	str	r3, [sp, #4]
 800e76c:	f1b8 0300 	subs.w	r3, r8, #0
 800e770:	d026      	beq.n	800e7c0 <__d2b+0x84>
 800e772:	4668      	mov	r0, sp
 800e774:	9300      	str	r3, [sp, #0]
 800e776:	f7ff fd09 	bl	800e18c <__lo0bits>
 800e77a:	9900      	ldr	r1, [sp, #0]
 800e77c:	b1f0      	cbz	r0, 800e7bc <__d2b+0x80>
 800e77e:	9a01      	ldr	r2, [sp, #4]
 800e780:	f1c0 0320 	rsb	r3, r0, #32
 800e784:	fa02 f303 	lsl.w	r3, r2, r3
 800e788:	430b      	orrs	r3, r1
 800e78a:	40c2      	lsrs	r2, r0
 800e78c:	6163      	str	r3, [r4, #20]
 800e78e:	9201      	str	r2, [sp, #4]
 800e790:	9b01      	ldr	r3, [sp, #4]
 800e792:	2b00      	cmp	r3, #0
 800e794:	bf14      	ite	ne
 800e796:	2102      	movne	r1, #2
 800e798:	2101      	moveq	r1, #1
 800e79a:	61a3      	str	r3, [r4, #24]
 800e79c:	6121      	str	r1, [r4, #16]
 800e79e:	b1c5      	cbz	r5, 800e7d2 <__d2b+0x96>
 800e7a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e7a4:	4405      	add	r5, r0
 800e7a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e7aa:	603d      	str	r5, [r7, #0]
 800e7ac:	6030      	str	r0, [r6, #0]
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	b002      	add	sp, #8
 800e7b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e7ba:	e7d6      	b.n	800e76a <__d2b+0x2e>
 800e7bc:	6161      	str	r1, [r4, #20]
 800e7be:	e7e7      	b.n	800e790 <__d2b+0x54>
 800e7c0:	a801      	add	r0, sp, #4
 800e7c2:	f7ff fce3 	bl	800e18c <__lo0bits>
 800e7c6:	2101      	movs	r1, #1
 800e7c8:	9b01      	ldr	r3, [sp, #4]
 800e7ca:	6121      	str	r1, [r4, #16]
 800e7cc:	6163      	str	r3, [r4, #20]
 800e7ce:	3020      	adds	r0, #32
 800e7d0:	e7e5      	b.n	800e79e <__d2b+0x62>
 800e7d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800e7d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e7da:	6038      	str	r0, [r7, #0]
 800e7dc:	6918      	ldr	r0, [r3, #16]
 800e7de:	f7ff fcb5 	bl	800e14c <__hi0bits>
 800e7e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800e7e6:	6031      	str	r1, [r6, #0]
 800e7e8:	e7e1      	b.n	800e7ae <__d2b+0x72>
 800e7ea:	bf00      	nop
 800e7ec:	080126b4 	.word	0x080126b4
 800e7f0:	080127a4 	.word	0x080127a4

0800e7f4 <__ratio>:
 800e7f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7f8:	4688      	mov	r8, r1
 800e7fa:	4669      	mov	r1, sp
 800e7fc:	4681      	mov	r9, r0
 800e7fe:	f7ff ff49 	bl	800e694 <__b2d>
 800e802:	460f      	mov	r7, r1
 800e804:	4604      	mov	r4, r0
 800e806:	460d      	mov	r5, r1
 800e808:	4640      	mov	r0, r8
 800e80a:	a901      	add	r1, sp, #4
 800e80c:	f7ff ff42 	bl	800e694 <__b2d>
 800e810:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e814:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e818:	468b      	mov	fp, r1
 800e81a:	eba3 0c02 	sub.w	ip, r3, r2
 800e81e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e822:	1a9b      	subs	r3, r3, r2
 800e824:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e828:	2b00      	cmp	r3, #0
 800e82a:	bfd5      	itete	le
 800e82c:	460a      	movle	r2, r1
 800e82e:	462a      	movgt	r2, r5
 800e830:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e834:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e838:	bfd8      	it	le
 800e83a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e83e:	465b      	mov	r3, fp
 800e840:	4602      	mov	r2, r0
 800e842:	4639      	mov	r1, r7
 800e844:	4620      	mov	r0, r4
 800e846:	f7f2 f891 	bl	800096c <__aeabi_ddiv>
 800e84a:	b003      	add	sp, #12
 800e84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e850 <__copybits>:
 800e850:	3901      	subs	r1, #1
 800e852:	b570      	push	{r4, r5, r6, lr}
 800e854:	1149      	asrs	r1, r1, #5
 800e856:	6914      	ldr	r4, [r2, #16]
 800e858:	3101      	adds	r1, #1
 800e85a:	f102 0314 	add.w	r3, r2, #20
 800e85e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e862:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e866:	1f05      	subs	r5, r0, #4
 800e868:	42a3      	cmp	r3, r4
 800e86a:	d30c      	bcc.n	800e886 <__copybits+0x36>
 800e86c:	1aa3      	subs	r3, r4, r2
 800e86e:	3b11      	subs	r3, #17
 800e870:	f023 0303 	bic.w	r3, r3, #3
 800e874:	3211      	adds	r2, #17
 800e876:	42a2      	cmp	r2, r4
 800e878:	bf88      	it	hi
 800e87a:	2300      	movhi	r3, #0
 800e87c:	4418      	add	r0, r3
 800e87e:	2300      	movs	r3, #0
 800e880:	4288      	cmp	r0, r1
 800e882:	d305      	bcc.n	800e890 <__copybits+0x40>
 800e884:	bd70      	pop	{r4, r5, r6, pc}
 800e886:	f853 6b04 	ldr.w	r6, [r3], #4
 800e88a:	f845 6f04 	str.w	r6, [r5, #4]!
 800e88e:	e7eb      	b.n	800e868 <__copybits+0x18>
 800e890:	f840 3b04 	str.w	r3, [r0], #4
 800e894:	e7f4      	b.n	800e880 <__copybits+0x30>

0800e896 <__any_on>:
 800e896:	f100 0214 	add.w	r2, r0, #20
 800e89a:	6900      	ldr	r0, [r0, #16]
 800e89c:	114b      	asrs	r3, r1, #5
 800e89e:	4298      	cmp	r0, r3
 800e8a0:	b510      	push	{r4, lr}
 800e8a2:	db11      	blt.n	800e8c8 <__any_on+0x32>
 800e8a4:	dd0a      	ble.n	800e8bc <__any_on+0x26>
 800e8a6:	f011 011f 	ands.w	r1, r1, #31
 800e8aa:	d007      	beq.n	800e8bc <__any_on+0x26>
 800e8ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e8b0:	fa24 f001 	lsr.w	r0, r4, r1
 800e8b4:	fa00 f101 	lsl.w	r1, r0, r1
 800e8b8:	428c      	cmp	r4, r1
 800e8ba:	d10b      	bne.n	800e8d4 <__any_on+0x3e>
 800e8bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8c0:	4293      	cmp	r3, r2
 800e8c2:	d803      	bhi.n	800e8cc <__any_on+0x36>
 800e8c4:	2000      	movs	r0, #0
 800e8c6:	bd10      	pop	{r4, pc}
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	e7f7      	b.n	800e8bc <__any_on+0x26>
 800e8cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e8d0:	2900      	cmp	r1, #0
 800e8d2:	d0f5      	beq.n	800e8c0 <__any_on+0x2a>
 800e8d4:	2001      	movs	r0, #1
 800e8d6:	e7f6      	b.n	800e8c6 <__any_on+0x30>

0800e8d8 <_calloc_r>:
 800e8d8:	b570      	push	{r4, r5, r6, lr}
 800e8da:	fba1 5402 	umull	r5, r4, r1, r2
 800e8de:	b934      	cbnz	r4, 800e8ee <_calloc_r+0x16>
 800e8e0:	4629      	mov	r1, r5
 800e8e2:	f000 f875 	bl	800e9d0 <_malloc_r>
 800e8e6:	4606      	mov	r6, r0
 800e8e8:	b928      	cbnz	r0, 800e8f6 <_calloc_r+0x1e>
 800e8ea:	4630      	mov	r0, r6
 800e8ec:	bd70      	pop	{r4, r5, r6, pc}
 800e8ee:	220c      	movs	r2, #12
 800e8f0:	2600      	movs	r6, #0
 800e8f2:	6002      	str	r2, [r0, #0]
 800e8f4:	e7f9      	b.n	800e8ea <_calloc_r+0x12>
 800e8f6:	462a      	mov	r2, r5
 800e8f8:	4621      	mov	r1, r4
 800e8fa:	f7fc f821 	bl	800a940 <memset>
 800e8fe:	e7f4      	b.n	800e8ea <_calloc_r+0x12>

0800e900 <_free_r>:
 800e900:	b538      	push	{r3, r4, r5, lr}
 800e902:	4605      	mov	r5, r0
 800e904:	2900      	cmp	r1, #0
 800e906:	d040      	beq.n	800e98a <_free_r+0x8a>
 800e908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e90c:	1f0c      	subs	r4, r1, #4
 800e90e:	2b00      	cmp	r3, #0
 800e910:	bfb8      	it	lt
 800e912:	18e4      	addlt	r4, r4, r3
 800e914:	f000 fc76 	bl	800f204 <__malloc_lock>
 800e918:	4a1c      	ldr	r2, [pc, #112]	; (800e98c <_free_r+0x8c>)
 800e91a:	6813      	ldr	r3, [r2, #0]
 800e91c:	b933      	cbnz	r3, 800e92c <_free_r+0x2c>
 800e91e:	6063      	str	r3, [r4, #4]
 800e920:	6014      	str	r4, [r2, #0]
 800e922:	4628      	mov	r0, r5
 800e924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e928:	f000 bc72 	b.w	800f210 <__malloc_unlock>
 800e92c:	42a3      	cmp	r3, r4
 800e92e:	d908      	bls.n	800e942 <_free_r+0x42>
 800e930:	6820      	ldr	r0, [r4, #0]
 800e932:	1821      	adds	r1, r4, r0
 800e934:	428b      	cmp	r3, r1
 800e936:	bf01      	itttt	eq
 800e938:	6819      	ldreq	r1, [r3, #0]
 800e93a:	685b      	ldreq	r3, [r3, #4]
 800e93c:	1809      	addeq	r1, r1, r0
 800e93e:	6021      	streq	r1, [r4, #0]
 800e940:	e7ed      	b.n	800e91e <_free_r+0x1e>
 800e942:	461a      	mov	r2, r3
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	b10b      	cbz	r3, 800e94c <_free_r+0x4c>
 800e948:	42a3      	cmp	r3, r4
 800e94a:	d9fa      	bls.n	800e942 <_free_r+0x42>
 800e94c:	6811      	ldr	r1, [r2, #0]
 800e94e:	1850      	adds	r0, r2, r1
 800e950:	42a0      	cmp	r0, r4
 800e952:	d10b      	bne.n	800e96c <_free_r+0x6c>
 800e954:	6820      	ldr	r0, [r4, #0]
 800e956:	4401      	add	r1, r0
 800e958:	1850      	adds	r0, r2, r1
 800e95a:	4283      	cmp	r3, r0
 800e95c:	6011      	str	r1, [r2, #0]
 800e95e:	d1e0      	bne.n	800e922 <_free_r+0x22>
 800e960:	6818      	ldr	r0, [r3, #0]
 800e962:	685b      	ldr	r3, [r3, #4]
 800e964:	4401      	add	r1, r0
 800e966:	6011      	str	r1, [r2, #0]
 800e968:	6053      	str	r3, [r2, #4]
 800e96a:	e7da      	b.n	800e922 <_free_r+0x22>
 800e96c:	d902      	bls.n	800e974 <_free_r+0x74>
 800e96e:	230c      	movs	r3, #12
 800e970:	602b      	str	r3, [r5, #0]
 800e972:	e7d6      	b.n	800e922 <_free_r+0x22>
 800e974:	6820      	ldr	r0, [r4, #0]
 800e976:	1821      	adds	r1, r4, r0
 800e978:	428b      	cmp	r3, r1
 800e97a:	bf01      	itttt	eq
 800e97c:	6819      	ldreq	r1, [r3, #0]
 800e97e:	685b      	ldreq	r3, [r3, #4]
 800e980:	1809      	addeq	r1, r1, r0
 800e982:	6021      	streq	r1, [r4, #0]
 800e984:	6063      	str	r3, [r4, #4]
 800e986:	6054      	str	r4, [r2, #4]
 800e988:	e7cb      	b.n	800e922 <_free_r+0x22>
 800e98a:	bd38      	pop	{r3, r4, r5, pc}
 800e98c:	200005a4 	.word	0x200005a4

0800e990 <sbrk_aligned>:
 800e990:	b570      	push	{r4, r5, r6, lr}
 800e992:	4e0e      	ldr	r6, [pc, #56]	; (800e9cc <sbrk_aligned+0x3c>)
 800e994:	460c      	mov	r4, r1
 800e996:	6831      	ldr	r1, [r6, #0]
 800e998:	4605      	mov	r5, r0
 800e99a:	b911      	cbnz	r1, 800e9a2 <sbrk_aligned+0x12>
 800e99c:	f000 fb46 	bl	800f02c <_sbrk_r>
 800e9a0:	6030      	str	r0, [r6, #0]
 800e9a2:	4621      	mov	r1, r4
 800e9a4:	4628      	mov	r0, r5
 800e9a6:	f000 fb41 	bl	800f02c <_sbrk_r>
 800e9aa:	1c43      	adds	r3, r0, #1
 800e9ac:	d00a      	beq.n	800e9c4 <sbrk_aligned+0x34>
 800e9ae:	1cc4      	adds	r4, r0, #3
 800e9b0:	f024 0403 	bic.w	r4, r4, #3
 800e9b4:	42a0      	cmp	r0, r4
 800e9b6:	d007      	beq.n	800e9c8 <sbrk_aligned+0x38>
 800e9b8:	1a21      	subs	r1, r4, r0
 800e9ba:	4628      	mov	r0, r5
 800e9bc:	f000 fb36 	bl	800f02c <_sbrk_r>
 800e9c0:	3001      	adds	r0, #1
 800e9c2:	d101      	bne.n	800e9c8 <sbrk_aligned+0x38>
 800e9c4:	f04f 34ff 	mov.w	r4, #4294967295
 800e9c8:	4620      	mov	r0, r4
 800e9ca:	bd70      	pop	{r4, r5, r6, pc}
 800e9cc:	200005a8 	.word	0x200005a8

0800e9d0 <_malloc_r>:
 800e9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d4:	1ccd      	adds	r5, r1, #3
 800e9d6:	f025 0503 	bic.w	r5, r5, #3
 800e9da:	3508      	adds	r5, #8
 800e9dc:	2d0c      	cmp	r5, #12
 800e9de:	bf38      	it	cc
 800e9e0:	250c      	movcc	r5, #12
 800e9e2:	2d00      	cmp	r5, #0
 800e9e4:	4607      	mov	r7, r0
 800e9e6:	db01      	blt.n	800e9ec <_malloc_r+0x1c>
 800e9e8:	42a9      	cmp	r1, r5
 800e9ea:	d905      	bls.n	800e9f8 <_malloc_r+0x28>
 800e9ec:	230c      	movs	r3, #12
 800e9ee:	2600      	movs	r6, #0
 800e9f0:	603b      	str	r3, [r7, #0]
 800e9f2:	4630      	mov	r0, r6
 800e9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f8:	4e2e      	ldr	r6, [pc, #184]	; (800eab4 <_malloc_r+0xe4>)
 800e9fa:	f000 fc03 	bl	800f204 <__malloc_lock>
 800e9fe:	6833      	ldr	r3, [r6, #0]
 800ea00:	461c      	mov	r4, r3
 800ea02:	bb34      	cbnz	r4, 800ea52 <_malloc_r+0x82>
 800ea04:	4629      	mov	r1, r5
 800ea06:	4638      	mov	r0, r7
 800ea08:	f7ff ffc2 	bl	800e990 <sbrk_aligned>
 800ea0c:	1c43      	adds	r3, r0, #1
 800ea0e:	4604      	mov	r4, r0
 800ea10:	d14d      	bne.n	800eaae <_malloc_r+0xde>
 800ea12:	6834      	ldr	r4, [r6, #0]
 800ea14:	4626      	mov	r6, r4
 800ea16:	2e00      	cmp	r6, #0
 800ea18:	d140      	bne.n	800ea9c <_malloc_r+0xcc>
 800ea1a:	6823      	ldr	r3, [r4, #0]
 800ea1c:	4631      	mov	r1, r6
 800ea1e:	4638      	mov	r0, r7
 800ea20:	eb04 0803 	add.w	r8, r4, r3
 800ea24:	f000 fb02 	bl	800f02c <_sbrk_r>
 800ea28:	4580      	cmp	r8, r0
 800ea2a:	d13a      	bne.n	800eaa2 <_malloc_r+0xd2>
 800ea2c:	6821      	ldr	r1, [r4, #0]
 800ea2e:	3503      	adds	r5, #3
 800ea30:	1a6d      	subs	r5, r5, r1
 800ea32:	f025 0503 	bic.w	r5, r5, #3
 800ea36:	3508      	adds	r5, #8
 800ea38:	2d0c      	cmp	r5, #12
 800ea3a:	bf38      	it	cc
 800ea3c:	250c      	movcc	r5, #12
 800ea3e:	4638      	mov	r0, r7
 800ea40:	4629      	mov	r1, r5
 800ea42:	f7ff ffa5 	bl	800e990 <sbrk_aligned>
 800ea46:	3001      	adds	r0, #1
 800ea48:	d02b      	beq.n	800eaa2 <_malloc_r+0xd2>
 800ea4a:	6823      	ldr	r3, [r4, #0]
 800ea4c:	442b      	add	r3, r5
 800ea4e:	6023      	str	r3, [r4, #0]
 800ea50:	e00e      	b.n	800ea70 <_malloc_r+0xa0>
 800ea52:	6822      	ldr	r2, [r4, #0]
 800ea54:	1b52      	subs	r2, r2, r5
 800ea56:	d41e      	bmi.n	800ea96 <_malloc_r+0xc6>
 800ea58:	2a0b      	cmp	r2, #11
 800ea5a:	d916      	bls.n	800ea8a <_malloc_r+0xba>
 800ea5c:	1961      	adds	r1, r4, r5
 800ea5e:	42a3      	cmp	r3, r4
 800ea60:	6025      	str	r5, [r4, #0]
 800ea62:	bf18      	it	ne
 800ea64:	6059      	strne	r1, [r3, #4]
 800ea66:	6863      	ldr	r3, [r4, #4]
 800ea68:	bf08      	it	eq
 800ea6a:	6031      	streq	r1, [r6, #0]
 800ea6c:	5162      	str	r2, [r4, r5]
 800ea6e:	604b      	str	r3, [r1, #4]
 800ea70:	4638      	mov	r0, r7
 800ea72:	f104 060b 	add.w	r6, r4, #11
 800ea76:	f000 fbcb 	bl	800f210 <__malloc_unlock>
 800ea7a:	f026 0607 	bic.w	r6, r6, #7
 800ea7e:	1d23      	adds	r3, r4, #4
 800ea80:	1af2      	subs	r2, r6, r3
 800ea82:	d0b6      	beq.n	800e9f2 <_malloc_r+0x22>
 800ea84:	1b9b      	subs	r3, r3, r6
 800ea86:	50a3      	str	r3, [r4, r2]
 800ea88:	e7b3      	b.n	800e9f2 <_malloc_r+0x22>
 800ea8a:	6862      	ldr	r2, [r4, #4]
 800ea8c:	42a3      	cmp	r3, r4
 800ea8e:	bf0c      	ite	eq
 800ea90:	6032      	streq	r2, [r6, #0]
 800ea92:	605a      	strne	r2, [r3, #4]
 800ea94:	e7ec      	b.n	800ea70 <_malloc_r+0xa0>
 800ea96:	4623      	mov	r3, r4
 800ea98:	6864      	ldr	r4, [r4, #4]
 800ea9a:	e7b2      	b.n	800ea02 <_malloc_r+0x32>
 800ea9c:	4634      	mov	r4, r6
 800ea9e:	6876      	ldr	r6, [r6, #4]
 800eaa0:	e7b9      	b.n	800ea16 <_malloc_r+0x46>
 800eaa2:	230c      	movs	r3, #12
 800eaa4:	4638      	mov	r0, r7
 800eaa6:	603b      	str	r3, [r7, #0]
 800eaa8:	f000 fbb2 	bl	800f210 <__malloc_unlock>
 800eaac:	e7a1      	b.n	800e9f2 <_malloc_r+0x22>
 800eaae:	6025      	str	r5, [r4, #0]
 800eab0:	e7de      	b.n	800ea70 <_malloc_r+0xa0>
 800eab2:	bf00      	nop
 800eab4:	200005a4 	.word	0x200005a4

0800eab8 <__ssputs_r>:
 800eab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eabc:	688e      	ldr	r6, [r1, #8]
 800eabe:	4682      	mov	sl, r0
 800eac0:	429e      	cmp	r6, r3
 800eac2:	460c      	mov	r4, r1
 800eac4:	4690      	mov	r8, r2
 800eac6:	461f      	mov	r7, r3
 800eac8:	d838      	bhi.n	800eb3c <__ssputs_r+0x84>
 800eaca:	898a      	ldrh	r2, [r1, #12]
 800eacc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ead0:	d032      	beq.n	800eb38 <__ssputs_r+0x80>
 800ead2:	6825      	ldr	r5, [r4, #0]
 800ead4:	6909      	ldr	r1, [r1, #16]
 800ead6:	3301      	adds	r3, #1
 800ead8:	eba5 0901 	sub.w	r9, r5, r1
 800eadc:	6965      	ldr	r5, [r4, #20]
 800eade:	444b      	add	r3, r9
 800eae0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eae4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eae8:	106d      	asrs	r5, r5, #1
 800eaea:	429d      	cmp	r5, r3
 800eaec:	bf38      	it	cc
 800eaee:	461d      	movcc	r5, r3
 800eaf0:	0553      	lsls	r3, r2, #21
 800eaf2:	d531      	bpl.n	800eb58 <__ssputs_r+0xa0>
 800eaf4:	4629      	mov	r1, r5
 800eaf6:	f7ff ff6b 	bl	800e9d0 <_malloc_r>
 800eafa:	4606      	mov	r6, r0
 800eafc:	b950      	cbnz	r0, 800eb14 <__ssputs_r+0x5c>
 800eafe:	230c      	movs	r3, #12
 800eb00:	f04f 30ff 	mov.w	r0, #4294967295
 800eb04:	f8ca 3000 	str.w	r3, [sl]
 800eb08:	89a3      	ldrh	r3, [r4, #12]
 800eb0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb0e:	81a3      	strh	r3, [r4, #12]
 800eb10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb14:	464a      	mov	r2, r9
 800eb16:	6921      	ldr	r1, [r4, #16]
 800eb18:	f7ff fa18 	bl	800df4c <memcpy>
 800eb1c:	89a3      	ldrh	r3, [r4, #12]
 800eb1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eb22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb26:	81a3      	strh	r3, [r4, #12]
 800eb28:	6126      	str	r6, [r4, #16]
 800eb2a:	444e      	add	r6, r9
 800eb2c:	6026      	str	r6, [r4, #0]
 800eb2e:	463e      	mov	r6, r7
 800eb30:	6165      	str	r5, [r4, #20]
 800eb32:	eba5 0509 	sub.w	r5, r5, r9
 800eb36:	60a5      	str	r5, [r4, #8]
 800eb38:	42be      	cmp	r6, r7
 800eb3a:	d900      	bls.n	800eb3e <__ssputs_r+0x86>
 800eb3c:	463e      	mov	r6, r7
 800eb3e:	4632      	mov	r2, r6
 800eb40:	4641      	mov	r1, r8
 800eb42:	6820      	ldr	r0, [r4, #0]
 800eb44:	f000 fb44 	bl	800f1d0 <memmove>
 800eb48:	68a3      	ldr	r3, [r4, #8]
 800eb4a:	2000      	movs	r0, #0
 800eb4c:	1b9b      	subs	r3, r3, r6
 800eb4e:	60a3      	str	r3, [r4, #8]
 800eb50:	6823      	ldr	r3, [r4, #0]
 800eb52:	4433      	add	r3, r6
 800eb54:	6023      	str	r3, [r4, #0]
 800eb56:	e7db      	b.n	800eb10 <__ssputs_r+0x58>
 800eb58:	462a      	mov	r2, r5
 800eb5a:	f000 fb5f 	bl	800f21c <_realloc_r>
 800eb5e:	4606      	mov	r6, r0
 800eb60:	2800      	cmp	r0, #0
 800eb62:	d1e1      	bne.n	800eb28 <__ssputs_r+0x70>
 800eb64:	4650      	mov	r0, sl
 800eb66:	6921      	ldr	r1, [r4, #16]
 800eb68:	f7ff feca 	bl	800e900 <_free_r>
 800eb6c:	e7c7      	b.n	800eafe <__ssputs_r+0x46>
	...

0800eb70 <_svfiprintf_r>:
 800eb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb74:	4698      	mov	r8, r3
 800eb76:	898b      	ldrh	r3, [r1, #12]
 800eb78:	4607      	mov	r7, r0
 800eb7a:	061b      	lsls	r3, r3, #24
 800eb7c:	460d      	mov	r5, r1
 800eb7e:	4614      	mov	r4, r2
 800eb80:	b09d      	sub	sp, #116	; 0x74
 800eb82:	d50e      	bpl.n	800eba2 <_svfiprintf_r+0x32>
 800eb84:	690b      	ldr	r3, [r1, #16]
 800eb86:	b963      	cbnz	r3, 800eba2 <_svfiprintf_r+0x32>
 800eb88:	2140      	movs	r1, #64	; 0x40
 800eb8a:	f7ff ff21 	bl	800e9d0 <_malloc_r>
 800eb8e:	6028      	str	r0, [r5, #0]
 800eb90:	6128      	str	r0, [r5, #16]
 800eb92:	b920      	cbnz	r0, 800eb9e <_svfiprintf_r+0x2e>
 800eb94:	230c      	movs	r3, #12
 800eb96:	603b      	str	r3, [r7, #0]
 800eb98:	f04f 30ff 	mov.w	r0, #4294967295
 800eb9c:	e0d1      	b.n	800ed42 <_svfiprintf_r+0x1d2>
 800eb9e:	2340      	movs	r3, #64	; 0x40
 800eba0:	616b      	str	r3, [r5, #20]
 800eba2:	2300      	movs	r3, #0
 800eba4:	9309      	str	r3, [sp, #36]	; 0x24
 800eba6:	2320      	movs	r3, #32
 800eba8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ebac:	2330      	movs	r3, #48	; 0x30
 800ebae:	f04f 0901 	mov.w	r9, #1
 800ebb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebb6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ed5c <_svfiprintf_r+0x1ec>
 800ebba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ebbe:	4623      	mov	r3, r4
 800ebc0:	469a      	mov	sl, r3
 800ebc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebc6:	b10a      	cbz	r2, 800ebcc <_svfiprintf_r+0x5c>
 800ebc8:	2a25      	cmp	r2, #37	; 0x25
 800ebca:	d1f9      	bne.n	800ebc0 <_svfiprintf_r+0x50>
 800ebcc:	ebba 0b04 	subs.w	fp, sl, r4
 800ebd0:	d00b      	beq.n	800ebea <_svfiprintf_r+0x7a>
 800ebd2:	465b      	mov	r3, fp
 800ebd4:	4622      	mov	r2, r4
 800ebd6:	4629      	mov	r1, r5
 800ebd8:	4638      	mov	r0, r7
 800ebda:	f7ff ff6d 	bl	800eab8 <__ssputs_r>
 800ebde:	3001      	adds	r0, #1
 800ebe0:	f000 80aa 	beq.w	800ed38 <_svfiprintf_r+0x1c8>
 800ebe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebe6:	445a      	add	r2, fp
 800ebe8:	9209      	str	r2, [sp, #36]	; 0x24
 800ebea:	f89a 3000 	ldrb.w	r3, [sl]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	f000 80a2 	beq.w	800ed38 <_svfiprintf_r+0x1c8>
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	f04f 32ff 	mov.w	r2, #4294967295
 800ebfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ebfe:	f10a 0a01 	add.w	sl, sl, #1
 800ec02:	9304      	str	r3, [sp, #16]
 800ec04:	9307      	str	r3, [sp, #28]
 800ec06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec0a:	931a      	str	r3, [sp, #104]	; 0x68
 800ec0c:	4654      	mov	r4, sl
 800ec0e:	2205      	movs	r2, #5
 800ec10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec14:	4851      	ldr	r0, [pc, #324]	; (800ed5c <_svfiprintf_r+0x1ec>)
 800ec16:	f7ff f98b 	bl	800df30 <memchr>
 800ec1a:	9a04      	ldr	r2, [sp, #16]
 800ec1c:	b9d8      	cbnz	r0, 800ec56 <_svfiprintf_r+0xe6>
 800ec1e:	06d0      	lsls	r0, r2, #27
 800ec20:	bf44      	itt	mi
 800ec22:	2320      	movmi	r3, #32
 800ec24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec28:	0711      	lsls	r1, r2, #28
 800ec2a:	bf44      	itt	mi
 800ec2c:	232b      	movmi	r3, #43	; 0x2b
 800ec2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec32:	f89a 3000 	ldrb.w	r3, [sl]
 800ec36:	2b2a      	cmp	r3, #42	; 0x2a
 800ec38:	d015      	beq.n	800ec66 <_svfiprintf_r+0xf6>
 800ec3a:	4654      	mov	r4, sl
 800ec3c:	2000      	movs	r0, #0
 800ec3e:	f04f 0c0a 	mov.w	ip, #10
 800ec42:	9a07      	ldr	r2, [sp, #28]
 800ec44:	4621      	mov	r1, r4
 800ec46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec4a:	3b30      	subs	r3, #48	; 0x30
 800ec4c:	2b09      	cmp	r3, #9
 800ec4e:	d94e      	bls.n	800ecee <_svfiprintf_r+0x17e>
 800ec50:	b1b0      	cbz	r0, 800ec80 <_svfiprintf_r+0x110>
 800ec52:	9207      	str	r2, [sp, #28]
 800ec54:	e014      	b.n	800ec80 <_svfiprintf_r+0x110>
 800ec56:	eba0 0308 	sub.w	r3, r0, r8
 800ec5a:	fa09 f303 	lsl.w	r3, r9, r3
 800ec5e:	4313      	orrs	r3, r2
 800ec60:	46a2      	mov	sl, r4
 800ec62:	9304      	str	r3, [sp, #16]
 800ec64:	e7d2      	b.n	800ec0c <_svfiprintf_r+0x9c>
 800ec66:	9b03      	ldr	r3, [sp, #12]
 800ec68:	1d19      	adds	r1, r3, #4
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	9103      	str	r1, [sp, #12]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	bfbb      	ittet	lt
 800ec72:	425b      	neglt	r3, r3
 800ec74:	f042 0202 	orrlt.w	r2, r2, #2
 800ec78:	9307      	strge	r3, [sp, #28]
 800ec7a:	9307      	strlt	r3, [sp, #28]
 800ec7c:	bfb8      	it	lt
 800ec7e:	9204      	strlt	r2, [sp, #16]
 800ec80:	7823      	ldrb	r3, [r4, #0]
 800ec82:	2b2e      	cmp	r3, #46	; 0x2e
 800ec84:	d10c      	bne.n	800eca0 <_svfiprintf_r+0x130>
 800ec86:	7863      	ldrb	r3, [r4, #1]
 800ec88:	2b2a      	cmp	r3, #42	; 0x2a
 800ec8a:	d135      	bne.n	800ecf8 <_svfiprintf_r+0x188>
 800ec8c:	9b03      	ldr	r3, [sp, #12]
 800ec8e:	3402      	adds	r4, #2
 800ec90:	1d1a      	adds	r2, r3, #4
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	9203      	str	r2, [sp, #12]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	bfb8      	it	lt
 800ec9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ec9e:	9305      	str	r3, [sp, #20]
 800eca0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800ed60 <_svfiprintf_r+0x1f0>
 800eca4:	2203      	movs	r2, #3
 800eca6:	4650      	mov	r0, sl
 800eca8:	7821      	ldrb	r1, [r4, #0]
 800ecaa:	f7ff f941 	bl	800df30 <memchr>
 800ecae:	b140      	cbz	r0, 800ecc2 <_svfiprintf_r+0x152>
 800ecb0:	2340      	movs	r3, #64	; 0x40
 800ecb2:	eba0 000a 	sub.w	r0, r0, sl
 800ecb6:	fa03 f000 	lsl.w	r0, r3, r0
 800ecba:	9b04      	ldr	r3, [sp, #16]
 800ecbc:	3401      	adds	r4, #1
 800ecbe:	4303      	orrs	r3, r0
 800ecc0:	9304      	str	r3, [sp, #16]
 800ecc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecc6:	2206      	movs	r2, #6
 800ecc8:	4826      	ldr	r0, [pc, #152]	; (800ed64 <_svfiprintf_r+0x1f4>)
 800ecca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ecce:	f7ff f92f 	bl	800df30 <memchr>
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	d038      	beq.n	800ed48 <_svfiprintf_r+0x1d8>
 800ecd6:	4b24      	ldr	r3, [pc, #144]	; (800ed68 <_svfiprintf_r+0x1f8>)
 800ecd8:	bb1b      	cbnz	r3, 800ed22 <_svfiprintf_r+0x1b2>
 800ecda:	9b03      	ldr	r3, [sp, #12]
 800ecdc:	3307      	adds	r3, #7
 800ecde:	f023 0307 	bic.w	r3, r3, #7
 800ece2:	3308      	adds	r3, #8
 800ece4:	9303      	str	r3, [sp, #12]
 800ece6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ece8:	4433      	add	r3, r6
 800ecea:	9309      	str	r3, [sp, #36]	; 0x24
 800ecec:	e767      	b.n	800ebbe <_svfiprintf_r+0x4e>
 800ecee:	460c      	mov	r4, r1
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ecf6:	e7a5      	b.n	800ec44 <_svfiprintf_r+0xd4>
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	f04f 0c0a 	mov.w	ip, #10
 800ecfe:	4619      	mov	r1, r3
 800ed00:	3401      	adds	r4, #1
 800ed02:	9305      	str	r3, [sp, #20]
 800ed04:	4620      	mov	r0, r4
 800ed06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed0a:	3a30      	subs	r2, #48	; 0x30
 800ed0c:	2a09      	cmp	r2, #9
 800ed0e:	d903      	bls.n	800ed18 <_svfiprintf_r+0x1a8>
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d0c5      	beq.n	800eca0 <_svfiprintf_r+0x130>
 800ed14:	9105      	str	r1, [sp, #20]
 800ed16:	e7c3      	b.n	800eca0 <_svfiprintf_r+0x130>
 800ed18:	4604      	mov	r4, r0
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed20:	e7f0      	b.n	800ed04 <_svfiprintf_r+0x194>
 800ed22:	ab03      	add	r3, sp, #12
 800ed24:	9300      	str	r3, [sp, #0]
 800ed26:	462a      	mov	r2, r5
 800ed28:	4638      	mov	r0, r7
 800ed2a:	4b10      	ldr	r3, [pc, #64]	; (800ed6c <_svfiprintf_r+0x1fc>)
 800ed2c:	a904      	add	r1, sp, #16
 800ed2e:	f7fb fead 	bl	800aa8c <_printf_float>
 800ed32:	1c42      	adds	r2, r0, #1
 800ed34:	4606      	mov	r6, r0
 800ed36:	d1d6      	bne.n	800ece6 <_svfiprintf_r+0x176>
 800ed38:	89ab      	ldrh	r3, [r5, #12]
 800ed3a:	065b      	lsls	r3, r3, #25
 800ed3c:	f53f af2c 	bmi.w	800eb98 <_svfiprintf_r+0x28>
 800ed40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed42:	b01d      	add	sp, #116	; 0x74
 800ed44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed48:	ab03      	add	r3, sp, #12
 800ed4a:	9300      	str	r3, [sp, #0]
 800ed4c:	462a      	mov	r2, r5
 800ed4e:	4638      	mov	r0, r7
 800ed50:	4b06      	ldr	r3, [pc, #24]	; (800ed6c <_svfiprintf_r+0x1fc>)
 800ed52:	a904      	add	r1, sp, #16
 800ed54:	f7fc f936 	bl	800afc4 <_printf_i>
 800ed58:	e7eb      	b.n	800ed32 <_svfiprintf_r+0x1c2>
 800ed5a:	bf00      	nop
 800ed5c:	080128fc 	.word	0x080128fc
 800ed60:	08012902 	.word	0x08012902
 800ed64:	08012906 	.word	0x08012906
 800ed68:	0800aa8d 	.word	0x0800aa8d
 800ed6c:	0800eab9 	.word	0x0800eab9

0800ed70 <__sfputc_r>:
 800ed70:	6893      	ldr	r3, [r2, #8]
 800ed72:	b410      	push	{r4}
 800ed74:	3b01      	subs	r3, #1
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	6093      	str	r3, [r2, #8]
 800ed7a:	da07      	bge.n	800ed8c <__sfputc_r+0x1c>
 800ed7c:	6994      	ldr	r4, [r2, #24]
 800ed7e:	42a3      	cmp	r3, r4
 800ed80:	db01      	blt.n	800ed86 <__sfputc_r+0x16>
 800ed82:	290a      	cmp	r1, #10
 800ed84:	d102      	bne.n	800ed8c <__sfputc_r+0x1c>
 800ed86:	bc10      	pop	{r4}
 800ed88:	f7fd bbc8 	b.w	800c51c <__swbuf_r>
 800ed8c:	6813      	ldr	r3, [r2, #0]
 800ed8e:	1c58      	adds	r0, r3, #1
 800ed90:	6010      	str	r0, [r2, #0]
 800ed92:	7019      	strb	r1, [r3, #0]
 800ed94:	4608      	mov	r0, r1
 800ed96:	bc10      	pop	{r4}
 800ed98:	4770      	bx	lr

0800ed9a <__sfputs_r>:
 800ed9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed9c:	4606      	mov	r6, r0
 800ed9e:	460f      	mov	r7, r1
 800eda0:	4614      	mov	r4, r2
 800eda2:	18d5      	adds	r5, r2, r3
 800eda4:	42ac      	cmp	r4, r5
 800eda6:	d101      	bne.n	800edac <__sfputs_r+0x12>
 800eda8:	2000      	movs	r0, #0
 800edaa:	e007      	b.n	800edbc <__sfputs_r+0x22>
 800edac:	463a      	mov	r2, r7
 800edae:	4630      	mov	r0, r6
 800edb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edb4:	f7ff ffdc 	bl	800ed70 <__sfputc_r>
 800edb8:	1c43      	adds	r3, r0, #1
 800edba:	d1f3      	bne.n	800eda4 <__sfputs_r+0xa>
 800edbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800edc0 <_vfiprintf_r>:
 800edc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc4:	460d      	mov	r5, r1
 800edc6:	4614      	mov	r4, r2
 800edc8:	4698      	mov	r8, r3
 800edca:	4606      	mov	r6, r0
 800edcc:	b09d      	sub	sp, #116	; 0x74
 800edce:	b118      	cbz	r0, 800edd8 <_vfiprintf_r+0x18>
 800edd0:	6983      	ldr	r3, [r0, #24]
 800edd2:	b90b      	cbnz	r3, 800edd8 <_vfiprintf_r+0x18>
 800edd4:	f7fe fc10 	bl	800d5f8 <__sinit>
 800edd8:	4b89      	ldr	r3, [pc, #548]	; (800f000 <_vfiprintf_r+0x240>)
 800edda:	429d      	cmp	r5, r3
 800eddc:	d11b      	bne.n	800ee16 <_vfiprintf_r+0x56>
 800edde:	6875      	ldr	r5, [r6, #4]
 800ede0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ede2:	07d9      	lsls	r1, r3, #31
 800ede4:	d405      	bmi.n	800edf2 <_vfiprintf_r+0x32>
 800ede6:	89ab      	ldrh	r3, [r5, #12]
 800ede8:	059a      	lsls	r2, r3, #22
 800edea:	d402      	bmi.n	800edf2 <_vfiprintf_r+0x32>
 800edec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edee:	f7ff f81e 	bl	800de2e <__retarget_lock_acquire_recursive>
 800edf2:	89ab      	ldrh	r3, [r5, #12]
 800edf4:	071b      	lsls	r3, r3, #28
 800edf6:	d501      	bpl.n	800edfc <_vfiprintf_r+0x3c>
 800edf8:	692b      	ldr	r3, [r5, #16]
 800edfa:	b9eb      	cbnz	r3, 800ee38 <_vfiprintf_r+0x78>
 800edfc:	4629      	mov	r1, r5
 800edfe:	4630      	mov	r0, r6
 800ee00:	f7fd fbde 	bl	800c5c0 <__swsetup_r>
 800ee04:	b1c0      	cbz	r0, 800ee38 <_vfiprintf_r+0x78>
 800ee06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee08:	07dc      	lsls	r4, r3, #31
 800ee0a:	d50e      	bpl.n	800ee2a <_vfiprintf_r+0x6a>
 800ee0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee10:	b01d      	add	sp, #116	; 0x74
 800ee12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee16:	4b7b      	ldr	r3, [pc, #492]	; (800f004 <_vfiprintf_r+0x244>)
 800ee18:	429d      	cmp	r5, r3
 800ee1a:	d101      	bne.n	800ee20 <_vfiprintf_r+0x60>
 800ee1c:	68b5      	ldr	r5, [r6, #8]
 800ee1e:	e7df      	b.n	800ede0 <_vfiprintf_r+0x20>
 800ee20:	4b79      	ldr	r3, [pc, #484]	; (800f008 <_vfiprintf_r+0x248>)
 800ee22:	429d      	cmp	r5, r3
 800ee24:	bf08      	it	eq
 800ee26:	68f5      	ldreq	r5, [r6, #12]
 800ee28:	e7da      	b.n	800ede0 <_vfiprintf_r+0x20>
 800ee2a:	89ab      	ldrh	r3, [r5, #12]
 800ee2c:	0598      	lsls	r0, r3, #22
 800ee2e:	d4ed      	bmi.n	800ee0c <_vfiprintf_r+0x4c>
 800ee30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee32:	f7fe fffd 	bl	800de30 <__retarget_lock_release_recursive>
 800ee36:	e7e9      	b.n	800ee0c <_vfiprintf_r+0x4c>
 800ee38:	2300      	movs	r3, #0
 800ee3a:	9309      	str	r3, [sp, #36]	; 0x24
 800ee3c:	2320      	movs	r3, #32
 800ee3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee42:	2330      	movs	r3, #48	; 0x30
 800ee44:	f04f 0901 	mov.w	r9, #1
 800ee48:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee4c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f00c <_vfiprintf_r+0x24c>
 800ee50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee54:	4623      	mov	r3, r4
 800ee56:	469a      	mov	sl, r3
 800ee58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee5c:	b10a      	cbz	r2, 800ee62 <_vfiprintf_r+0xa2>
 800ee5e:	2a25      	cmp	r2, #37	; 0x25
 800ee60:	d1f9      	bne.n	800ee56 <_vfiprintf_r+0x96>
 800ee62:	ebba 0b04 	subs.w	fp, sl, r4
 800ee66:	d00b      	beq.n	800ee80 <_vfiprintf_r+0xc0>
 800ee68:	465b      	mov	r3, fp
 800ee6a:	4622      	mov	r2, r4
 800ee6c:	4629      	mov	r1, r5
 800ee6e:	4630      	mov	r0, r6
 800ee70:	f7ff ff93 	bl	800ed9a <__sfputs_r>
 800ee74:	3001      	adds	r0, #1
 800ee76:	f000 80aa 	beq.w	800efce <_vfiprintf_r+0x20e>
 800ee7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee7c:	445a      	add	r2, fp
 800ee7e:	9209      	str	r2, [sp, #36]	; 0x24
 800ee80:	f89a 3000 	ldrb.w	r3, [sl]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	f000 80a2 	beq.w	800efce <_vfiprintf_r+0x20e>
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ee90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee94:	f10a 0a01 	add.w	sl, sl, #1
 800ee98:	9304      	str	r3, [sp, #16]
 800ee9a:	9307      	str	r3, [sp, #28]
 800ee9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eea0:	931a      	str	r3, [sp, #104]	; 0x68
 800eea2:	4654      	mov	r4, sl
 800eea4:	2205      	movs	r2, #5
 800eea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeaa:	4858      	ldr	r0, [pc, #352]	; (800f00c <_vfiprintf_r+0x24c>)
 800eeac:	f7ff f840 	bl	800df30 <memchr>
 800eeb0:	9a04      	ldr	r2, [sp, #16]
 800eeb2:	b9d8      	cbnz	r0, 800eeec <_vfiprintf_r+0x12c>
 800eeb4:	06d1      	lsls	r1, r2, #27
 800eeb6:	bf44      	itt	mi
 800eeb8:	2320      	movmi	r3, #32
 800eeba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eebe:	0713      	lsls	r3, r2, #28
 800eec0:	bf44      	itt	mi
 800eec2:	232b      	movmi	r3, #43	; 0x2b
 800eec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eec8:	f89a 3000 	ldrb.w	r3, [sl]
 800eecc:	2b2a      	cmp	r3, #42	; 0x2a
 800eece:	d015      	beq.n	800eefc <_vfiprintf_r+0x13c>
 800eed0:	4654      	mov	r4, sl
 800eed2:	2000      	movs	r0, #0
 800eed4:	f04f 0c0a 	mov.w	ip, #10
 800eed8:	9a07      	ldr	r2, [sp, #28]
 800eeda:	4621      	mov	r1, r4
 800eedc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eee0:	3b30      	subs	r3, #48	; 0x30
 800eee2:	2b09      	cmp	r3, #9
 800eee4:	d94e      	bls.n	800ef84 <_vfiprintf_r+0x1c4>
 800eee6:	b1b0      	cbz	r0, 800ef16 <_vfiprintf_r+0x156>
 800eee8:	9207      	str	r2, [sp, #28]
 800eeea:	e014      	b.n	800ef16 <_vfiprintf_r+0x156>
 800eeec:	eba0 0308 	sub.w	r3, r0, r8
 800eef0:	fa09 f303 	lsl.w	r3, r9, r3
 800eef4:	4313      	orrs	r3, r2
 800eef6:	46a2      	mov	sl, r4
 800eef8:	9304      	str	r3, [sp, #16]
 800eefa:	e7d2      	b.n	800eea2 <_vfiprintf_r+0xe2>
 800eefc:	9b03      	ldr	r3, [sp, #12]
 800eefe:	1d19      	adds	r1, r3, #4
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	9103      	str	r1, [sp, #12]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	bfbb      	ittet	lt
 800ef08:	425b      	neglt	r3, r3
 800ef0a:	f042 0202 	orrlt.w	r2, r2, #2
 800ef0e:	9307      	strge	r3, [sp, #28]
 800ef10:	9307      	strlt	r3, [sp, #28]
 800ef12:	bfb8      	it	lt
 800ef14:	9204      	strlt	r2, [sp, #16]
 800ef16:	7823      	ldrb	r3, [r4, #0]
 800ef18:	2b2e      	cmp	r3, #46	; 0x2e
 800ef1a:	d10c      	bne.n	800ef36 <_vfiprintf_r+0x176>
 800ef1c:	7863      	ldrb	r3, [r4, #1]
 800ef1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ef20:	d135      	bne.n	800ef8e <_vfiprintf_r+0x1ce>
 800ef22:	9b03      	ldr	r3, [sp, #12]
 800ef24:	3402      	adds	r4, #2
 800ef26:	1d1a      	adds	r2, r3, #4
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	9203      	str	r2, [sp, #12]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	bfb8      	it	lt
 800ef30:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef34:	9305      	str	r3, [sp, #20]
 800ef36:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800f010 <_vfiprintf_r+0x250>
 800ef3a:	2203      	movs	r2, #3
 800ef3c:	4650      	mov	r0, sl
 800ef3e:	7821      	ldrb	r1, [r4, #0]
 800ef40:	f7fe fff6 	bl	800df30 <memchr>
 800ef44:	b140      	cbz	r0, 800ef58 <_vfiprintf_r+0x198>
 800ef46:	2340      	movs	r3, #64	; 0x40
 800ef48:	eba0 000a 	sub.w	r0, r0, sl
 800ef4c:	fa03 f000 	lsl.w	r0, r3, r0
 800ef50:	9b04      	ldr	r3, [sp, #16]
 800ef52:	3401      	adds	r4, #1
 800ef54:	4303      	orrs	r3, r0
 800ef56:	9304      	str	r3, [sp, #16]
 800ef58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef5c:	2206      	movs	r2, #6
 800ef5e:	482d      	ldr	r0, [pc, #180]	; (800f014 <_vfiprintf_r+0x254>)
 800ef60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef64:	f7fe ffe4 	bl	800df30 <memchr>
 800ef68:	2800      	cmp	r0, #0
 800ef6a:	d03f      	beq.n	800efec <_vfiprintf_r+0x22c>
 800ef6c:	4b2a      	ldr	r3, [pc, #168]	; (800f018 <_vfiprintf_r+0x258>)
 800ef6e:	bb1b      	cbnz	r3, 800efb8 <_vfiprintf_r+0x1f8>
 800ef70:	9b03      	ldr	r3, [sp, #12]
 800ef72:	3307      	adds	r3, #7
 800ef74:	f023 0307 	bic.w	r3, r3, #7
 800ef78:	3308      	adds	r3, #8
 800ef7a:	9303      	str	r3, [sp, #12]
 800ef7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef7e:	443b      	add	r3, r7
 800ef80:	9309      	str	r3, [sp, #36]	; 0x24
 800ef82:	e767      	b.n	800ee54 <_vfiprintf_r+0x94>
 800ef84:	460c      	mov	r4, r1
 800ef86:	2001      	movs	r0, #1
 800ef88:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef8c:	e7a5      	b.n	800eeda <_vfiprintf_r+0x11a>
 800ef8e:	2300      	movs	r3, #0
 800ef90:	f04f 0c0a 	mov.w	ip, #10
 800ef94:	4619      	mov	r1, r3
 800ef96:	3401      	adds	r4, #1
 800ef98:	9305      	str	r3, [sp, #20]
 800ef9a:	4620      	mov	r0, r4
 800ef9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efa0:	3a30      	subs	r2, #48	; 0x30
 800efa2:	2a09      	cmp	r2, #9
 800efa4:	d903      	bls.n	800efae <_vfiprintf_r+0x1ee>
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d0c5      	beq.n	800ef36 <_vfiprintf_r+0x176>
 800efaa:	9105      	str	r1, [sp, #20]
 800efac:	e7c3      	b.n	800ef36 <_vfiprintf_r+0x176>
 800efae:	4604      	mov	r4, r0
 800efb0:	2301      	movs	r3, #1
 800efb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800efb6:	e7f0      	b.n	800ef9a <_vfiprintf_r+0x1da>
 800efb8:	ab03      	add	r3, sp, #12
 800efba:	9300      	str	r3, [sp, #0]
 800efbc:	462a      	mov	r2, r5
 800efbe:	4630      	mov	r0, r6
 800efc0:	4b16      	ldr	r3, [pc, #88]	; (800f01c <_vfiprintf_r+0x25c>)
 800efc2:	a904      	add	r1, sp, #16
 800efc4:	f7fb fd62 	bl	800aa8c <_printf_float>
 800efc8:	4607      	mov	r7, r0
 800efca:	1c78      	adds	r0, r7, #1
 800efcc:	d1d6      	bne.n	800ef7c <_vfiprintf_r+0x1bc>
 800efce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800efd0:	07d9      	lsls	r1, r3, #31
 800efd2:	d405      	bmi.n	800efe0 <_vfiprintf_r+0x220>
 800efd4:	89ab      	ldrh	r3, [r5, #12]
 800efd6:	059a      	lsls	r2, r3, #22
 800efd8:	d402      	bmi.n	800efe0 <_vfiprintf_r+0x220>
 800efda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efdc:	f7fe ff28 	bl	800de30 <__retarget_lock_release_recursive>
 800efe0:	89ab      	ldrh	r3, [r5, #12]
 800efe2:	065b      	lsls	r3, r3, #25
 800efe4:	f53f af12 	bmi.w	800ee0c <_vfiprintf_r+0x4c>
 800efe8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efea:	e711      	b.n	800ee10 <_vfiprintf_r+0x50>
 800efec:	ab03      	add	r3, sp, #12
 800efee:	9300      	str	r3, [sp, #0]
 800eff0:	462a      	mov	r2, r5
 800eff2:	4630      	mov	r0, r6
 800eff4:	4b09      	ldr	r3, [pc, #36]	; (800f01c <_vfiprintf_r+0x25c>)
 800eff6:	a904      	add	r1, sp, #16
 800eff8:	f7fb ffe4 	bl	800afc4 <_printf_i>
 800effc:	e7e4      	b.n	800efc8 <_vfiprintf_r+0x208>
 800effe:	bf00      	nop
 800f000:	080126e8 	.word	0x080126e8
 800f004:	08012708 	.word	0x08012708
 800f008:	080126c8 	.word	0x080126c8
 800f00c:	080128fc 	.word	0x080128fc
 800f010:	08012902 	.word	0x08012902
 800f014:	08012906 	.word	0x08012906
 800f018:	0800aa8d 	.word	0x0800aa8d
 800f01c:	0800ed9b 	.word	0x0800ed9b

0800f020 <nan>:
 800f020:	2000      	movs	r0, #0
 800f022:	4901      	ldr	r1, [pc, #4]	; (800f028 <nan+0x8>)
 800f024:	4770      	bx	lr
 800f026:	bf00      	nop
 800f028:	7ff80000 	.word	0x7ff80000

0800f02c <_sbrk_r>:
 800f02c:	b538      	push	{r3, r4, r5, lr}
 800f02e:	2300      	movs	r3, #0
 800f030:	4d05      	ldr	r5, [pc, #20]	; (800f048 <_sbrk_r+0x1c>)
 800f032:	4604      	mov	r4, r0
 800f034:	4608      	mov	r0, r1
 800f036:	602b      	str	r3, [r5, #0]
 800f038:	f7f3 fcec 	bl	8002a14 <_sbrk>
 800f03c:	1c43      	adds	r3, r0, #1
 800f03e:	d102      	bne.n	800f046 <_sbrk_r+0x1a>
 800f040:	682b      	ldr	r3, [r5, #0]
 800f042:	b103      	cbz	r3, 800f046 <_sbrk_r+0x1a>
 800f044:	6023      	str	r3, [r4, #0]
 800f046:	bd38      	pop	{r3, r4, r5, pc}
 800f048:	200005ac 	.word	0x200005ac

0800f04c <__sread>:
 800f04c:	b510      	push	{r4, lr}
 800f04e:	460c      	mov	r4, r1
 800f050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f054:	f000 f912 	bl	800f27c <_read_r>
 800f058:	2800      	cmp	r0, #0
 800f05a:	bfab      	itete	ge
 800f05c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f05e:	89a3      	ldrhlt	r3, [r4, #12]
 800f060:	181b      	addge	r3, r3, r0
 800f062:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f066:	bfac      	ite	ge
 800f068:	6563      	strge	r3, [r4, #84]	; 0x54
 800f06a:	81a3      	strhlt	r3, [r4, #12]
 800f06c:	bd10      	pop	{r4, pc}

0800f06e <__swrite>:
 800f06e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f072:	461f      	mov	r7, r3
 800f074:	898b      	ldrh	r3, [r1, #12]
 800f076:	4605      	mov	r5, r0
 800f078:	05db      	lsls	r3, r3, #23
 800f07a:	460c      	mov	r4, r1
 800f07c:	4616      	mov	r6, r2
 800f07e:	d505      	bpl.n	800f08c <__swrite+0x1e>
 800f080:	2302      	movs	r3, #2
 800f082:	2200      	movs	r2, #0
 800f084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f088:	f000 f890 	bl	800f1ac <_lseek_r>
 800f08c:	89a3      	ldrh	r3, [r4, #12]
 800f08e:	4632      	mov	r2, r6
 800f090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f094:	81a3      	strh	r3, [r4, #12]
 800f096:	4628      	mov	r0, r5
 800f098:	463b      	mov	r3, r7
 800f09a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f09e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f0a2:	f000 b837 	b.w	800f114 <_write_r>

0800f0a6 <__sseek>:
 800f0a6:	b510      	push	{r4, lr}
 800f0a8:	460c      	mov	r4, r1
 800f0aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ae:	f000 f87d 	bl	800f1ac <_lseek_r>
 800f0b2:	1c43      	adds	r3, r0, #1
 800f0b4:	89a3      	ldrh	r3, [r4, #12]
 800f0b6:	bf15      	itete	ne
 800f0b8:	6560      	strne	r0, [r4, #84]	; 0x54
 800f0ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f0be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f0c2:	81a3      	strheq	r3, [r4, #12]
 800f0c4:	bf18      	it	ne
 800f0c6:	81a3      	strhne	r3, [r4, #12]
 800f0c8:	bd10      	pop	{r4, pc}

0800f0ca <__sclose>:
 800f0ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0ce:	f000 b83b 	b.w	800f148 <_close_r>

0800f0d2 <strncmp>:
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	b510      	push	{r4, lr}
 800f0d6:	b172      	cbz	r2, 800f0f6 <strncmp+0x24>
 800f0d8:	3901      	subs	r1, #1
 800f0da:	1884      	adds	r4, r0, r2
 800f0dc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f0e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f0e4:	4290      	cmp	r0, r2
 800f0e6:	d101      	bne.n	800f0ec <strncmp+0x1a>
 800f0e8:	42a3      	cmp	r3, r4
 800f0ea:	d101      	bne.n	800f0f0 <strncmp+0x1e>
 800f0ec:	1a80      	subs	r0, r0, r2
 800f0ee:	bd10      	pop	{r4, pc}
 800f0f0:	2800      	cmp	r0, #0
 800f0f2:	d1f3      	bne.n	800f0dc <strncmp+0xa>
 800f0f4:	e7fa      	b.n	800f0ec <strncmp+0x1a>
 800f0f6:	4610      	mov	r0, r2
 800f0f8:	e7f9      	b.n	800f0ee <strncmp+0x1c>

0800f0fa <__ascii_wctomb>:
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	4608      	mov	r0, r1
 800f0fe:	b141      	cbz	r1, 800f112 <__ascii_wctomb+0x18>
 800f100:	2aff      	cmp	r2, #255	; 0xff
 800f102:	d904      	bls.n	800f10e <__ascii_wctomb+0x14>
 800f104:	228a      	movs	r2, #138	; 0x8a
 800f106:	f04f 30ff 	mov.w	r0, #4294967295
 800f10a:	601a      	str	r2, [r3, #0]
 800f10c:	4770      	bx	lr
 800f10e:	2001      	movs	r0, #1
 800f110:	700a      	strb	r2, [r1, #0]
 800f112:	4770      	bx	lr

0800f114 <_write_r>:
 800f114:	b538      	push	{r3, r4, r5, lr}
 800f116:	4604      	mov	r4, r0
 800f118:	4608      	mov	r0, r1
 800f11a:	4611      	mov	r1, r2
 800f11c:	2200      	movs	r2, #0
 800f11e:	4d05      	ldr	r5, [pc, #20]	; (800f134 <_write_r+0x20>)
 800f120:	602a      	str	r2, [r5, #0]
 800f122:	461a      	mov	r2, r3
 800f124:	f7f3 fc2a 	bl	800297c <_write>
 800f128:	1c43      	adds	r3, r0, #1
 800f12a:	d102      	bne.n	800f132 <_write_r+0x1e>
 800f12c:	682b      	ldr	r3, [r5, #0]
 800f12e:	b103      	cbz	r3, 800f132 <_write_r+0x1e>
 800f130:	6023      	str	r3, [r4, #0]
 800f132:	bd38      	pop	{r3, r4, r5, pc}
 800f134:	200005ac 	.word	0x200005ac

0800f138 <abort>:
 800f138:	2006      	movs	r0, #6
 800f13a:	b508      	push	{r3, lr}
 800f13c:	f000 f8d8 	bl	800f2f0 <raise>
 800f140:	2001      	movs	r0, #1
 800f142:	f7f3 fbf4 	bl	800292e <_exit>
	...

0800f148 <_close_r>:
 800f148:	b538      	push	{r3, r4, r5, lr}
 800f14a:	2300      	movs	r3, #0
 800f14c:	4d05      	ldr	r5, [pc, #20]	; (800f164 <_close_r+0x1c>)
 800f14e:	4604      	mov	r4, r0
 800f150:	4608      	mov	r0, r1
 800f152:	602b      	str	r3, [r5, #0]
 800f154:	f7f3 fc2e 	bl	80029b4 <_close>
 800f158:	1c43      	adds	r3, r0, #1
 800f15a:	d102      	bne.n	800f162 <_close_r+0x1a>
 800f15c:	682b      	ldr	r3, [r5, #0]
 800f15e:	b103      	cbz	r3, 800f162 <_close_r+0x1a>
 800f160:	6023      	str	r3, [r4, #0]
 800f162:	bd38      	pop	{r3, r4, r5, pc}
 800f164:	200005ac 	.word	0x200005ac

0800f168 <_fstat_r>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	2300      	movs	r3, #0
 800f16c:	4d06      	ldr	r5, [pc, #24]	; (800f188 <_fstat_r+0x20>)
 800f16e:	4604      	mov	r4, r0
 800f170:	4608      	mov	r0, r1
 800f172:	4611      	mov	r1, r2
 800f174:	602b      	str	r3, [r5, #0]
 800f176:	f7f3 fc28 	bl	80029ca <_fstat>
 800f17a:	1c43      	adds	r3, r0, #1
 800f17c:	d102      	bne.n	800f184 <_fstat_r+0x1c>
 800f17e:	682b      	ldr	r3, [r5, #0]
 800f180:	b103      	cbz	r3, 800f184 <_fstat_r+0x1c>
 800f182:	6023      	str	r3, [r4, #0]
 800f184:	bd38      	pop	{r3, r4, r5, pc}
 800f186:	bf00      	nop
 800f188:	200005ac 	.word	0x200005ac

0800f18c <_isatty_r>:
 800f18c:	b538      	push	{r3, r4, r5, lr}
 800f18e:	2300      	movs	r3, #0
 800f190:	4d05      	ldr	r5, [pc, #20]	; (800f1a8 <_isatty_r+0x1c>)
 800f192:	4604      	mov	r4, r0
 800f194:	4608      	mov	r0, r1
 800f196:	602b      	str	r3, [r5, #0]
 800f198:	f7f3 fc26 	bl	80029e8 <_isatty>
 800f19c:	1c43      	adds	r3, r0, #1
 800f19e:	d102      	bne.n	800f1a6 <_isatty_r+0x1a>
 800f1a0:	682b      	ldr	r3, [r5, #0]
 800f1a2:	b103      	cbz	r3, 800f1a6 <_isatty_r+0x1a>
 800f1a4:	6023      	str	r3, [r4, #0]
 800f1a6:	bd38      	pop	{r3, r4, r5, pc}
 800f1a8:	200005ac 	.word	0x200005ac

0800f1ac <_lseek_r>:
 800f1ac:	b538      	push	{r3, r4, r5, lr}
 800f1ae:	4604      	mov	r4, r0
 800f1b0:	4608      	mov	r0, r1
 800f1b2:	4611      	mov	r1, r2
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	4d05      	ldr	r5, [pc, #20]	; (800f1cc <_lseek_r+0x20>)
 800f1b8:	602a      	str	r2, [r5, #0]
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	f7f3 fc1e 	bl	80029fc <_lseek>
 800f1c0:	1c43      	adds	r3, r0, #1
 800f1c2:	d102      	bne.n	800f1ca <_lseek_r+0x1e>
 800f1c4:	682b      	ldr	r3, [r5, #0]
 800f1c6:	b103      	cbz	r3, 800f1ca <_lseek_r+0x1e>
 800f1c8:	6023      	str	r3, [r4, #0]
 800f1ca:	bd38      	pop	{r3, r4, r5, pc}
 800f1cc:	200005ac 	.word	0x200005ac

0800f1d0 <memmove>:
 800f1d0:	4288      	cmp	r0, r1
 800f1d2:	b510      	push	{r4, lr}
 800f1d4:	eb01 0402 	add.w	r4, r1, r2
 800f1d8:	d902      	bls.n	800f1e0 <memmove+0x10>
 800f1da:	4284      	cmp	r4, r0
 800f1dc:	4623      	mov	r3, r4
 800f1de:	d807      	bhi.n	800f1f0 <memmove+0x20>
 800f1e0:	1e43      	subs	r3, r0, #1
 800f1e2:	42a1      	cmp	r1, r4
 800f1e4:	d008      	beq.n	800f1f8 <memmove+0x28>
 800f1e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f1ee:	e7f8      	b.n	800f1e2 <memmove+0x12>
 800f1f0:	4601      	mov	r1, r0
 800f1f2:	4402      	add	r2, r0
 800f1f4:	428a      	cmp	r2, r1
 800f1f6:	d100      	bne.n	800f1fa <memmove+0x2a>
 800f1f8:	bd10      	pop	{r4, pc}
 800f1fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f202:	e7f7      	b.n	800f1f4 <memmove+0x24>

0800f204 <__malloc_lock>:
 800f204:	4801      	ldr	r0, [pc, #4]	; (800f20c <__malloc_lock+0x8>)
 800f206:	f7fe be12 	b.w	800de2e <__retarget_lock_acquire_recursive>
 800f20a:	bf00      	nop
 800f20c:	200005a0 	.word	0x200005a0

0800f210 <__malloc_unlock>:
 800f210:	4801      	ldr	r0, [pc, #4]	; (800f218 <__malloc_unlock+0x8>)
 800f212:	f7fe be0d 	b.w	800de30 <__retarget_lock_release_recursive>
 800f216:	bf00      	nop
 800f218:	200005a0 	.word	0x200005a0

0800f21c <_realloc_r>:
 800f21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f220:	4680      	mov	r8, r0
 800f222:	4614      	mov	r4, r2
 800f224:	460e      	mov	r6, r1
 800f226:	b921      	cbnz	r1, 800f232 <_realloc_r+0x16>
 800f228:	4611      	mov	r1, r2
 800f22a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f22e:	f7ff bbcf 	b.w	800e9d0 <_malloc_r>
 800f232:	b92a      	cbnz	r2, 800f240 <_realloc_r+0x24>
 800f234:	f7ff fb64 	bl	800e900 <_free_r>
 800f238:	4625      	mov	r5, r4
 800f23a:	4628      	mov	r0, r5
 800f23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f240:	f000 f872 	bl	800f328 <_malloc_usable_size_r>
 800f244:	4284      	cmp	r4, r0
 800f246:	4607      	mov	r7, r0
 800f248:	d802      	bhi.n	800f250 <_realloc_r+0x34>
 800f24a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f24e:	d812      	bhi.n	800f276 <_realloc_r+0x5a>
 800f250:	4621      	mov	r1, r4
 800f252:	4640      	mov	r0, r8
 800f254:	f7ff fbbc 	bl	800e9d0 <_malloc_r>
 800f258:	4605      	mov	r5, r0
 800f25a:	2800      	cmp	r0, #0
 800f25c:	d0ed      	beq.n	800f23a <_realloc_r+0x1e>
 800f25e:	42bc      	cmp	r4, r7
 800f260:	4622      	mov	r2, r4
 800f262:	4631      	mov	r1, r6
 800f264:	bf28      	it	cs
 800f266:	463a      	movcs	r2, r7
 800f268:	f7fe fe70 	bl	800df4c <memcpy>
 800f26c:	4631      	mov	r1, r6
 800f26e:	4640      	mov	r0, r8
 800f270:	f7ff fb46 	bl	800e900 <_free_r>
 800f274:	e7e1      	b.n	800f23a <_realloc_r+0x1e>
 800f276:	4635      	mov	r5, r6
 800f278:	e7df      	b.n	800f23a <_realloc_r+0x1e>
	...

0800f27c <_read_r>:
 800f27c:	b538      	push	{r3, r4, r5, lr}
 800f27e:	4604      	mov	r4, r0
 800f280:	4608      	mov	r0, r1
 800f282:	4611      	mov	r1, r2
 800f284:	2200      	movs	r2, #0
 800f286:	4d05      	ldr	r5, [pc, #20]	; (800f29c <_read_r+0x20>)
 800f288:	602a      	str	r2, [r5, #0]
 800f28a:	461a      	mov	r2, r3
 800f28c:	f7f3 fb59 	bl	8002942 <_read>
 800f290:	1c43      	adds	r3, r0, #1
 800f292:	d102      	bne.n	800f29a <_read_r+0x1e>
 800f294:	682b      	ldr	r3, [r5, #0]
 800f296:	b103      	cbz	r3, 800f29a <_read_r+0x1e>
 800f298:	6023      	str	r3, [r4, #0]
 800f29a:	bd38      	pop	{r3, r4, r5, pc}
 800f29c:	200005ac 	.word	0x200005ac

0800f2a0 <_raise_r>:
 800f2a0:	291f      	cmp	r1, #31
 800f2a2:	b538      	push	{r3, r4, r5, lr}
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	460d      	mov	r5, r1
 800f2a8:	d904      	bls.n	800f2b4 <_raise_r+0x14>
 800f2aa:	2316      	movs	r3, #22
 800f2ac:	6003      	str	r3, [r0, #0]
 800f2ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b2:	bd38      	pop	{r3, r4, r5, pc}
 800f2b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f2b6:	b112      	cbz	r2, 800f2be <_raise_r+0x1e>
 800f2b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2bc:	b94b      	cbnz	r3, 800f2d2 <_raise_r+0x32>
 800f2be:	4620      	mov	r0, r4
 800f2c0:	f000 f830 	bl	800f324 <_getpid_r>
 800f2c4:	462a      	mov	r2, r5
 800f2c6:	4601      	mov	r1, r0
 800f2c8:	4620      	mov	r0, r4
 800f2ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2ce:	f000 b817 	b.w	800f300 <_kill_r>
 800f2d2:	2b01      	cmp	r3, #1
 800f2d4:	d00a      	beq.n	800f2ec <_raise_r+0x4c>
 800f2d6:	1c59      	adds	r1, r3, #1
 800f2d8:	d103      	bne.n	800f2e2 <_raise_r+0x42>
 800f2da:	2316      	movs	r3, #22
 800f2dc:	6003      	str	r3, [r0, #0]
 800f2de:	2001      	movs	r0, #1
 800f2e0:	e7e7      	b.n	800f2b2 <_raise_r+0x12>
 800f2e2:	2400      	movs	r4, #0
 800f2e4:	4628      	mov	r0, r5
 800f2e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f2ea:	4798      	blx	r3
 800f2ec:	2000      	movs	r0, #0
 800f2ee:	e7e0      	b.n	800f2b2 <_raise_r+0x12>

0800f2f0 <raise>:
 800f2f0:	4b02      	ldr	r3, [pc, #8]	; (800f2fc <raise+0xc>)
 800f2f2:	4601      	mov	r1, r0
 800f2f4:	6818      	ldr	r0, [r3, #0]
 800f2f6:	f7ff bfd3 	b.w	800f2a0 <_raise_r>
 800f2fa:	bf00      	nop
 800f2fc:	20000014 	.word	0x20000014

0800f300 <_kill_r>:
 800f300:	b538      	push	{r3, r4, r5, lr}
 800f302:	2300      	movs	r3, #0
 800f304:	4d06      	ldr	r5, [pc, #24]	; (800f320 <_kill_r+0x20>)
 800f306:	4604      	mov	r4, r0
 800f308:	4608      	mov	r0, r1
 800f30a:	4611      	mov	r1, r2
 800f30c:	602b      	str	r3, [r5, #0]
 800f30e:	f7f3 fafe 	bl	800290e <_kill>
 800f312:	1c43      	adds	r3, r0, #1
 800f314:	d102      	bne.n	800f31c <_kill_r+0x1c>
 800f316:	682b      	ldr	r3, [r5, #0]
 800f318:	b103      	cbz	r3, 800f31c <_kill_r+0x1c>
 800f31a:	6023      	str	r3, [r4, #0]
 800f31c:	bd38      	pop	{r3, r4, r5, pc}
 800f31e:	bf00      	nop
 800f320:	200005ac 	.word	0x200005ac

0800f324 <_getpid_r>:
 800f324:	f7f3 baec 	b.w	8002900 <_getpid>

0800f328 <_malloc_usable_size_r>:
 800f328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f32c:	1f18      	subs	r0, r3, #4
 800f32e:	2b00      	cmp	r3, #0
 800f330:	bfbc      	itt	lt
 800f332:	580b      	ldrlt	r3, [r1, r0]
 800f334:	18c0      	addlt	r0, r0, r3
 800f336:	4770      	bx	lr

0800f338 <_init>:
 800f338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f33a:	bf00      	nop
 800f33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f33e:	bc08      	pop	{r3}
 800f340:	469e      	mov	lr, r3
 800f342:	4770      	bx	lr

0800f344 <_fini>:
 800f344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f346:	bf00      	nop
 800f348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f34a:	bc08      	pop	{r3}
 800f34c:	469e      	mov	lr, r3
 800f34e:	4770      	bx	lr
