// Library - 16nm_Tests, Cell - 6T_SDP_BANK_Test, View - schematic
// LAST TIME SAVED: Apr 21 23:33:53 2015
// NETLIST TIME: Apr 21 23:35:31 2015
`timescale 1ps / 1ps 

module cdsModule_29 ( RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack,
     WriteAck, RD_Ack, RRW, R_Address, WRW, W_Address, WriteData );

output  ReadAck, WriteAck;


output [4:0]  WA_Ack;
output [4:0]  RA_Ack;
output [31:0]  ReadData;
output [7:0]  WD_Ack;

input [31:0]  WriteData;
input [1:0]  WRW;
input [1:0]  RRW;
input [19:0]  W_Address;
input [19:0]  R_Address;
input [7:0]  RD_Ack;

// Buses in the design

wire  [1:0]  cdsbus0;

wire  [1:0]  RRWT;

wire  [7:0]  cdsbus1;

wire  [4:0]  cdsbus2;

wire  [4:0]  cdsbus3;

wire  [19:0]  W_AddressT;

wire  [31:0]  cdsbus4;

wire  [19:0]  R_AddressT;

wire  [31:0]  WriteDataT;

wire  [31:0]  cdsbus5;

wire  [19:0]  cdsbus6;

wire  [19:0]  cdsbus7;

wire  [4:0]  RA_AckT;

wire  [4:0]  WA_AckT;

wire  [7:0]  RD_AckT;

wire  [1:0]  cdsbus8;

wire  [31:0]  ReadDataT;

wire  [7:0]  WD_AckT;

wire  [7:0]  cdsbus9;

wire  [1:0]  WRWT;

// begin interface element definitions

wire cdsNet1;
wire cdsNet0;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99996;
reg mixedNet99991;
reg mixedNet99986;
reg mixedNet99973;
reg mixedNet99967;
reg mixedNet99964;
reg mixedNet99963;
reg mixedNet99961;
reg mixedNet99960;
reg mixedNet99955;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99939;
reg mixedNet99938;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99935;
reg mixedNet99932;
reg mixedNet99929;
reg mixedNet99925;
reg mixedNet99920;
reg mixedNet99919;
reg mixedNet99916;
reg mixedNet99914;
reg mixedNet99913;
reg mixedNet99911;
reg mixedNet99909;
reg mixedNet99908;
reg mixedNet99907;
reg mixedNet99906;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99893;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99881;
reg mixedNet99880;
reg mixedNet99878;
reg mixedNet99877;
reg mixedNet99870;
reg mixedNet99869;
reg mixedNet99868;
reg mixedNet99867;
assign cdsbus5[18] = mixedNet99999;
assign cdsbus3[2] = mixedNet99998;
assign cdsbus5[15] = mixedNet99996;
assign cdsbus1[5] = mixedNet99991;
assign cdsbus1[6] = mixedNet99986;
assign cdsbus5[22] = mixedNet99973;
assign cdsbus5[29] = mixedNet99967;
assign cdsbus5[20] = mixedNet99964;
assign cdsbus5[21] = mixedNet99963;
assign cdsbus5[17] = mixedNet99961;
assign cdsbus5[30] = mixedNet99960;
assign cdsbus5[11] = mixedNet99955;
assign cdsbus5[31] = mixedNet99947;
assign cdsbus5[4] = mixedNet99946;
assign cdsbus5[27] = mixedNet99945;
assign cdsbus5[26] = mixedNet99939;
assign cdsbus3[0] = mixedNet99938;
assign cdsbus5[10] = mixedNet99937;
assign cdsbus5[9] = mixedNet99936;
assign cdsbus1[3] = mixedNet99935;
assign cdsbus5[16] = mixedNet99932;
assign cdsbus5[25] = mixedNet99929;
assign cdsbus5[19] = mixedNet99925;
assign cdsbus5[23] = mixedNet99920;
assign cdsbus5[2] = mixedNet99919;
assign cdsbus5[13] = mixedNet99916;
assign cdsbus3[1] = mixedNet99914;
assign cdsbus5[6] = mixedNet99913;
assign cdsbus5[5] = mixedNet99911;
assign cdsbus1[2] = mixedNet99909;
assign cdsbus1[0] = mixedNet99908;
assign cdsbus5[28] = mixedNet99907;
assign cdsbus2[1] = mixedNet99906;
assign cdsbus1[4] = mixedNet99903;
assign cdsbus5[24] = mixedNet99902;
assign cdsNet1 = mixedNet99900;
assign cdsbus1[1] = mixedNet99899;
assign cdsbus5[0] = mixedNet99896;
assign cdsbus5[8] = mixedNet99895;
assign cdsbus5[7] = mixedNet99894;
assign cdsbus5[14] = mixedNet99893;
assign cdsbus2[4] = mixedNet99888;
assign cdsbus5[3] = mixedNet99887;
assign cdsbus5[1] = mixedNet99886;
assign cdsbus3[4] = mixedNet99881;
assign cdsbus1[7] = mixedNet99880;
assign cdsbus5[12] = mixedNet99878;
assign cdsNet0 = mixedNet99877;
assign cdsbus2[0] = mixedNet99870;
assign cdsbus3[3] = mixedNet99869;
assign cdsbus2[2] = mixedNet99868;
assign cdsbus2[3] = mixedNet99867;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_SDP_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I28_19_ ( cdsbus7[19], R_Address[19]);
inv_1xT I28_18_ ( cdsbus7[18], R_Address[18]);
inv_1xT I28_17_ ( cdsbus7[17], R_Address[17]);
inv_1xT I28_16_ ( cdsbus7[16], R_Address[16]);
inv_1xT I28_15_ ( cdsbus7[15], R_Address[15]);
inv_1xT I28_14_ ( cdsbus7[14], R_Address[14]);
inv_1xT I28_13_ ( cdsbus7[13], R_Address[13]);
inv_1xT I28_12_ ( cdsbus7[12], R_Address[12]);
inv_1xT I28_11_ ( cdsbus7[11], R_Address[11]);
inv_1xT I28_10_ ( cdsbus7[10], R_Address[10]);
inv_1xT I28_9_ ( cdsbus7[9], R_Address[9]);
inv_1xT I28_8_ ( cdsbus7[8], R_Address[8]);
inv_1xT I28_7_ ( cdsbus7[7], R_Address[7]);
inv_1xT I28_6_ ( cdsbus7[6], R_Address[6]);
inv_1xT I28_5_ ( cdsbus7[5], R_Address[5]);
inv_1xT I28_4_ ( cdsbus7[4], R_Address[4]);
inv_1xT I28_3_ ( cdsbus7[3], R_Address[3]);
inv_1xT I28_2_ ( cdsbus7[2], R_Address[2]);
inv_1xT I28_1_ ( cdsbus7[1], R_Address[1]);
inv_1xT I28_0_ ( cdsbus7[0], R_Address[0]);
inv_1xT I27_1_ ( cdsbus0[1], RRW[1]);
inv_1xT I27_0_ ( cdsbus0[0], RRW[0]);
inv_1xT I24_4_ ( RA_Ack[4], cdsbus2[4]);
inv_1xT I24_3_ ( RA_Ack[3], cdsbus2[3]);
inv_1xT I24_2_ ( RA_Ack[2], cdsbus2[2]);
inv_1xT I24_1_ ( RA_Ack[1], cdsbus2[1]);
inv_1xT I24_0_ ( RA_Ack[0], cdsbus2[0]);
inv_1xT I23 ( ReadAck, cdsNet0);
inv_1xT I21_4_ ( WA_Ack[4], cdsbus3[4]);
inv_1xT I21_3_ ( WA_Ack[3], cdsbus3[3]);
inv_1xT I21_2_ ( WA_Ack[2], cdsbus3[2]);
inv_1xT I21_1_ ( WA_Ack[1], cdsbus3[1]);
inv_1xT I21_0_ ( WA_Ack[0], cdsbus3[0]);
inv_1xT I22 ( WriteAck, cdsNet1);
inv_1xT I4_31_ ( cdsbus4[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus4[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus4[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus4[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus4[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus4[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus4[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus4[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus4[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus4[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus4[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus4[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus4[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus4[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus4[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus4[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus4[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus4[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus4[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus4[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus4[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus4[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus4[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus4[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus4[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus4[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus4[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus4[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus4[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus4[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus4[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus4[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus5[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus5[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus5[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus5[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus5[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus5[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus5[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus5[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus5[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus5[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus5[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus5[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus5[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus5[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus5[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus5[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus5[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus5[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus5[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus5[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus5[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus5[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus5[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus5[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus5[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus5[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus5[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus5[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus5[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus5[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus5[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus5[0]);
inv_1xT I9_7_ ( WD_Ack[7], cdsbus1[7]);
inv_1xT I9_6_ ( WD_Ack[6], cdsbus1[6]);
inv_1xT I9_5_ ( WD_Ack[5], cdsbus1[5]);
inv_1xT I9_4_ ( WD_Ack[4], cdsbus1[4]);
inv_1xT I9_3_ ( WD_Ack[3], cdsbus1[3]);
inv_1xT I9_2_ ( WD_Ack[2], cdsbus1[2]);
inv_1xT I9_1_ ( WD_Ack[1], cdsbus1[1]);
inv_1xT I9_0_ ( WD_Ack[0], cdsbus1[0]);
inv_1xT I12_7_ ( cdsbus9[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus9[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus9[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus9[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus9[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus9[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus9[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus9[0], RD_Ack[0]);
inv_1xT I26_1_ ( cdsbus8[1], WRW[1]);
inv_1xT I26_0_ ( cdsbus8[0], WRW[0]);
inv_1xT I25_19_ ( cdsbus6[19], W_Address[19]);
inv_1xT I25_18_ ( cdsbus6[18], W_Address[18]);
inv_1xT I25_17_ ( cdsbus6[17], W_Address[17]);
inv_1xT I25_16_ ( cdsbus6[16], W_Address[16]);
inv_1xT I25_15_ ( cdsbus6[15], W_Address[15]);
inv_1xT I25_14_ ( cdsbus6[14], W_Address[14]);
inv_1xT I25_13_ ( cdsbus6[13], W_Address[13]);
inv_1xT I25_12_ ( cdsbus6[12], W_Address[12]);
inv_1xT I25_11_ ( cdsbus6[11], W_Address[11]);
inv_1xT I25_10_ ( cdsbus6[10], W_Address[10]);
inv_1xT I25_9_ ( cdsbus6[9], W_Address[9]);
inv_1xT I25_8_ ( cdsbus6[8], W_Address[8]);
inv_1xT I25_7_ ( cdsbus6[7], W_Address[7]);
inv_1xT I25_6_ ( cdsbus6[6], W_Address[6]);
inv_1xT I25_5_ ( cdsbus6[5], W_Address[5]);
inv_1xT I25_4_ ( cdsbus6[4], W_Address[4]);
inv_1xT I25_3_ ( cdsbus6[3], W_Address[3]);
inv_1xT I25_2_ ( cdsbus6[2], W_Address[2]);
inv_1xT I25_1_ ( cdsbus6[1], W_Address[1]);
inv_1xT I25_0_ ( cdsbus6[0], W_Address[0]);

endmodule
