{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575652912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575652912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:54:12 2020 " "Processing started: Wed Jul 01 11:54:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575652912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575652912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575652913 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1593575652996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575653171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1593575653391 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1593575653391 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653403 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653403 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653407 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653407 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653407 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653408 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653408 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653408 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653409 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653409 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653409 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653410 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653410 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653410 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653411 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653411 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653411 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653412 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653412 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653412 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653413 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653413 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653413 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653414 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653414 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653415 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653415 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653415 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653416 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653416 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653417 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653417 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653417 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653418 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653418 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653418 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653419 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653419 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653419 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653420 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653420 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653420 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653421 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653421 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653421 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653421 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653422 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653422 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653422 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575653423 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1593575653423 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1593575653445 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1593575653450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575653496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -286.764 " "Worst-case setup slack is -286.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -286.764    -37093.929 clock  " " -286.764    -37093.929 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575653515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575653516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653518 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575653627 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1593575653628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1593575653726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -126.209 " "Worst-case setup slack is -126.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.209    -16190.334 clock  " " -126.209    -16190.334 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575653746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1593575653748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1852.528 clock  " "   -2.000     -1852.528 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1593575653750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1593575653750 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1593575653852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575653961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1593575654003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 396 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 396 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575654102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:54:14 2020 " "Processing ended: Wed Jul 01 11:54:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575654102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575654102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575654102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575654102 ""}
