<?xml version='1.0' encoding='utf-8'?>
<!--                                                                                                                                                              -->
<!--   Copyright (2021) Intel Corporation.                                                                                                                        -->
<!--                                                                                                                                                              -->
<!--   Redistribution. Redistribution and use in binary form, without modification, are permitted provided that the following conditions are met:                 -->
<!--                                                                                                                                                              -->
<!--    * Redistributions must reproduce the above copyright notice and the following disclaimer in the documentation and/or other materials provided with        -->
<!--   the distribution.                                                                                                                                          -->
<!--    * Neither the name of Intel Corporation nor the names of its suppliers may be used to endorse or promote products derived from this software              -->
<!--   without specific prior written permission.                                                                                                                 -->
<!--    * No reverse engineering, decompilation, or disassembly of this software is permitted.                                                                    -->
<!--                                                                                                                                                              -->
<!--   Limited patent license.  Intel Corporation grants a world-wide, royalty-free, non-exclusive license under patents it now or hereafter                      -->
<!--   owns or controls to make, have made, use, import, offer to sell and sell ("Utilize") this software, but solely to the extent that any                      -->
<!--   such patent is necessary to Utilize the software in the form provided by Intel. The patent license shall not apply to any combinations which include       -->
<!--   this software.  No hardware per se is licensed hereunder.                                                                                                  -->
<!--                                                                                                                                                              -->
<root>
<Dl_Config_Req>
    <DlConfigReqL1L2Header>
       <nSFN>0</nSFN>
       <nSlot>0</nSlot>
       <nPDU>16</nPDU>
       <nGroup>4</nGroup>
    </DlConfigReqL1L2Header>
    <DL_SCH_PDU0>
        <nRNTI>61</nRNTI>
        <nUEId>0</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>300</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>0</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>0</nTxRUIdx0>
        <nTxRUIdx1>1</nTxRUIdx1>
        <nTxRUIdx2>2</nTxRUIdx2>
        <nTxRUIdx3>3</nTxRUIdx3>
        <MacData0>input252_0.txt</MacData0>
    </DL_SCH_PDU0>
    <DL_SCH_PDU1>
        <nRNTI>62</nRNTI>
        <nUEId>1</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>301</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>0</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>4</nTxRUIdx0>
        <nTxRUIdx1>5</nTxRUIdx1>
        <nTxRUIdx2>6</nTxRUIdx2>
        <nTxRUIdx3>7</nTxRUIdx3>
        <MacData0>input252_1.txt</MacData0>
    </DL_SCH_PDU1>
    <DL_SCH_PDU2>
        <nRNTI>63</nRNTI>
        <nUEId>2</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>302</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>0</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>8</nTxRUIdx0>
        <nTxRUIdx1>9</nTxRUIdx1>
        <nTxRUIdx2>10</nTxRUIdx2>
        <nTxRUIdx3>11</nTxRUIdx3>
        <MacData0>input252_2.txt</MacData0>
    </DL_SCH_PDU2>
    <DL_SCH_PDU3>
        <nRNTI>64</nRNTI>
        <nUEId>3</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>303</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>0</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>12</nTxRUIdx0>
        <nTxRUIdx1>13</nTxRUIdx1>
        <nTxRUIdx2>14</nTxRUIdx2>
        <nTxRUIdx3>15</nTxRUIdx3>
        <MacData0>input252_3.txt</MacData0>
    </DL_SCH_PDU3>
    <DL_SCH_PDU4>
        <nRNTI>61</nRNTI>
        <nUEId>4</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>300</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>64</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>0</nTxRUIdx0>
        <nTxRUIdx1>1</nTxRUIdx1>
        <nTxRUIdx2>2</nTxRUIdx2>
        <nTxRUIdx3>3</nTxRUIdx3>
        <MacData0>input252_4.txt</MacData0>
    </DL_SCH_PDU4>
    <DL_SCH_PDU5>
        <nRNTI>62</nRNTI>
        <nUEId>5</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>301</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>64</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>4</nTxRUIdx0>
        <nTxRUIdx1>5</nTxRUIdx1>
        <nTxRUIdx2>6</nTxRUIdx2>
        <nTxRUIdx3>7</nTxRUIdx3>
        <MacData0>input252_5.txt</MacData0>
    </DL_SCH_PDU5>
    <DL_SCH_PDU6>
        <nRNTI>63</nRNTI>
        <nUEId>6</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>302</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>64</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>8</nTxRUIdx0>
        <nTxRUIdx1>9</nTxRUIdx1>
        <nTxRUIdx2>10</nTxRUIdx2>
        <nTxRUIdx3>11</nTxRUIdx3>
        <MacData0>input252_6.txt</MacData0>
    </DL_SCH_PDU6>
    <DL_SCH_PDU7>
        <nRNTI>64</nRNTI>
        <nUEId>7</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>303</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>64</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>12</nTxRUIdx0>
        <nTxRUIdx1>13</nTxRUIdx1>
        <nTxRUIdx2>14</nTxRUIdx2>
        <nTxRUIdx3>15</nTxRUIdx3>
        <MacData0>input252_7.txt</MacData0>
    </DL_SCH_PDU7>
    <DL_SCH_PDU8>
        <nRNTI>61</nRNTI>
        <nUEId>8</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>300</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>128</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>0</nTxRUIdx0>
        <nTxRUIdx1>1</nTxRUIdx1>
        <nTxRUIdx2>2</nTxRUIdx2>
        <nTxRUIdx3>3</nTxRUIdx3>
        <MacData0>input252_8.txt</MacData0>
    </DL_SCH_PDU8>
    <DL_SCH_PDU9>
        <nRNTI>62</nRNTI>
        <nUEId>9</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>301</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>128</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>4</nTxRUIdx0>
        <nTxRUIdx1>5</nTxRUIdx1>
        <nTxRUIdx2>6</nTxRUIdx2>
        <nTxRUIdx3>7</nTxRUIdx3>
        <MacData0>input252_9.txt</MacData0>
    </DL_SCH_PDU9>
    <DL_SCH_PDU10>
        <nRNTI>63</nRNTI>
        <nUEId>10</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>302</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>128</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>8</nTxRUIdx0>
        <nTxRUIdx1>9</nTxRUIdx1>
        <nTxRUIdx2>10</nTxRUIdx2>
        <nTxRUIdx3>11</nTxRUIdx3>
        <MacData0>input252_10.txt</MacData0>
    </DL_SCH_PDU10>
    <DL_SCH_PDU11>
        <nRNTI>64</nRNTI>
        <nUEId>11</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>28697</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>303</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>128</nRBStart>
        <nRBSize>64</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>12</nTxRUIdx0>
        <nTxRUIdx1>13</nTxRUIdx1>
        <nTxRUIdx2>14</nTxRUIdx2>
        <nTxRUIdx3>15</nTxRUIdx3>
        <MacData0>input252_11.txt</MacData0>
    </DL_SCH_PDU11>
    <DL_SCH_PDU12>
        <nRNTI>61</nRNTI>
        <nUEId>12</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>35872</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>300</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>192</nRBStart>
        <nRBSize>80</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>0</nTxRUIdx0>
        <nTxRUIdx1>1</nTxRUIdx1>
        <nTxRUIdx2>2</nTxRUIdx2>
        <nTxRUIdx3>3</nTxRUIdx3>
        <MacData0>input252_12.txt</MacData0>
    </DL_SCH_PDU12>
    <DL_SCH_PDU13>
        <nRNTI>62</nRNTI>
        <nUEId>13</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>35872</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>301</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>192</nRBStart>
        <nRBSize>80</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>4</nTxRUIdx0>
        <nTxRUIdx1>5</nTxRUIdx1>
        <nTxRUIdx2>6</nTxRUIdx2>
        <nTxRUIdx3>7</nTxRUIdx3>
        <MacData0>input252_13.txt</MacData0>
    </DL_SCH_PDU13>
    <DL_SCH_PDU14>
        <nRNTI>63</nRNTI>
        <nUEId>14</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>35872</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>302</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>192</nRBStart>
        <nRBSize>80</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>8</nTxRUIdx0>
        <nTxRUIdx1>9</nTxRUIdx1>
        <nTxRUIdx2>10</nTxRUIdx2>
        <nTxRUIdx3>11</nTxRUIdx3>
        <MacData0>input252_14.txt</MacData0>
    </DL_SCH_PDU14>
    <DL_SCH_PDU15>
        <nRNTI>64</nRNTI>
        <nUEId>15</nUEId>
        <nBWPSize>273</nBWPSize>
        <nBWPStart>0</nBWPStart>
        <nSubcSpacing>0</nSubcSpacing>
        <nCpType>0</nCpType>
        <nMcsTable>1</nMcsTable>
        <nNrOfCodeWords>1</nNrOfCodeWords>
        <nMCS0>27</nMCS0>
        <nRV0>0</nRV0>
        <nNDI0>0</nNDI0>
        <nTBSize0>35872</nTBSize0>
        <nNrOfLayers>4</nNrOfLayers>
        <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
        <nPortIndex0>0</nPortIndex0>
        <nPortIndex1>1</nPortIndex1>
        <nPortIndex2>2</nPortIndex2>
        <nPortIndex3>3</nPortIndex3>
        <nPortIndex4>0</nPortIndex4>
        <nPortIndex5>0</nPortIndex5>
        <nPortIndex6>0</nPortIndex6>
        <nPortIndex7>0</nPortIndex7>
        <nNid>50</nNid>
        <nSCID>0</nSCID>
        <nNIDnSCID>303</nNIDnSCID>
        <nVRBtoPRB>0</nVRBtoPRB>
        <nRBBundleSize>0</nRBBundleSize>
        <nStartSymbolIndex>2</nStartSymbolIndex>
        <nNrOfSymbols>12</nNrOfSymbols>
        <nRBStart>192</nRBStart>
        <nRBSize>80</nRBSize>
        <nResourceAllocType>1</nResourceAllocType>
        <nNrOfRBGs>1</nNrOfRBGs>
        <nHARQID>0</nHARQID>
        <nRBGIndex0>0</nRBGIndex0>
        <nMappingType>0</nMappingType>
        <nDMRSConfigType>0</nDMRSConfigType>
        <nPMI>0</nPMI>
        <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
        <nDMRSAddPos>1</nDMRSAddPos>
        <nPTRSPresent>0</nPTRSPresent>
        <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
        <nPTRSTimeDensity>1</nPTRSTimeDensity>
        <nPTRSPortIndex0>0</nPTRSPortIndex0>
        <nPTRSPortIndex1>0</nPTRSPortIndex1>
        <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
        <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
        <nPTRSFreqDensity>4</nPTRSFreqDensity>
        <nPTRSReOffset>0</nPTRSReOffset>
        <nNrOfCDMs>2</nNrOfCDMs>
        <nCodebookType>0</nCodebookType>
        <nTransmissionScheme>0</nTransmissionScheme>
        <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
        <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
        <nTxRUIdx0>12</nTxRUIdx0>
        <nTxRUIdx1>13</nTxRUIdx1>
        <nTxRUIdx2>14</nTxRUIdx2>
        <nTxRUIdx3>15</nTxRUIdx3>
        <MacData0>input252_15.txt</MacData0>
    </DL_SCH_PDU15>

    <PDSCH_GROUP_INFO0>
        <nUE>4</nUE>
        <nPduIdx0>0</nPduIdx0>
        <nPduIdx1>1</nPduIdx1>
        <nPduIdx2>2</nPduIdx2>
        <nPduIdx3>3</nPduIdx3>
    </PDSCH_GROUP_INFO0>
    <PDSCH_GROUP_INFO1>
        <nUE>4</nUE>
        <nPduIdx0>4</nPduIdx0>
        <nPduIdx1>5</nPduIdx1>
        <nPduIdx2>6</nPduIdx2>
        <nPduIdx3>7</nPduIdx3>
    </PDSCH_GROUP_INFO1>
    <PDSCH_GROUP_INFO2>
        <nUE>4</nUE>
        <nPduIdx0>8</nPduIdx0>
        <nPduIdx1>9</nPduIdx1>
        <nPduIdx2>10</nPduIdx2>
        <nPduIdx3>11</nPduIdx3>
    </PDSCH_GROUP_INFO2>
    <PDSCH_GROUP_INFO3>
        <nUE>4</nUE>
        <nPduIdx0>12</nPduIdx0>
        <nPduIdx1>13</nPduIdx1>
        <nPduIdx2>14</nPduIdx2>
        <nPduIdx3>15</nPduIdx3>
    </PDSCH_GROUP_INFO3>
</Dl_Config_Req>

</root>