// Seed: 79283336
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri id_14,
    input supply1 id_15,
    output tri id_16,
    output wor id_17,
    input supply0 id_18,
    input wand id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wand id_22,
    input uwire id_23,
    output supply0 id_24,
    input uwire id_25,
    output tri1 id_26,
    output wire id_27,
    output tri0 id_28,
    output uwire id_29
);
  tri0 id_31 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6
    , id_26,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output uwire id_10,
    output wand id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri1 id_17,
    output wire id_18
    , id_27,
    output uwire id_19,
    output supply0 id_20,
    input wand id_21,
    input wor id_22,
    output tri1 id_23,
    output supply0 id_24
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_10,
      id_22,
      id_14,
      id_4,
      id_8,
      id_14,
      id_15,
      id_7,
      id_17,
      id_22,
      id_17,
      id_24,
      id_2,
      id_2,
      id_12,
      id_17,
      id_14,
      id_7,
      id_0,
      id_13,
      id_4,
      id_8,
      id_17,
      id_15,
      id_16,
      id_5,
      id_23,
      id_12
  );
  assign modCall_1.id_17 = 0;
  assign id_27[-1] = -1'd0 ? ~id_15 : id_0;
  wire id_28;
endmodule
