{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494316347715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494316347715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:52:27 2017 " "Processing started: Tue May 09 15:52:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494316347715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494316347715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494316347715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494316347922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/spi/design/spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/spi/design/spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "../design/spi_ctrl.v" "" { Text "E:/Verilog/Project/SPI/design/spi_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494316347970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494316347970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/ram_16_32_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/ram_16_32_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16_32_sr " "Found entity 1: ram_16_32_sr" {  } { { "ipcore_dir/ram_16_32_sr.v" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494316347971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494316347971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_ctrl " "Elaborating entity \"spi_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494316347991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 spi_ctrl.v(110) " "Verilog HDL assignment warning at spi_ctrl.v(110): truncated value with size 5 to match size of target (1)" {  } { { "../design/spi_ctrl.v" "" { Text "E:/Verilog/Project/SPI/design/spi_ctrl.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494316347993 "|spi_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16_32_sr ram_16_32_sr:ram_16_32_sr_inst " "Elaborating entity \"ram_16_32_sr\" for hierarchy \"ram_16_32_sr:ram_16_32_sr_inst\"" {  } { { "../design/spi_ctrl.v" "ram_16_32_sr_inst" { Text "E:/Verilog/Project/SPI/design/spi_ctrl.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore_dir/ram_16_32_sr.v" "altsyncram_component" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore_dir/ram_16_32_sr.v" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_16_32_sr.mif " "Parameter \"init_file\" = \"ram_16_32_sr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348084 ""}  } { { "ipcore_dir/ram_16_32_sr.v" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494316348084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ji1 " "Found entity 1: altsyncram_7ji1" {  } { { "db/altsyncram_7ji1.tdf" "" { Text "E:/Verilog/Project/SPI/quartus_prj/db/altsyncram_7ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494316348148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494316348148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ji1 ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated " "Elaborating entity \"altsyncram_7ji1\" for hierarchy \"ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494316348149 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "53 32 ram_16_32_sr.mif " "Address at line 53 exceeds the specified depth (32) in the Memory Initialization File \"ram_16_32_sr.mif\"" {  } { { "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.mif" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.mif" 53 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Quartus II" 0 -1 1494316348169 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "ram_16_32_sr.mif 53 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"ram_16_32_sr.mif\" contains illegal syntax at line 53" {  } { { "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.mif" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.mif" 53 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Quartus II" 0 -1 1494316348169 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "ram_16_32_sr.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ram_16_32_sr.mif -- setting all initial values to 0" {  } { { "ipcore_dir/ram_16_32_sr.v" "" { Text "E:/Verilog/Project/SPI/quartus_prj/ipcore_dir/ram_16_32_sr.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1494316348182 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated " "Can't elaborate user hierarchy \"ram_16_32_sr:ram_16_32_sr_inst\|altsyncram:altsyncram_component\|altsyncram_7ji1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494316348204 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494316348250 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 09 15:52:28 2017 " "Processing ended: Tue May 09 15:52:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494316348250 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494316348250 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494316348250 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494316348250 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494316349028 ""}
