





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-5431.html">
    <link rel="next" href="vgaregs-6747.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-5431.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-6747.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>VGA</li>
            <ul>
              <li><a href="index.html">Regs</a></li>
              <li><a href="vgaregs-43932.html">ASM</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Reset register         index 00h  SEQU</span></span><br /><span class="line"></span><br /><span class="line">Layout  b7-b2      Reserved</span><br /><span class="line">        b1     SR  Synchronous reset</span><br /><span class="line">        b0     SR  Synchronous reset  (EGA: async reset)</span><br /><span class="line"></span><br /><span class="line">- Sync reset (bit 1 VGA)</span><br /><span class="line">        0 : Generate and hold the system in a reset condition.</span><br /><span class="line">        1 : Release the reset if bit 0 is in the inactive state.</span><br /><span class="line"></span><br /><span class="line">- Sync reset (bit 0 VGA) (no asynchr. reset in VGA)</span><br /><span class="line">        0 : Generate and hold the system in a reset condition.</span><br /><span class="line">        1 : Release the reset if bit 1 is in the inactive state.</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note</span>    Controls the state of the sequencer by producing a</span><br /><span class="line">        synchronous reset. A synchr. reset preserves memory contents</span><br /><span class="line">        and must be used before changing the Clocking mode register to</span><br /><span class="line">        avoid loss of memory contents.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="vgaregs-6747.html">Clocking mode</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

