$comment
	File created using the following command:
		vcd file Add_Sub_Mul_Div_Accum_Lab4.msim.vcd -direction
$end
$date
	Wed Apr 24 16:59:12 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_16bitFullAdder_vlg_vec_tst $end
$var reg 16 ! Arena_16bitIN_A_fa [15:0] $end
$var reg 16 " Arena_16bitIN_B_fa [15:0] $end
$var reg 1 # Arena_16bitIN_Cin_fa $end
$var wire 1 $ Arena_16bitOUT_Cout_fa $end
$var wire 1 % Arena_16bitOUT_Sum_fa [15] $end
$var wire 1 & Arena_16bitOUT_Sum_fa [14] $end
$var wire 1 ' Arena_16bitOUT_Sum_fa [13] $end
$var wire 1 ( Arena_16bitOUT_Sum_fa [12] $end
$var wire 1 ) Arena_16bitOUT_Sum_fa [11] $end
$var wire 1 * Arena_16bitOUT_Sum_fa [10] $end
$var wire 1 + Arena_16bitOUT_Sum_fa [9] $end
$var wire 1 , Arena_16bitOUT_Sum_fa [8] $end
$var wire 1 - Arena_16bitOUT_Sum_fa [7] $end
$var wire 1 . Arena_16bitOUT_Sum_fa [6] $end
$var wire 1 / Arena_16bitOUT_Sum_fa [5] $end
$var wire 1 0 Arena_16bitOUT_Sum_fa [4] $end
$var wire 1 1 Arena_16bitOUT_Sum_fa [3] $end
$var wire 1 2 Arena_16bitOUT_Sum_fa [2] $end
$var wire 1 3 Arena_16bitOUT_Sum_fa [1] $end
$var wire 1 4 Arena_16bitOUT_Sum_fa [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < Arena_16bitIN_Cin_fa~combout $end
$var wire 1 = Arena_16bitOUT_Sum_fa~0_combout $end
$var wire 1 > Arena_16bitCout_vec[0]~9_combout $end
$var wire 1 ? Arena_16bitCout_vec[0]~8_combout $end
$var wire 1 @ Arena_16bitOUT_Sum_fa~1_combout $end
$var wire 1 A Arena_16bitCout_vec[1]~10_combout $end
$var wire 1 B Arena_16bitOUT_Sum_fa~2_combout $end
$var wire 1 C Arena_16bitCout_vec[2]~11_combout $end
$var wire 1 D Arena_16bitCout_vec[2]~12_combout $end
$var wire 1 E Arena_16bitOUT_Sum_fa~3_combout $end
$var wire 1 F Arena_16bitCout_vec[3]~13_combout $end
$var wire 1 G Arena_16bitOUT_Sum_fa~4_combout $end
$var wire 1 H Arena_16bitCout_vec[4]~33_combout $end
$var wire 1 I Arena_16bitCout_vec[4]~14_combout $end
$var wire 1 J Arena_16bitCout_vec[4]~15_combout $end
$var wire 1 K Arena_16bitCout_vec[4]~16_combout $end
$var wire 1 L Arena_16bitOUT_Sum_fa~5_combout $end
$var wire 1 M Arena_16bitCout_vec[5]~17_combout $end
$var wire 1 N Arena_16bitOUT_Sum_fa~6_combout $end
$var wire 1 O Arena_16bitCout_vec[6]~18_combout $end
$var wire 1 P Arena_16bitCout_vec[6]~19_combout $end
$var wire 1 Q Arena_16bitOUT_Sum_fa~7_combout $end
$var wire 1 R Arena_16bitCout_vec[7]~20_combout $end
$var wire 1 S Arena_16bitOUT_Sum_fa~8_combout $end
$var wire 1 T Arena_16bitCout_vec[8]~21_combout $end
$var wire 1 U Arena_16bitCout_vec[8]~22_combout $end
$var wire 1 V Arena_16bitOUT_Sum_fa~9_combout $end
$var wire 1 W Arena_16bitCout_vec[9]~23_combout $end
$var wire 1 X Arena_16bitOUT_Sum_fa~10_combout $end
$var wire 1 Y Arena_16bitCout_vec[10]~24_combout $end
$var wire 1 Z Arena_16bitCout_vec[10]~25_combout $end
$var wire 1 [ Arena_16bitOUT_Sum_fa~11_combout $end
$var wire 1 \ Arena_16bitCout_vec[11]~26_combout $end
$var wire 1 ] Arena_16bitOUT_Sum_fa~12_combout $end
$var wire 1 ^ Arena_16bitCout_vec[12]~28_combout $end
$var wire 1 _ Arena_16bitCout_vec[12]~27_combout $end
$var wire 1 ` Arena_16bitOUT_Sum_fa~13_combout $end
$var wire 1 a Arena_16bitCout_vec[13]~29_combout $end
$var wire 1 b Arena_16bitOUT_Sum_fa~14_combout $end
$var wire 1 c Arena_16bitCout_vec[14]~30_combout $end
$var wire 1 d Arena_16bitCout_vec[14]~31_combout $end
$var wire 1 e Arena_16bitOUT_Sum_fa~15_combout $end
$var wire 1 f Arena_16bitCout_vec~32_combout $end
$var wire 1 g Arena_16bitIN_B_fa~combout [15] $end
$var wire 1 h Arena_16bitIN_B_fa~combout [14] $end
$var wire 1 i Arena_16bitIN_B_fa~combout [13] $end
$var wire 1 j Arena_16bitIN_B_fa~combout [12] $end
$var wire 1 k Arena_16bitIN_B_fa~combout [11] $end
$var wire 1 l Arena_16bitIN_B_fa~combout [10] $end
$var wire 1 m Arena_16bitIN_B_fa~combout [9] $end
$var wire 1 n Arena_16bitIN_B_fa~combout [8] $end
$var wire 1 o Arena_16bitIN_B_fa~combout [7] $end
$var wire 1 p Arena_16bitIN_B_fa~combout [6] $end
$var wire 1 q Arena_16bitIN_B_fa~combout [5] $end
$var wire 1 r Arena_16bitIN_B_fa~combout [4] $end
$var wire 1 s Arena_16bitIN_B_fa~combout [3] $end
$var wire 1 t Arena_16bitIN_B_fa~combout [2] $end
$var wire 1 u Arena_16bitIN_B_fa~combout [1] $end
$var wire 1 v Arena_16bitIN_B_fa~combout [0] $end
$var wire 1 w Arena_16bitIN_A_fa~combout [15] $end
$var wire 1 x Arena_16bitIN_A_fa~combout [14] $end
$var wire 1 y Arena_16bitIN_A_fa~combout [13] $end
$var wire 1 z Arena_16bitIN_A_fa~combout [12] $end
$var wire 1 { Arena_16bitIN_A_fa~combout [11] $end
$var wire 1 | Arena_16bitIN_A_fa~combout [10] $end
$var wire 1 } Arena_16bitIN_A_fa~combout [9] $end
$var wire 1 ~ Arena_16bitIN_A_fa~combout [8] $end
$var wire 1 !! Arena_16bitIN_A_fa~combout [7] $end
$var wire 1 "! Arena_16bitIN_A_fa~combout [6] $end
$var wire 1 #! Arena_16bitIN_A_fa~combout [5] $end
$var wire 1 $! Arena_16bitIN_A_fa~combout [4] $end
$var wire 1 %! Arena_16bitIN_A_fa~combout [3] $end
$var wire 1 &! Arena_16bitIN_A_fa~combout [2] $end
$var wire 1 '! Arena_16bitIN_A_fa~combout [1] $end
$var wire 1 (! Arena_16bitIN_A_fa~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 !
b1111111111111111 "
0#
1$
04
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
x5
06
17
x8
19
1:
1;
0<
0=
1>
0?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1y
1x
1w
$end
#160000
