// Seed: 2441493304
module module_0 ();
  wire id_1 = id_1;
  wire id_2;
  wire id_3;
  always begin : LABEL_0$display
    ;
    if (1) $display(id_3);
  end
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  parameter id_3 = id_3;
  assign id_0 = 1'h0;
  parameter id_4 = (-1);
  module_0 modCall_1 ();
  wor id_5, id_6;
  assign id_5 = 1;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic [7:0][1] id_2 = id_1, id_3;
endmodule
