;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	JMZ 0, #-404
	JMZ 0, #-404
	ADD 210, 30
	SLT 12, @10
	MOV @-127, 100
	ADD <-30, 9
	SUB @121, 106
	MOV -7, <-20
	SLT <-30, 9
	CMP @121, 103
	SUB -207, <-120
	CMP -207, <-120
	SPL -1, @-20
	SUB 200, @0
	SPL 0, <332
	SUB @121, 103
	DJN -1, @-20
	JMP -1, @-20
	ADD #270, <1
	MOV @121, 106
	SUB #72, @201
	SUB -207, <-120
	SUB @-127, 100
	SLT 810, 60
	SLT <300, <90
	ADD #270, <0
	MOV -1, <-20
	DAT #200, <0
	SLT <300, 90
	CMP -207, <-120
	JMN 0, #-404
	DJN 110, 9
	DJN 110, 9
	JMN 0, #-404
	JMN 0, #-404
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	ADD 210, 60
	SPL 0, <332
	MOV -1, <-20
	ADD 210, 30
	ADD -1, <-20
