Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 27 22:34:51 2022
| Host         : WIN-LITMHNOJJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dec_viterbi_timing_summary_routed.rpt -pb dec_viterbi_timing_summary_routed.pb -rpx dec_viterbi_timing_summary_routed.rpx -warn_on_violation
| Design       : dec_viterbi
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.677       -7.689                      8                 7487        0.099        0.000                      0                 7487        3.750        0.000                       0                  1852  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
aclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk               -2.677       -7.689                      8                 7487        0.099        0.000                      0                 7487        3.750        0.000                       0                  1852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :            8  Failing Endpoints,  Worst Slack       -2.677ns,  Total Violation       -7.689ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.677ns  (required time - arrival time)
  Source:                 gen_inst_reorder[0].inst_reorder/buffer_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_output_tdata[0]
                            (output port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 3.257ns (58.914%)  route 2.271ns (41.086%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.834     5.114    gen_inst_reorder[0].inst_reorder/CLK
    SLICE_X0Y8           FDRE                                         r  gen_inst_reorder[0].inst_reorder/buffer_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.518     5.632 r  gen_inst_reorder[0].inst_reorder/buffer_sreg_reg[0]/Q
                         net (fo=2, routed)           0.557     6.189    gen_inst_reorder[1].inst_reorder/Q[0]
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.124     6.313 r  gen_inst_reorder[1].inst_reorder/m_axis_output_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.027    m_axis_output_tdata_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         2.615    10.642 r  m_axis_output_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.642    m_axis_output_tdata[0]
    T4                                                                r  m_axis_output_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 -2.677    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 gen_inst_reorder[0].inst_reorder/send_output_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_output_tvalid
                            (output port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 3.209ns (63.203%)  route 1.868ns (36.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.824     5.104    gen_inst_reorder[0].inst_reorder/CLK
    SLICE_X1Y18          FDRE                                         r  gen_inst_reorder[0].inst_reorder/send_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.560 r  gen_inst_reorder[0].inst_reorder/send_output_reg/Q
                         net (fo=116, routed)         0.338     5.898    gen_inst_reorder[0].inst_reorder/reorder_tvalid_0
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.124     6.022 r  gen_inst_reorder[0].inst_reorder/m_axis_output_tvalid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.530     7.552    m_axis_output_tvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         2.629    10.180 r  m_axis_output_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    10.180    m_axis_output_tvalid
    AB5                                                               r  m_axis_output_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 inst_axi4s_buffer/input_accept_int_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axis_input_tready
                            (output port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 3.122ns (66.755%)  route 1.555ns (33.245%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.823     5.103    inst_axi4s_buffer/CLK
    SLICE_X1Y19          FDRE                                         r  inst_axi4s_buffer/input_accept_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.559 r  inst_axi4s_buffer/input_accept_int_reg/Q
                         net (fo=3, routed)           1.555     7.114    s_axis_input_tready_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         2.666     9.780 r  s_axis_input_tready_OBUF_inst/O
                         net (fo=0)                   0.000     9.780    s_axis_input_tready
    AB1                                                               r  s_axis_input_tready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[0][24]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 1.044ns (9.305%)  route 10.180ns (90.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.823    14.225    inst_ram_ctrl/SR[0]
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.555    14.492    inst_ram_ctrl/CLK
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][24]/C
                         clock pessimism              0.000    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.429    14.028    inst_ram_ctrl/ram_buffer_reg[0][24]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[0][26]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 1.044ns (9.305%)  route 10.180ns (90.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.823    14.225    inst_ram_ctrl/SR[0]
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.555    14.492    inst_ram_ctrl/CLK
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][26]/C
                         clock pessimism              0.000    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.429    14.028    inst_ram_ctrl/ram_buffer_reg[0][26]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[0][27]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 1.044ns (9.305%)  route 10.180ns (90.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.823    14.225    inst_ram_ctrl/SR[0]
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.555    14.492    inst_ram_ctrl/CLK
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][27]/C
                         clock pessimism              0.000    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.429    14.028    inst_ram_ctrl/ram_buffer_reg[0][27]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[0][29]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 1.044ns (9.305%)  route 10.180ns (90.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.823    14.225    inst_ram_ctrl/SR[0]
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.555    14.492    inst_ram_ctrl/CLK
    SLICE_X24Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][29]/C
                         clock pessimism              0.000    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X24Y27         FDRE (Setup_fdre_C_R)       -0.429    14.028    inst_ram_ctrl/ram_buffer_reg[0][29]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[0][31]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 1.044ns (9.309%)  route 10.176ns (90.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.819    14.220    inst_ram_ctrl/SR[0]
    SLICE_X25Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.555    14.492    inst_ram_ctrl/CLK
    SLICE_X25Y27         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[0][31]/C
                         clock pessimism              0.000    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X25Y27         FDRE (Setup_fdre_C_R)       -0.429    14.028    inst_ram_ctrl/ram_buffer_reg[0][31]
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[1][24]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 1.044ns (9.549%)  route 9.894ns (90.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 14.489 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.537    13.938    inst_ram_ctrl/SR[0]
    SLICE_X24Y25         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[1][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.552    14.489    inst_ram_ctrl/CLK
    SLICE_X24Y25         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[1][24]/C
                         clock pessimism              0.000    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X24Y25         FDRE (Setup_fdre_C_R)       -0.429    14.025    inst_ram_ctrl/ram_buffer_reg[1][24]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 aresetn
                            (input port clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/ram_buffer_reg[1][25]/R
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 1.044ns (9.549%)  route 9.894ns (90.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.000ns
  Clock Path Skew:        4.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 14.489 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
                         input delay                  3.000     3.000    
    V5                                                0.000     3.000 f  aresetn (IN)
                         net (fo=0)                   0.000     3.000    aresetn
    V5                   IBUF (Prop_ibuf_I_O)         0.920     3.920 f  aresetn_IBUF_inst/O
                         net (fo=11, routed)          3.357     7.277    inst_ram_ctrl/aresetn_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     7.401 r  inst_ram_ctrl/output_valid_reg_i_1/O
                         net (fo=1049, routed)        6.537    13.938    inst_ram_ctrl/SR[0]
    SLICE_X24Y25         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[1][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    AA9                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.552    14.489    inst_ram_ctrl/CLK
    SLICE_X24Y25         FDRE                                         r  inst_ram_ctrl/ram_buffer_reg[1][25]/C
                         clock pessimism              0.000    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X24Y25         FDRE (Setup_fdre_C_R)       -0.429    14.025    inst_ram_ctrl/ram_buffer_reg[1][25]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gen_acs[53].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.291%)  route 0.139ns (49.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.578     1.503    gen_acs[53].inst_acs/CLK
    SLICE_X29Y21         FDRE                                         r  gen_acs[53].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  gen_acs[53].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.139     1.783    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/D
    SLICE_X26Y21         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.845     2.018    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/WCLK
    SLICE_X26Y21         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/SP/CLK
                         clock pessimism             -0.482     1.537    
    SLICE_X26Y21         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.684    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__52/SP
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gen_acs[10].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.859%)  route 0.140ns (46.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.586     1.511    gen_acs[10].inst_acs/CLK
    SLICE_X16Y18         FDRE                                         r  gen_acs[10].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  gen_acs[10].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.140     1.815    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/D
    SLICE_X14Y19         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.853     2.026    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/WCLK
    SLICE_X14Y19         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/SP/CLK
                         clock pessimism             -0.482     1.545    
    SLICE_X14Y19         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.689    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__9/SP
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gen_acs[7].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.593     1.518    gen_acs[7].inst_acs/CLK
    SLICE_X23Y4          FDRE                                         r  gen_acs[7].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gen_acs[7].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.157     1.816    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/D
    SLICE_X22Y6          RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.861     2.034    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/WCLK
    SLICE_X22Y6          RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/SP/CLK
                         clock pessimism             -0.501     1.534    
    SLICE_X22Y6          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.681    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.588     1.513    gen_acs[60].inst_acs/CLK
    SLICE_X26Y9          FDRE                                         r  gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.136     1.813    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/D
    SLICE_X26Y10         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.855     2.028    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/WCLK
    SLICE_X26Y10         RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/SP/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X26Y10         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.672    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__59/SP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.595     1.520    gen_inst_reorder[1].inst_reorder/CLK
    SLICE_X9Y0           FDRE                                         r  gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.661 r  gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[59]/Q
                         net (fo=2, routed)           0.103     1.764    gen_inst_reorder[1].inst_reorder/buffer_sreg[59]
    SLICE_X8Y0           LUT4 (Prop_lut4_I3_O)        0.048     1.812 r  gen_inst_reorder[1].inst_reorder/buffer_sreg[58]_i_1/O
                         net (fo=1, routed)           0.000     1.812    gen_inst_reorder[1].inst_reorder/p_1_in[58]
    SLICE_X8Y0           FDRE                                         r  gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.864     2.037    gen_inst_reorder[1].inst_reorder/CLK
    SLICE_X8Y0           FDRE                                         r  gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[58]/C
                         clock pessimism             -0.505     1.533    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.131     1.664    gen_inst_reorder[1].inst_reorder/buffer_sreg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.208%)  route 0.105ns (42.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.618     1.543    gen_inst_trellis_traceback[1].inst_trellis_traceback/CLK
    SLICE_X5Y16          FDRE                                         r  gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.684 r  gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[2]/Q
                         net (fo=9, routed)           0.105     1.789    gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg_n_0_[2]
    SLICE_X4Y16          FDRE                                         r  gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.885     2.058    gen_inst_trellis_traceback[1].inst_trellis_traceback/CLK
    SLICE_X4Y16          FDRE                                         r  gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[3]/C
                         clock pessimism             -0.503     1.556    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.085     1.641    gen_inst_trellis_traceback[1].inst_trellis_traceback/current_node_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.333%)  route 0.200ns (58.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.593     1.518    gen_acs[34].inst_acs/CLK
    SLICE_X11Y9          FDRE                                         r  gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.200     1.859    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/D
    SLICE_X8Y9           RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.862     2.035    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/WCLK
    SLICE_X8Y9           RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/CLK
                         clock pessimism             -0.482     1.554    
    SLICE_X8Y9           RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.698    inst_ram_ctrl/gen_generic_sp_ram[0].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/I
                            (rising edge-triggered cell RAMS64E clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.663%)  route 0.206ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.593     1.518    gen_acs[34].inst_acs/CLK
    SLICE_X11Y9          FDRE                                         r  gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gen_acs[34].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.206     1.864    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/D
    SLICE_X8Y10          RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.861     2.034    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/WCLK
    SLICE_X8Y10          RAMS64E                                      r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/CLK
                         clock pessimism             -0.482     1.553    
    SLICE_X8Y10          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.697    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/SP/I
                            (rising edge-triggered cell RAMS32 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.857%)  route 0.141ns (46.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.588     1.513    gen_acs[60].inst_acs/CLK
    SLICE_X26Y9          FDRE                                         r  gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  gen_acs[60].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.141     1.817    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/D
    SLICE_X26Y11         RAMS32                                       r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.855     2.028    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/WCLK
    SLICE_X26Y11         RAMS32                                       r  inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/SP/CLK
                         clock pessimism             -0.501     1.528    
    SLICE_X26Y11         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.649    inst_ram_ctrl/gen_generic_sp_ram[2].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__59/SP
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 gen_acs[38].inst_acs/m_axis_outdec_tdata_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/SP/I
                            (rising edge-triggered cell RAMS32 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.658%)  route 0.190ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.593     1.518    gen_acs[38].inst_acs/CLK
    SLICE_X21Y5          FDRE                                         r  gen_acs[38].inst_acs/m_axis_outdec_tdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gen_acs[38].inst_acs/m_axis_outdec_tdata_reg/Q
                         net (fo=8, routed)           0.190     1.848    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/D
    SLICE_X16Y6          RAMS32                                       r  inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  aclk_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.863     2.036    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/WCLK
    SLICE_X16Y6          RAMS32                                       r  inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/SP/CLK
                         clock pessimism             -0.482     1.555    
    SLICE_X16Y6          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.676    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/SP
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y6     current_active_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y9     gen_acs[0].inst_acs/m_axis_outdec_tdata_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y3     gen_acs[0].inst_acs/m_axis_outdec_tvalid_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y1    gen_acs[19].inst_acs/m_axis_outdec_tdata_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y3    gen_acs[19].inst_acs/m_axis_outdec_tvalid_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y11   gen_acs[28].inst_acs/m_axis_outdec_tdata_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X25Y0    gen_acs[28].inst_acs/m_axis_outdec_tvalid_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y17   gen_acs[37].inst_acs/m_axis_outdec_tdata_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y2    gen_acs[37].inst_acs/m_axis_outdec_tvalid_int_reg/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y25   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__44/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y25   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__45/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y25   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__46/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y25   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__47/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y24   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__51/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y24   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__52/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y24   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__53/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y24   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__54/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y7    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y7    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__30/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y6    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__37/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X22Y26   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__26/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X22Y26   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__27/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X22Y26   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__28/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X22Y26   inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__29/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y6    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__38/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y6    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__39/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y6    inst_ram_ctrl/gen_generic_sp_ram[1].inst_generic_sp_ram/sp_ram_reg_0_31_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y12    inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__33/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y12    inst_ram_ctrl/gen_generic_sp_ram[3].inst_generic_sp_ram/sp_ram_reg_0_63_0_0__34/SP/CLK



