// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#include <cstdint>

void kernel_main() {
    uint32_t c_addr = get_arg_val<uint32_t>(0);
    uint32_t n_tiles = get_arg_val<uint32_t>(1);
    uint32_t start_tile_id = get_arg_val<uint32_t>(2);

    // The circular buffer that we are going to read from and write to DRAM
    constexpr uint32_t cb_out0 = get_compile_time_arg_val(0);
    const uint32_t tile_size_bytes = get_tile_size(cb_out0);

    // Address generator for the output buffer. This is faster than doing plain
    // DRAM writes.
    constexpr auto c_args = TensorAccessorArgs<1>();
    const auto c = TensorAccessor(c_args, c_addr, tile_size_bytes);

    // Calculate the range of tiles this core should process
    const uint32_t end_tile_id = start_tile_id + n_tiles;

    // Loop over the assigned tiles and write them to the output buffer
    for (uint32_t i = start_tile_id; i < end_tile_id; i++) {
        // Make sure there is a tile in the circular buffer
        cb_wait_front(cb_out0, 1);
        uint32_t cb_out0_addr = get_read_ptr(cb_out0);
        // write the tile to DRAM
        noc_async_write_tile(i, c, cb_out0_addr);
        // This will wait until the write is done. As an alternative, noc_async_writes_flushed()
        // can be faster because it waits until the write request is sent. In that case, you
        // have to use noc_async_write_barrier() at least once at the end of data movement
        // kernel to make sure all writes are done.
        noc_async_write_barrier();
        // Mark the tile as consumed
        cb_pop_front(cb_out0, 1);
    }
}
