Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5f32202a47b64ba1a9b6da9c72a64031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'b' [C:/Users/dimav/Downloads/Плисы/PLIS/PLIS.srcs/sim_1/new/test.sv:20]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 's' [C:/Users/dimav/Downloads/Плисы/PLIS/PLIS.srcs/sim_1/new/test.sv:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dimav/Downloads/Плисы/PLIS/PLIS.srcs/sources_1/new/lab_1_2.sv" Line 2. Module lab_1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dimav/Downloads/Плисы/PLIS/PLIS.srcs/sources_1/new/lab_1_2.sv" Line 18. Module lab_1_1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab_1_2
Compiling module xil_defaultlib.lab_1_1
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
