{
  "Top": "predict_ensemble",
  "RtlTop": "predict_ensemble",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_export -description=predict_sbp&dbp",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "feature_stream": {
      "index": "0",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "feature_stream_V",
        "portRef": "TDATA"
      }
    },
    "prediction_sbp": {
      "index": "1",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "prediction_sbp_V",
        "portRef": "TDATA"
      }
    },
    "prediction_dbp": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "prediction_dbp_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1160",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "predict_ensemble",
    "Version": "1.0",
    "DisplayName": "Predict_ensemble",
    "Revision": "",
    "Description": "predict_sbp&dbp",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/BoostingTree.cpp"],
    "Vhdl": [
      "impl\/vhdl\/predict_ensemble_Aem.vhd",
      "impl\/vhdl\/predict_ensemble_Bew.vhd",
      "impl\/vhdl\/predict_ensemble_bkb.vhd",
      "impl\/vhdl\/predict_ensemble_CeG.vhd",
      "impl\/vhdl\/predict_ensemble_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/predict_ensemble_cud.vhd",
      "impl\/vhdl\/predict_ensemble_dEe.vhd",
      "impl\/vhdl\/predict_ensemble_DeQ.vhd",
      "impl\/vhdl\/predict_ensemble_Ee0.vhd",
      "impl\/vhdl\/predict_ensemble_eOg.vhd",
      "impl\/vhdl\/predict_ensemble_Ffa.vhd",
      "impl\/vhdl\/predict_ensemble_fYi.vhd",
      "impl\/vhdl\/predict_ensemble_g8j.vhd",
      "impl\/vhdl\/predict_ensemble_Gfk.vhd",
      "impl\/vhdl\/predict_ensemble_hbi.vhd",
      "impl\/vhdl\/predict_ensemble_Hfu.vhd",
      "impl\/vhdl\/predict_ensemble_ibs.vhd",
      "impl\/vhdl\/predict_ensemble_IfE.vhd",
      "impl\/vhdl\/predict_ensemble_jbC.vhd",
      "impl\/vhdl\/predict_ensemble_JfO.vhd",
      "impl\/vhdl\/predict_ensemble_kbM.vhd",
      "impl\/vhdl\/predict_ensemble_KfY.vhd",
      "impl\/vhdl\/predict_ensemble_lbW.vhd",
      "impl\/vhdl\/predict_ensemble_Lf8.vhd",
      "impl\/vhdl\/predict_ensemble_mb6.vhd",
      "impl\/vhdl\/predict_ensemble_Mgi.vhd",
      "impl\/vhdl\/predict_ensemble_ncg.vhd",
      "impl\/vhdl\/predict_ensemble_Ngs.vhd",
      "impl\/vhdl\/predict_ensemble_ocq.vhd",
      "impl\/vhdl\/predict_ensemble_OgC.vhd",
      "impl\/vhdl\/predict_ensemble_pcA.vhd",
      "impl\/vhdl\/predict_ensemble_PgM.vhd",
      "impl\/vhdl\/predict_ensemble_qcK.vhd",
      "impl\/vhdl\/predict_ensemble_QgW.vhd",
      "impl\/vhdl\/predict_ensemble_rcU.vhd",
      "impl\/vhdl\/predict_ensemble_Rg6.vhd",
      "impl\/vhdl\/predict_ensemble_sc4.vhd",
      "impl\/vhdl\/predict_ensemble_Shg.vhd",
      "impl\/vhdl\/predict_ensemble_tde.vhd",
      "impl\/vhdl\/predict_ensemble_Thq.vhd",
      "impl\/vhdl\/predict_ensemble_udo.vhd",
      "impl\/vhdl\/predict_ensemble_UhA.vhd",
      "impl\/vhdl\/predict_ensemble_vdy.vhd",
      "impl\/vhdl\/predict_ensemble_VhK.vhd",
      "impl\/vhdl\/predict_ensemble_wdI.vhd",
      "impl\/vhdl\/predict_ensemble_xdS.vhd",
      "impl\/vhdl\/predict_ensemble_yd2.vhd",
      "impl\/vhdl\/predict_ensemble_zec.vhd",
      "impl\/vhdl\/predict_ensemble.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/predict_ensemble_Aem.v",
      "impl\/verilog\/predict_ensemble_Aem_rom.dat",
      "impl\/verilog\/predict_ensemble_Bew.v",
      "impl\/verilog\/predict_ensemble_Bew_rom.dat",
      "impl\/verilog\/predict_ensemble_bkb.v",
      "impl\/verilog\/predict_ensemble_bkb_rom.dat",
      "impl\/verilog\/predict_ensemble_CeG.v",
      "impl\/verilog\/predict_ensemble_CeG_rom.dat",
      "impl\/verilog\/predict_ensemble_CTRL_BUS_s_axi.v",
      "impl\/verilog\/predict_ensemble_cud.v",
      "impl\/verilog\/predict_ensemble_cud_rom.dat",
      "impl\/verilog\/predict_ensemble_dEe.v",
      "impl\/verilog\/predict_ensemble_dEe_rom.dat",
      "impl\/verilog\/predict_ensemble_DeQ.v",
      "impl\/verilog\/predict_ensemble_DeQ_rom.dat",
      "impl\/verilog\/predict_ensemble_Ee0.v",
      "impl\/verilog\/predict_ensemble_Ee0_rom.dat",
      "impl\/verilog\/predict_ensemble_eOg.v",
      "impl\/verilog\/predict_ensemble_eOg_rom.dat",
      "impl\/verilog\/predict_ensemble_Ffa.v",
      "impl\/verilog\/predict_ensemble_Ffa_rom.dat",
      "impl\/verilog\/predict_ensemble_fYi.v",
      "impl\/verilog\/predict_ensemble_fYi_rom.dat",
      "impl\/verilog\/predict_ensemble_g8j.v",
      "impl\/verilog\/predict_ensemble_g8j_rom.dat",
      "impl\/verilog\/predict_ensemble_Gfk.v",
      "impl\/verilog\/predict_ensemble_Gfk_rom.dat",
      "impl\/verilog\/predict_ensemble_hbi.v",
      "impl\/verilog\/predict_ensemble_hbi_rom.dat",
      "impl\/verilog\/predict_ensemble_Hfu.v",
      "impl\/verilog\/predict_ensemble_Hfu_rom.dat",
      "impl\/verilog\/predict_ensemble_ibs.v",
      "impl\/verilog\/predict_ensemble_ibs_rom.dat",
      "impl\/verilog\/predict_ensemble_IfE.v",
      "impl\/verilog\/predict_ensemble_IfE_rom.dat",
      "impl\/verilog\/predict_ensemble_jbC.v",
      "impl\/verilog\/predict_ensemble_jbC_rom.dat",
      "impl\/verilog\/predict_ensemble_JfO.v",
      "impl\/verilog\/predict_ensemble_JfO_rom.dat",
      "impl\/verilog\/predict_ensemble_kbM.v",
      "impl\/verilog\/predict_ensemble_kbM_rom.dat",
      "impl\/verilog\/predict_ensemble_KfY.v",
      "impl\/verilog\/predict_ensemble_KfY_rom.dat",
      "impl\/verilog\/predict_ensemble_lbW.v",
      "impl\/verilog\/predict_ensemble_lbW_rom.dat",
      "impl\/verilog\/predict_ensemble_Lf8.v",
      "impl\/verilog\/predict_ensemble_Lf8_rom.dat",
      "impl\/verilog\/predict_ensemble_mb6.v",
      "impl\/verilog\/predict_ensemble_mb6_rom.dat",
      "impl\/verilog\/predict_ensemble_Mgi.v",
      "impl\/verilog\/predict_ensemble_Mgi_rom.dat",
      "impl\/verilog\/predict_ensemble_ncg.v",
      "impl\/verilog\/predict_ensemble_ncg_rom.dat",
      "impl\/verilog\/predict_ensemble_Ngs.v",
      "impl\/verilog\/predict_ensemble_Ngs_rom.dat",
      "impl\/verilog\/predict_ensemble_ocq.v",
      "impl\/verilog\/predict_ensemble_ocq_rom.dat",
      "impl\/verilog\/predict_ensemble_OgC.v",
      "impl\/verilog\/predict_ensemble_OgC_rom.dat",
      "impl\/verilog\/predict_ensemble_pcA.v",
      "impl\/verilog\/predict_ensemble_pcA_rom.dat",
      "impl\/verilog\/predict_ensemble_PgM.v",
      "impl\/verilog\/predict_ensemble_qcK.v",
      "impl\/verilog\/predict_ensemble_qcK_rom.dat",
      "impl\/verilog\/predict_ensemble_QgW.v",
      "impl\/verilog\/predict_ensemble_rcU.v",
      "impl\/verilog\/predict_ensemble_rcU_rom.dat",
      "impl\/verilog\/predict_ensemble_Rg6.v",
      "impl\/verilog\/predict_ensemble_sc4.v",
      "impl\/verilog\/predict_ensemble_sc4_rom.dat",
      "impl\/verilog\/predict_ensemble_Shg.v",
      "impl\/verilog\/predict_ensemble_tde.v",
      "impl\/verilog\/predict_ensemble_tde_rom.dat",
      "impl\/verilog\/predict_ensemble_Thq.v",
      "impl\/verilog\/predict_ensemble_udo.v",
      "impl\/verilog\/predict_ensemble_udo_rom.dat",
      "impl\/verilog\/predict_ensemble_UhA.v",
      "impl\/verilog\/predict_ensemble_vdy.v",
      "impl\/verilog\/predict_ensemble_vdy_rom.dat",
      "impl\/verilog\/predict_ensemble_VhK.v",
      "impl\/verilog\/predict_ensemble_wdI.v",
      "impl\/verilog\/predict_ensemble_wdI_rom.dat",
      "impl\/verilog\/predict_ensemble_xdS.v",
      "impl\/verilog\/predict_ensemble_xdS_rom.dat",
      "impl\/verilog\/predict_ensemble_yd2.v",
      "impl\/verilog\/predict_ensemble_yd2_rom.dat",
      "impl\/verilog\/predict_ensemble_zec.v",
      "impl\/verilog\/predict_ensemble_zec_rom.dat",
      "impl\/verilog\/predict_ensemble.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/data\/predict_ensemble.mdd",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/data\/predict_ensemble.tcl",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/xpredict_ensemble.c",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/xpredict_ensemble.h",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/xpredict_ensemble_hw.h",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/xpredict_ensemble_linux.c",
      "impl\/misc\/drivers\/predict_ensemble_v1_0\/src\/xpredict_ensemble_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/predict_ensemble_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/predict_ensemble_ap_fcmp_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "E:\/SEU\/Graduation_Prj\/BoostingTree\/solution1\/.autopilot\/db\/predict_ensemble.design.xml",
    "DebugDir": "E:\/SEU\/Graduation_Prj\/BoostingTree\/solution1\/.debug",
    "ProtoInst": ["E:\/SEU\/Graduation_Prj\/BoostingTree\/solution1\/.debug\/predict_ensemble.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "predict_ensemble_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_ensemble_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "predict_ensemble_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name predict_ensemble_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CTRL_BUS feature_stream_V prediction_sbp_V prediction_dbp_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "feature_stream_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "feature_stream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CTRL_BUS",
      "bundle_role": "interrupt"
    },
    "prediction_dbp_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "prediction_dbp_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "prediction_sbp_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "prediction_sbp_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL_BUS",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "feature_stream_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "feature_stream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "feature_stream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "prediction_sbp_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "prediction_sbp_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "prediction_sbp_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "prediction_dbp_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "prediction_dbp_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "prediction_dbp_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "predict_ensemble"},
    "Info": {"predict_ensemble": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"predict_ensemble": {
        "Latency": {
          "LatencyBest": "1160",
          "LatencyAvg": "7176",
          "LatencyWorst": "13448",
          "PipelineIIMin": "1161",
          "PipelineIIMax": "13449",
          "PipelineII": "1161 ~ 13449",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.578"
        },
        "Loops": [
          {
            "Name": "Feature_Load",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Tree_Tranversal",
            "TripCount": "64",
            "LatencyMin": "576",
            "LatencyMax": "6720",
            "Latency": "576 ~ 6720",
            "PipelineII": "",
            "PipelineDepthMin": "9",
            "PipelineDepthMax": "105",
            "PipelineDepth": "9 ~ 105",
            "Loops": [{
                "Name": "LOOP_TREE_DEPTH",
                "TripCount": "",
                "LatencyMin": "5",
                "LatencyMax": "98",
                "Latency": "5 ~ 98",
                "PipelineII": "3",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Tree_Tranversal2",
            "TripCount": "64",
            "LatencyMin": "576",
            "LatencyMax": "6720",
            "Latency": "576 ~ 6720",
            "PipelineII": "",
            "PipelineDepthMin": "9",
            "PipelineDepthMax": "105",
            "PipelineDepth": "9 ~ 105",
            "Loops": [{
                "Name": "LOOP_TREE_DEPTH2",
                "TripCount": "",
                "LatencyMin": "5",
                "LatencyMax": "98",
                "Latency": "5 ~ 98",
                "PipelineII": "3",
                "PipelineDepth": "4"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "2",
          "FF": "1087",
          "LUT": "1215",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "predict_ensemble",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-26 20:12:29 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
