
 add_fsm_encoding \
       {riscv_prefetch_buffer.hwlp_CS} \
       { }  \
       {{000 000} {001 010} {010 011} {011 100} {100 001} }

 add_fsm_encoding \
       {riscv_mult.mulh_CS} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} }

 add_fsm_encoding \
       {core2axi.CS} \
       { }  \
       {{000 000} {001 100} {010 001} {011 010} {100 011} }

 add_fsm_encoding \
       {axi_write_only_ctrl.CS} \
       { }  \
       {{000 000} {001 010} {010 001} {011 011} {100 100} }

 add_fsm_encoding \
       {axi_read_only_ctrl.CS} \
       { }  \
       {{000 000} {001 110} {010 001} {011 111} {100 100} {101 011} {110 010} {111 101} }

 add_fsm_encoding \
       {axi_write_only_ctrl__parameterized0.CS} \
       { }  \
       {{000 000} {001 010} {010 001} {011 011} {100 100} }

 add_fsm_encoding \
       {axi_read_only_ctrl__parameterized0.CS} \
       { }  \
       {{000 000} {001 110} {010 001} {011 111} {100 100} {101 011} {110 010} {111 101} }

 add_fsm_encoding \
       {adbg_tap_top.TAP_state} \
       { }  \
       {{0000 1110} {0001 1100} {0010 1011} {0011 1101} {0100 0011} {0101 1111} {0110 1010} {0111 0010} {1000 1000} {1001 0110} {1010 0101} {1011 0111} {1100 0001} {1101 1001} {1110 0100} {1111 0000} }

 add_fsm_encoding \
       {adbg_axi_module.module_state} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0110} {0110 0111} {0111 1000} {1001 0101} {1010 1001} {1011 1010} }

 add_fsm_encoding \
       {adbg_or1k_module.module_state} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0110} {0110 0111} {0111 1000} {1001 0101} {1010 1001} {1011 1010} }

 add_fsm_encoding \
       {spi_slave_controller.state} \
       { }  \
       {{000 000} {001 001} {011 100} {100 011} {101 010} }

 add_fsm_encoding \
       {spi_slave_axi_plug.AW_CS} \
       { }  \
       {{000 00} {010 01} {011 10} {100 11} }

 add_fsm_encoding \
       {spi_slave_axi_plug.AR_CS} \
       { }  \
       {{000 00} {001 11} {010 01} {100 10} }

 add_fsm_encoding \
       {axi2apb32.CS} \
       { }  \
       {{000 000} {001 010} {010 011} {011 001} {100 100} }

 add_fsm_encoding \
       {uart_transmitter.CState} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0101} {0110 0110} {0111 0111} {1000 1000} {1001 1001} {1010 1010} {1011 1011} {1100 1100} }

 add_fsm_encoding \
       {uart_receiver.CState} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {i2c_master_bit_ctrl.c_state} \
       { }  \
       {{000000000000000000 00000} {000000000000000001 00001} {000000000000000010 00010} {000000000000000100 00011} {000000000000001000 00100} {000000000000010000 00101} {000000000000100000 00110} {000000000001000000 00111} {000000000010000000 01000} {000000000100000000 01001} {000000001000000000 01110} {000000010000000000 01111} {000000100000000000 10000} {000001000000000000 10001} {000010000000000000 01010} {000100000000000000 01011} {001000000000000000 01100} {010000000000000000 01101} }

 add_fsm_encoding \
       {i2c_master_byte_ctrl.c_state} \
       { }  \
       {{00000 000} {00001 001} {00010 010} {00100 011} {01000 100} {10000 101} }
