{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 14:26:11 2017 " "Info: Processing started: Mon Dec 04 14:26:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file reloj.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-beh " "Info: Found design unit 1: reloj-beh" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Info: Found entity 1: reloj" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldl_bib.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file ldl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldl_bib " "Info: Found design unit 1: ldl_bib" {  } { { "ldl_bib.vhdl" "" { Text "F:/registros/reloj2/ldl_bib.vhdl" 2 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decores1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decores1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decores1-beh " "Info: Found design unit 1: decores1-beh" {  } { { "decores1.vhd" "" { Text "F:/registros/reloj2/decores1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decores1 " "Info: Found entity 1: decores1" {  } { { "decores1.vhd" "" { Text "F:/registros/reloj2/decores1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobin2hex7seg.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file decobin2hex7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobin2hex7seg-beh " "Info: Found design unit 1: decobin2hex7seg-beh" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/registros/reloj2/decobin2hex7seg.vhdl" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decobin2hex7seg " "Info: Found entity 1: decobin2hex7seg" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/registros/reloj2/decobin2hex7seg.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj " "Info: Elaborating entity \"reloj\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decobin2hex7seg decobin2hex7seg:u1 " "Info: Elaborating entity \"decobin2hex7seg\" for hierarchy \"decobin2hex7seg:u1\"" {  } { { "reloj.vhdl" "u1" { Text "F:/registros/reloj2/reloj.vhdl" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "d0\[6\] VCC " "Warning (13410): Pin \"d0\[6\]\" is stuck at VCC" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d1\[6\] VCC " "Warning (13410): Pin \"d1\[6\]\" is stuck at VCC" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d2\[6\] VCC " "Warning (13410): Pin \"d2\[6\]\" is stuck at VCC" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "d3\[6\] VCC " "Warning (13410): Pin \"d3\[6\]\" is stuck at VCC" {  } { { "reloj.vhdl" "" { Text "F:/registros/reloj2/reloj.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Info: Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Info: Implemented 166 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 14:26:19 2017 " "Info: Processing ended: Mon Dec 04 14:26:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
