#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  7 21:29:04 2023
# Process ID: 36920
# Current directory: D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39328 D:\Logic_Design_Lab\Lab_4\Basic\Lab4_Moore\Lab4_Moore.xpr
# Log file: D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/vivado.log
# Journal file: D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.xpr
INFO: [Project 1-313] Project file moved from 'C:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.gen/sources_1', nor could it be found using path 'C:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Moore_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Moore_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Moore_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim'
"xelab -wto 1de3fe01c19a4254b192e7c94339b3c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_t_behav xil_defaultlib.Moore_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1de3fe01c19a4254b192e7c94339b3c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Moore_t_behav xil_defaultlib.Moore_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Moore
Compiling module xil_defaultlib.Moore_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Moore_t_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim/xsim.dir/Moore_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  7 21:29:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Moore_t_behav -key {Behavioral:sim_1:Functional:Moore_t} -tclbatch {Moore_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Moore_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 125 ns : File "D:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Moore_t.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Moore_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 21:30:01 2023...
