{
  "module_name": "gaudi2_coresight.c",
  "hash_id": "5d8c981308db719e6e33045fc3a5707ce9868a0d340068dafd79d1b655caa8ff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/gaudi2/gaudi2_coresight.c",
  "human_readable_source": "\n\n \n#include \"gaudi2_coresight_regs.h\"\n#include <uapi/drm/habanalabs_accel.h>\n\n#define GAUDI2_PLDM_CORESIGHT_TIMEOUT_USEC\t(CORESIGHT_TIMEOUT_USEC * 2000)\n#define SPMU_MAX_COUNTERS\t\t\t6\n\n#define COMPONENT_ID_INVALID ((u32)(-1))\n#define MAX_BMONS_PER_UNIT 8\n\nenum gaudi2_hif_hmmu_id {\n\tHMMU_ID_DCORE0_HMMU0,\n\tHMMU_ID_DCORE0_HMMU1,\n\tHMMU_ID_DCORE0_HMMU2,\n\tHMMU_ID_DCORE0_HMMU3,\n\tHMMU_ID_DCORE1_HMMU0,\n\tHMMU_ID_DCORE1_HMMU1,\n\tHMMU_ID_DCORE1_HMMU2,\n\tHMMU_ID_DCORE1_HMMU3,\n\tHMMU_ID_DCORE2_HMMU0,\n\tHMMU_ID_DCORE2_HMMU1,\n\tHMMU_ID_DCORE2_HMMU2,\n\tHMMU_ID_DCORE2_HMMU3,\n\tHMMU_ID_DCORE3_HMMU0,\n\tHMMU_ID_DCORE3_HMMU1,\n\tHMMU_ID_DCORE3_HMMU2,\n\tHMMU_ID_DCORE3_HMMU3,\n\tHMMU_ID_SIZE,\n};\n\nenum gaudi2_xbar_edge_id {\n\tXBAR_EDGE_ID_DCORE0,\n\tXBAR_EDGE_ID_DCORE1,\n\tXBAR_EDGE_ID_DCORE2,\n\tXBAR_EDGE_ID_DCORE3,\n\tXBAR_EDGE_ID_SIZE\n};\n\n \nstruct component_config_offsets {\n\tu32 funnel_id;\n\tu32 etf_id;\n\tu32 stm_id;\n\tu32 spmu_id;\n\tu32 bmon_count;\n\tu32 bmon_ids[MAX_BMONS_PER_UNIT];\n};\n\nstatic u64 debug_stm_regs[GAUDI2_STM_LAST + 1] = {\n\t[GAUDI2_STM_DCORE0_TPC0_EML] = mmDCORE0_TPC0_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC1_EML] = mmDCORE0_TPC1_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC2_EML] = mmDCORE0_TPC2_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC3_EML] = mmDCORE0_TPC3_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC4_EML] = mmDCORE0_TPC4_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC5_EML] = mmDCORE0_TPC5_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_TPC6_EML] = mmDCORE0_TPC6_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC0_EML] = mmDCORE1_TPC0_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC1_EML] = mmDCORE1_TPC1_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC2_EML] = mmDCORE1_TPC2_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC3_EML] = mmDCORE1_TPC3_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC4_EML] = mmDCORE1_TPC4_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE1_TPC5_EML] = mmDCORE1_TPC5_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC0_EML] = mmDCORE2_TPC0_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC1_EML] = mmDCORE2_TPC1_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC2_EML] = mmDCORE2_TPC2_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC3_EML] = mmDCORE2_TPC3_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC4_EML] = mmDCORE2_TPC4_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE2_TPC5_EML] = mmDCORE2_TPC5_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC0_EML] = mmDCORE3_TPC0_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC1_EML] = mmDCORE3_TPC1_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC2_EML] = mmDCORE3_TPC2_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC3_EML] = mmDCORE3_TPC3_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC4_EML] = mmDCORE3_TPC4_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE3_TPC5_EML] = mmDCORE3_TPC5_EML_STM_BASE,\n\t[GAUDI2_STM_DCORE0_HMMU0_CS] = mmDCORE0_HMMU0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_HMMU1_CS] = mmDCORE0_HMMU1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_HMMU2_CS] = mmDCORE0_HMMU2_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_HMMU3_CS] = mmDCORE0_HMMU3_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_CTRL] = mmDCORE0_MME_CTRL_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_SBTE0] = mmDCORE0_MME_SBTE0_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_SBTE1] = mmDCORE0_MME_SBTE1_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_SBTE2] = mmDCORE0_MME_SBTE2_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_SBTE3] = mmDCORE0_MME_SBTE3_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_SBTE4] = mmDCORE0_MME_SBTE4_STM_BASE,\n\t[GAUDI2_STM_DCORE0_MME_ACC] = mmDCORE0_MME_ACC_STM_BASE,\n\t[GAUDI2_STM_DCORE0_SM] = mmDCORE0_SM_STM_BASE,\n\t[GAUDI2_STM_DCORE0_EDMA0_CS] = mmDCORE0_EDMA0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_EDMA1_CS] = mmDCORE0_EDMA1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_VDEC0_CS] = mmDCORE0_VDEC0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE0_VDEC1_CS] = mmDCORE0_VDEC1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_HMMU0_CS] = mmDCORE1_HMMU0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_HMMU1_CS] = mmDCORE1_HMMU1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_HMMU2_CS] = mmDCORE1_HMMU2_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_HMMU3_CS] = mmDCORE1_HMMU3_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_CTRL] = mmDCORE1_MME_CTRL_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_SBTE0] = mmDCORE1_MME_SBTE0_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_SBTE1] = mmDCORE1_MME_SBTE1_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_SBTE2] = mmDCORE1_MME_SBTE2_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_SBTE3] = mmDCORE1_MME_SBTE3_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_SBTE4] = mmDCORE1_MME_SBTE4_STM_BASE,\n\t[GAUDI2_STM_DCORE1_MME_ACC] = mmDCORE1_MME_ACC_STM_BASE,\n\t[GAUDI2_STM_DCORE1_SM] = mmDCORE1_SM_STM_BASE,\n\t[GAUDI2_STM_DCORE1_EDMA0_CS] = mmDCORE1_EDMA0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_EDMA1_CS] = mmDCORE1_EDMA1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_VDEC0_CS] = mmDCORE1_VDEC0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE1_VDEC1_CS] = mmDCORE1_VDEC1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_HMMU0_CS] = mmDCORE2_HMMU0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_HMMU1_CS] = mmDCORE2_HMMU1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_HMMU2_CS] = mmDCORE2_HMMU2_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_HMMU3_CS] = mmDCORE2_HMMU3_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_CTRL] = mmDCORE2_MME_CTRL_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_SBTE0] = mmDCORE2_MME_SBTE0_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_SBTE1] = mmDCORE2_MME_SBTE1_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_SBTE2] = mmDCORE2_MME_SBTE2_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_SBTE3] = mmDCORE2_MME_SBTE3_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_SBTE4] = mmDCORE2_MME_SBTE4_STM_BASE,\n\t[GAUDI2_STM_DCORE2_MME_ACC] = mmDCORE2_MME_ACC_STM_BASE,\n\t[GAUDI2_STM_DCORE2_SM] = mmDCORE2_SM_STM_BASE,\n\t[GAUDI2_STM_DCORE2_EDMA0_CS] = mmDCORE2_EDMA0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_EDMA1_CS] = mmDCORE2_EDMA1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_VDEC0_CS] = mmDCORE2_VDEC0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE2_VDEC1_CS] = mmDCORE2_VDEC1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_HMMU0_CS] = mmDCORE3_HMMU0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_HMMU1_CS] = mmDCORE3_HMMU1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_HMMU2_CS] = mmDCORE3_HMMU2_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_HMMU3_CS] = mmDCORE3_HMMU3_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_CTRL] = mmDCORE3_MME_CTRL_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_SBTE0] = mmDCORE3_MME_SBTE0_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_SBTE1] = mmDCORE3_MME_SBTE1_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_SBTE2] = mmDCORE3_MME_SBTE2_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_SBTE3] = mmDCORE3_MME_SBTE3_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_SBTE4] = mmDCORE3_MME_SBTE4_STM_BASE,\n\t[GAUDI2_STM_DCORE3_MME_ACC] = mmDCORE3_MME_ACC_STM_BASE,\n\t[GAUDI2_STM_DCORE3_SM] = mmDCORE3_SM_STM_BASE,\n\t[GAUDI2_STM_DCORE3_EDMA0_CS] = mmDCORE3_EDMA0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_EDMA1_CS] = mmDCORE3_EDMA1_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_VDEC0_CS] = mmDCORE3_VDEC0_CS_STM_BASE,\n\t[GAUDI2_STM_DCORE3_VDEC1_CS] = mmDCORE3_VDEC1_CS_STM_BASE,\n\t[GAUDI2_STM_PCIE] = mmPCIE_STM_BASE,\n\t[GAUDI2_STM_PSOC] = mmPSOC_STM_BASE,\n\t[GAUDI2_STM_PSOC_ARC0_CS] = mmPSOC_ARC0_CS_STM_BASE,\n\t[GAUDI2_STM_PSOC_ARC1_CS] = mmPSOC_ARC1_CS_STM_BASE,\n\t[GAUDI2_STM_PDMA0_CS] = mmPDMA0_CS_STM_BASE,\n\t[GAUDI2_STM_PDMA1_CS] = mmPDMA1_CS_STM_BASE,\n\t[GAUDI2_STM_CPU] = mmCPU_STM_BASE,\n\t[GAUDI2_STM_PMMU_CS] = mmPMMU_CS_STM_BASE,\n\t[GAUDI2_STM_ROT0_CS] = mmROT0_CS_STM_BASE,\n\t[GAUDI2_STM_ROT1_CS] = mmROT1_CS_STM_BASE,\n\t[GAUDI2_STM_ARC_FARM_CS] = mmARC_FARM_CS_STM_BASE,\n\t[GAUDI2_STM_KDMA_CS] = mmKDMA_CS_STM_BASE,\n\t[GAUDI2_STM_PCIE_VDEC0_CS] = mmPCIE_VDEC0_CS_STM_BASE,\n\t[GAUDI2_STM_PCIE_VDEC1_CS] = mmPCIE_VDEC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM0_MC0_CS] = mmHBM0_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM0_MC1_CS] = mmHBM0_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM1_MC0_CS] = mmHBM1_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM1_MC1_CS] = mmHBM1_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM2_MC0_CS] = mmHBM2_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM2_MC1_CS] = mmHBM2_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM3_MC0_CS] = mmHBM3_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM3_MC1_CS] = mmHBM3_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM4_MC0_CS] = mmHBM4_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM4_MC1_CS] = mmHBM4_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_HBM5_MC0_CS] = mmHBM5_MC0_CS_STM_BASE,\n\t[GAUDI2_STM_HBM5_MC1_CS] = mmHBM5_MC1_CS_STM_BASE,\n\t[GAUDI2_STM_NIC0_DBG_0] = mmNIC0_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC0_DBG_1] = mmNIC0_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC1_DBG_0] = mmNIC1_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC1_DBG_1] = mmNIC1_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC2_DBG_0] = mmNIC2_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC2_DBG_1] = mmNIC2_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC3_DBG_0] = mmNIC3_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC3_DBG_1] = mmNIC3_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC4_DBG_0] = mmNIC4_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC4_DBG_1] = mmNIC4_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC5_DBG_0] = mmNIC5_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC5_DBG_1] = mmNIC5_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC6_DBG_0] = mmNIC6_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC6_DBG_1] = mmNIC6_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC7_DBG_0] = mmNIC7_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC7_DBG_1] = mmNIC7_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC8_DBG_0] = mmNIC8_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC8_DBG_1] = mmNIC8_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC9_DBG_0] = mmNIC9_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC9_DBG_1] = mmNIC9_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC10_DBG_0] = mmNIC10_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC10_DBG_1] = mmNIC10_DBG_STM_1_BASE,\n\t[GAUDI2_STM_NIC11_DBG_0] = mmNIC11_DBG_STM_0_BASE,\n\t[GAUDI2_STM_NIC11_DBG_1] = mmNIC11_DBG_STM_1_BASE\n};\n\nstatic u64 debug_etf_regs[GAUDI2_ETF_LAST + 1] = {\n\t[GAUDI2_ETF_DCORE0_TPC0_EML] = mmDCORE0_TPC0_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC1_EML] = mmDCORE0_TPC1_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC2_EML] = mmDCORE0_TPC2_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC3_EML] = mmDCORE0_TPC3_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC4_EML] = mmDCORE0_TPC4_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC5_EML] = mmDCORE0_TPC5_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_TPC6_EML] = mmDCORE0_TPC6_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC0_EML] = mmDCORE1_TPC0_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC1_EML] = mmDCORE1_TPC1_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC2_EML] = mmDCORE1_TPC2_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC3_EML] = mmDCORE1_TPC3_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC4_EML] = mmDCORE1_TPC4_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_TPC5_EML] = mmDCORE1_TPC5_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC0_EML] = mmDCORE2_TPC0_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC1_EML] = mmDCORE2_TPC1_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC2_EML] = mmDCORE2_TPC2_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC3_EML] = mmDCORE2_TPC3_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC4_EML] = mmDCORE2_TPC4_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_TPC5_EML] = mmDCORE2_TPC5_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC0_EML] = mmDCORE3_TPC0_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC1_EML] = mmDCORE3_TPC1_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC2_EML] = mmDCORE3_TPC2_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC3_EML] = mmDCORE3_TPC3_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC4_EML] = mmDCORE3_TPC4_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_TPC5_EML] = mmDCORE3_TPC5_EML_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_HMMU0_CS] = mmDCORE0_HMMU0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_HMMU1_CS] = mmDCORE0_HMMU1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_HMMU2_CS] = mmDCORE0_HMMU2_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_HMMU3_CS] = mmDCORE0_HMMU3_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_CTRL] = mmDCORE0_MME_CTRL_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_SBTE0] = mmDCORE0_MME_SBTE0_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_SBTE1] = mmDCORE0_MME_SBTE1_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_SBTE2] = mmDCORE0_MME_SBTE2_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_SBTE3] = mmDCORE0_MME_SBTE3_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_SBTE4] = mmDCORE0_MME_SBTE4_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_MME_ACC] = mmDCORE0_MME_ACC_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_SM] = mmDCORE0_SM_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_EDMA0_CS] = mmDCORE0_EDMA0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_EDMA1_CS] = mmDCORE0_EDMA1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_VDEC0_CS] = mmDCORE0_VDEC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE0_VDEC1_CS] = mmDCORE0_VDEC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_HMMU0_CS] = mmDCORE1_HMMU0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_HMMU1_CS] = mmDCORE1_HMMU1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_HMMU2_CS] = mmDCORE1_HMMU2_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_HMMU3_CS] = mmDCORE1_HMMU3_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_CTRL] = mmDCORE1_MME_CTRL_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_SBTE0] = mmDCORE1_MME_SBTE0_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_SBTE1] = mmDCORE1_MME_SBTE1_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_SBTE2] = mmDCORE1_MME_SBTE2_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_SBTE3] = mmDCORE1_MME_SBTE3_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_SBTE4] = mmDCORE1_MME_SBTE4_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_MME_ACC] = mmDCORE1_MME_ACC_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_SM] = mmDCORE1_SM_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_EDMA0_CS] = mmDCORE1_EDMA0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_EDMA1_CS] = mmDCORE1_EDMA1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_VDEC0_CS] = mmDCORE1_VDEC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE1_VDEC1_CS] = mmDCORE1_VDEC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_HMMU0_CS] = mmDCORE2_HMMU0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_HMMU1_CS] = mmDCORE2_HMMU1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_HMMU2_CS] = mmDCORE2_HMMU2_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_HMMU3_CS] = mmDCORE2_HMMU3_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_CTRL] = mmDCORE2_MME_CTRL_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_SBTE0] = mmDCORE2_MME_SBTE0_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_SBTE1] = mmDCORE2_MME_SBTE1_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_SBTE2] = mmDCORE2_MME_SBTE2_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_SBTE3] = mmDCORE2_MME_SBTE3_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_SBTE4] = mmDCORE2_MME_SBTE4_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_MME_ACC] = mmDCORE2_MME_ACC_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_SM] = mmDCORE2_SM_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_EDMA0_CS] = mmDCORE2_EDMA0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_EDMA1_CS] = mmDCORE2_EDMA1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_VDEC0_CS] = mmDCORE2_VDEC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE2_VDEC1_CS] = mmDCORE2_VDEC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_HMMU0_CS] = mmDCORE3_HMMU0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_HMMU1_CS] = mmDCORE3_HMMU1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_HMMU2_CS] = mmDCORE3_HMMU2_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_HMMU3_CS] = mmDCORE3_HMMU3_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_CTRL] = mmDCORE3_MME_CTRL_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_SBTE0] = mmDCORE3_MME_SBTE0_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_SBTE1] = mmDCORE3_MME_SBTE1_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_SBTE2] = mmDCORE3_MME_SBTE2_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_SBTE3] = mmDCORE3_MME_SBTE3_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_SBTE4] = mmDCORE3_MME_SBTE4_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_MME_ACC] = mmDCORE3_MME_ACC_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_SM] = mmDCORE3_SM_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_EDMA0_CS] = mmDCORE3_EDMA0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_EDMA1_CS] = mmDCORE3_EDMA1_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_VDEC0_CS] = mmDCORE3_VDEC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_DCORE3_VDEC1_CS] = mmDCORE3_VDEC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_PCIE] = mmPCIE_ETF_BASE,\n\t[GAUDI2_ETF_PSOC] = mmPSOC_ETF_BASE,\n\t[GAUDI2_ETF_PSOC_ARC0_CS] = mmPSOC_ARC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_PSOC_ARC1_CS] = mmPSOC_ARC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_PDMA0_CS] = mmPDMA0_CS_ETF_BASE,\n\t[GAUDI2_ETF_PDMA1_CS] = mmPDMA1_CS_ETF_BASE,\n\t[GAUDI2_ETF_CPU_0] = mmCPU_ETF_0_BASE,\n\t[GAUDI2_ETF_CPU_1] = mmCPU_ETF_1_BASE,\n\t[GAUDI2_ETF_CPU_TRACE] = mmCPU_ETF_TRACE_BASE,\n\t[GAUDI2_ETF_PMMU_CS] = mmPMMU_CS_ETF_BASE,\n\t[GAUDI2_ETF_ROT0_CS] = mmROT0_CS_ETF_BASE,\n\t[GAUDI2_ETF_ROT1_CS] = mmROT1_CS_ETF_BASE,\n\t[GAUDI2_ETF_ARC_FARM_CS] = mmARC_FARM_CS_ETF_BASE,\n\t[GAUDI2_ETF_KDMA_CS] = mmKDMA_CS_ETF_BASE,\n\t[GAUDI2_ETF_PCIE_VDEC0_CS] = mmPCIE_VDEC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_PCIE_VDEC1_CS] = mmPCIE_VDEC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM0_MC0_CS] = mmHBM0_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM0_MC1_CS] = mmHBM0_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM1_MC0_CS] = mmHBM1_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM1_MC1_CS] = mmHBM1_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM2_MC0_CS] = mmHBM2_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM2_MC1_CS] = mmHBM2_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM3_MC0_CS] = mmHBM3_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM3_MC1_CS] = mmHBM3_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM4_MC0_CS] = mmHBM4_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM4_MC1_CS] = mmHBM4_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM5_MC0_CS] = mmHBM5_MC0_CS_ETF_BASE,\n\t[GAUDI2_ETF_HBM5_MC1_CS] = mmHBM5_MC1_CS_ETF_BASE,\n\t[GAUDI2_ETF_NIC0_DBG_0] = mmNIC0_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC0_DBG_1] = mmNIC0_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC1_DBG_0] = mmNIC1_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC1_DBG_1] = mmNIC1_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC2_DBG_0] = mmNIC2_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC2_DBG_1] = mmNIC2_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC3_DBG_0] = mmNIC3_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC3_DBG_1] = mmNIC3_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC4_DBG_0] = mmNIC4_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC4_DBG_1] = mmNIC4_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC5_DBG_0] = mmNIC5_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC5_DBG_1] = mmNIC5_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC6_DBG_0] = mmNIC6_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC6_DBG_1] = mmNIC6_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC7_DBG_0] = mmNIC7_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC7_DBG_1] = mmNIC7_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC8_DBG_0] = mmNIC8_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC8_DBG_1] = mmNIC8_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC9_DBG_0] = mmNIC9_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC9_DBG_1] = mmNIC9_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC10_DBG_0] = mmNIC10_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC10_DBG_1] = mmNIC10_DBG_ETF_1_BASE,\n\t[GAUDI2_ETF_NIC11_DBG_0] = mmNIC11_DBG_ETF_0_BASE,\n\t[GAUDI2_ETF_NIC11_DBG_1] = mmNIC11_DBG_ETF_1_BASE\n};\n\nstatic u64 debug_funnel_regs[GAUDI2_FUNNEL_LAST + 1] = {\n\t[GAUDI2_FUNNEL_DCORE0_TPC0_EML] = mmDCORE0_TPC0_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC1_EML] = mmDCORE0_TPC1_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC2_EML] = mmDCORE0_TPC2_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC3_EML] = mmDCORE0_TPC3_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC4_EML] = mmDCORE0_TPC4_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC5_EML] = mmDCORE0_TPC5_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TPC6_EML] = mmDCORE0_TPC6_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC0_EML] = mmDCORE1_TPC0_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC1_EML] = mmDCORE1_TPC1_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC2_EML] = mmDCORE1_TPC2_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC3_EML] = mmDCORE1_TPC3_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC4_EML] = mmDCORE1_TPC4_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TPC5_EML] = mmDCORE1_TPC5_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC0_EML] = mmDCORE2_TPC0_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC1_EML] = mmDCORE2_TPC1_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC2_EML] = mmDCORE2_TPC2_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC3_EML] = mmDCORE2_TPC3_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC4_EML] = mmDCORE2_TPC4_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TPC5_EML] = mmDCORE2_TPC5_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC0_EML] = mmDCORE3_TPC0_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC1_EML] = mmDCORE3_TPC1_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC2_EML] = mmDCORE3_TPC2_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC3_EML] = mmDCORE3_TPC3_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC4_EML] = mmDCORE3_TPC4_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TPC5_EML] = mmDCORE3_TPC5_EML_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_XFT] = mmDCORE0_XFT_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TFT0] = mmDCORE0_TFT0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TFT1] = mmDCORE0_TFT1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_TFT2] = mmDCORE0_TFT2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR0] = mmDCORE0_RTR0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR1] = mmDCORE0_RTR1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR2] = mmDCORE0_RTR2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR3] = mmDCORE0_RTR3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR4] = mmDCORE0_RTR4_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_MIF0] = mmDCORE0_MIF0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR5] = mmDCORE0_RTR5_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_MIF1] = mmDCORE0_MIF1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR6] = mmDCORE0_RTR6_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_MIF2] = mmDCORE0_MIF2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_RTR7] = mmDCORE0_RTR7_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_MIF3] = mmDCORE0_MIF3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_XFT] = mmDCORE1_XFT_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TFT0] = mmDCORE1_TFT0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TFT1] = mmDCORE1_TFT1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_TFT2] = mmDCORE1_TFT2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR0] = mmDCORE1_RTR0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_MIF0] = mmDCORE1_MIF0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR1] = mmDCORE1_RTR1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_MIF1] = mmDCORE1_MIF1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR2] = mmDCORE1_RTR2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_MIF2] = mmDCORE1_MIF2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR3] = mmDCORE1_RTR3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_MIF3] = mmDCORE1_MIF3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR4] = mmDCORE1_RTR4_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR5] = mmDCORE1_RTR5_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR6] = mmDCORE1_RTR6_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_RTR7] = mmDCORE1_RTR7_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_XFT] = mmDCORE2_XFT_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TFT0] = mmDCORE2_TFT0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TFT1] = mmDCORE2_TFT1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_TFT2] = mmDCORE2_TFT2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR0] = mmDCORE2_RTR0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR1] = mmDCORE2_RTR1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR2] = mmDCORE2_RTR2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR3] = mmDCORE2_RTR3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR4] = mmDCORE2_RTR4_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_MIF0] = mmDCORE2_MIF0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR5] = mmDCORE2_RTR5_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_MIF1] = mmDCORE2_MIF1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR6] = mmDCORE2_RTR6_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_MIF2] = mmDCORE2_MIF2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_RTR7] = mmDCORE2_RTR7_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_MIF3] = mmDCORE2_MIF3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_XFT] = mmDCORE3_XFT_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TFT0] = mmDCORE3_TFT0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TFT1] = mmDCORE3_TFT1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_TFT2] = mmDCORE3_TFT2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR0] = mmDCORE3_RTR0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_MIF0] = mmDCORE3_MIF0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR1] = mmDCORE3_RTR1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_MIF1] = mmDCORE3_MIF1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR2] = mmDCORE3_RTR2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_MIF2] = mmDCORE3_MIF2_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR3] = mmDCORE3_RTR3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_MIF3] = mmDCORE3_MIF3_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR4] = mmDCORE3_RTR4_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR5] = mmDCORE3_RTR5_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR6] = mmDCORE3_RTR6_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_RTR7] = mmDCORE3_RTR7_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_PSOC] = mmPSOC_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_PSOC_ARC0] = mmPSOC_ARC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_PSOC_ARC1] = mmPSOC_ARC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_XDMA] = mmXDMA_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_CPU] = mmCPU_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_PMMU] = mmPMMU_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_PMMU_DEC] = mmPMMU_FUNNEL_DEC_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_XBAR_MID] = mmDCORE0_XBAR_MID_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE0_XBAR_EDGE] = mmDCORE0_XBAR_EDGE_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_XBAR_MID] = mmDCORE1_XBAR_MID_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE1_XBAR_EDGE] = mmDCORE1_XBAR_EDGE_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_XBAR_MID] = mmDCORE2_XBAR_MID_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE2_XBAR_EDGE] = mmDCORE2_XBAR_EDGE_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_XBAR_MID] = mmDCORE3_XBAR_MID_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_DCORE3_XBAR_EDGE] = mmDCORE3_XBAR_EDGE_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_ARC_FARM] = mmARC_FARM_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM0_MC0] = mmHBM0_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM0_MC1] = mmHBM0_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM1_MC0] = mmHBM1_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM1_MC1] = mmHBM1_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM2_MC0] = mmHBM2_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM2_MC1] = mmHBM2_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM3_MC0] = mmHBM3_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM3_MC1] = mmHBM3_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM4_MC0] = mmHBM4_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM4_MC1] = mmHBM4_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM5_MC0] = mmHBM5_MC0_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_HBM5_MC1] = mmHBM5_MC1_FUNNEL_BASE,\n\t[GAUDI2_FUNNEL_NIC0_DBG_TX] = mmNIC0_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC0_DBG_NCH] = mmNIC0_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC1_DBG_TX] = mmNIC1_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC1_DBG_NCH] = mmNIC1_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC2_DBG_TX] = mmNIC2_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC2_DBG_NCH] = mmNIC2_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC3_DBG_TX] = mmNIC3_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC3_DBG_NCH] = mmNIC3_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC4_DBG_TX] = mmNIC4_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC4_DBG_NCH] = mmNIC4_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC5_DBG_TX] = mmNIC5_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC5_DBG_NCH] = mmNIC5_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC6_DBG_TX] = mmNIC6_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC6_DBG_NCH] = mmNIC6_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC7_DBG_TX] = mmNIC7_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC7_DBG_NCH] = mmNIC7_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC8_DBG_TX] = mmNIC8_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC8_DBG_NCH] = mmNIC8_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC9_DBG_TX] = mmNIC9_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC9_DBG_NCH] = mmNIC9_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC10_DBG_TX] = mmNIC10_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC10_DBG_NCH] = mmNIC10_DBG_FUNNEL_NCH_BASE,\n\t[GAUDI2_FUNNEL_NIC11_DBG_TX] = mmNIC11_DBG_FUNNEL_TX_BASE,\n\t[GAUDI2_FUNNEL_NIC11_DBG_NCH] = mmNIC11_DBG_FUNNEL_NCH_BASE\n};\n\nstatic u64 debug_bmon_regs[GAUDI2_BMON_LAST + 1] = {\n\t[GAUDI2_BMON_DCORE0_TPC0_EML_0] = mmDCORE0_TPC0_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC0_EML_1] = mmDCORE0_TPC0_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC0_EML_2] = mmDCORE0_TPC0_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC0_EML_3] = mmDCORE0_TPC0_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC1_EML_0] = mmDCORE0_TPC1_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC1_EML_1] = mmDCORE0_TPC1_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC1_EML_2] = mmDCORE0_TPC1_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC1_EML_3] = mmDCORE0_TPC1_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC2_EML_0] = mmDCORE0_TPC2_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC2_EML_1] = mmDCORE0_TPC2_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC2_EML_2] = mmDCORE0_TPC2_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC2_EML_3] = mmDCORE0_TPC2_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC3_EML_0] = mmDCORE0_TPC3_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC3_EML_1] = mmDCORE0_TPC3_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC3_EML_2] = mmDCORE0_TPC3_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC3_EML_3] = mmDCORE0_TPC3_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC4_EML_0] = mmDCORE0_TPC4_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC4_EML_1] = mmDCORE0_TPC4_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC4_EML_2] = mmDCORE0_TPC4_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC4_EML_3] = mmDCORE0_TPC4_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC5_EML_0] = mmDCORE0_TPC5_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC5_EML_1] = mmDCORE0_TPC5_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC5_EML_2] = mmDCORE0_TPC5_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC5_EML_3] = mmDCORE0_TPC5_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC6_EML_0] = mmDCORE0_TPC6_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC6_EML_1] = mmDCORE0_TPC6_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC6_EML_2] = mmDCORE0_TPC6_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_TPC6_EML_3] = mmDCORE0_TPC6_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC0_EML_0] = mmDCORE1_TPC0_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC0_EML_1] = mmDCORE1_TPC0_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC0_EML_2] = mmDCORE1_TPC0_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC0_EML_3] = mmDCORE1_TPC0_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC1_EML_0] = mmDCORE1_TPC1_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC1_EML_1] = mmDCORE1_TPC1_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC1_EML_2] = mmDCORE1_TPC1_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC1_EML_3] = mmDCORE1_TPC1_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC2_EML_0] = mmDCORE1_TPC2_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC2_EML_1] = mmDCORE1_TPC2_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC2_EML_2] = mmDCORE1_TPC2_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC2_EML_3] = mmDCORE1_TPC2_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC3_EML_0] = mmDCORE1_TPC3_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC3_EML_1] = mmDCORE1_TPC3_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC3_EML_2] = mmDCORE1_TPC3_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC3_EML_3] = mmDCORE1_TPC3_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC4_EML_0] = mmDCORE1_TPC4_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC4_EML_1] = mmDCORE1_TPC4_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC4_EML_2] = mmDCORE1_TPC4_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC4_EML_3] = mmDCORE1_TPC4_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC5_EML_0] = mmDCORE1_TPC5_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC5_EML_1] = mmDCORE1_TPC5_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC5_EML_2] = mmDCORE1_TPC5_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_TPC5_EML_3] = mmDCORE1_TPC5_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC0_EML_0] = mmDCORE2_TPC0_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC0_EML_1] = mmDCORE2_TPC0_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC0_EML_2] = mmDCORE2_TPC0_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC0_EML_3] = mmDCORE2_TPC0_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC1_EML_0] = mmDCORE2_TPC1_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC1_EML_1] = mmDCORE2_TPC1_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC1_EML_2] = mmDCORE2_TPC1_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC1_EML_3] = mmDCORE2_TPC1_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC2_EML_0] = mmDCORE2_TPC2_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC2_EML_1] = mmDCORE2_TPC2_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC2_EML_2] = mmDCORE2_TPC2_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC2_EML_3] = mmDCORE2_TPC2_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC3_EML_0] = mmDCORE2_TPC3_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC3_EML_1] = mmDCORE2_TPC3_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC3_EML_2] = mmDCORE2_TPC3_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC3_EML_3] = mmDCORE2_TPC3_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC4_EML_0] = mmDCORE2_TPC4_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC4_EML_1] = mmDCORE2_TPC4_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC4_EML_2] = mmDCORE2_TPC4_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC4_EML_3] = mmDCORE2_TPC4_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC5_EML_0] = mmDCORE2_TPC5_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC5_EML_1] = mmDCORE2_TPC5_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC5_EML_2] = mmDCORE2_TPC5_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_TPC5_EML_3] = mmDCORE2_TPC5_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC0_EML_0] = mmDCORE3_TPC0_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC0_EML_1] = mmDCORE3_TPC0_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC0_EML_2] = mmDCORE3_TPC0_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC0_EML_3] = mmDCORE3_TPC0_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC1_EML_0] = mmDCORE3_TPC1_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC1_EML_1] = mmDCORE3_TPC1_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC1_EML_2] = mmDCORE3_TPC1_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC1_EML_3] = mmDCORE3_TPC1_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC2_EML_0] = mmDCORE3_TPC2_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC2_EML_1] = mmDCORE3_TPC2_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC2_EML_2] = mmDCORE3_TPC2_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC2_EML_3] = mmDCORE3_TPC2_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC3_EML_0] = mmDCORE3_TPC3_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC3_EML_1] = mmDCORE3_TPC3_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC3_EML_2] = mmDCORE3_TPC3_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC3_EML_3] = mmDCORE3_TPC3_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC4_EML_0] = mmDCORE3_TPC4_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC4_EML_1] = mmDCORE3_TPC4_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC4_EML_2] = mmDCORE3_TPC4_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC4_EML_3] = mmDCORE3_TPC4_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC5_EML_0] = mmDCORE3_TPC5_EML_BUSMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC5_EML_1] = mmDCORE3_TPC5_EML_BUSMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC5_EML_2] = mmDCORE3_TPC5_EML_BUSMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_TPC5_EML_3] = mmDCORE3_TPC5_EML_BUSMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU0_0] = mmDCORE0_HMMU0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU0_1] = mmDCORE0_HMMU0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU0_3] = mmDCORE0_HMMU0_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU0_2] = mmDCORE0_HMMU0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU0_4] = mmDCORE0_HMMU0_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU1_0] = mmDCORE0_HMMU1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU1_1] = mmDCORE0_HMMU1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU1_3] = mmDCORE0_HMMU1_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU1_2] = mmDCORE0_HMMU1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU1_4] = mmDCORE0_HMMU1_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU2_0] = mmDCORE0_HMMU2_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU2_1] = mmDCORE0_HMMU2_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU2_3] = mmDCORE0_HMMU2_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU2_2] = mmDCORE0_HMMU2_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU2_4] = mmDCORE0_HMMU2_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU3_0] = mmDCORE0_HMMU3_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU3_1] = mmDCORE0_HMMU3_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU3_3] = mmDCORE0_HMMU3_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU3_2] = mmDCORE0_HMMU3_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_HMMU3_4] = mmDCORE0_HMMU3_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_CTRL_0] = mmDCORE0_MME_CTRL_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_CTRL_1] = mmDCORE0_MME_CTRL_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_CTRL_2] = mmDCORE0_MME_CTRL_BMON2_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_CTRL_3] = mmDCORE0_MME_CTRL_BMON3_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_SBTE0_0] = mmDCORE0_MME_SBTE0_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_SBTE1_0] = mmDCORE0_MME_SBTE1_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_SBTE2_0] = mmDCORE0_MME_SBTE2_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_SBTE3_0] = mmDCORE0_MME_SBTE3_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_SBTE4_0] = mmDCORE0_MME_SBTE4_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_ACC_0] = mmDCORE0_MME_ACC_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE0_MME_ACC_1] = mmDCORE0_MME_ACC_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE0_SM] = mmDCORE0_SM_BMON_BASE,\n\t[GAUDI2_BMON_DCORE0_SM_1] = mmDCORE0_SM_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE0_EDMA0_0] = mmDCORE0_EDMA0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_EDMA0_1] = mmDCORE0_EDMA0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_EDMA1_0] = mmDCORE0_EDMA1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_EDMA1_1] = mmDCORE0_EDMA1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC0_0] = mmDCORE0_VDEC0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC0_1] = mmDCORE0_VDEC0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC0_2] = mmDCORE0_VDEC0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC1_0] = mmDCORE0_VDEC1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC1_1] = mmDCORE0_VDEC1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE0_VDEC1_2] = mmDCORE0_VDEC1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU0_0] = mmDCORE1_HMMU0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU0_1] = mmDCORE1_HMMU0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU0_3] = mmDCORE1_HMMU0_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU0_2] = mmDCORE1_HMMU0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU0_4] = mmDCORE1_HMMU0_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU1_0] = mmDCORE1_HMMU1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU1_1] = mmDCORE1_HMMU1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU1_3] = mmDCORE1_HMMU1_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU1_2] = mmDCORE1_HMMU1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU1_4] = mmDCORE1_HMMU1_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU2_0] = mmDCORE1_HMMU2_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU2_1] = mmDCORE1_HMMU2_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU2_3] = mmDCORE1_HMMU2_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU2_2] = mmDCORE1_HMMU2_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU2_4] = mmDCORE1_HMMU2_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU3_0] = mmDCORE1_HMMU3_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU3_1] = mmDCORE1_HMMU3_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU3_3] = mmDCORE1_HMMU3_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU3_2] = mmDCORE1_HMMU3_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_HMMU3_4] = mmDCORE1_HMMU3_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_CTRL_0] = mmDCORE1_MME_CTRL_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_CTRL_1] = mmDCORE1_MME_CTRL_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_CTRL_2] = mmDCORE1_MME_CTRL_BMON2_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_CTRL_3] = mmDCORE1_MME_CTRL_BMON3_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_SBTE0_0] = mmDCORE1_MME_SBTE0_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_SBTE1_0] = mmDCORE1_MME_SBTE1_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_SBTE2_0] = mmDCORE1_MME_SBTE2_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_SBTE3_0] = mmDCORE1_MME_SBTE3_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_SBTE4_0] = mmDCORE1_MME_SBTE4_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_ACC_0] = mmDCORE1_MME_ACC_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE1_MME_ACC_1] = mmDCORE1_MME_ACC_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE1_SM] = mmDCORE1_SM_BMON_BASE,\n\t[GAUDI2_BMON_DCORE1_SM_1] = mmDCORE1_SM_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE1_EDMA0_0] = mmDCORE1_EDMA0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_EDMA0_1] = mmDCORE1_EDMA0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_EDMA1_0] = mmDCORE1_EDMA1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_EDMA1_1] = mmDCORE1_EDMA1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC0_0] = mmDCORE1_VDEC0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC0_1] = mmDCORE1_VDEC0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC0_2] = mmDCORE1_VDEC0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC1_0] = mmDCORE1_VDEC1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC1_1] = mmDCORE1_VDEC1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE1_VDEC1_2] = mmDCORE1_VDEC1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU0_0] = mmDCORE2_HMMU0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU0_1] = mmDCORE2_HMMU0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU0_3] = mmDCORE2_HMMU0_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU0_2] = mmDCORE2_HMMU0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU0_4] = mmDCORE2_HMMU0_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU1_0] = mmDCORE2_HMMU1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU1_1] = mmDCORE2_HMMU1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU1_3] = mmDCORE2_HMMU1_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU1_2] = mmDCORE2_HMMU1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU1_4] = mmDCORE2_HMMU1_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU2_0] = mmDCORE2_HMMU2_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU2_1] = mmDCORE2_HMMU2_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU2_3] = mmDCORE2_HMMU2_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU2_2] = mmDCORE2_HMMU2_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU2_4] = mmDCORE2_HMMU2_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU3_0] = mmDCORE2_HMMU3_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU3_1] = mmDCORE2_HMMU3_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU3_3] = mmDCORE2_HMMU3_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU3_2] = mmDCORE2_HMMU3_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_HMMU3_4] = mmDCORE2_HMMU3_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_CTRL_0] = mmDCORE2_MME_CTRL_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_CTRL_1] = mmDCORE2_MME_CTRL_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_CTRL_2] = mmDCORE2_MME_CTRL_BMON2_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_CTRL_3] = mmDCORE2_MME_CTRL_BMON3_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_SBTE0_0] = mmDCORE2_MME_SBTE0_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_SBTE1_0] = mmDCORE2_MME_SBTE1_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_SBTE2_0] = mmDCORE2_MME_SBTE2_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_SBTE3_0] = mmDCORE2_MME_SBTE3_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_SBTE4_0] = mmDCORE2_MME_SBTE4_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_ACC_0] = mmDCORE2_MME_ACC_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE2_MME_ACC_1] = mmDCORE2_MME_ACC_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE2_SM] = mmDCORE2_SM_BMON_BASE,\n\t[GAUDI2_BMON_DCORE2_SM_1] = mmDCORE2_SM_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE2_EDMA0_0] = mmDCORE2_EDMA0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_EDMA0_1] = mmDCORE2_EDMA0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_EDMA1_0] = mmDCORE2_EDMA1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_EDMA1_1] = mmDCORE2_EDMA1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC0_0] = mmDCORE2_VDEC0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC0_1] = mmDCORE2_VDEC0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC0_2] = mmDCORE2_VDEC0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC1_0] = mmDCORE2_VDEC1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC1_1] = mmDCORE2_VDEC1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE2_VDEC1_2] = mmDCORE2_VDEC1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU0_0] = mmDCORE3_HMMU0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU0_1] = mmDCORE3_HMMU0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU0_3] = mmDCORE3_HMMU0_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU0_2] = mmDCORE3_HMMU0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU0_4] = mmDCORE3_HMMU0_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU1_0] = mmDCORE3_HMMU1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU1_1] = mmDCORE3_HMMU1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU1_3] = mmDCORE3_HMMU1_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU1_2] = mmDCORE3_HMMU1_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU1_4] = mmDCORE3_HMMU1_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU2_0] = mmDCORE3_HMMU2_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU2_1] = mmDCORE3_HMMU2_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU2_3] = mmDCORE3_HMMU2_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU2_2] = mmDCORE3_HMMU2_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU2_4] = mmDCORE3_HMMU2_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU3_0] = mmDCORE3_HMMU3_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU3_1] = mmDCORE3_HMMU3_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU3_3] = mmDCORE3_HMMU3_BMON_3_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU3_2] = mmDCORE3_HMMU3_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_HMMU3_4] = mmDCORE3_HMMU3_BMON_4_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_CTRL_0] = mmDCORE3_MME_CTRL_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_CTRL_1] = mmDCORE3_MME_CTRL_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_CTRL_2] = mmDCORE3_MME_CTRL_BMON2_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_CTRL_3] = mmDCORE3_MME_CTRL_BMON3_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_SBTE0_0] = mmDCORE3_MME_SBTE0_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_SBTE1_0] = mmDCORE3_MME_SBTE1_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_SBTE2_0] = mmDCORE3_MME_SBTE2_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_SBTE3_0] = mmDCORE3_MME_SBTE3_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_SBTE4_0] = mmDCORE3_MME_SBTE4_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_ACC_0] = mmDCORE3_MME_ACC_BMON0_BASE,\n\t[GAUDI2_BMON_DCORE3_MME_ACC_1] = mmDCORE3_MME_ACC_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE3_SM] = mmDCORE3_SM_BMON_BASE,\n\t[GAUDI2_BMON_DCORE3_SM_1] = mmDCORE3_SM_BMON1_BASE,\n\t[GAUDI2_BMON_DCORE3_EDMA0_0] = mmDCORE3_EDMA0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_EDMA0_1] = mmDCORE3_EDMA0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_EDMA1_0] = mmDCORE3_EDMA1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_EDMA1_1] = mmDCORE3_EDMA1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC0_0] = mmDCORE3_VDEC0_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC0_1] = mmDCORE3_VDEC0_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC0_2] = mmDCORE3_VDEC0_BMON_2_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC1_0] = mmDCORE3_VDEC1_BMON_0_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC1_1] = mmDCORE3_VDEC1_BMON_1_BASE,\n\t[GAUDI2_BMON_DCORE3_VDEC1_2] = mmDCORE3_VDEC1_BMON_2_BASE,\n\t[GAUDI2_BMON_PCIE_MSTR_WR] = mmPCIE_BMON_MSTR_WR_BASE,\n\t[GAUDI2_BMON_PCIE_MSTR_RD] = mmPCIE_BMON_MSTR_RD_BASE,\n\t[GAUDI2_BMON_PCIE_SLV_WR] = mmPCIE_BMON_SLV_WR_BASE,\n\t[GAUDI2_BMON_PCIE_SLV_RD] = mmPCIE_BMON_SLV_RD_BASE,\n\t[GAUDI2_BMON_PSOC_ARC0_0] = mmPSOC_ARC0_BMON_0_BASE,\n\t[GAUDI2_BMON_PSOC_ARC0_1] = mmPSOC_ARC0_BMON_1_BASE,\n\t[GAUDI2_BMON_PSOC_ARC1_0] = mmPSOC_ARC1_BMON_0_BASE,\n\t[GAUDI2_BMON_PSOC_ARC1_1] = mmPSOC_ARC1_BMON_1_BASE,\n\t[GAUDI2_BMON_PDMA0_0] = mmPDMA0_BMON_0_BASE,\n\t[GAUDI2_BMON_PDMA0_1] = mmPDMA0_BMON_1_BASE,\n\t[GAUDI2_BMON_PDMA1_0] = mmPDMA1_BMON_0_BASE,\n\t[GAUDI2_BMON_PDMA1_1] = mmPDMA1_BMON_1_BASE,\n\t[GAUDI2_BMON_CPU_WR] = mmCPU_WR_BMON_BASE,\n\t[GAUDI2_BMON_CPU_RD] = mmCPU_RD_BMON_BASE,\n\t[GAUDI2_BMON_PMMU_0] = mmPMMU_BMON_0_BASE,\n\t[GAUDI2_BMON_PMMU_1] = mmPMMU_BMON_1_BASE,\n\t[GAUDI2_BMON_PMMU_2] = mmPMMU_BMON_2_BASE,\n\t[GAUDI2_BMON_PMMU_3] = mmPMMU_BMON_3_BASE,\n\t[GAUDI2_BMON_PMMU_4] = mmPMMU_BMON_4_BASE,\n\t[GAUDI2_BMON_ROT0_0] = mmROT0_BMON_0_BASE,\n\t[GAUDI2_BMON_ROT0_1] = mmROT0_BMON_1_BASE,\n\t[GAUDI2_BMON_ROT0_2] = mmROT0_BMON_2_BASE,\n\t[GAUDI2_BMON_ROT0_3] = mmROT0_BMON_3_BASE,\n\t[GAUDI2_BMON_ROT1_0] = mmROT1_BMON_0_BASE,\n\t[GAUDI2_BMON_ROT1_1] = mmROT1_BMON_1_BASE,\n\t[GAUDI2_BMON_ROT1_2] = mmROT1_BMON_2_BASE,\n\t[GAUDI2_BMON_ROT1_3] = mmROT1_BMON_3_BASE,\n\t[GAUDI2_BMON_ARC_FARM_0] = mmARC_FARM_BMON_0_BASE,\n\t[GAUDI2_BMON_ARC_FARM_1] = mmARC_FARM_BMON_1_BASE,\n\t[GAUDI2_BMON_ARC_FARM_2] = mmARC_FARM_BMON_2_BASE,\n\t[GAUDI2_BMON_ARC_FARM_3] = mmARC_FARM_BMON_3_BASE,\n\t[GAUDI2_BMON_KDMA_0] = mmKDMA_BMON_0_BASE,\n\t[GAUDI2_BMON_KDMA_1] = mmKDMA_BMON_1_BASE,\n\t[GAUDI2_BMON_KDMA_2] = mmKDMA_BMON_2_BASE,\n\t[GAUDI2_BMON_KDMA_3] = mmKDMA_BMON_3_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC0_0] = mmPCIE_VDEC0_BMON_0_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC0_1] = mmPCIE_VDEC0_BMON_1_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC0_2] = mmPCIE_VDEC0_BMON_2_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC1_0] = mmPCIE_VDEC1_BMON_0_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC1_1] = mmPCIE_VDEC1_BMON_1_BASE,\n\t[GAUDI2_BMON_PCIE_VDEC1_2] = mmPCIE_VDEC1_BMON_2_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_0_0] = mmNIC0_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_1_0] = mmNIC0_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_2_0] = mmNIC0_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_0_1] = mmNIC0_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_1_1] = mmNIC0_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC0_DBG_2_1] = mmNIC0_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_0_0] = mmNIC1_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_1_0] = mmNIC1_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_2_0] = mmNIC1_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_0_1] = mmNIC1_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_1_1] = mmNIC1_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC1_DBG_2_1] = mmNIC1_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_0_0] = mmNIC2_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_1_0] = mmNIC2_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_2_0] = mmNIC2_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_0_1] = mmNIC2_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_1_1] = mmNIC2_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC2_DBG_2_1] = mmNIC2_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_0_0] = mmNIC3_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_1_0] = mmNIC3_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_2_0] = mmNIC3_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_0_1] = mmNIC3_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_1_1] = mmNIC3_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC3_DBG_2_1] = mmNIC3_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_0_0] = mmNIC4_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_1_0] = mmNIC4_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_2_0] = mmNIC4_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_0_1] = mmNIC4_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_1_1] = mmNIC4_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC4_DBG_2_1] = mmNIC4_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_0_0] = mmNIC5_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_1_0] = mmNIC5_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_2_0] = mmNIC5_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_0_1] = mmNIC5_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_1_1] = mmNIC5_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC5_DBG_2_1] = mmNIC5_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_0_0] = mmNIC6_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_1_0] = mmNIC6_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_2_0] = mmNIC6_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_0_1] = mmNIC6_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_1_1] = mmNIC6_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC6_DBG_2_1] = mmNIC6_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_0_0] = mmNIC7_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_1_0] = mmNIC7_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_2_0] = mmNIC7_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_0_1] = mmNIC7_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_1_1] = mmNIC7_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC7_DBG_2_1] = mmNIC7_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_0_0] = mmNIC8_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_1_0] = mmNIC8_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_2_0] = mmNIC8_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_0_1] = mmNIC8_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_1_1] = mmNIC8_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC8_DBG_2_1] = mmNIC8_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_0_0] = mmNIC9_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_1_0] = mmNIC9_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_2_0] = mmNIC9_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_0_1] = mmNIC9_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_1_1] = mmNIC9_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC9_DBG_2_1] = mmNIC9_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_0_0] = mmNIC10_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_1_0] = mmNIC10_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_2_0] = mmNIC10_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_0_1] = mmNIC10_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_1_1] = mmNIC10_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC10_DBG_2_1] = mmNIC10_DBG_BMON2_1_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_0_0] = mmNIC11_DBG_BMON0_0_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_1_0] = mmNIC11_DBG_BMON1_0_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_2_0] = mmNIC11_DBG_BMON2_0_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_0_1] = mmNIC11_DBG_BMON0_1_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_1_1] = mmNIC11_DBG_BMON1_1_BASE,\n\t[GAUDI2_BMON_NIC11_DBG_2_1] = mmNIC11_DBG_BMON2_1_BASE\n};\n\nstatic u64 debug_spmu_regs[GAUDI2_SPMU_LAST + 1] = {\n\t[GAUDI2_SPMU_DCORE0_TPC0_EML] = mmDCORE0_TPC0_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC1_EML] = mmDCORE0_TPC1_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC2_EML] = mmDCORE0_TPC2_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC3_EML] = mmDCORE0_TPC3_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC4_EML] = mmDCORE0_TPC4_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC5_EML] = mmDCORE0_TPC5_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_TPC6_EML] = mmDCORE0_TPC6_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC0_EML] = mmDCORE1_TPC0_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC1_EML] = mmDCORE1_TPC1_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC2_EML] = mmDCORE1_TPC2_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC3_EML] = mmDCORE1_TPC3_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC4_EML] = mmDCORE1_TPC4_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_TPC5_EML] = mmDCORE1_TPC5_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC0_EML] = mmDCORE2_TPC0_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC1_EML] = mmDCORE2_TPC1_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC2_EML] = mmDCORE2_TPC2_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC3_EML] = mmDCORE2_TPC3_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC4_EML] = mmDCORE2_TPC4_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_TPC5_EML] = mmDCORE2_TPC5_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC0_EML] = mmDCORE3_TPC0_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC1_EML] = mmDCORE3_TPC1_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC2_EML] = mmDCORE3_TPC2_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC3_EML] = mmDCORE3_TPC3_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC4_EML] = mmDCORE3_TPC4_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_TPC5_EML] = mmDCORE3_TPC5_EML_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_HMMU0_CS] = mmDCORE0_HMMU0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_HMMU1_CS] = mmDCORE0_HMMU1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_HMMU2_CS] = mmDCORE0_HMMU2_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_HMMU3_CS] = mmDCORE0_HMMU3_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_CTRL] = mmDCORE0_MME_CTRL_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_SBTE0] = mmDCORE0_MME_SBTE0_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_SBTE1] = mmDCORE0_MME_SBTE1_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_SBTE2] = mmDCORE0_MME_SBTE2_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_SBTE3] = mmDCORE0_MME_SBTE3_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_SBTE4] = mmDCORE0_MME_SBTE4_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_MME_ACC] = mmDCORE0_MME_ACC_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_SM] = mmDCORE0_SM_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_EDMA0_CS] = mmDCORE0_EDMA0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_EDMA1_CS] = mmDCORE0_EDMA1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_VDEC0_CS] = mmDCORE0_VDEC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE0_VDEC1_CS] = mmDCORE0_VDEC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_HMMU0_CS] = mmDCORE1_HMMU0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_HMMU1_CS] = mmDCORE1_HMMU1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_HMMU2_CS] = mmDCORE1_HMMU2_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_HMMU3_CS] = mmDCORE1_HMMU3_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_CTRL] = mmDCORE1_MME_CTRL_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_SBTE0] = mmDCORE1_MME_SBTE0_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_SBTE1] = mmDCORE1_MME_SBTE1_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_SBTE2] = mmDCORE1_MME_SBTE2_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_SBTE3] = mmDCORE1_MME_SBTE3_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_SBTE4] = mmDCORE1_MME_SBTE4_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_MME_ACC] = mmDCORE1_MME_ACC_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_SM] = mmDCORE1_SM_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_EDMA0_CS] = mmDCORE1_EDMA0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_EDMA1_CS] = mmDCORE1_EDMA1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_VDEC0_CS] = mmDCORE1_VDEC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE1_VDEC1_CS] = mmDCORE1_VDEC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_HMMU0_CS] = mmDCORE2_HMMU0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_HMMU1_CS] = mmDCORE2_HMMU1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_HMMU2_CS] = mmDCORE2_HMMU2_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_HMMU3_CS] = mmDCORE2_HMMU3_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_CTRL] = mmDCORE2_MME_CTRL_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_SBTE0] = mmDCORE2_MME_SBTE0_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_SBTE1] = mmDCORE2_MME_SBTE1_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_SBTE2] = mmDCORE2_MME_SBTE2_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_SBTE3] = mmDCORE2_MME_SBTE3_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_SBTE4] = mmDCORE2_MME_SBTE4_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_MME_ACC] = mmDCORE2_MME_ACC_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_SM] = mmDCORE2_SM_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_EDMA0_CS] = mmDCORE2_EDMA0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_EDMA1_CS] = mmDCORE2_EDMA1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_VDEC0_CS] = mmDCORE2_VDEC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE2_VDEC1_CS] = mmDCORE2_VDEC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_HMMU0_CS] = mmDCORE3_HMMU0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_HMMU1_CS] = mmDCORE3_HMMU1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_HMMU2_CS] = mmDCORE3_HMMU2_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_HMMU3_CS] = mmDCORE3_HMMU3_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_CTRL] = mmDCORE3_MME_CTRL_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_SBTE0] = mmDCORE3_MME_SBTE0_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_SBTE1] = mmDCORE3_MME_SBTE1_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_SBTE2] = mmDCORE3_MME_SBTE2_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_SBTE3] = mmDCORE3_MME_SBTE3_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_SBTE4] = mmDCORE3_MME_SBTE4_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_MME_ACC] = mmDCORE3_MME_ACC_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_SM] = mmDCORE3_SM_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_EDMA0_CS] = mmDCORE3_EDMA0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_EDMA1_CS] = mmDCORE3_EDMA1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_VDEC0_CS] = mmDCORE3_VDEC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_DCORE3_VDEC1_CS] = mmDCORE3_VDEC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PCIE] = mmPCIE_SPMU_BASE,\n\t[GAUDI2_SPMU_PSOC_ARC0_CS] = mmPSOC_ARC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PSOC_ARC1_CS] = mmPSOC_ARC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PDMA0_CS] = mmPDMA0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PDMA1_CS] = mmPDMA1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PMMU_CS] = mmPMMU_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_ROT0_CS] = mmROT0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_ROT1_CS] = mmROT1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_ARC_FARM_CS] = mmARC_FARM_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_KDMA_CS] = mmKDMA_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PCIE_VDEC0_CS] = mmPCIE_VDEC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_PCIE_VDEC1_CS] = mmPCIE_VDEC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM0_MC0_CS] = mmHBM0_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM0_MC1_CS] = mmHBM0_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM1_MC0_CS] = mmHBM1_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM1_MC1_CS] = mmHBM1_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM2_MC0_CS] = mmHBM2_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM2_MC1_CS] = mmHBM2_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM3_MC0_CS] = mmHBM3_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM3_MC1_CS] = mmHBM3_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM4_MC0_CS] = mmHBM4_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM4_MC1_CS] = mmHBM4_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM5_MC0_CS] = mmHBM5_MC0_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_HBM5_MC1_CS] = mmHBM5_MC1_CS_SPMU_BASE,\n\t[GAUDI2_SPMU_NIC0_DBG_0] = mmNIC0_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC0_DBG_1] = mmNIC0_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC1_DBG_0] = mmNIC1_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC1_DBG_1] = mmNIC1_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC2_DBG_0] = mmNIC2_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC2_DBG_1] = mmNIC2_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC3_DBG_0] = mmNIC3_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC3_DBG_1] = mmNIC3_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC4_DBG_0] = mmNIC4_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC4_DBG_1] = mmNIC4_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC5_DBG_0] = mmNIC5_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC5_DBG_1] = mmNIC5_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC6_DBG_0] = mmNIC6_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC6_DBG_1] = mmNIC6_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC7_DBG_0] = mmNIC7_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC7_DBG_1] = mmNIC7_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC8_DBG_0] = mmNIC8_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC8_DBG_1] = mmNIC8_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC9_DBG_0] = mmNIC9_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC9_DBG_1] = mmNIC9_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC10_DBG_0] = mmNIC10_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC10_DBG_1] = mmNIC10_DBG_SPMU_1_BASE,\n\t[GAUDI2_SPMU_NIC11_DBG_0] = mmNIC11_DBG_SPMU_0_BASE,\n\t[GAUDI2_SPMU_NIC11_DBG_1] = mmNIC11_DBG_SPMU_1_BASE\n};\n\nstatic struct component_config_offsets xbar_edge_binning_cfg_table[XBAR_EDGE_ID_SIZE] = {\n\t[XBAR_EDGE_ID_DCORE0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_XBAR_EDGE,\n\t\t.etf_id = COMPONENT_ID_INVALID,\n\t\t.stm_id = COMPONENT_ID_INVALID,\n\t\t.spmu_id = COMPONENT_ID_INVALID,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[XBAR_EDGE_ID_DCORE1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_XBAR_EDGE,\n\t\t.etf_id = COMPONENT_ID_INVALID,\n\t\t.stm_id = COMPONENT_ID_INVALID,\n\t\t.spmu_id = COMPONENT_ID_INVALID,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[XBAR_EDGE_ID_DCORE2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_XBAR_EDGE,\n\t\t.etf_id = COMPONENT_ID_INVALID,\n\t\t.stm_id = COMPONENT_ID_INVALID,\n\t\t.spmu_id = COMPONENT_ID_INVALID,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[XBAR_EDGE_ID_DCORE3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_XBAR_EDGE,\n\t\t.etf_id = COMPONENT_ID_INVALID,\n\t\t.stm_id = COMPONENT_ID_INVALID,\n\t\t.spmu_id = COMPONENT_ID_INVALID,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n};\n\n\nstatic struct component_config_offsets hmmu_binning_cfg_table[HMMU_ID_SIZE] = {\n\t[HMMU_ID_DCORE0_HMMU0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_HMMU0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_HMMU0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_HMMU0_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_HMMU0_0,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU0_1,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU0_2,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU0_3,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU0_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE0_HMMU1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_HMMU1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_HMMU1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_HMMU1_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_HMMU1_0,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU1_1,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU1_2,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU1_3,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU1_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE0_HMMU2] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_HMMU2_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_HMMU2_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_HMMU2_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_HMMU2_0,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU2_1,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU2_2,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU2_3,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU2_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE0_HMMU3] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_HMMU3_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_HMMU3_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_HMMU3_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_HMMU3_0,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU3_1,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU3_2,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU3_3,\n\t\t\tGAUDI2_BMON_DCORE0_HMMU3_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE1_HMMU0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_HMMU0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_HMMU0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_HMMU0_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_HMMU0_0,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU0_1,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU0_2,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU0_3,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU0_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE1_HMMU1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_HMMU1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_HMMU1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_HMMU1_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_HMMU1_0,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU1_1,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU1_2,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU1_3,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU1_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE1_HMMU2] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_HMMU2_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_HMMU2_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_HMMU2_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_HMMU2_0,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU2_1,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU2_2,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU2_3,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU2_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE1_HMMU3] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_HMMU3_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_HMMU3_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_HMMU3_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_HMMU3_0,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU3_1,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU3_2,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU3_3,\n\t\t\tGAUDI2_BMON_DCORE1_HMMU3_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE2_HMMU0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_HMMU0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_HMMU0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_HMMU0_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_HMMU0_0,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU0_1,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU0_2,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU0_3,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU0_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE2_HMMU1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_HMMU1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_HMMU1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_HMMU1_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_HMMU1_0,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU1_1,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU1_2,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU1_3,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU1_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE2_HMMU2] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_HMMU2_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_HMMU2_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_HMMU2_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_HMMU2_0,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU2_1,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU2_2,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU2_3,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU2_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE2_HMMU3] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_HMMU3_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_HMMU3_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_HMMU3_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_HMMU3_0,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU3_1,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU3_2,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU3_3,\n\t\t\tGAUDI2_BMON_DCORE2_HMMU3_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE3_HMMU0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_HMMU0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_HMMU0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_HMMU0_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_HMMU0_0,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU0_1,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU0_2,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU0_3,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU0_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE3_HMMU1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_HMMU1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_HMMU1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_HMMU1_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_HMMU1_0,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU1_1,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU1_2,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU1_3,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU1_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE3_HMMU2] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_HMMU2_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_HMMU2_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_HMMU2_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_HMMU2_0,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU2_1,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU2_2,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU2_3,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU2_4,\n\t\t}\n\t},\n\t[HMMU_ID_DCORE3_HMMU3] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_HMMU3_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_HMMU3_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_HMMU3_CS,\n\t\t.bmon_count = 5,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_HMMU3_0,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU3_1,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU3_2,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU3_3,\n\t\t\tGAUDI2_BMON_DCORE3_HMMU3_4,\n\t\t}\n\t},\n};\n\nstatic struct component_config_offsets hbm_mc0_binning_cfg_table[HBM_ID_SIZE] = {\n\t[HBM_ID0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM0_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM0_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM0_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM0_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM1_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM1_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM1_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM1_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM2_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM2_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM2_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM2_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM3_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM3_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM3_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM3_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM4_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM4_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM4_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM4_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM5_MC0,\n\t\t.etf_id = GAUDI2_ETF_HBM5_MC0_CS,\n\t\t.stm_id = GAUDI2_STM_HBM5_MC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM5_MC0_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n};\n\nstatic struct component_config_offsets hbm_mc1_binning_cfg_table[HBM_ID_SIZE] = {\n\t[HBM_ID0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM0_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM0_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM0_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM0_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM1_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM1_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM1_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM1_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM2_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM2_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM2_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM2_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM3_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM3_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM3_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM3_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM4_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM4_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM4_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM4_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n\t[HBM_ID5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_HBM5_MC1,\n\t\t.etf_id = GAUDI2_ETF_HBM5_MC1_CS,\n\t\t.stm_id = GAUDI2_STM_HBM5_MC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_HBM5_MC1_CS,\n\t\t.bmon_count = 0,\n\t\t.bmon_ids = {COMPONENT_ID_INVALID}\n\t},\n};\n\nstatic struct component_config_offsets decoder_binning_cfg_table[DEC_ID_SIZE] = {\n\t[DEC_ID_DCORE0_DEC0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_VDEC0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_VDEC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_VDEC0_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_VDEC0_0,\n\t\t\tGAUDI2_BMON_DCORE0_VDEC0_1,\n\t\t\tGAUDI2_BMON_DCORE0_VDEC0_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE0_DEC1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_VDEC1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_VDEC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_VDEC1_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_VDEC1_0,\n\t\t\tGAUDI2_BMON_DCORE0_VDEC1_1,\n\t\t\tGAUDI2_BMON_DCORE0_VDEC1_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE1_DEC0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_VDEC0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_VDEC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_VDEC0_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_VDEC0_0,\n\t\t\tGAUDI2_BMON_DCORE1_VDEC0_1,\n\t\t\tGAUDI2_BMON_DCORE1_VDEC0_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE1_DEC1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_VDEC1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_VDEC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_VDEC1_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_VDEC1_0,\n\t\t\tGAUDI2_BMON_DCORE1_VDEC1_1,\n\t\t\tGAUDI2_BMON_DCORE1_VDEC1_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE2_DEC0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_VDEC0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_VDEC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_VDEC0_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_VDEC0_0,\n\t\t\tGAUDI2_BMON_DCORE2_VDEC0_1,\n\t\t\tGAUDI2_BMON_DCORE2_VDEC0_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE2_DEC1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_VDEC1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_VDEC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_VDEC1_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_VDEC1_0,\n\t\t\tGAUDI2_BMON_DCORE2_VDEC1_1,\n\t\t\tGAUDI2_BMON_DCORE2_VDEC1_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE3_DEC0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_VDEC0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_VDEC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_VDEC0_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_VDEC0_0,\n\t\t\tGAUDI2_BMON_DCORE3_VDEC0_1,\n\t\t\tGAUDI2_BMON_DCORE3_VDEC0_2,\n\t\t}\n\t},\n\t[DEC_ID_DCORE3_DEC1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_VDEC1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_VDEC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_VDEC1_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_VDEC1_0,\n\t\t\tGAUDI2_BMON_DCORE3_VDEC1_1,\n\t\t\tGAUDI2_BMON_DCORE3_VDEC1_2,\n\t\t}\n\t},\n\t[DEC_ID_PCIE_VDEC0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_PCIE_VDEC0_CS,\n\t\t.stm_id = GAUDI2_STM_PCIE_VDEC0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_PCIE_VDEC0_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_PCIE_VDEC0_0,\n\t\t\tGAUDI2_BMON_PCIE_VDEC0_1,\n\t\t\tGAUDI2_BMON_PCIE_VDEC0_2,\n\t\t}\n\t},\n\t[DEC_ID_PCIE_VDEC1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_PCIE_VDEC1_CS,\n\t\t.stm_id = GAUDI2_STM_PCIE_VDEC1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_PCIE_VDEC1_CS,\n\t\t.bmon_count = 3,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_PCIE_VDEC1_0,\n\t\t\tGAUDI2_BMON_PCIE_VDEC1_1,\n\t\t\tGAUDI2_BMON_PCIE_VDEC1_2,\n\t\t}\n\t},\n};\n\nstatic struct component_config_offsets edma_binning_cfg_table[EDMA_ID_SIZE] = {\n\t[EDMA_ID_DCORE0_INSTANCE0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_EDMA0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_EDMA0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_EDMA0_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_EDMA0_0,\n\t\t\tGAUDI2_BMON_DCORE0_EDMA0_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE0_INSTANCE1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_EDMA1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE0_EDMA1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_EDMA1_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_EDMA1_0,\n\t\t\tGAUDI2_BMON_DCORE0_EDMA1_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE1_INSTANCE0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_EDMA0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_EDMA0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_EDMA0_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_EDMA0_0,\n\t\t\tGAUDI2_BMON_DCORE1_EDMA0_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE1_INSTANCE1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_EDMA1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE1_EDMA1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_EDMA1_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_EDMA1_0,\n\t\t\tGAUDI2_BMON_DCORE1_EDMA1_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE2_INSTANCE0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_EDMA0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_EDMA0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_EDMA0_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_EDMA0_0,\n\t\t\tGAUDI2_BMON_DCORE2_EDMA0_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE2_INSTANCE1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_EDMA1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE2_EDMA1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_EDMA1_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_EDMA1_0,\n\t\t\tGAUDI2_BMON_DCORE2_EDMA1_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE3_INSTANCE0] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_EDMA0_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_EDMA0_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_EDMA0_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_EDMA0_0,\n\t\t\tGAUDI2_BMON_DCORE3_EDMA0_1,\n\t\t}\n\t},\n\t[EDMA_ID_DCORE3_INSTANCE1] = {\n\t\t.funnel_id = COMPONENT_ID_INVALID,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_EDMA1_CS,\n\t\t.stm_id = GAUDI2_STM_DCORE3_EDMA1_CS,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_EDMA1_CS,\n\t\t.bmon_count = 2,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_EDMA1_0,\n\t\t\tGAUDI2_BMON_DCORE3_EDMA1_1,\n\t\t}\n\t},\n};\n\nstatic struct component_config_offsets tpc_binning_cfg_table[TPC_ID_SIZE] = {\n\t[TPC_ID_DCORE0_TPC0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC0_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC0_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC0_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC0_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC0_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC0_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC0_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC0_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC1_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC1_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC1_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC1_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC1_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC1_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC1_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC1_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC2_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC2_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC2_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC2_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC2_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC2_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC2_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC2_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC3_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC3_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC3_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC3_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC3_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC3_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC3_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC3_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC4_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC4_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC4_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC4_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC4_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC4_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC4_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC4_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC5_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC5_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC5_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC5_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC5_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC5_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC5_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC5_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC0_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC0_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC0_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC0_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC0_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC0_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC0_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC0_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC1_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC1_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC1_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC1_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC1_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC1_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC1_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC1_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC2_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC2_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC2_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC2_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC2_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC2_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC2_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC2_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC3_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC3_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC3_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC3_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC3_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC3_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC3_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC3_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC4_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC4_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC4_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC4_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC4_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC4_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC4_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC4_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE1_TPC5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE1_TPC5_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE1_TPC5_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE1_TPC5_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE1_TPC5_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE1_TPC5_EML_0,\n\t\t\tGAUDI2_BMON_DCORE1_TPC5_EML_1,\n\t\t\tGAUDI2_BMON_DCORE1_TPC5_EML_2,\n\t\t\tGAUDI2_BMON_DCORE1_TPC5_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC0_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC0_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC0_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC0_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC0_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC0_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC0_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC0_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC1_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC1_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC1_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC1_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC1_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC1_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC1_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC1_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC2_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC2_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC2_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC2_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC2_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC2_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC2_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC2_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC3_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC3_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC3_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC3_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC3_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC3_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC3_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC3_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC4_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC4_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC4_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC4_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC4_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC4_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC4_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC4_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE2_TPC5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE2_TPC5_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE2_TPC5_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE2_TPC5_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE2_TPC5_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE2_TPC5_EML_0,\n\t\t\tGAUDI2_BMON_DCORE2_TPC5_EML_1,\n\t\t\tGAUDI2_BMON_DCORE2_TPC5_EML_2,\n\t\t\tGAUDI2_BMON_DCORE2_TPC5_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC0] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC0_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC0_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC0_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC0_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC0_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC0_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC0_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC0_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC1] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC1_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC1_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC1_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC1_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC1_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC1_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC1_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC1_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC2] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC2_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC2_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC2_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC2_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC2_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC2_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC2_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC2_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC3] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC3_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC3_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC3_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC3_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC3_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC3_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC3_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC3_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC4] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC4_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC4_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC4_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC4_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC4_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC4_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC4_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC4_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE3_TPC5] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE3_TPC5_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE3_TPC5_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE3_TPC5_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE3_TPC5_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE3_TPC5_EML_0,\n\t\t\tGAUDI2_BMON_DCORE3_TPC5_EML_1,\n\t\t\tGAUDI2_BMON_DCORE3_TPC5_EML_2,\n\t\t\tGAUDI2_BMON_DCORE3_TPC5_EML_3,\n\t\t}\n\t},\n\t[TPC_ID_DCORE0_TPC6] = {\n\t\t.funnel_id = GAUDI2_FUNNEL_DCORE0_TPC6_EML,\n\t\t.etf_id = GAUDI2_ETF_DCORE0_TPC6_EML,\n\t\t.stm_id = GAUDI2_STM_DCORE0_TPC6_EML,\n\t\t.spmu_id = GAUDI2_SPMU_DCORE0_TPC6_EML,\n\t\t.bmon_count = 4,\n\t\t.bmon_ids = {\n\t\t\tGAUDI2_BMON_DCORE0_TPC6_EML_0,\n\t\t\tGAUDI2_BMON_DCORE0_TPC6_EML_1,\n\t\t\tGAUDI2_BMON_DCORE0_TPC6_EML_2,\n\t\t\tGAUDI2_BMON_DCORE0_TPC6_EML_3,\n\t\t}\n\t}\n};\n\nstatic int gaudi2_coresight_timeout(struct hl_device *hdev, u64 addr,\n\t\t\t\t\tint position, bool up)\n{\n\tint rc;\n\tu32 val, timeout_usec;\n\n\tif (hdev->pldm)\n\t\ttimeout_usec = GAUDI2_PLDM_CORESIGHT_TIMEOUT_USEC;\n\telse\n\t\ttimeout_usec = CORESIGHT_TIMEOUT_USEC;\n\n\trc = hl_poll_timeout(\n\t\thdev,\n\t\taddr,\n\t\tval,\n\t\tup ? val & BIT(position) : !(val & BIT(position)),\n\t\t1000,\n\t\ttimeout_usec);\n\n\tif (rc)\n\t\tdev_err(hdev->dev,\n\t\t\t\"Timeout while waiting for coresight, addr: 0x%llx, position: %d, up: %d\\n\",\n\t\t\taddr, position, up);\n\n\treturn rc;\n}\n\nstatic int gaudi2_unlock_coresight_unit(struct hl_device *hdev,\n\tconst u64 base_reg)\n{\n\tint rc = 0;\n\n\tWREG32(base_reg + mmCORESIGHT_UNLOCK_REGISTER_OFFSET, CORESIGHT_UNLOCK);\n\n\trc = gaudi2_coresight_timeout(hdev, base_reg + mmCORESIGHT_UNLOCK_STATUS_REGISTER_OFFSET,\n\t\t\t\t\t1, 0);\n\n\tif (rc)\n\t\tdev_err(hdev->dev,\n\t\t\t\"Failed to unlock register base addr: 0x%llx , position: 1, up: 0\\n\",\n\t\t\tbase_reg);\n\n\treturn rc;\n}\n\nstatic int gaudi2_config_stm(struct hl_device *hdev, struct hl_debug_params *params)\n{\n\tstruct hl_debug_params_stm *input;\n\tu64 base_reg;\n\tu32 frequency;\n\tu32 read_reg;\n\tint rc;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_stm_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in STM\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_stm_regs[params->reg_idx];\n\n\t \n\tif (!base_reg)\n\t\treturn 0;\n\n\t \n\tread_reg = RREG32(base_reg + mmSTM_STMDMAIDR_OFFSET);\n\tif (hdev->pldm &&  read_reg == 0x0)\n\t\treturn 0;\n\n\trc = gaudi2_unlock_coresight_unit(hdev, base_reg);\n\tif (rc)\n\t\treturn -EIO;\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + mmSTM_STMTCSR_OFFSET, 0x80004);\n\t\t \n\t\tif (hdev->pldm)\n\t\t\tRREG32(base_reg + mmSTM_STMTCSR_OFFSET);\n\n\t\tWREG32(base_reg + mmSTM_STMHEMCR_OFFSET, 7);\n\t\tWREG32(base_reg + mmSTM_STMHEBSR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMHEER_OFFSET, lower_32_bits(input->he_mask));\n\t\tWREG32(base_reg + mmSTM_STMHEBSR_OFFSET, 1);\n\t\tWREG32(base_reg + mmSTM_STMHEER_OFFSET, upper_32_bits(input->he_mask));\n\t\tWREG32(base_reg + mmSTM_STMSPTRIGCSR_OFFSET, 0x10);\n\t\tWREG32(base_reg + mmSTM_STMSPSCR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMSPER_OFFSET, lower_32_bits(input->sp_mask));\n\t\tWREG32(base_reg + mmSTM_STMITATBID_OFFSET, input->id);\n\t\tWREG32(base_reg + mmSTM_STMHEMASTR_OFFSET, 0x80);\n\t\tfrequency = hdev->asic_prop.psoc_timestamp_frequency;\n\t\tif (frequency == 0)\n\t\t\tfrequency = input->frequency;\n\t\tWREG32(base_reg + mmSTM_STMTSFREQR_OFFSET, frequency);\n\t\tWREG32(base_reg + mmSTM_STMSYNCR_OFFSET, 0x7FF);\n\t\tWREG32(base_reg + mmSTM_STMTCSR_OFFSET, 0x27 | (input->id << 16));\n\t} else {\n\t\tWREG32(base_reg + mmSTM_STMTCSR_OFFSET, 4);\n\t\tWREG32(base_reg + mmSTM_STMHEMCR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMHEBSR_OFFSET, 1);\n\t\tWREG32(base_reg + mmSTM_STMHEER_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMHETER_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMHEBSR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMSPTER_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMSPER_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMHEMASTR_OFFSET, 0x80);\n\t\tWREG32(base_reg + mmSTM_STMSPTRIGCSR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMSPSCR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMSPMSCR_OFFSET, 0);\n\t\tWREG32(base_reg + mmSTM_STMTSFREQR_OFFSET, 0);\n\n\t\trc = gaudi2_coresight_timeout(hdev, base_reg + mmSTM_STMTCSR_OFFSET, 23, false);\n\t\tif (rc) {\n\t\t\tdev_err(hdev->dev, \"Failed to disable STM on timeout, error %d\\n\", rc);\n\t\t\treturn rc;\n\t\t}\n\n\t\tWREG32(base_reg + mmSTM_STMTCSR_OFFSET, 4);\n\t}\n\n\treturn 0;\n}\n\nstatic int gaudi2_config_etf(struct hl_device *hdev, struct hl_debug_params *params)\n{\n\tstruct hl_debug_params_etf *input;\n\tu64 base_reg;\n\tu32 read_reg;\n\tu32 val;\n\tint rc;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_etf_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in ETF\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_etf_regs[params->reg_idx];\n\n\t \n\tif (!base_reg)\n\t\treturn 0;\n\n\n\t \n\tread_reg = RREG32(base_reg + mmETF_STS_OFFSET);\n\tif (hdev->pldm &&  read_reg == 0x0)\n\t\treturn 0;\n\n\trc = gaudi2_unlock_coresight_unit(hdev, base_reg);\n\tif (rc)\n\t\treturn -EIO;\n\n\tval = RREG32(base_reg + mmETF_FFCR_OFFSET);\n\tval |= 0x1000;\n\tWREG32(base_reg + mmETF_FFCR_OFFSET, val);\n\tval |= 0x40;\n\tWREG32(base_reg + mmETF_FFCR_OFFSET, val);\n\n\trc = gaudi2_coresight_timeout(hdev, base_reg + mmETF_FFCR_OFFSET, 6, false);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETF on timeout, error %d\\n\",\n\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\trc = gaudi2_coresight_timeout(hdev, base_reg + mmETF_STS_OFFSET, 2, true);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETF on timeout, error %d\\n\",\n\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\tWREG32(base_reg + mmETF_CTL_OFFSET, 0);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + mmETF_BUFWM_OFFSET, 0x3FFC);\n\t\tWREG32(base_reg + mmETF_MODE_OFFSET, input->sink_mode);\n\t\tWREG32(base_reg + mmETF_FFCR_OFFSET, 0x4001);\n\t\tWREG32(base_reg + mmETF_PSCR_OFFSET, 0x10);\n\t\tWREG32(base_reg + mmETF_CTL_OFFSET, 1);\n\t} else {\n\t\tWREG32(base_reg + mmETF_BUFWM_OFFSET, 0);\n\t\tWREG32(base_reg + mmETF_MODE_OFFSET, 0);\n\t\tWREG32(base_reg + mmETF_FFCR_OFFSET, 0);\n\t}\n\n\treturn 0;\n}\n\nstatic int gaudi2_etr_validate_address(struct hl_device *hdev, u64 addr, u64 size)\n{\n\tstruct asic_fixed_properties *prop = &hdev->asic_prop;\n\tstruct gaudi2_device *gaudi2 = hdev->asic_specific;\n\n\tif (addr > (addr + size)) {\n\t\tdev_err(hdev->dev, \"ETR buffer size %llu overflow\\n\", size);\n\t\treturn false;\n\t}\n\n\tif (gaudi2->hw_cap_initialized & HW_CAP_PMMU) {\n\t\tif (hl_mem_area_inside_range(addr, size,\n\t\t\t\tprop->pmmu.start_addr,\n\t\t\t\tprop->pmmu.end_addr))\n\t\t\treturn true;\n\n\t\tif (hl_mem_area_inside_range(addr, size,\n\t\t\t\tprop->pmmu_huge.start_addr,\n\t\t\t\tprop->pmmu_huge.end_addr))\n\t\t\treturn true;\n\n\t\tif (hl_mem_area_inside_range(addr, size,\n\t\t\t\tprop->dmmu.start_addr,\n\t\t\t\tprop->dmmu.end_addr))\n\t\t\treturn true;\n\t} else {\n\t\tif (hl_mem_area_inside_range(addr, size,\n\t\t\t\tprop->dram_user_base_address,\n\t\t\t\tprop->dram_end_address))\n\t\t\treturn true;\n\t}\n\n\tif (hl_mem_area_inside_range(addr, size,\n\t\t\tprop->sram_user_base_address,\n\t\t\tprop->sram_end_address))\n\t\treturn true;\n\n\tif (!(gaudi2->hw_cap_initialized & HW_CAP_PMMU))\n\t\tdev_err(hdev->dev, \"ETR buffer should be in SRAM/DRAM\\n\");\n\n\treturn false;\n}\n\nstatic int gaudi2_config_etr(struct hl_device *hdev, struct hl_ctx *ctx,\n\t\t\t\tstruct hl_debug_params *params)\n{\n\tstruct hl_debug_params_etr *input;\n\tu64 msb;\n\tu32 val;\n\tint rc;\n\n\trc = gaudi2_unlock_coresight_unit(hdev, mmPSOC_ETR_BASE);\n\tif (rc)\n\t\treturn -EIO;\n\n\tval = RREG32(mmPSOC_ETR_FFCR);\n\tval |= 0x1000;\n\tWREG32(mmPSOC_ETR_FFCR, val);\n\tval |= 0x40;\n\tWREG32(mmPSOC_ETR_FFCR, val);\n\n\trc = gaudi2_coresight_timeout(hdev, mmPSOC_ETR_FFCR, 6, false);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETR on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\trc = gaudi2_coresight_timeout(hdev, mmPSOC_ETR_STS, 2, true);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETR on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\tWREG32(mmPSOC_ETR_CTL, 0);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tif (input->buffer_size == 0) {\n\t\t\tdev_err(hdev->dev, \"ETR buffer size should be bigger than 0\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (!gaudi2_etr_validate_address(hdev, input->buffer_address, input->buffer_size)) {\n\t\t\tdev_err(hdev->dev, \"ETR buffer address is invalid\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tRMWREG32(mmPSOC_GLOBAL_CONF_TRACE_AWUSER, ctx->asid, MMUBP_ASID_MASK);\n\t\tRMWREG32(mmPSOC_GLOBAL_CONF_TRACE_ARUSER, ctx->asid, MMUBP_ASID_MASK);\n\n\t\tmsb = upper_32_bits(input->buffer_address) >> 8;\n\t\tWREG32(mmPSOC_GLOBAL_CONF_TRACE_ADDR, msb);\n\n\t\tWREG32(mmPSOC_ETR_BUFWM, 0x3FFC);\n\t\tWREG32(mmPSOC_ETR_RSZ, input->buffer_size);\n\t\tWREG32(mmPSOC_ETR_MODE, input->sink_mode);\n\t\t \n\t\tif (!(hdev->fw_components & FW_TYPE_BOOT_CPU)) {\n\t\t\t \n\t\t\tval = FIELD_PREP(PSOC_ETR_AXICTL_PROTCTRLBIT0_MASK, 0);\n\t\t\t \n\t\t\tval |= FIELD_PREP(PSOC_ETR_AXICTL_PROTCTRLBIT1_MASK, 1);\n\t\t\t \n\t\t\tval |= FIELD_PREP(PSOC_ETR_AXICTL_WRBURSTLEN_MASK, 0xF);\n\t\t\tWREG32(mmPSOC_ETR_AXICTL, val);\n\t\t}\n\t\tWREG32(mmPSOC_ETR_DBALO, lower_32_bits(input->buffer_address));\n\t\tWREG32(mmPSOC_ETR_DBAHI, upper_32_bits(input->buffer_address));\n\t\tWREG32(mmPSOC_ETR_FFCR, 3);\n\t\tWREG32(mmPSOC_ETR_PSCR, 0x10);\n\t\tWREG32(mmPSOC_ETR_CTL, 1);\n\t} else {\n\t\tWREG32(mmPSOC_ETR_BUFWM, 0);\n\t\tWREG32(mmPSOC_ETR_RSZ, 0x400);\n\t\tWREG32(mmPSOC_ETR_DBALO, 0);\n\t\tWREG32(mmPSOC_ETR_DBAHI, 0);\n\t\tWREG32(mmPSOC_ETR_PSCR, 0);\n\t\tWREG32(mmPSOC_ETR_MODE, 0);\n\t\tWREG32(mmPSOC_ETR_FFCR, 0);\n\n\t\tif (params->output_size >= sizeof(u64)) {\n\t\t\tu32 rwp, rwphi;\n\n\t\t\t \n\t\t\trwp = RREG32(mmPSOC_ETR_RWP);\n\t\t\trwphi = RREG32(mmPSOC_ETR_RWPHI) & 0xff;\n\t\t\tmsb = RREG32(mmPSOC_GLOBAL_CONF_TRACE_ADDR);\n\t\t\t*(u64 *) params->output = ((u64) msb << 40) | ((u64) rwphi << 32) | rwp;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int gaudi2_config_funnel(struct hl_device *hdev, struct hl_debug_params *params)\n{\n\tu64 base_reg;\n\tu32 val = params->enable ? 0xFFF : 0;\n\tu32 read_reg;\n\tint rc = 0;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_funnel_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in FUNNEL\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_funnel_regs[params->reg_idx];\n\n\t \n\tif (!base_reg)\n\t\treturn 0;\n\n\n\t \n\tread_reg = RREG32(base_reg + mmFUNNEL_DEVID_OFFSET);\n\tif (hdev->pldm && read_reg == 0x0)\n\t\treturn 0;\n\n\trc = gaudi2_unlock_coresight_unit(hdev, base_reg);\n\tif (rc)\n\t\treturn -EIO;\n\n\tWREG32(base_reg, val);\n\n\treturn 0;\n}\n\nstatic int gaudi2_config_bmon(struct hl_device *hdev, struct hl_debug_params *params)\n{\n\tstruct hl_debug_params_bmon *input;\n\tu64 base_reg;\n\tu32 read_reg;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_bmon_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in BMON\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_bmon_regs[params->reg_idx];\n\n\t \n\tif (!base_reg)\n\t\treturn 0;\n\n\n\t \n\tread_reg = RREG32(base_reg + mmBMON_CR_OFFSET);\n\tif (hdev->pldm &&  read_reg == 0x0)\n\t\treturn 0;\n\n\tWREG32(base_reg + mmBMON_ATTREN_OFFSET, 1);\n\t \n\tif (hdev->pldm)\n\t\tRREG32(base_reg + mmBMON_ATTREN_OFFSET);\n\n\t \n\n\tWREG32(base_reg + mmBMON_RESET_OFFSET, 0x1);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + mmBMON_ADDRL_S0_OFFSET, lower_32_bits(input->start_addr0));\n\t\tWREG32(base_reg + mmBMON_ADDRH_S0_OFFSET, upper_32_bits(input->start_addr0));\n\t\tWREG32(base_reg + mmBMON_ADDRL_E0_OFFSET, lower_32_bits(input->addr_mask0));\n\t\tWREG32(base_reg + mmBMON_ADDRH_E0_OFFSET, upper_32_bits(input->addr_mask0));\n\t\tWREG32(base_reg + mmBMON_ADDRL_S1_OFFSET, lower_32_bits(input->start_addr1));\n\t\tWREG32(base_reg + mmBMON_ADDRH_S1_OFFSET, upper_32_bits(input->start_addr1));\n\t\tWREG32(base_reg + mmBMON_ADDRL_E1_OFFSET, lower_32_bits(input->addr_mask1));\n\t\tWREG32(base_reg + mmBMON_ADDRH_E1_OFFSET, upper_32_bits(input->addr_mask1));\n\t\tWREG32(base_reg + mmBMON_ADDRL_S2_OFFSET, lower_32_bits(input->start_addr2));\n\t\tWREG32(base_reg + mmBMON_ADDRH_S2_OFFSET, upper_32_bits(input->start_addr2));\n\t\tWREG32(base_reg + mmBMON_ADDRL_E2_OFFSET, lower_32_bits(input->end_addr2));\n\t\tWREG32(base_reg + mmBMON_ADDRH_E2_OFFSET, upper_32_bits(input->end_addr2));\n\t\tWREG32(base_reg + mmBMON_ADDRL_S3_OFFSET, lower_32_bits(input->start_addr3));\n\t\tWREG32(base_reg + mmBMON_ADDRH_S3_OFFSET, upper_32_bits(input->start_addr3));\n\t\tWREG32(base_reg + mmBMON_ADDRL_E3_OFFSET, lower_32_bits(input->end_addr3));\n\t\tWREG32(base_reg + mmBMON_ADDRH_E3_OFFSET, upper_32_bits(input->end_addr3));\n\n\t\tWREG32(base_reg + mmBMON_IDL_OFFSET, 0x0);\n\t\tWREG32(base_reg + mmBMON_IDH_OFFSET, 0x0);\n\n\t\tWREG32(base_reg + mmBMON_ATTREN_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_BW_WIN_OFFSET, input->bw_win);\n\t\tWREG32(base_reg + mmBMON_WIN_CAPTURE_OFFSET, input->win_capture);\n\t\tWREG32(base_reg + mmBMON_REDUCTION_OFFSET, 0x1 | (13 << 8));\n\t\tWREG32(base_reg + mmBMON_STM_TRC_OFFSET, 0x7 | (input->id << 8));\n\t\tWREG32(base_reg + mmBMON_CR_OFFSET, input->control);\n\t} else {\n\t\tWREG32(base_reg + mmBMON_ADDRL_S0_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_S0_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_E0_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_E0_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_S1_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_S1_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_E1_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_E1_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_S2_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_S2_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_E2_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_E2_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_S3_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_S3_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRL_E3_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_ADDRH_E3_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_REDUCTION_OFFSET, 0);\n\t\tWREG32(base_reg + mmBMON_STM_TRC_OFFSET, 0x7 | (0xA << 8));\n\t\tWREG32(base_reg + mmBMON_CR_OFFSET, 0x77 | 0xf << 24);\n\t}\n\n\treturn 0;\n}\n\nstatic int gaudi2_config_spmu(struct hl_device *hdev, struct hl_debug_params *params)\n{\n\tstruct hl_debug_params_spmu *input = params->input;\n\tu32 output_arr_len;\n\tu32 cycle_cnt_idx;\n\tu32 overflow_idx;\n\tu32 events_num;\n\tu32 event_mask;\n\tu64 base_reg;\n\tu32 read_reg;\n\tu64 *output;\n\tint i;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_spmu_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in SPMU\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_spmu_regs[params->reg_idx];\n\n\t \n\tif (!base_reg)\n\t\treturn 0;\n\n\t \n\tread_reg = RREG32(base_reg + mmSPMU_PMCR_EL0_OFFSET);\n\tif (hdev->pldm && read_reg == 0x0)\n\t\treturn 0;\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tif (input->event_types_num > SPMU_MAX_COUNTERS) {\n\t\t\tdev_err(hdev->dev, \"too many event types values for SPMU enable\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tWREG32(base_reg + mmSPMU_PMCR_EL0_OFFSET, 0x41013046);\n\t\tWREG32(base_reg + mmSPMU_PMCR_EL0_OFFSET, 0x41013040);\n\n\t\t \n\t\tif (hdev->pldm)\n\t\t\tRREG32(base_reg);\n\n\t\tfor (i = 0 ; i < input->event_types_num ; i++)\n\t\t\tWREG32(base_reg + mmSPMU_PMEVTYPER0_EL0_OFFSET + i * 4,\n\t\t\t\tinput->event_types[i]);\n\n\t\tWREG32(base_reg + mmSPMU_PMTRC_OFFSET, input->pmtrc_val);\n\t\tWREG32(base_reg + mmSPMU_TRC_CTRL_HOST_OFFSET, input->trc_ctrl_host_val);\n\t\tWREG32(base_reg + mmSPMU_TRC_EN_HOST_OFFSET, input->trc_en_host_val);\n\n\t\tWREG32(base_reg + mmSPMU_PMCR_EL0_OFFSET, 0x41013041);\n\n\t\t \n\t\tevent_mask = 0x80000000;\n\t\tevent_mask |= GENMASK(input->event_types_num, 0);\n\n\t\tWREG32(base_reg + mmSPMU_PMCNTENSET_EL0_OFFSET, event_mask);\n\t} else {\n\t\toutput = params->output;\n\t\toutput_arr_len = params->output_size / 8;\n\t\tevents_num = output_arr_len - 2;\n\t\toverflow_idx = output_arr_len - 2;\n\t\tcycle_cnt_idx = output_arr_len - 1;\n\n\t\tWREG32(base_reg + mmSPMU_PMCR_EL0_OFFSET, 0x41013040);\n\n\t\tif (output && output_arr_len > 2) {\n\n\t\t\tif (events_num > SPMU_MAX_COUNTERS) {\n\t\t\t\tdev_err(hdev->dev, \"too many events values for SPMU disable\\n\");\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\n\t\t\tfor (i = 0 ; i < events_num ; i++) {\n\t\t\t\tconst u64 performance_counter_offset =\n\t\t\t\t\tbase_reg + mmSPMU_PMEVCNTR0_EL0_OFFSET + (i * 8);\n\n\t\t\t\toutput[i] = RREG32(performance_counter_offset);\n\t\t\t}\n\n\t\t\toutput[overflow_idx] = RREG32(base_reg + mmSPMU_PMOVSSET_EL0_OFFSET);\n\t\t\toutput[cycle_cnt_idx] = RREG32(base_reg + mmSPMU_PMCCNTR_H_EL0_OFFSET);\n\t\t\toutput[cycle_cnt_idx] <<= 32;\n\t\t\toutput[cycle_cnt_idx] |= RREG32(base_reg + mmSPMU_PMCCNTR_L_EL0_OFFSET);\n\t\t}\n\n\t\tWREG32(base_reg + mmSPMU_PMOVSSET_EL0_OFFSET, 0);\n\n\t\t \n\t\tWREG32(base_reg + mmSPMU_PMTRC_OFFSET, 0x100400);\n\t}\n\n\treturn 0;\n}\n\nint gaudi2_debug_coresight(struct hl_device *hdev, struct hl_ctx *ctx, void *data)\n{\n\tstruct hl_debug_params *params = data;\n\tint rc = 0;\n\n\tswitch (params->op) {\n\tcase HL_DEBUG_OP_STM:\n\t\trc = gaudi2_config_stm(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_ETF:\n\t\trc = gaudi2_config_etf(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_ETR:\n\t\trc = gaudi2_config_etr(hdev, ctx, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_FUNNEL:\n\t\trc = gaudi2_config_funnel(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_BMON:\n\t\trc = gaudi2_config_bmon(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_SPMU:\n\t\trc = gaudi2_config_spmu(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_TIMESTAMP:\n\t\t \n\t\tbreak;\n\tdefault:\n\t\tdev_err(hdev->dev, \"Unknown coresight id %d\\n\", params->op);\n\t\treturn -EINVAL;\n\t}\n\n\treturn rc;\n}\n\nvoid gaudi2_halt_coresight(struct hl_device *hdev, struct hl_ctx *ctx)\n{\n\tstruct hl_debug_params params = {};\n\tint i, rc;\n\n\t \n\tif (!hdev->pldm)\n\t\tfor (i = GAUDI2_ETF_FIRST ; i <= GAUDI2_ETF_LAST ; i++) {\n\t\t\tparams.reg_idx = i;\n\t\t\trc = gaudi2_config_etf(hdev, &params);\n\t\t\tif (rc)\n\t\t\t\tdev_err(hdev->dev, \"halt ETF failed, %d/%d\\n\", rc, i);\n\t\t}\n\n\trc = gaudi2_config_etr(hdev, ctx, &params);\n\tif (rc)\n\t\tdev_err(hdev->dev, \"halt ETR failed, %d\\n\", rc);\n}\n\n\nstatic int gaudi2_coresight_set_disabled_components(struct hl_device *hdev, u32 unit_count,\n\t\t\t\t\tu32 enabled_mask,\n\t\t\t\t\tconst struct component_config_offsets *binning_table)\n{\n\tu32 component_idx = 0;\n\tu32 disabled_mask;\n\tu32 full_mask;\n\n\t \n\tif (!unit_count)\n\t\treturn 0;\n\n\tfull_mask = GENMASK(unit_count - 1, 0);\n\n\t \n\tdisabled_mask = (~enabled_mask) & full_mask;\n\n\twhile (disabled_mask) {\n\t\tu32 component_mask = 1 << component_idx;\n\n\t\tif (component_idx >= unit_count) {\n\t\t\tdev_err(hdev->dev, \"index is out of range index(%u) >= units_count(%u)\\n\",\n\t\t\t\tcomponent_idx, unit_count);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\t \n\n\t\tif (disabled_mask & component_mask) {\n\t\t\tu32 bmon_idx;\n\t\t\tconst struct component_config_offsets *binned_component =\n\t\t\t\t&(binning_table[component_idx]);\n\n\t\t\tif (binned_component->funnel_id != COMPONENT_ID_INVALID)\n\t\t\t\tdebug_funnel_regs[binned_component->funnel_id] = 0x0;\n\n\t\t\tif (binned_component->etf_id != COMPONENT_ID_INVALID)\n\t\t\t\tdebug_etf_regs[binned_component->etf_id] = 0x0;\n\n\t\t\tif (binned_component->stm_id != COMPONENT_ID_INVALID)\n\t\t\t\tdebug_stm_regs[binned_component->stm_id] = 0x0;\n\n\t\t\tif (binned_component->spmu_id != COMPONENT_ID_INVALID)\n\t\t\t\tdebug_spmu_regs[binned_component->spmu_id] = 0x0;\n\n\t\t\tfor (bmon_idx = 0; bmon_idx < binned_component->bmon_count; bmon_idx++)\n\t\t\t\tdebug_bmon_regs[binned_component->bmon_ids[bmon_idx]] = 0x0;\n\n\t\t\t \n\t\t\tdisabled_mask &= ~component_mask;\n\t\t}\n\n\t\tcomponent_idx++;\n\t}\n\n\treturn 0;\n}\n\nint gaudi2_coresight_init(struct hl_device *hdev)\n{\n\tstruct asic_fixed_properties *prop = &hdev->asic_prop;\n\tint ret;\n\n\t \n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, TPC_ID_SIZE, prop->tpc_enabled_mask,\n\t\t\t\t\t\t\ttpc_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for tpc coresight\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, DEC_ID_SIZE,\n\t\t\t\t\tprop->decoder_enabled_mask, decoder_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for decoder coresight\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, HBM_ID_SIZE, prop->dram_enabled_mask,\n\t\t\t\t\t\t\thbm_mc0_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for hbm mc0 coresight\\n\");\n\t\treturn ret;\n\t}\n\n\tret = gaudi2_coresight_set_disabled_components(hdev, HBM_ID_SIZE, prop->dram_enabled_mask,\n\t\t\t\t\t\t\thbm_mc1_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for hbm mc1 coresight\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, HMMU_ID_SIZE,\n\t\t\t\t\tprop->hmmu_hif_enabled_mask, hmmu_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for hmmu coresight\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, XBAR_EDGE_ID_SIZE,\n\t\t\t\t\tprop->xbar_edge_enabled_mask, xbar_edge_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for xbar_edge coresight\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = gaudi2_coresight_set_disabled_components(hdev, EDMA_ID_SIZE, prop->edma_enabled_mask,\n\t\t\t\t\t\t\tedma_binning_cfg_table);\n\tif (ret) {\n\t\tdev_err(hdev->dev, \"Failed to set disabled cs_dbg units for edma coresight\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}