#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6343f0fb70c0 .scope module, "fetch_stage" "fetch_stage" 2 23;
 .timescale -9 -12;
S_0x6343f0fd8870 .scope module, "tb_riscof" "tb_riscof" 3 3;
 .timescale -9 -12;
v0x6343f100dcc0_0 .var "begin_signature", 31 0;
v0x6343f100dda0_0 .var "clk", 0 0;
v0x6343f100de60_0 .var "end_signature", 31 0;
v0x6343f100df00_0 .var/i "file_handle", 31 0;
v0x6343f100dfe0_0 .var/i "i", 31 0;
v0x6343f100e110_0 .var "reset", 0 0;
v0x6343f100e1b0_0 .var "signature_data", 31 0;
S_0x6343f0fd8c20 .scope module, "dut" "risc_v_top" 3 7, 4 23 0, S_0x6343f0fd8870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x6343f101fa60 .functor OR 1, v0x6343f0ffbc60_0, v0x6343f0ffeda0_0, C4<0>, C4<0>;
L_0x7bb1f20c0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6343f1009590_0 .net/2u *"_ivl_0", 31 0, L_0x7bb1f20c0018;  1 drivers
v0x6343f1009690_0 .net *"_ivl_4", 31 0, L_0x6343f101e390;  1 drivers
v0x6343f1009770_0 .net "branch_taken", 0 0, v0x6343f0ffbc60_0;  1 drivers
v0x6343f1009860_0 .net "branch_target_addr", 31 0, L_0x6343f1020240;  1 drivers
v0x6343f1009900_0 .net "clk", 0 0, v0x6343f100dda0_0;  1 drivers
v0x6343f1009b00_0 .net "current_pc", 31 0, v0x6343f10090e0_0;  1 drivers
v0x6343f1009bf0_0 .net "ex_ALUOp", 1 0, v0x6343f0fff5f0_0;  1 drivers
v0x6343f1009cb0_0 .net "ex_ALUSrc", 0 0, v0x6343f0fff700_0;  1 drivers
v0x6343f1009da0_0 .net "ex_Branch", 0 0, v0x6343f0fff7a0_0;  1 drivers
v0x6343f1009e40_0 .net "ex_Jump", 0 0, v0x6343f0fff840_0;  1 drivers
v0x6343f1009f30_0 .net "ex_MemRead", 0 0, v0x6343f0fff930_0;  1 drivers
v0x6343f1009fd0_0 .net "ex_MemWrite", 0 0, v0x6343f0fffa20_0;  1 drivers
v0x6343f100a0c0_0 .net "ex_MemtoReg", 0 0, v0x6343f0fffac0_0;  1 drivers
v0x6343f100a1b0_0 .net "ex_RegWrite", 0 0, v0x6343f0fffb90_0;  1 drivers
v0x6343f100a2a0_0 .net "ex_funct3", 2 0, v0x6343f0fffc60_0;  1 drivers
v0x6343f100a360_0 .net "ex_funct7", 6 0, v0x6343f0fffd00_0;  1 drivers
v0x6343f100a420_0 .net "ex_immediate", 31 0, v0x6343f0fffdf0_0;  1 drivers
v0x6343f100a640_0 .net "ex_op_a_sel", 1 0, v0x6343f0fffe90_0;  1 drivers
v0x6343f100a750_0 .net "ex_pc_plus_4", 31 0, v0x6343f0ffff30_0;  1 drivers
v0x6343f100a860_0 .net "ex_rd", 4 0, v0x6343f1000000_0;  1 drivers
v0x6343f100a920_0 .net "ex_read_data_1", 31 0, v0x6343f10000f0_0;  1 drivers
v0x6343f100aa30_0 .net "ex_read_data_2", 31 0, v0x6343f1000190_0;  1 drivers
v0x6343f100ab40_0 .net "ex_rs1", 4 0, v0x6343f1000260_0;  1 drivers
v0x6343f100ac50_0 .net "ex_rs2", 4 0, v0x6343f1000330_0;  1 drivers
v0x6343f100ad60_0 .net "final_reg_write_enable", 0 0, L_0x6343f1020e30;  1 drivers
v0x6343f100ae00_0 .net "final_write_data", 31 0, L_0x6343f1020c60;  1 drivers
v0x6343f100aec0_0 .net "final_write_reg_addr", 4 0, L_0x6343f1020ff0;  1 drivers
v0x6343f100af80_0 .net "forward_a", 1 0, v0x6343f0ffe180_0;  1 drivers
v0x6343f100b040_0 .net "forward_b", 1 0, v0x6343f0ffe280_0;  1 drivers
v0x6343f100b150_0 .net "id_ALUOp", 1 0, v0x6343f10021f0_0;  1 drivers
v0x6343f100b210_0 .net "id_ALUSrc", 0 0, v0x6343f10022d0_0;  1 drivers
v0x6343f100b2b0_0 .net "id_Branch", 0 0, v0x6343f10023a0_0;  1 drivers
v0x6343f100b350_0 .net "id_Jump", 0 0, v0x6343f10024a0_0;  1 drivers
v0x6343f100b600_0 .net "id_MemRead", 0 0, v0x6343f1002570_0;  1 drivers
v0x6343f100b6a0_0 .net "id_MemWrite", 0 0, v0x6343f1002730_0;  1 drivers
v0x6343f100b740_0 .net "id_MemtoReg", 0 0, v0x6343f1002660_0;  1 drivers
v0x6343f100b7e0_0 .net "id_RegWrite", 0 0, v0x6343f1002970_0;  1 drivers
v0x6343f100b880_0 .net "id_ex_flush_signal", 0 0, L_0x6343f101fa60;  1 drivers
v0x6343f100b920_0 .net "id_funct3", 2 0, L_0x6343f101f5f0;  1 drivers
v0x6343f100ba10_0 .net "id_funct7", 6 0, L_0x6343f101f7a0;  1 drivers
v0x6343f100bb20_0 .net "id_immediate", 31 0, v0x6343f1002d70_0;  1 drivers
v0x6343f100bbe0_0 .net "id_instruction", 31 0, v0x6343f1006680_0;  1 drivers
v0x6343f100bca0_0 .net "id_op_a_sel", 1 0, v0x6343f1002800_0;  1 drivers
v0x6343f100bd60_0 .net "id_pc_plus_4", 31 0, L_0x6343f0f77170;  1 drivers
v0x6343f100be70_0 .net "id_rd", 4 0, L_0x6343f101f840;  1 drivers
v0x6343f100bf80_0 .net "id_read_data_1", 31 0, L_0x6343f101eeb0;  1 drivers
v0x6343f100c040_0 .net "id_read_data_2", 31 0, L_0x6343f101f3d0;  1 drivers
v0x6343f100c100_0 .net "id_rs1_addr", 4 0, L_0x6343f101f920;  1 drivers
v0x6343f100c210_0 .net "id_rs2_addr", 4 0, L_0x6343f101f9c0;  1 drivers
v0x6343f100c320_0 .net "if_instruction", 31 0, L_0x6343f0fcc330;  1 drivers
v0x6343f100c430_0 .net "mem_MemRead", 0 0, v0x6343f0ff9a00_0;  1 drivers
v0x6343f100c520_0 .net "mem_MemRead_in", 0 0, L_0x6343f10204a0;  1 drivers
v0x6343f100c610_0 .net "mem_MemWrite", 0 0, v0x6343f0ff9aa0_0;  1 drivers
v0x6343f100c700_0 .net "mem_MemWrite_in", 0 0, L_0x6343f1020430;  1 drivers
v0x6343f100c7f0_0 .net "mem_MemtoReg", 0 0, v0x6343f0ff9b40_0;  1 drivers
v0x6343f100c8e0_0 .net "mem_MemtoReg_in", 0 0, L_0x6343f10203c0;  1 drivers
v0x6343f100c9d0_0 .net "mem_RegWrite", 0 0, v0x6343f0ff9be0_0;  1 drivers
v0x6343f100ca70_0 .net "mem_RegWrite_in", 0 0, L_0x6343f101fe70;  1 drivers
v0x6343f100cb60_0 .net "mem_alu_result", 31 0, v0x6343f0ff9c80_0;  1 drivers
v0x6343f100ccb0_0 .net "mem_alu_result_in", 31 0, L_0x6343f10205a0;  1 drivers
v0x6343f100cd70_0 .net "mem_rd", 4 0, v0x6343f0ff9d40_0;  1 drivers
v0x6343f100ce30_0 .net "mem_rd_in", 4 0, L_0x6343f1020910;  1 drivers
v0x6343f100cf40_0 .net "mem_read_data", 31 0, L_0x6343f1020bf0;  1 drivers
v0x6343f100d050_0 .net "mem_rs1_unused", 4 0, v0x6343f0ff9e00_0;  1 drivers
v0x6343f100d110_0 .net "mem_rs2_unused", 4 0, v0x6343f0ff9ee0_0;  1 drivers
v0x6343f100d1b0_0 .net "mem_write_data", 31 0, v0x6343f0ff9fc0_0;  1 drivers
v0x6343f100d2a0_0 .net "mem_write_data_in", 31 0, L_0x6343f10207f0;  1 drivers
v0x6343f100d3b0_0 .net "mem_zero_flag_in", 0 0, L_0x6343f1020860;  1 drivers
v0x6343f100d4a0_0 .net "mem_zero_flag_unused", 0 0, v0x6343f0ffa080_0;  1 drivers
v0x6343f100d540_0 .net "next_pc", 31 0, L_0x6343f101e480;  1 drivers
v0x6343f100d5e0_0 .net "pc_plus_4", 31 0, L_0x6343f101e2a0;  1 drivers
v0x6343f100d680_0 .net "reset", 0 0, v0x6343f100e110_0;  1 drivers
v0x6343f100d720_0 .net "stall_pipeline", 0 0, v0x6343f0ffeda0_0;  1 drivers
v0x6343f100d810_0 .net "wb_MemtoReg", 0 0, v0x6343f1007380_0;  1 drivers
v0x6343f100d900_0 .net "wb_RegWrite", 0 0, v0x6343f1007420_0;  1 drivers
v0x6343f100d9a0_0 .net "wb_alu_result", 31 0, v0x6343f1007550_0;  1 drivers
v0x6343f100da90_0 .net "wb_rd", 4 0, v0x6343f1007610_0;  1 drivers
v0x6343f100db50_0 .net "wb_read_data", 31 0, v0x6343f10076d0_0;  1 drivers
L_0x6343f101e2a0 .arith/sum 32, v0x6343f10090e0_0, L_0x7bb1f20c0018;
L_0x6343f101e390 .functor MUXZ 32, L_0x6343f101e2a0, L_0x6343f1020240, v0x6343f0ffbc60_0, C4<>;
L_0x6343f101e480 .functor MUXZ 32, L_0x6343f101e390, v0x6343f10090e0_0, v0x6343f0ffeda0_0, C4<>;
L_0x6343f101f920 .part v0x6343f1006680_0, 15, 5;
L_0x6343f101f9c0 .part v0x6343f1006680_0, 20, 5;
S_0x6343f0fd9460 .scope module, "DMEM" "data_memory" 4 293, 5 3 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data";
L_0x6343f1020bf0 .functor BUFZ 32, L_0x6343f1020ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6343f0fb7770_0 .net "MemRead", 0 0, v0x6343f0ff9a00_0;  alias, 1 drivers
v0x6343f0fe53d0_0 .net "MemWrite", 0 0, v0x6343f0ff9aa0_0;  alias, 1 drivers
v0x6343f0fba6a0_0 .net *"_ivl_2", 31 0, L_0x6343f1020ab0;  1 drivers
v0x6343f0fc3570_0 .net *"_ivl_4", 11 0, L_0x6343f1020b50;  1 drivers
L_0x7bb1f20c03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6343f0fcc450_0 .net *"_ivl_7", 1 0, L_0x7bb1f20c03c0;  1 drivers
v0x6343f0fdfbf0_0 .net "address", 31 0, v0x6343f0ff9c80_0;  alias, 1 drivers
v0x6343f0ff88a0_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f0ff8960_0 .var/i "i", 31 0;
v0x6343f0ff8a40 .array "memory", 1023 0, 31 0;
v0x6343f0ff8b00_0 .net "read_data", 31 0, L_0x6343f1020bf0;  alias, 1 drivers
v0x6343f0ff8be0_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
v0x6343f0ff8ca0_0 .net "word_address", 9 0, L_0x6343f1020a10;  1 drivers
v0x6343f0ff8d80_0 .net "write_data", 31 0, v0x6343f0ff9fc0_0;  alias, 1 drivers
E_0x6343f0f79d80 .event posedge, v0x6343f0ff88a0_0;
L_0x6343f1020a10 .part v0x6343f0ff9c80_0, 2, 10;
L_0x6343f1020ab0 .array/port v0x6343f0ff8a40, L_0x6343f1020b50;
L_0x6343f1020b50 .concat [ 10 2 0 0], L_0x6343f1020a10, L_0x7bb1f20c03c0;
S_0x6343f0fd97e0 .scope module, "EX_MEM_REG" "ex_mem_register" 4 267, 6 25 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ex_RegWrite";
    .port_info 3 /INPUT 1 "ex_MemtoReg";
    .port_info 4 /INPUT 1 "ex_MemWrite";
    .port_info 5 /INPUT 1 "ex_MemRead";
    .port_info 6 /INPUT 5 "ex_rs1";
    .port_info 7 /INPUT 5 "ex_rs2";
    .port_info 8 /INPUT 5 "ex_rd";
    .port_info 9 /INPUT 32 "ex_alu_result";
    .port_info 10 /INPUT 32 "ex_write_data";
    .port_info 11 /INPUT 1 "ex_zero_flag";
    .port_info 12 /OUTPUT 1 "mem_RegWrite";
    .port_info 13 /OUTPUT 1 "mem_MemtoReg";
    .port_info 14 /OUTPUT 1 "mem_MemWrite";
    .port_info 15 /OUTPUT 1 "mem_MemRead";
    .port_info 16 /OUTPUT 5 "mem_rs1";
    .port_info 17 /OUTPUT 5 "mem_rs2";
    .port_info 18 /OUTPUT 5 "mem_rd";
    .port_info 19 /OUTPUT 32 "mem_alu_result";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_zero_flag";
v0x6343f0ff9180_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f0ff9220_0 .net "ex_MemRead", 0 0, L_0x6343f10204a0;  alias, 1 drivers
v0x6343f0ff92c0_0 .net "ex_MemWrite", 0 0, L_0x6343f1020430;  alias, 1 drivers
v0x6343f0ff9360_0 .net "ex_MemtoReg", 0 0, L_0x6343f10203c0;  alias, 1 drivers
v0x6343f0ff9420_0 .net "ex_RegWrite", 0 0, L_0x6343f101fe70;  alias, 1 drivers
v0x6343f0ff94e0_0 .net "ex_alu_result", 31 0, L_0x6343f10205a0;  alias, 1 drivers
v0x6343f0ff95c0_0 .net "ex_rd", 4 0, L_0x6343f1020910;  alias, 1 drivers
L_0x7bb1f20c0330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6343f0ff96a0_0 .net "ex_rs1", 4 0, L_0x7bb1f20c0330;  1 drivers
L_0x7bb1f20c0378 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6343f0ff9780_0 .net "ex_rs2", 4 0, L_0x7bb1f20c0378;  1 drivers
v0x6343f0ff9860_0 .net "ex_write_data", 31 0, L_0x6343f10207f0;  alias, 1 drivers
v0x6343f0ff9940_0 .net "ex_zero_flag", 0 0, L_0x6343f1020860;  alias, 1 drivers
v0x6343f0ff9a00_0 .var "mem_MemRead", 0 0;
v0x6343f0ff9aa0_0 .var "mem_MemWrite", 0 0;
v0x6343f0ff9b40_0 .var "mem_MemtoReg", 0 0;
v0x6343f0ff9be0_0 .var "mem_RegWrite", 0 0;
v0x6343f0ff9c80_0 .var "mem_alu_result", 31 0;
v0x6343f0ff9d40_0 .var "mem_rd", 4 0;
v0x6343f0ff9e00_0 .var "mem_rs1", 4 0;
v0x6343f0ff9ee0_0 .var "mem_rs2", 4 0;
v0x6343f0ff9fc0_0 .var "mem_write_data", 31 0;
v0x6343f0ffa080_0 .var "mem_zero_flag", 0 0;
v0x6343f0ffa120_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
S_0x6343f0fd9b90 .scope module, "EX_STAGE" "execute_stage" 4 232, 7 22 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ex_RegWrite";
    .port_info 1 /INPUT 1 "ex_MemtoReg";
    .port_info 2 /INPUT 1 "ex_Branch";
    .port_info 3 /INPUT 1 "ex_Jump";
    .port_info 4 /INPUT 2 "ex_op_a_sel";
    .port_info 5 /INPUT 1 "ex_MemRead";
    .port_info 6 /INPUT 1 "ex_MemWrite";
    .port_info 7 /INPUT 1 "ex_ALUSrc";
    .port_info 8 /INPUT 2 "ex_ALUOp";
    .port_info 9 /INPUT 32 "ex_read_data_1";
    .port_info 10 /INPUT 32 "ex_read_data_2";
    .port_info 11 /INPUT 32 "ex_immediate";
    .port_info 12 /INPUT 32 "ex_pc_plus_4";
    .port_info 13 /INPUT 5 "ex_rd";
    .port_info 14 /INPUT 3 "ex_funct3";
    .port_info 15 /INPUT 7 "ex_funct7";
    .port_info 16 /INPUT 2 "forward_a";
    .port_info 17 /INPUT 2 "forward_b";
    .port_info 18 /INPUT 32 "mem_alu_result";
    .port_info 19 /INPUT 32 "wb_alu_result";
    .port_info 20 /OUTPUT 1 "mem_RegWrite_out";
    .port_info 21 /OUTPUT 1 "mem_MemtoReg_out";
    .port_info 22 /OUTPUT 1 "mem_MemWrite_out";
    .port_info 23 /OUTPUT 1 "mem_MemRead_out";
    .port_info 24 /OUTPUT 32 "mem_alu_result_out";
    .port_info 25 /OUTPUT 32 "mem_write_data_out";
    .port_info 26 /OUTPUT 1 "mem_zero_flag_out";
    .port_info 27 /OUTPUT 5 "mem_rd_out";
    .port_info 28 /OUTPUT 32 "branch_target_addr_out";
    .port_info 29 /OUTPUT 1 "branch_taken_out";
L_0x6343f101fe70 .functor BUFZ 1, v0x6343f0fffb90_0, C4<0>, C4<0>, C4<0>;
L_0x6343f10203c0 .functor BUFZ 1, v0x6343f0fffac0_0, C4<0>, C4<0>, C4<0>;
L_0x6343f1020430 .functor BUFZ 1, v0x6343f0fffa20_0, C4<0>, C4<0>, C4<0>;
L_0x6343f10204a0 .functor BUFZ 1, v0x6343f0fff930_0, C4<0>, C4<0>, C4<0>;
L_0x6343f10207f0 .functor BUFZ 32, v0x6343f0ffcf00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6343f1020860 .functor BUFZ 1, L_0x6343f101fce0, C4<0>, C4<0>, C4<0>;
L_0x6343f1020910 .functor BUFZ 5, v0x6343f1000000_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7bb1f20c02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6343f0ffb520_0 .net/2u *"_ivl_10", 0 0, L_0x7bb1f20c02e8;  1 drivers
v0x6343f0ffb620_0 .net *"_ivl_12", 31 0, L_0x6343f1020100;  1 drivers
v0x6343f0ffb700_0 .net *"_ivl_2", 31 0, L_0x6343f101fdd0;  1 drivers
L_0x7bb1f20c02a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6343f0ffb7c0_0 .net/2u *"_ivl_4", 31 0, L_0x7bb1f20c02a0;  1 drivers
v0x6343f0ffb8a0_0 .net *"_ivl_9", 30 0, L_0x6343f1020060;  1 drivers
v0x6343f0ffb9d0_0 .net "alu_control_signal", 4 0, v0x6343f0ffb1d0_0;  1 drivers
v0x6343f0ffbae0_0 .net "alu_result", 31 0, v0x6343f0ffad70_0;  1 drivers
v0x6343f0ffbba0_0 .net "branch_adder_result", 31 0, L_0x6343f101ff70;  1 drivers
v0x6343f0ffbc60_0 .var "branch_taken_out", 0 0;
v0x6343f0ffbd20_0 .net "branch_target_addr_out", 31 0, L_0x6343f1020240;  alias, 1 drivers
v0x6343f0ffbe00_0 .net "ex_ALUOp", 1 0, v0x6343f0fff5f0_0;  alias, 1 drivers
v0x6343f0ffbec0_0 .net "ex_ALUSrc", 0 0, v0x6343f0fff700_0;  alias, 1 drivers
v0x6343f0ffbf60_0 .net "ex_Branch", 0 0, v0x6343f0fff7a0_0;  alias, 1 drivers
v0x6343f0ffc020_0 .net "ex_Jump", 0 0, v0x6343f0fff840_0;  alias, 1 drivers
v0x6343f0ffc0e0_0 .net "ex_MemRead", 0 0, v0x6343f0fff930_0;  alias, 1 drivers
v0x6343f0ffc1a0_0 .net "ex_MemWrite", 0 0, v0x6343f0fffa20_0;  alias, 1 drivers
v0x6343f0ffc260_0 .net "ex_MemtoReg", 0 0, v0x6343f0fffac0_0;  alias, 1 drivers
v0x6343f0ffc320_0 .net "ex_RegWrite", 0 0, v0x6343f0fffb90_0;  alias, 1 drivers
v0x6343f0ffc3e0_0 .net "ex_funct3", 2 0, v0x6343f0fffc60_0;  alias, 1 drivers
v0x6343f0ffc4d0_0 .net "ex_funct7", 6 0, v0x6343f0fffd00_0;  alias, 1 drivers
v0x6343f0ffc5a0_0 .net "ex_immediate", 31 0, v0x6343f0fffdf0_0;  alias, 1 drivers
v0x6343f0ffc660_0 .net "ex_op_a_sel", 1 0, v0x6343f0fffe90_0;  alias, 1 drivers
v0x6343f0ffc740_0 .net "ex_pc_plus_4", 31 0, v0x6343f0ffff30_0;  alias, 1 drivers
v0x6343f0ffc820_0 .net "ex_rd", 4 0, v0x6343f1000000_0;  alias, 1 drivers
v0x6343f0ffc900_0 .net "ex_read_data_1", 31 0, v0x6343f10000f0_0;  alias, 1 drivers
v0x6343f0ffc9e0_0 .net "ex_read_data_2", 31 0, v0x6343f1000190_0;  alias, 1 drivers
v0x6343f0ffcac0_0 .var "final_alu_input_a", 31 0;
v0x6343f0ffcbb0_0 .net "final_alu_input_b", 31 0, L_0x6343f101fbb0;  1 drivers
v0x6343f0ffcc80_0 .net "forward_a", 1 0, v0x6343f0ffe180_0;  alias, 1 drivers
v0x6343f0ffcd40_0 .net "forward_b", 1 0, v0x6343f0ffe280_0;  alias, 1 drivers
v0x6343f0ffce20_0 .var "forwarded_operand_a", 31 0;
v0x6343f0ffcf00_0 .var "forwarded_operand_b", 31 0;
v0x6343f0ffcfe0_0 .net "mem_MemRead_out", 0 0, L_0x6343f10204a0;  alias, 1 drivers
v0x6343f0ffd0b0_0 .net "mem_MemWrite_out", 0 0, L_0x6343f1020430;  alias, 1 drivers
v0x6343f0ffd180_0 .net "mem_MemtoReg_out", 0 0, L_0x6343f10203c0;  alias, 1 drivers
v0x6343f0ffd250_0 .net "mem_RegWrite_out", 0 0, L_0x6343f101fe70;  alias, 1 drivers
v0x6343f0ffd320_0 .net "mem_alu_result", 31 0, v0x6343f0ff9c80_0;  alias, 1 drivers
v0x6343f0ffd3c0_0 .net "mem_alu_result_out", 31 0, L_0x6343f10205a0;  alias, 1 drivers
v0x6343f0ffd460_0 .net "mem_rd_out", 4 0, L_0x6343f1020910;  alias, 1 drivers
v0x6343f0ffd530_0 .net "mem_write_data_out", 31 0, L_0x6343f10207f0;  alias, 1 drivers
v0x6343f0ffd600_0 .net "mem_zero_flag_out", 0 0, L_0x6343f1020860;  alias, 1 drivers
v0x6343f0ffd6d0_0 .net "wb_alu_result", 31 0, L_0x6343f1020c60;  alias, 1 drivers
v0x6343f0ffd770_0 .net "zero_flag", 0 0, L_0x6343f101fce0;  1 drivers
E_0x6343f0f7a200/0 .event anyedge, v0x6343f0ffbf60_0, v0x6343f0ffb2c0_0, v0x6343f0ffaea0_0, v0x6343f0ffad70_0;
E_0x6343f0f7a200/1 .event anyedge, v0x6343f0ffc020_0;
E_0x6343f0f7a200 .event/or E_0x6343f0f7a200/0, E_0x6343f0f7a200/1;
E_0x6343f0f01250 .event anyedge, v0x6343f0ffc660_0, v0x6343f0ffce20_0, v0x6343f0ffc740_0;
E_0x6343f0fe9c20 .event anyedge, v0x6343f0ffcd40_0, v0x6343f0ffc9e0_0, v0x6343f0fdfbf0_0, v0x6343f0ffd6d0_0;
E_0x6343f0ffa820 .event anyedge, v0x6343f0ffcc80_0, v0x6343f0ffc900_0, v0x6343f0fdfbf0_0, v0x6343f0ffd6d0_0;
L_0x6343f101fbb0 .functor MUXZ 32, v0x6343f0ffcf00_0, v0x6343f0fffdf0_0, v0x6343f0fff700_0, C4<>;
L_0x6343f101fdd0 .arith/sum 32, v0x6343f0ffff30_0, v0x6343f0fffdf0_0;
L_0x6343f101ff70 .arith/sub 32, L_0x6343f101fdd0, L_0x7bb1f20c02a0;
L_0x6343f1020060 .part v0x6343f0ffad70_0, 1, 31;
L_0x6343f1020100 .concat [ 1 31 0 0], L_0x7bb1f20c02e8, L_0x6343f1020060;
L_0x6343f1020240 .functor MUXZ 32, L_0x6343f101ff70, L_0x6343f1020100, v0x6343f0fff840_0, C4<>;
L_0x6343f10205a0 .functor MUXZ 32, v0x6343f0ffad70_0, v0x6343f0ffff30_0, v0x6343f0fff840_0, C4<>;
S_0x6343f0fb94c0 .scope module, "ALU" "alu" 7 127, 8 26 0, S_0x6343f0fd9b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7bb1f20c0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6343f0ffa9c0_0 .net/2u *"_ivl_0", 31 0, L_0x7bb1f20c0258;  1 drivers
v0x6343f0ffaac0_0 .net "a", 31 0, v0x6343f0ffcac0_0;  1 drivers
v0x6343f0ffaba0_0 .net "alu_control", 4 0, v0x6343f0ffb1d0_0;  alias, 1 drivers
v0x6343f0ffac90_0 .net "b", 31 0, L_0x6343f101fbb0;  alias, 1 drivers
v0x6343f0ffad70_0 .var "result", 31 0;
v0x6343f0ffaea0_0 .net "zero", 0 0, L_0x6343f101fce0;  alias, 1 drivers
E_0x6343f0ffa940 .event anyedge, v0x6343f0ffaba0_0, v0x6343f0ffaac0_0, v0x6343f0ffac90_0;
L_0x6343f101fce0 .cmp/eq 32, v0x6343f0ffad70_0, L_0x7bb1f20c0258;
S_0x6343f0fe6b70 .scope module, "ALUC" "alu_control" 7 117, 9 27 0, S_0x6343f0fd9b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_control";
v0x6343f0ffb0d0_0 .net "ALUOp", 1 0, v0x6343f0fff5f0_0;  alias, 1 drivers
v0x6343f0ffb1d0_0 .var "alu_control", 4 0;
v0x6343f0ffb2c0_0 .net "funct3", 2 0, v0x6343f0fffc60_0;  alias, 1 drivers
v0x6343f0ffb390_0 .net "funct7", 6 0, v0x6343f0fffd00_0;  alias, 1 drivers
E_0x6343f0ffb070 .event anyedge, v0x6343f0ffb0d0_0, v0x6343f0ffb2c0_0, v0x6343f0ffb390_0;
S_0x6343f0ffdba0 .scope module, "FWD_UNIT" "forwarding_unit" 4 221, 10 23 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ex_rs1";
    .port_info 1 /INPUT 5 "ex_rs2";
    .port_info 2 /INPUT 5 "mem_rd";
    .port_info 3 /INPUT 1 "mem_RegWrite";
    .port_info 4 /INPUT 5 "wb_rd";
    .port_info 5 /INPUT 1 "wb_RegWrite";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x6343f0ffdfa0_0 .net "ex_rs1", 4 0, v0x6343f1000260_0;  alias, 1 drivers
v0x6343f0ffe0a0_0 .net "ex_rs2", 4 0, v0x6343f1000330_0;  alias, 1 drivers
v0x6343f0ffe180_0 .var "forward_a", 1 0;
v0x6343f0ffe280_0 .var "forward_b", 1 0;
v0x6343f0ffe350_0 .net "mem_RegWrite", 0 0, v0x6343f0ff9be0_0;  alias, 1 drivers
v0x6343f0ffe440_0 .net "mem_rd", 4 0, v0x6343f0ff9d40_0;  alias, 1 drivers
v0x6343f0ffe510_0 .net "wb_RegWrite", 0 0, v0x6343f1007420_0;  alias, 1 drivers
v0x6343f0ffe5b0_0 .net "wb_rd", 4 0, v0x6343f1007610_0;  alias, 1 drivers
E_0x6343f0ffdea0/0 .event anyedge, v0x6343f0ff9be0_0, v0x6343f0ff9d40_0, v0x6343f0ffe0a0_0, v0x6343f0ffe510_0;
E_0x6343f0ffdea0/1 .event anyedge, v0x6343f0ffe5b0_0;
E_0x6343f0ffdea0 .event/or E_0x6343f0ffdea0/0, E_0x6343f0ffdea0/1;
E_0x6343f0ffdf30/0 .event anyedge, v0x6343f0ff9be0_0, v0x6343f0ff9d40_0, v0x6343f0ffdfa0_0, v0x6343f0ffe510_0;
E_0x6343f0ffdf30/1 .event anyedge, v0x6343f0ffe5b0_0;
E_0x6343f0ffdf30 .event/or E_0x6343f0ffdf30/0, E_0x6343f0ffdf30/1;
S_0x6343f0ffe7c0 .scope module, "HAZARD_UNIT" "hazard_detection_unit" 4 162, 11 25 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 5 "ex_rd";
    .port_info 3 /INPUT 1 "ex_MemRead";
    .port_info 4 /OUTPUT 1 "stall_pipeline";
v0x6343f0ffea30_0 .net "ex_MemRead", 0 0, v0x6343f0fff930_0;  alias, 1 drivers
v0x6343f0ffeb20_0 .net "ex_rd", 4 0, v0x6343f1000000_0;  alias, 1 drivers
v0x6343f0ffebf0_0 .net "id_rs1", 4 0, L_0x6343f101f920;  alias, 1 drivers
v0x6343f0ffecc0_0 .net "id_rs2", 4 0, L_0x6343f101f9c0;  alias, 1 drivers
v0x6343f0ffeda0_0 .var "stall_pipeline", 0 0;
E_0x6343f0ffe9a0 .event anyedge, v0x6343f0ffc0e0_0, v0x6343f0ffc820_0, v0x6343f0ffebf0_0, v0x6343f0ffecc0_0;
S_0x6343f0ffef50 .scope module, "ID_EX_REG" "id_ex_register" 4 172, 12 22 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "id_RegWrite";
    .port_info 4 /INPUT 1 "id_MemtoReg";
    .port_info 5 /INPUT 1 "id_MemRead";
    .port_info 6 /INPUT 1 "id_MemWrite";
    .port_info 7 /INPUT 1 "id_Branch";
    .port_info 8 /INPUT 1 "id_Jump";
    .port_info 9 /INPUT 2 "id_op_a_sel";
    .port_info 10 /INPUT 1 "id_ALUSrc";
    .port_info 11 /INPUT 2 "id_ALUOp";
    .port_info 12 /INPUT 32 "id_read_data_1";
    .port_info 13 /INPUT 32 "id_read_data_2";
    .port_info 14 /INPUT 32 "id_immediate";
    .port_info 15 /INPUT 5 "id_rs1";
    .port_info 16 /INPUT 5 "id_rs2";
    .port_info 17 /INPUT 32 "id_pc_plus_4";
    .port_info 18 /INPUT 5 "id_rd";
    .port_info 19 /INPUT 3 "id_funct3";
    .port_info 20 /INPUT 7 "id_funct7";
    .port_info 21 /OUTPUT 1 "ex_RegWrite";
    .port_info 22 /OUTPUT 1 "ex_MemtoReg";
    .port_info 23 /OUTPUT 1 "ex_Branch";
    .port_info 24 /OUTPUT 1 "ex_Jump";
    .port_info 25 /OUTPUT 2 "ex_op_a_sel";
    .port_info 26 /OUTPUT 1 "ex_MemRead";
    .port_info 27 /OUTPUT 1 "ex_MemWrite";
    .port_info 28 /OUTPUT 1 "ex_ALUSrc";
    .port_info 29 /OUTPUT 2 "ex_ALUOp";
    .port_info 30 /OUTPUT 32 "ex_read_data_1";
    .port_info 31 /OUTPUT 32 "ex_read_data_2";
    .port_info 32 /OUTPUT 32 "ex_immediate";
    .port_info 33 /OUTPUT 5 "ex_rs1";
    .port_info 34 /OUTPUT 5 "ex_rs2";
    .port_info 35 /OUTPUT 32 "ex_pc_plus_4";
    .port_info 36 /OUTPUT 5 "ex_rd";
    .port_info 37 /OUTPUT 3 "ex_funct3";
    .port_info 38 /OUTPUT 7 "ex_funct7";
v0x6343f0fff4e0_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f0fff5f0_0 .var "ex_ALUOp", 1 0;
v0x6343f0fff700_0 .var "ex_ALUSrc", 0 0;
v0x6343f0fff7a0_0 .var "ex_Branch", 0 0;
v0x6343f0fff840_0 .var "ex_Jump", 0 0;
v0x6343f0fff930_0 .var "ex_MemRead", 0 0;
v0x6343f0fffa20_0 .var "ex_MemWrite", 0 0;
v0x6343f0fffac0_0 .var "ex_MemtoReg", 0 0;
v0x6343f0fffb90_0 .var "ex_RegWrite", 0 0;
v0x6343f0fffc60_0 .var "ex_funct3", 2 0;
v0x6343f0fffd00_0 .var "ex_funct7", 6 0;
v0x6343f0fffdf0_0 .var "ex_immediate", 31 0;
v0x6343f0fffe90_0 .var "ex_op_a_sel", 1 0;
v0x6343f0ffff30_0 .var "ex_pc_plus_4", 31 0;
v0x6343f1000000_0 .var "ex_rd", 4 0;
v0x6343f10000f0_0 .var "ex_read_data_1", 31 0;
v0x6343f1000190_0 .var "ex_read_data_2", 31 0;
v0x6343f1000260_0 .var "ex_rs1", 4 0;
v0x6343f1000330_0 .var "ex_rs2", 4 0;
v0x6343f1000400_0 .net "flush", 0 0, L_0x6343f101fa60;  alias, 1 drivers
v0x6343f10004a0_0 .net "id_ALUOp", 1 0, v0x6343f10021f0_0;  alias, 1 drivers
v0x6343f1000540_0 .net "id_ALUSrc", 0 0, v0x6343f10022d0_0;  alias, 1 drivers
v0x6343f10005e0_0 .net "id_Branch", 0 0, v0x6343f10023a0_0;  alias, 1 drivers
v0x6343f10006a0_0 .net "id_Jump", 0 0, v0x6343f10024a0_0;  alias, 1 drivers
v0x6343f1000760_0 .net "id_MemRead", 0 0, v0x6343f1002570_0;  alias, 1 drivers
v0x6343f1000820_0 .net "id_MemWrite", 0 0, v0x6343f1002730_0;  alias, 1 drivers
v0x6343f10008e0_0 .net "id_MemtoReg", 0 0, v0x6343f1002660_0;  alias, 1 drivers
v0x6343f10009a0_0 .net "id_RegWrite", 0 0, v0x6343f1002970_0;  alias, 1 drivers
v0x6343f1000a60_0 .net "id_funct3", 2 0, L_0x6343f101f5f0;  alias, 1 drivers
v0x6343f1000b40_0 .net "id_funct7", 6 0, L_0x6343f101f7a0;  alias, 1 drivers
v0x6343f1000c20_0 .net "id_immediate", 31 0, v0x6343f1002d70_0;  alias, 1 drivers
v0x6343f1000d00_0 .net "id_op_a_sel", 1 0, v0x6343f1002800_0;  alias, 1 drivers
v0x6343f1000de0_0 .net "id_pc_plus_4", 31 0, L_0x6343f0f77170;  alias, 1 drivers
v0x6343f10010d0_0 .net "id_rd", 4 0, L_0x6343f101f840;  alias, 1 drivers
v0x6343f10011b0_0 .net "id_read_data_1", 31 0, L_0x6343f101eeb0;  alias, 1 drivers
v0x6343f1001290_0 .net "id_read_data_2", 31 0, L_0x6343f101f3d0;  alias, 1 drivers
v0x6343f1001370_0 .net "id_rs1", 4 0, L_0x6343f101f920;  alias, 1 drivers
v0x6343f1001460_0 .net "id_rs2", 4 0, L_0x6343f101f9c0;  alias, 1 drivers
v0x6343f1001530_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
S_0x6343f1001ae0 .scope module, "ID_STAGE" "decode_stage" 4 134, 13 24 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_to_decode";
    .port_info 3 /INPUT 1 "wb_reg_write";
    .port_info 4 /INPUT 5 "wb_write_reg_addr";
    .port_info 5 /INPUT 32 "wb_write_data";
    .port_info 6 /OUTPUT 32 "immediate";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 1 "jump";
    .port_info 13 /OUTPUT 2 "op_a_sel";
    .port_info 14 /OUTPUT 1 "alu_src";
    .port_info 15 /OUTPUT 2 "alu_op";
    .port_info 16 /OUTPUT 32 "read_data_1";
    .port_info 17 /OUTPUT 32 "read_data_2";
    .port_info 18 /OUTPUT 3 "fun3";
    .port_info 19 /OUTPUT 7 "fun7";
    .port_info 20 /OUTPUT 5 "destination_register";
v0x6343f1004790_0 .net "alu_op", 1 0, v0x6343f10021f0_0;  alias, 1 drivers
v0x6343f1004870_0 .net "alu_src", 0 0, v0x6343f10022d0_0;  alias, 1 drivers
v0x6343f1004980_0 .net "branch", 0 0, v0x6343f10023a0_0;  alias, 1 drivers
v0x6343f1004a70_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f1004b10_0 .net "destination_register", 4 0, L_0x6343f101f840;  alias, 1 drivers
v0x6343f1004bb0_0 .net "fun3", 2 0, L_0x6343f101f5f0;  alias, 1 drivers
v0x6343f1004c50_0 .net "fun7", 6 0, L_0x6343f101f7a0;  alias, 1 drivers
v0x6343f1004cf0_0 .net "immediate", 31 0, v0x6343f1002d70_0;  alias, 1 drivers
v0x6343f1004de0_0 .net "instruction_to_decode", 31 0, v0x6343f1006680_0;  alias, 1 drivers
v0x6343f1004f10_0 .net "jump", 0 0, v0x6343f10024a0_0;  alias, 1 drivers
v0x6343f1004fb0_0 .net "mem_read", 0 0, v0x6343f1002570_0;  alias, 1 drivers
v0x6343f10050a0_0 .net "mem_to_reg", 0 0, v0x6343f1002660_0;  alias, 1 drivers
v0x6343f1005190_0 .net "mem_write", 0 0, v0x6343f1002730_0;  alias, 1 drivers
v0x6343f1005280_0 .net "op_a_sel", 1 0, v0x6343f1002800_0;  alias, 1 drivers
v0x6343f1005370_0 .net "read_data_1", 31 0, L_0x6343f101eeb0;  alias, 1 drivers
v0x6343f1005480_0 .net "read_data_2", 31 0, L_0x6343f101f3d0;  alias, 1 drivers
v0x6343f1005590_0 .net "reg_write", 0 0, v0x6343f1002970_0;  alias, 1 drivers
v0x6343f1005790_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
v0x6343f1005830_0 .net "rs1_addr", 4 0, L_0x6343f101e920;  1 drivers
v0x6343f10058f0_0 .net "rs2_addr", 4 0, L_0x6343f101e9c0;  1 drivers
v0x6343f1005990_0 .net "wb_reg_write", 0 0, L_0x6343f1020e30;  alias, 1 drivers
v0x6343f1005a30_0 .net "wb_write_data", 31 0, L_0x6343f1020c60;  alias, 1 drivers
v0x6343f1005ad0_0 .net "wb_write_reg_addr", 4 0, L_0x6343f1020ff0;  alias, 1 drivers
L_0x6343f101e920 .part v0x6343f1006680_0, 15, 5;
L_0x6343f101e9c0 .part v0x6343f1006680_0, 20, 5;
L_0x6343f101eab0 .part v0x6343f1006680_0, 0, 7;
L_0x6343f101f5f0 .part v0x6343f1006680_0, 12, 3;
L_0x6343f101f7a0 .part v0x6343f1006680_0, 25, 7;
L_0x6343f101f840 .part v0x6343f1006680_0, 7, 5;
S_0x6343f1001f70 .scope module, "CU" "control_unit" 13 56, 14 26 0, S_0x6343f1001ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "op_a_sel";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 2 "alu_op";
v0x6343f10021f0_0 .var "alu_op", 1 0;
v0x6343f10022d0_0 .var "alu_src", 0 0;
v0x6343f10023a0_0 .var "branch", 0 0;
v0x6343f10024a0_0 .var "jump", 0 0;
v0x6343f1002570_0 .var "mem_read", 0 0;
v0x6343f1002660_0 .var "mem_to_reg", 0 0;
v0x6343f1002730_0 .var "mem_write", 0 0;
v0x6343f1002800_0 .var "op_a_sel", 1 0;
v0x6343f10028d0_0 .net "opcode", 6 0, L_0x6343f101eab0;  1 drivers
v0x6343f1002970_0 .var "reg_write", 0 0;
E_0x6343f1002170 .event anyedge, v0x6343f10028d0_0;
S_0x6343f1002b00 .scope module, "IG" "immediate_generator" 13 83, 15 27 0, S_0x6343f1001ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v0x6343f1002d70_0 .var "immediate", 31 0;
v0x6343f1002e80_0 .net "instruction", 31 0, v0x6343f1006680_0;  alias, 1 drivers
E_0x6343f1002cf0 .event anyedge, v0x6343f1002e80_0;
S_0x6343f1002fa0 .scope module, "RF" "register_file" 13 70, 16 23 0, S_0x6343f1001ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x7bb1f20c00a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6343f10032e0_0 .net/2u *"_ivl_0", 4 0, L_0x7bb1f20c00a8;  1 drivers
L_0x7bb1f20c0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6343f10033a0_0 .net *"_ivl_11", 1 0, L_0x7bb1f20c0138;  1 drivers
L_0x7bb1f20c0180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6343f1003480_0 .net/2u *"_ivl_14", 4 0, L_0x7bb1f20c0180;  1 drivers
v0x6343f1003570_0 .net *"_ivl_16", 0 0, L_0x6343f101f080;  1 drivers
L_0x7bb1f20c01c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6343f1003630_0 .net/2u *"_ivl_18", 31 0, L_0x7bb1f20c01c8;  1 drivers
v0x6343f1003760_0 .net *"_ivl_2", 0 0, L_0x6343f101eb50;  1 drivers
v0x6343f1003820_0 .net *"_ivl_20", 31 0, L_0x6343f101f170;  1 drivers
v0x6343f1003900_0 .net *"_ivl_22", 6 0, L_0x6343f101f250;  1 drivers
L_0x7bb1f20c0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6343f10039e0_0 .net *"_ivl_25", 1 0, L_0x7bb1f20c0210;  1 drivers
L_0x7bb1f20c00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6343f1003b50_0 .net/2u *"_ivl_4", 31 0, L_0x7bb1f20c00f0;  1 drivers
v0x6343f1003c30_0 .net *"_ivl_6", 31 0, L_0x6343f101ec40;  1 drivers
v0x6343f1003d10_0 .net *"_ivl_8", 6 0, L_0x6343f101ece0;  1 drivers
v0x6343f1003df0_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f1003e90_0 .var/i "i", 31 0;
v0x6343f1003f70_0 .net "read_data_1", 31 0, L_0x6343f101eeb0;  alias, 1 drivers
v0x6343f1004030_0 .net "read_data_2", 31 0, L_0x6343f101f3d0;  alias, 1 drivers
v0x6343f1004100_0 .net "read_reg_1", 4 0, L_0x6343f101e920;  alias, 1 drivers
v0x6343f10041c0_0 .net "read_reg_2", 4 0, L_0x6343f101e9c0;  alias, 1 drivers
v0x6343f10042a0 .array "registers", 31 0, 31 0;
v0x6343f1004360_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
v0x6343f1004400_0 .net "write_data", 31 0, L_0x6343f1020c60;  alias, 1 drivers
v0x6343f10044f0_0 .net "write_enable", 0 0, L_0x6343f1020e30;  alias, 1 drivers
v0x6343f1004590_0 .net "write_reg", 4 0, L_0x6343f1020ff0;  alias, 1 drivers
L_0x6343f101eb50 .cmp/eq 5, L_0x6343f101e920, L_0x7bb1f20c00a8;
L_0x6343f101ec40 .array/port v0x6343f10042a0, L_0x6343f101ece0;
L_0x6343f101ece0 .concat [ 5 2 0 0], L_0x6343f101e920, L_0x7bb1f20c0138;
L_0x6343f101eeb0 .functor MUXZ 32, L_0x6343f101ec40, L_0x7bb1f20c00f0, L_0x6343f101eb50, C4<>;
L_0x6343f101f080 .cmp/eq 5, L_0x6343f101e9c0, L_0x7bb1f20c0180;
L_0x6343f101f170 .array/port v0x6343f10042a0, L_0x6343f101f250;
L_0x6343f101f250 .concat [ 5 2 0 0], L_0x6343f101e9c0, L_0x7bb1f20c0210;
L_0x6343f101f3d0 .functor MUXZ 32, L_0x6343f101f170, L_0x7bb1f20c01c8, L_0x6343f101f080, C4<>;
S_0x6343f1005ea0 .scope module, "IF_ID_REG" "if_id_register" 4 119, 17 22 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "if_instruction";
    .port_info 5 /INPUT 32 "if_pc_plus_4";
    .port_info 6 /OUTPUT 32 "id_instruction";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4";
L_0x6343f0f77170 .functor BUFZ 32, v0x6343f1006760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6343f10061a0_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f1006260_0 .net "flush", 0 0, v0x6343f0ffbc60_0;  alias, 1 drivers
v0x6343f1006320_0 .net "id_instruction", 31 0, v0x6343f1006680_0;  alias, 1 drivers
v0x6343f1006410_0 .net "id_pc_plus_4", 31 0, L_0x6343f0f77170;  alias, 1 drivers
v0x6343f10064b0_0 .net "if_instruction", 31 0, L_0x6343f0fcc330;  alias, 1 drivers
v0x6343f10065a0_0 .net "if_pc_plus_4", 31 0, L_0x6343f101e2a0;  alias, 1 drivers
v0x6343f1006680_0 .var "instruction_reg", 31 0;
v0x6343f1006760_0 .var "pc_reg", 31 0;
v0x6343f1006840_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
v0x6343f1006970_0 .net "stall", 0 0, v0x6343f0ffeda0_0;  alias, 1 drivers
S_0x6343f1006af0 .scope module, "MEM_WB_REG" "mem_wb_register" 4 303, 18 25 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_RegWrite";
    .port_info 3 /INPUT 1 "mem_MemtoReg";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 32 "mem_alu_result";
    .port_info 6 /INPUT 5 "mem_rd";
    .port_info 7 /OUTPUT 1 "wb_RegWrite";
    .port_info 8 /OUTPUT 1 "wb_MemtoReg";
    .port_info 9 /OUTPUT 32 "wb_read_data";
    .port_info 10 /OUTPUT 32 "wb_alu_result";
    .port_info 11 /OUTPUT 5 "wb_rd";
v0x6343f1006e40_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f1006f00_0 .net "mem_MemtoReg", 0 0, v0x6343f0ff9b40_0;  alias, 1 drivers
v0x6343f1006fc0_0 .net "mem_RegWrite", 0 0, v0x6343f0ff9be0_0;  alias, 1 drivers
v0x6343f1007060_0 .net "mem_alu_result", 31 0, v0x6343f0ff9c80_0;  alias, 1 drivers
v0x6343f1007100_0 .net "mem_rd", 4 0, v0x6343f0ff9d40_0;  alias, 1 drivers
v0x6343f1007240_0 .net "mem_read_data", 31 0, L_0x6343f1020bf0;  alias, 1 drivers
v0x6343f10072e0_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
v0x6343f1007380_0 .var "wb_MemtoReg", 0 0;
v0x6343f1007420_0 .var "wb_RegWrite", 0 0;
v0x6343f1007550_0 .var "wb_alu_result", 31 0;
v0x6343f1007610_0 .var "wb_rd", 4 0;
v0x6343f10076d0_0 .var "wb_read_data", 31 0;
S_0x6343f1007910 .scope module, "WB_STAGE" "write_back_stage" 4 318, 19 23 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_RegWrite";
    .port_info 1 /INPUT 1 "wb_MemtoReg";
    .port_info 2 /INPUT 32 "wb_alu_result";
    .port_info 3 /INPUT 32 "wb_read_data";
    .port_info 4 /INPUT 5 "wb_rd";
    .port_info 5 /OUTPUT 32 "write_value";
    .port_info 6 /OUTPUT 1 "out_reg_write";
    .port_info 7 /OUTPUT 5 "out_rd";
L_0x6343f1020ff0 .functor BUFZ 5, v0x6343f1007610_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7bb1f20c0408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6343f1007bc0_0 .net/2u *"_ivl_2", 4 0, L_0x7bb1f20c0408;  1 drivers
v0x6343f1007cc0_0 .net *"_ivl_4", 0 0, L_0x6343f1020d00;  1 drivers
L_0x7bb1f20c0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6343f1007d80_0 .net/2u *"_ivl_6", 0 0, L_0x7bb1f20c0450;  1 drivers
v0x6343f1007e40_0 .net "out_rd", 4 0, L_0x6343f1020ff0;  alias, 1 drivers
v0x6343f1007f50_0 .net "out_reg_write", 0 0, L_0x6343f1020e30;  alias, 1 drivers
v0x6343f1008090_0 .net "wb_MemtoReg", 0 0, v0x6343f1007380_0;  alias, 1 drivers
v0x6343f1008130_0 .net "wb_RegWrite", 0 0, v0x6343f1007420_0;  alias, 1 drivers
v0x6343f1008220_0 .net "wb_alu_result", 31 0, v0x6343f1007550_0;  alias, 1 drivers
v0x6343f10082c0_0 .net "wb_rd", 4 0, v0x6343f1007610_0;  alias, 1 drivers
v0x6343f10083f0_0 .net "wb_read_data", 31 0, v0x6343f10076d0_0;  alias, 1 drivers
v0x6343f10084b0_0 .net "write_value", 31 0, L_0x6343f1020c60;  alias, 1 drivers
L_0x6343f1020c60 .functor MUXZ 32, v0x6343f1007550_0, v0x6343f10076d0_0, v0x6343f1007380_0, C4<>;
L_0x6343f1020d00 .cmp/eq 5, v0x6343f1007610_0, L_0x7bb1f20c0408;
L_0x6343f1020e30 .functor MUXZ 1, v0x6343f1007420_0, L_0x7bb1f20c0450, L_0x6343f1020d00, C4<>;
S_0x6343f10086a0 .scope module, "imem" "instruction_memory" 4 114, 20 23 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x6343f0fcc330 .functor BUFZ 32, L_0x6343f101e5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6343f1008890_0 .net *"_ivl_0", 31 0, L_0x6343f101e5c0;  1 drivers
v0x6343f1008990_0 .net *"_ivl_3", 9 0, L_0x6343f101e660;  1 drivers
v0x6343f1008a70_0 .net *"_ivl_4", 11 0, L_0x6343f101e700;  1 drivers
L_0x7bb1f20c0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6343f1008b30_0 .net *"_ivl_7", 1 0, L_0x7bb1f20c0060;  1 drivers
v0x6343f1008c10_0 .net "instruction", 31 0, L_0x6343f0fcc330;  alias, 1 drivers
v0x6343f1008d20 .array "memory", 1023 0, 31 0;
v0x6343f1008dc0_0 .net "read_address", 31 0, v0x6343f10090e0_0;  alias, 1 drivers
L_0x6343f101e5c0 .array/port v0x6343f1008d20, L_0x6343f101e700;
L_0x6343f101e660 .part v0x6343f10090e0_0, 2, 10;
L_0x6343f101e700 .concat [ 10 2 0 0], L_0x6343f101e660, L_0x7bb1f20c0060;
S_0x6343f1008f00 .scope module, "pc_module" "PC" 4 107, 21 23 0, S_0x6343f0fd8c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "current_pc";
v0x6343f10090e0_0 .var "addr", 31 0;
v0x6343f10091c0_0 .net "clk", 0 0, v0x6343f100dda0_0;  alias, 1 drivers
v0x6343f1009280_0 .net "current_pc", 31 0, v0x6343f10090e0_0;  alias, 1 drivers
v0x6343f1009380_0 .net "next_pc", 31 0, L_0x6343f101e480;  alias, 1 drivers
v0x6343f1009420_0 .net "reset", 0 0, v0x6343f100e110_0;  alias, 1 drivers
    .scope S_0x6343f1008f00;
T_0 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f1009420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f10090e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6343f1009380_0;
    %assign/vec4 v0x6343f10090e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6343f10086a0;
T_1 ;
    %vpi_call 20 31 "$readmemh", "instructions.mem", v0x6343f1008d20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x6343f1005ea0;
T_2 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f1006840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1006680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1006760_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6343f1006260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1006680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1006760_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6343f1006970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x6343f1006680_0;
    %assign/vec4 v0x6343f1006680_0, 0;
    %load/vec4 v0x6343f1006760_0;
    %assign/vec4 v0x6343f1006760_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x6343f10064b0_0;
    %assign/vec4 v0x6343f1006680_0, 0;
    %load/vec4 v0x6343f10065a0_0;
    %assign/vec4 v0x6343f1006760_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6343f1001f70;
T_3 ;
    %wait E_0x6343f1002170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f10023a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f10024a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f1002800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %load/vec4 v0x6343f10028d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10023a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6343f1002800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6343f1002800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10024a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6343f1002800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10024a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f1002970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f10022d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f1002800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f10021f0_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x6343f1002fa0;
T_4 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f1004360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6343f1003e90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6343f1003e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6343f1003e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6343f10042a0, 0, 4;
    %load/vec4 v0x6343f1003e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6343f1003e90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6343f10044f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x6343f1004590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6343f1004400_0;
    %load/vec4 v0x6343f1004590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6343f10042a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6343f1002b00;
T_5 ;
    %wait E_0x6343f1002cf0;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x6343f1002e80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x6343f1002d70_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6343f0ffe7c0;
T_6 ;
    %wait E_0x6343f0ffe9a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f0ffeda0_0, 0, 1;
    %load/vec4 v0x6343f0ffea30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0x6343f0ffeb20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x6343f0ffeb20_0;
    %load/vec4 v0x6343f0ffebf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_6.4, 4;
    %load/vec4 v0x6343f0ffeb20_0;
    %load/vec4 v0x6343f0ffecc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f0ffeda0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x6343f0ffef50;
T_7 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f1001530_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x6343f1000400_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fffb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fffac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fff7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fff840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6343f0fffe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fff930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fffa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0fff700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6343f0fff5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f10000f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1000190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f0fffdf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f1000260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f1000330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f0ffff30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f1000000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6343f0fffc60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6343f0fffd00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6343f10009a0_0;
    %assign/vec4 v0x6343f0fffb90_0, 0;
    %load/vec4 v0x6343f10008e0_0;
    %assign/vec4 v0x6343f0fffac0_0, 0;
    %load/vec4 v0x6343f10005e0_0;
    %assign/vec4 v0x6343f0fff7a0_0, 0;
    %load/vec4 v0x6343f10006a0_0;
    %assign/vec4 v0x6343f0fff840_0, 0;
    %load/vec4 v0x6343f1000d00_0;
    %assign/vec4 v0x6343f0fffe90_0, 0;
    %load/vec4 v0x6343f1000760_0;
    %assign/vec4 v0x6343f0fff930_0, 0;
    %load/vec4 v0x6343f1000820_0;
    %assign/vec4 v0x6343f0fffa20_0, 0;
    %load/vec4 v0x6343f1000540_0;
    %assign/vec4 v0x6343f0fff700_0, 0;
    %load/vec4 v0x6343f10004a0_0;
    %assign/vec4 v0x6343f0fff5f0_0, 0;
    %load/vec4 v0x6343f10011b0_0;
    %assign/vec4 v0x6343f10000f0_0, 0;
    %load/vec4 v0x6343f1001290_0;
    %assign/vec4 v0x6343f1000190_0, 0;
    %load/vec4 v0x6343f1000c20_0;
    %assign/vec4 v0x6343f0fffdf0_0, 0;
    %load/vec4 v0x6343f1001370_0;
    %assign/vec4 v0x6343f1000260_0, 0;
    %load/vec4 v0x6343f1001460_0;
    %assign/vec4 v0x6343f1000330_0, 0;
    %load/vec4 v0x6343f1000de0_0;
    %assign/vec4 v0x6343f0ffff30_0, 0;
    %load/vec4 v0x6343f10010d0_0;
    %assign/vec4 v0x6343f1000000_0, 0;
    %load/vec4 v0x6343f1000a60_0;
    %assign/vec4 v0x6343f0fffc60_0, 0;
    %load/vec4 v0x6343f1000b40_0;
    %assign/vec4 v0x6343f0fffd00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6343f0ffdba0;
T_8 ;
    %wait E_0x6343f0ffdf30;
    %load/vec4 v0x6343f0ffe350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v0x6343f0ffe440_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x6343f0ffe440_0;
    %load/vec4 v0x6343f0ffdfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6343f0ffe180_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6343f0ffe510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.7, 10;
    %load/vec4 v0x6343f0ffe5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x6343f0ffe5b0_0;
    %load/vec4 v0x6343f0ffdfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6343f0ffe180_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f0ffe180_0, 0, 2;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x6343f0ffdba0;
T_9 ;
    %wait E_0x6343f0ffdea0;
    %load/vec4 v0x6343f0ffe350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0x6343f0ffe440_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x6343f0ffe440_0;
    %load/vec4 v0x6343f0ffe0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6343f0ffe280_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6343f0ffe510_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.7, 10;
    %load/vec4 v0x6343f0ffe5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x6343f0ffe5b0_0;
    %load/vec4 v0x6343f0ffe0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6343f0ffe280_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6343f0ffe280_0, 0, 2;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x6343f0fe6b70;
T_10 ;
    %wait E_0x6343f0ffb070;
    %load/vec4 v0x6343f0ffb0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x6343f0ffb2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x6343f0ffb2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.13 ;
    %load/vec4 v0x6343f0ffb0d0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.25, 4;
    %load/vec4 v0x6343f0ffb390_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
T_10.24 ;
    %jmp T_10.22;
T_10.14 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.15 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.16 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.17 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.18 ;
    %load/vec4 v0x6343f0ffb390_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.26, 4;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
T_10.27 ;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x6343f0ffb2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.28 ;
    %load/vec4 v0x6343f0ffb0d0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.40, 4;
    %load/vec4 v0x6343f0ffb390_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
T_10.39 ;
    %jmp T_10.37;
T_10.29 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.30 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.31 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.32 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.33 ;
    %load/vec4 v0x6343f0ffb390_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.41, 4;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.42;
T_10.41 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
T_10.42 ;
    %jmp T_10.37;
T_10.34 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.35 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6343f0ffb1d0_0, 0, 5;
    %jmp T_10.37;
T_10.37 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x6343f0fb94c0;
T_11 ;
    %wait E_0x6343f0ffa940;
    %load/vec4 v0x6343f0ffaba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %add;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %sub;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %xor;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %or;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x6343f0ffaac0_0;
    %load/vec4 v0x6343f0ffac90_0;
    %and;
    %store/vec4 v0x6343f0ffad70_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x6343f0fd9b90;
T_12 ;
    %wait E_0x6343f0ffa820;
    %load/vec4 v0x6343f0ffcc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x6343f0ffc900_0;
    %store/vec4 v0x6343f0ffce20_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x6343f0ffc900_0;
    %store/vec4 v0x6343f0ffce20_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x6343f0ffd320_0;
    %store/vec4 v0x6343f0ffce20_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x6343f0ffd6d0_0;
    %store/vec4 v0x6343f0ffce20_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x6343f0fd9b90;
T_13 ;
    %wait E_0x6343f0fe9c20;
    %load/vec4 v0x6343f0ffcd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x6343f0ffc9e0_0;
    %store/vec4 v0x6343f0ffcf00_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x6343f0ffc9e0_0;
    %store/vec4 v0x6343f0ffcf00_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x6343f0ffd320_0;
    %store/vec4 v0x6343f0ffcf00_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x6343f0ffd6d0_0;
    %store/vec4 v0x6343f0ffcf00_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x6343f0fd9b90;
T_14 ;
    %wait E_0x6343f0f01250;
    %load/vec4 v0x6343f0ffc660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0x6343f0ffce20_0;
    %store/vec4 v0x6343f0ffcac0_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x6343f0ffce20_0;
    %store/vec4 v0x6343f0ffcac0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x6343f0ffc740_0;
    %subi 4, 0, 32;
    %store/vec4 v0x6343f0ffcac0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6343f0ffcac0_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x6343f0fd9b90;
T_15 ;
    %wait E_0x6343f0f7a200;
    %load/vec4 v0x6343f0ffbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x6343f0ffc3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0x6343f0ffd770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x6343f0ffd770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x6343f0ffbae0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x6343f0ffbae0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x6343f0ffbae0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x6343f0ffbae0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
T_15.1 ;
    %load/vec4 v0x6343f0ffc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f0ffbc60_0, 0, 1;
T_15.10 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x6343f0fd97e0;
T_16 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f0ffa120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0ff9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0ff9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0ff9aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0ff9a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f0ff9e00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f0ff9ee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f0ff9d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f0ff9c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f0ff9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f0ffa080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f0ff9d40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6343f0ff9420_0;
    %assign/vec4 v0x6343f0ff9be0_0, 0;
    %load/vec4 v0x6343f0ff9360_0;
    %assign/vec4 v0x6343f0ff9b40_0, 0;
    %load/vec4 v0x6343f0ff92c0_0;
    %assign/vec4 v0x6343f0ff9aa0_0, 0;
    %load/vec4 v0x6343f0ff9220_0;
    %assign/vec4 v0x6343f0ff9a00_0, 0;
    %load/vec4 v0x6343f0ff96a0_0;
    %assign/vec4 v0x6343f0ff9e00_0, 0;
    %load/vec4 v0x6343f0ff9780_0;
    %assign/vec4 v0x6343f0ff9ee0_0, 0;
    %load/vec4 v0x6343f0ff95c0_0;
    %assign/vec4 v0x6343f0ff9d40_0, 0;
    %load/vec4 v0x6343f0ff94e0_0;
    %assign/vec4 v0x6343f0ff9c80_0, 0;
    %load/vec4 v0x6343f0ff9860_0;
    %assign/vec4 v0x6343f0ff9fc0_0, 0;
    %load/vec4 v0x6343f0ff9940_0;
    %assign/vec4 v0x6343f0ffa080_0, 0;
    %load/vec4 v0x6343f0ff95c0_0;
    %assign/vec4 v0x6343f0ff9d40_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x6343f0fd9460;
T_17 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f0ff8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6343f0ff8960_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x6343f0ff8960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6343f0ff8960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6343f0ff8a40, 0, 4;
    %load/vec4 v0x6343f0ff8960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6343f0ff8960_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6343f0fe53d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6343f0ff8d80_0;
    %load/vec4 v0x6343f0ff8ca0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6343f0ff8a40, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x6343f0fd9460;
T_18 ;
    %delay 30000, 0;
    %vpi_func 5 33 "$test$plusargs" 32, "debug_mem" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 5 34 "$readmemh", "data.mem", v0x6343f0ff8a40 {0 0 0};
    %vpi_call 5 35 "$display", "DEBUG: Memory[0] is %h", &A<v0x6343f0ff8a40, 0> {0 0 0};
    %vpi_call 5 36 "$display", "DEBUG: Memory[1] is %h", &A<v0x6343f0ff8a40, 1> {0 0 0};
T_18.0 ;
    %end;
    .thread T_18;
    .scope S_0x6343f1006af0;
T_19 ;
    %wait E_0x6343f0f79d80;
    %load/vec4 v0x6343f10072e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f1007420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6343f1007380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f10076d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6343f1007550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6343f1007610_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6343f1006fc0_0;
    %assign/vec4 v0x6343f1007420_0, 0;
    %load/vec4 v0x6343f1006f00_0;
    %assign/vec4 v0x6343f1007380_0, 0;
    %load/vec4 v0x6343f1007240_0;
    %assign/vec4 v0x6343f10076d0_0, 0;
    %load/vec4 v0x6343f1007060_0;
    %assign/vec4 v0x6343f1007550_0, 0;
    %load/vec4 v0x6343f1007100_0;
    %assign/vec4 v0x6343f1007610_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x6343f0fd8870;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f100dda0_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6343f100dda0_0;
    %inv;
    %store/vec4 v0x6343f100dda0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x6343f0fd8870;
T_21 ;
    %vpi_func 3 21 "$value$plusargs" 32, "begin_signature=%h", v0x6343f100dcc0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 3 21 "$finish" {0 0 0};
T_21.0 ;
    %vpi_func 3 22 "$value$plusargs" 32, "end_signature=%h", v0x6343f100de60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 3 22 "$finish" {0 0 0};
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6343f100e110_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6343f100e110_0, 0, 1;
    %delay 500000000, 0;
    %delay 10000, 0;
    %vpi_func 3 30 "$fopen" 32, "signature.output", "w" {0 0 0};
    %store/vec4 v0x6343f100df00_0, 0, 32;
    %load/vec4 v0x6343f100dcc0_0;
    %store/vec4 v0x6343f100dfe0_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x6343f100dfe0_0;
    %load/vec4 v0x6343f100de60_0;
    %cmp/u;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x6343f100dfe0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4/s 4;
    %load/vec4a v0x6343f0ff8a40, 4;
    %store/vec4 v0x6343f100e1b0_0, 0, 32;
    %vpi_call 3 34 "$fdisplay", v0x6343f100df00_0, "%h", v0x6343f100e1b0_0 {0 0 0};
    %load/vec4 v0x6343f100dfe0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call 3 35 "$display", "TB_DUMP: Addr %h (Index %d) = %h", v0x6343f100dfe0_0, S<0,vec4,s32>, v0x6343f100e1b0_0 {1 0 0};
    %load/vec4 v0x6343f100dfe0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6343f100dfe0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call 3 37 "$fclose", v0x6343f100df00_0 {0 0 0};
    %vpi_call 3 38 "$display", "Signature dumped. Simulation finished." {0 0 0};
    %vpi_call 3 39 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "./hdl/fetch_stage.v";
    "./compliance/tb_riscof.v";
    "./hdl/risc_v_top.v";
    "./hdl/data_memory.v";
    "./hdl/ex_mem_register.v";
    "./hdl/execute_stage.v";
    "./hdl/alu.v";
    "./hdl/alu_control.v";
    "./hdl/forwarding_unit.v";
    "./hdl/hazard_detection_unit.v";
    "./hdl/id_ex_register.v";
    "./hdl/decode_stage.v";
    "./hdl/control_unit.v";
    "./hdl/immediate_generator.v";
    "./hdl/register_file.v";
    "./hdl/if_id_register.v";
    "./hdl/mem_wb_register.v";
    "./hdl/write_back_stage.v";
    "./hdl/instruction_memory.v";
    "./hdl/PC.v";
