<root><simulation><result_generated_time />2023-11-08 22:09:37<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 2048, 'I': 720000, 'O': 1440000}<total_data_reuse />{'W': 22500, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [900, 1, 1], 'O': [900, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 30)], [('OY', 30)]], [], [], []]<I />[[], [[('OX', 30)], [('OY', 30)]], [], []]<O />[[], [[('OX', 30)], [('OY', 30)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 16)], [('C', 2), ('C', 16), ('OX', 5), ('OY', 5)], []]<I />[[('K', 4), ('K', 16)], [('C', 2), ('C', 16), ('OX', 5), ('OY', 5)], []]<O />[[('K', 4), ('K', 16), ('C', 2), ('C', 16)], [('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [900.0, 1, 25, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [1.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [512, 11520000, 11520000], 'O_partial': [512, 0, 0], 'O_final': [0, 11520000, 11520000]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.02, 0.17, 0.0], 'O': [1.0, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.52, 0.0], 'I': [0.02, 0.52, 0.0], 'O': [1.0, 0.52, 0.0]}<effective_mem_size_bit />{'W': [128, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [512, 2304000, 11520000], 'O_partial': [512, 0, 0], 'O_final': [0, 2304000, 11520000]}<total_unit_count />{'W': [900, 1, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 900, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 900, 1, 1]}<duplicate_unit_count />{'W': [900.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[51200, 51200], [51200, 2048], [2048, 0]]<I />[[720000, 720000], [720000, 720000], [720000, 0]]<O />[[(44640000, 46080000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(44640000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6400, 6400], [800, 32], [8, 0]]<I />[[90000, 90000], [11250, 11250], [2812, 0]]<O />[[(5580000, 5760000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([5580000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />6348800</mac_count></basic_info><energy><total_energy />101070447.0<mem_energy_breakdown><W />[4.5, 87.2, 10.7]<I />[63.1, 2229.6, 3745.8]<O />[4035.4, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />317440.0<total />101048320.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5396<utilization_without_data_loading />0.6241<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.614<mac_utilize_temporal_without_data_loading />0.7101</mac_array_utilization><latency><latency_cycle_with_data_loading />83390<latency_cycle_without_data_loading />72100<ideal_computing_cycle />51200<data_loading><load_cycle_total />11290<load_cycle_individual />{'W': [8, 32, 0], 'I': [15, 11250, 0]}<load_cycle_combined />{'W': 32, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />20900<mem_stall_cycle_individual />{'W': [[-51199], [-44744, -50337], [-51200, -51200]], 'I': [[-51199], [-51136, -39950], [-51200, -51200]], 'O': [[-51200], [-1400, 20900], [-28700, -45575]]}<mem_stall_cycle_shared />{'W': [[-51199], [-44744, 0], [0, 0]], 'I': [[-51199], [-51136, 0], [0, 0]], 'O': [[-51200], [-1400, 20900], [-28700, -45575]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [512, 11520000, 11520000], 'O_partial': [512, 0, 0], 'O_final': [0, 11520000, 11520000]}<data_size_each_level_total />{'W': [512, 16384, 16384], 'I': [7200, 5760000, 5760000], 'O': [460800, 11520000, 11520000]}<loop_cycles_each_level />{'W': [64, 51200, 51200], 'I': [64, 51200, 51200], 'O': [2048, 51200, 51200]}<top_ir_loop_size />{'W': [1, 25, 1], 'I': [64, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.1], [112.5, 112.5], [112.5, 112.5]], 'O': [[8.0, 0.2], [225.0, 225.0], [225.0, 225.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0.3]], 'I': [[8.0, 8.0], [7200.0, 112.5], [112.5, 112.5]], 'O': [[8.0, 8.0], [7200.0, 225.0], [225.0, 225.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 0.3], [0.3, 0]], 'I': [[8.0, 0.1], [112.5, 112.5], [112.5, 0]], 'O': [[8.0, 8.0], [7200.0, 225.0], [225.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [345.5, 7312.8], [112.8, 225.0]], 'I': [[8.0, 0.1], [345.5, 7312.8], [112.8, 225.0]], 'O': [[8.0, 8.0], [345.5, 7312.8], [112.8, 225.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 51200], [64, 64, 800], [51200, 51200, 1]], 'I': [[1, 1, 51200], [64, 64, 800], [51200, 51200, 1]], 'O': [[1, 1, 51200], [64, 2048, 25], [51200, 51200, 1]]}<trans_time_real />{'W': [[0, 1, 51200], [[8, 64, 800], [1, 64, 800]], [[32, 51200, 1], [8, 51200, 1]]], 'I': [[0, 1, 51200], [[0, 64, 800], [14, 64, 800]], [[11250, 51200, 1], [2812, 51200, 1]]], 'O': [[0, 1, 51200], [[8, 2048, 25], [900, 2048, 25]], [[22500, 51200, 1], [5625, 51200, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-51168, -51192]], 'I': [[-1], [-64, -50], [-39950, -48388]], 'O': [[-1], [-56, 836], [-28700, -45575]]}<single_stall_count />{'W': [51199, 799, 0], 'I': [51199, 799, 0], 'O': [51200, 25, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6392, 0], 'I': [11186, 0], 'O': [1600, 22500]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [22500, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-33622, -51200], [-49600, -28700]], 1: [[-51200, -51200], [-28700, -51200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>