 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : UART_TX
Version: K-2015.06
Date   : Wed Sep 20 03:17:13 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: DATA_VALID (input port clocked by SysCLK)
  Endpoint: DUT1/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  DATA_VALID (in)                                         0.03      30.03 f
  DUT1/DATA_VALID (TX_FSM_test_1)                         0.00      30.03 f
  DUT1/U13/Y (INVX2M)                                     0.05      30.08 r
  DUT1/U12/Y (OAI21BX1M)                                  0.13      30.21 f
  DUT1/U17/Y (AOI31X2M)                                   0.17      30.38 r
  DUT1/U16/Y (INVX2M)                                     0.05      30.43 f
  DUT1/current_state_reg_1_/D (SDFFRX1M)                  0.00      30.43 f
  data arrival time                                                 30.43

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT1/current_state_reg_1_/CK (SDFFRX1M)                 0.00      99.75 r
  library setup time                                     -0.41      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -30.43
  --------------------------------------------------------------------------
  slack (MET)                                                       68.91


  Startpoint: PAR_TYP (input port clocked by SysCLK)
  Endpoint: DUT2/MUX_OUT_reg
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  PAR_TYP (in)                                            0.02      30.02 f
  DUT0/PAR_TYP (Serializer_parityCalc_test_1)             0.00      30.02 f
  DUT0/U22/Y (XOR3XLM)                                    0.23      30.25 r
  DUT0/par_bit (Serializer_parityCalc_test_1)             0.00      30.25 r
  DUT2/par_bit (TX_MUX_test_1)                            0.00      30.25 r
  DUT2/U10/Y (AOI22X1M)                                   0.09      30.33 f
  DUT2/U8/Y (OAI2B2X1M)                                   0.15      30.48 r
  DUT2/MUX_OUT_reg/D (SDFFSHQX8M)                         0.00      30.48 r
  data arrival time                                                 30.48

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT2/MUX_OUT_reg/CK (SDFFSHQX8M)                        0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                -30.48
  --------------------------------------------------------------------------
  slack (MET)                                                       68.92


  Startpoint: P_DATA[0] (input port clocked by SysCLK)
  Endpoint: DUT0/registers_reg_0_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_DATA[0] (in)                                          0.01      30.01 f
  DUT0/P_DATA[0] (Serializer_parityCalc_test_1)           0.00      30.01 f
  DUT0/U32/Y (AO22X1M)                                    0.36      30.37 f
  DUT0/registers_reg_0_/D (SDFFRQX2M)                     0.00      30.37 f
  data arrival time                                                 30.37

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/registers_reg_0_/CK (SDFFRQX2M)                    0.00      99.75 r
  library setup time                                     -0.40      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -30.37
  --------------------------------------------------------------------------
  slack (MET)                                                       68.98


  Startpoint: P_DATA[2] (input port clocked by SysCLK)
  Endpoint: DUT0/registers_reg_2_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_DATA[2] (in)                                          0.01      30.01 f
  DUT0/P_DATA[2] (Serializer_parityCalc_test_1)           0.00      30.01 f
  DUT0/U31/Y (AO22X1M)                                    0.36      30.37 f
  DUT0/registers_reg_2_/D (SDFFRQX2M)                     0.00      30.37 f
  data arrival time                                                 30.37

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/registers_reg_2_/CK (SDFFRQX2M)                    0.00      99.75 r
  library setup time                                     -0.40      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -30.37
  --------------------------------------------------------------------------
  slack (MET)                                                       68.98


  Startpoint: P_DATA[1] (input port clocked by SysCLK)
  Endpoint: DUT0/registers_reg_1_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   30.00      30.00 f
  P_DATA[1] (in)                                          0.01      30.01 f
  DUT0/P_DATA[1] (Serializer_parityCalc_test_1)           0.00      30.01 f
  DUT0/U27/Y (AO22X1M)                                    0.36      30.37 f
  DUT0/registers_reg_1_/D (SDFFRQX2M)                     0.00      30.37 f
  data arrival time                                                 30.37

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/registers_reg_1_/CK (SDFFRQX2M)                    0.00      99.75 r
  library setup time                                     -0.40      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -30.37
  --------------------------------------------------------------------------
  slack (MET)                                                       68.98


  Startpoint: DUT1/BUSY_reg
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: BUSY (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SysCLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT1/BUSY_reg/CK (SDFFRHQX8M)            0.00       0.00 r
  DUT1/BUSY_reg/Q (SDFFRHQX8M)             1.08       1.08 r
  DUT1/BUSY (TX_FSM_test_1)                0.00       1.08 r
  BUSY (out)                               0.00       1.08 r
  data arrival time                                   1.08

  clock SysCLK (rise edge)               100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                        68.67


  Startpoint: DUT2/MUX_OUT_reg
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: TX_OUT (output port clocked by SysCLK)
  Path Group: REGOUT
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SysCLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT2/MUX_OUT_reg/CK (SDFFSHQX8M)         0.00       0.00 r
  DUT2/MUX_OUT_reg/Q (SDFFSHQX8M)          0.96       0.96 r
  DUT2/MUX_OUT (TX_MUX_test_1)             0.00       0.96 r
  TX_OUT (out)                             0.00       0.96 r
  data arrival time                                   0.96

  clock SysCLK (rise edge)               100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -30.00      69.75
  data required time                                 69.75
  -----------------------------------------------------------
  data required time                                 69.75
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                        68.79


  Startpoint: DUT1/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: DUT0/ser_data_reg
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT1/current_state_reg_2_/CK (SDFFRX1M)                 0.00       0.00 r
  DUT1/current_state_reg_2_/Q (SDFFRX1M)                  0.49       0.49 f
  DUT1/U19/Y (AND2X2M)                                    0.20       0.69 f
  DUT1/U10/Y (NOR2X2M)                                    0.11       0.81 r
  DUT1/ser_en (TX_FSM_test_1)                             0.00       0.81 r
  DUT0/ser_en (Serializer_parityCalc_test_1)              0.00       0.81 r
  DUT0/U18/Y (BUFX2M)                                     0.20       1.00 r
  DUT0/U17/Y (INVX2M)                                     0.12       1.12 f
  DUT0/U35/Y (NOR2X2M)                                    0.25       1.37 r
  DUT0/U21/Y (INVX2M)                                     0.09       1.46 f
  DUT0/U43/Y (AO22X1M)                                    0.40       1.86 f
  DUT0/ser_data_reg/D (SDFFRQX2M)                         0.00       1.86 f
  data arrival time                                                  1.86

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/ser_data_reg/CK (SDFFRQX2M)                        0.00      99.75 r
  library setup time                                     -0.40      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                       97.49


  Startpoint: DUT1/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: DUT0/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT1/current_state_reg_2_/CK (SDFFRX1M)                 0.00       0.00 r
  DUT1/current_state_reg_2_/Q (SDFFRX1M)                  0.49       0.49 f
  DUT1/U19/Y (AND2X2M)                                    0.20       0.69 f
  DUT1/U10/Y (NOR2X2M)                                    0.11       0.81 r
  DUT1/ser_en (TX_FSM_test_1)                             0.00       0.81 r
  DUT0/ser_en (Serializer_parityCalc_test_1)              0.00       0.81 r
  DUT0/U18/Y (BUFX2M)                                     0.20       1.00 r
  DUT0/U17/Y (INVX2M)                                     0.12       1.12 f
  DUT0/U35/Y (NOR2X2M)                                    0.25       1.37 r
  DUT0/U20/Y (AOI21X2M)                                   0.12       1.50 f
  DUT0/U38/Y (AOI21BX2M)                                  0.17       1.67 f
  DUT0/U37/Y (OAI22X1M)                                   0.16       1.83 r
  DUT0/counter_reg_2_/D (SDFFRQX2M)                       0.00       1.83 r
  data arrival time                                                  1.83

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/counter_reg_2_/CK (SDFFRQX2M)                      0.00      99.75 r
  library setup time                                     -0.29      99.46
  data required time                                                99.46
  --------------------------------------------------------------------------
  data required time                                                99.46
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                       97.63


  Startpoint: DUT1/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: DUT0/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT1/current_state_reg_2_/CK (SDFFRX1M)                 0.00       0.00 r
  DUT1/current_state_reg_2_/Q (SDFFRX1M)                  0.49       0.49 f
  DUT1/U19/Y (AND2X2M)                                    0.20       0.69 f
  DUT1/U10/Y (NOR2X2M)                                    0.11       0.81 r
  DUT1/ser_en (TX_FSM_test_1)                             0.00       0.81 r
  DUT0/ser_en (Serializer_parityCalc_test_1)              0.00       0.81 r
  DUT0/U18/Y (BUFX2M)                                     0.20       1.00 r
  DUT0/U17/Y (INVX2M)                                     0.12       1.12 f
  DUT0/U35/Y (NOR2X2M)                                    0.25       1.37 r
  DUT0/U21/Y (INVX2M)                                     0.09       1.46 f
  DUT0/U34/Y (OAI32X1M)                                   0.28       1.75 r
  DUT0/counter_reg_1_/D (SDFFRQX2M)                       0.00       1.75 r
  data arrival time                                                  1.75

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/counter_reg_1_/CK (SDFFRQX2M)                      0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                       97.69


  Startpoint: DUT1/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: DUT0/ser_done_reg
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT1/current_state_reg_2_/CK (SDFFRX1M)                 0.00       0.00 r
  DUT1/current_state_reg_2_/Q (SDFFRX1M)                  0.49       0.49 f
  DUT1/U19/Y (AND2X2M)                                    0.20       0.69 f
  DUT1/U10/Y (NOR2X2M)                                    0.11       0.81 r
  DUT1/ser_en (TX_FSM_test_1)                             0.00       0.81 r
  DUT0/ser_en (Serializer_parityCalc_test_1)              0.00       0.81 r
  DUT0/U18/Y (BUFX2M)                                     0.20       1.00 r
  DUT0/U17/Y (INVX2M)                                     0.12       1.12 f
  DUT0/U35/Y (NOR2X2M)                                    0.25       1.37 r
  DUT0/U42/Y (NAND3X2M)                                   0.14       1.51 f
  DUT0/U19/Y (OAI22X1M)                                   0.19       1.71 r
  DUT0/ser_done_reg/D (SDFFRQX2M)                         0.00       1.71 r
  data arrival time                                                  1.71

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT0/ser_done_reg/CK (SDFFRQX2M)                        0.00      99.75 r
  library setup time                                     -0.29      99.46
  data required time                                                99.46
  --------------------------------------------------------------------------
  data required time                                                99.46
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                       97.75


  Startpoint: DUT0/registers_reg_6_
              (rising edge-triggered flip-flop clocked by SysCLK)
  Endpoint: DUT2/MUX_OUT_reg
            (rising edge-triggered flip-flop clocked by SysCLK)
  Path Group: SysCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SysCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT0/registers_reg_6_/CK (SDFFRQX2M)                    0.00       0.00 r
  DUT0/registers_reg_6_/Q (SDFFRQX2M)                     0.40       0.40 r
  DUT0/U44/Y (CLKXOR2X2M)                                 0.31       0.71 f
  DUT0/U24/Y (XOR3XLM)                                    0.24       0.96 r
  DUT0/U22/Y (XOR3XLM)                                    0.46       1.41 r
  DUT0/par_bit (Serializer_parityCalc_test_1)             0.00       1.41 r
  DUT2/par_bit (TX_MUX_test_1)                            0.00       1.41 r
  DUT2/U10/Y (AOI22X1M)                                   0.09       1.50 f
  DUT2/U8/Y (OAI2B2X1M)                                   0.15       1.65 r
  DUT2/MUX_OUT_reg/D (SDFFSHQX8M)                         0.00       1.65 r
  data arrival time                                                  1.65

  clock SysCLK (rise edge)                              100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  DUT2/MUX_OUT_reg/CK (SDFFSHQX8M)                        0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                       97.76


1
