#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 24 02:45:00 2022
# Process ID: 10500
# Current directory: C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.runs/captura_frame_Image_Visualization_0_0_synth_1
# Command line: vivado.exe -log captura_frame_Image_Visualization_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source captura_frame_Image_Visualization_0_0.tcl
# Log file: C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.runs/captura_frame_Image_Visualization_0_0_synth_1/captura_frame_Image_Visualization_0_0.vds
# Journal file: C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.runs/captura_frame_Image_Visualization_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source captura_frame_Image_Visualization_0_0.tcl -notrace
Command: synth_design -top captura_frame_Image_Visualization_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'captura_frame_Image_Visualization_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 809.203 ; gain = 177.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'captura_frame_Image_Visualization_0_0' [c:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/bd/captura_frame/ip/captura_frame_Image_Visualization_0_0/synth/captura_frame_Image_Visualization_0_0.vhd:88]
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Image_Visualization' declared at 'C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization.vhd:5' bound to instance 'U0' of component 'Image_Visualization' [c:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/bd/captura_frame/ip/captura_frame_Image_Visualization_0_0/synth/captura_frame_Image_Visualization_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Image_Visualization' [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization.vhd:56]
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Image_Visualization_S00_AXI' declared at 'C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:5' bound to instance 'Image_Visualization_S00_AXI_inst' of component 'Image_Visualization_S00_AXI' [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Image_Visualization_S00_AXI' [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:93]
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
INFO: [Synth 8-3491] module 'rams_tdp_rf_rf' declared at 'C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/rams_tdp_rf_rf.vhd:16' bound to instance 'bram_inst' of component 'rams_tdp_rf_rf' [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:166]
INFO: [Synth 8-638] synthesizing module 'rams_tdp_rf_rf' [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/rams_tdp_rf_rf.vhd:40]
	Parameter pixel_size bound to: 9 - type: integer 
	Parameter addr_size bound to: 17 - type: integer 
	Parameter mem_size bound to: 131072 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_tdp_rf_rf' (1#1) [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/rams_tdp_rf_rf.vhd:40]
WARNING: [Synth 8-614] signal 'dob_ok' is read in the process but is not in the sensitivity list [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:424]
WARNING: [Synth 8-614] signal 'dob' is read in the process but is not in the sensitivity list [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'Image_Visualization_S00_AXI' (2#1) [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'Image_Visualization' (3#1) [C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/new/Image_Visualization.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'captura_frame_Image_Visualization_0_0' (4#1) [c:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.srcs/sources_1/bd/captura_frame/ip/captura_frame_Image_Visualization_0_0/synth/captura_frame_Image_Visualization_0_0.vhd:88]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Image_Visualization_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 891.926 ; gain = 259.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 891.926 ; gain = 259.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 891.926 ; gain = 259.859
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 995.016 ; gain = 1.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "rams_tdp_rf_rf:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	            1152K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rams_tdp_rf_rf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	            1152K Bit         RAMs := 1     
Module Image_Visualization_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design captura_frame_Image_Visualization_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3971] The signal "captura_frame_Image_Visualization_0_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__8' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__9' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__10' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__11' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__12' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__13' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__14' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__15' (FDE) to 'Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__16'
INFO: [Synth 8-3886] merging instance 'U0/Image_Visualization_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Image_Visualization_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Image_Visualization_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Image_Visualization_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Image_Visualization_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Image_Visualization_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__0) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__1) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__2) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__3) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__4) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__5) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__6) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_mux_sel__7) is unused and will be removed from module captura_frame_Image_Visualization_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rams_tdp_rf_rf: | RAM_reg    | 128 K x 9(READ_FIRST)  | W | R | 128 K x 9(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Image_Visualization_S00_AXI_insti_0/U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rams_tdp_rf_rf: | RAM_reg    | 128 K x 9(READ_FIRST)  | W | R | 128 K x 9(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Image_Visualization_S00_AXI_inst/bram_inst/RAM_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 995.016 ; gain = 362.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_2 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_113 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_111 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [0] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [1] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [2] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [3] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [4] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [5] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [6] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [7] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [8] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [9] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [10] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [11] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [12] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [13] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [14] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/Image_Visualization_S00_AXI_inst/slv_reg1 [15] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |    37|
|3     |LUT3       |    11|
|4     |LUT4       |     7|
|5     |LUT5       |    40|
|6     |LUT6       |    37|
|7     |RAMB36E1   |    18|
|8     |RAMB36E1_1 |    18|
|9     |FDRE       |   224|
|10    |FDSE       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   397|
|2     |  U0                                 |Image_Visualization         |   397|
|3     |    Image_Visualization_S00_AXI_inst |Image_Visualization_S00_AXI |   397|
|4     |      bram_inst                      |rams_tdp_rf_rf              |    76|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.734 ; gain = 267.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.734 ; gain = 370.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 1016.160 ; gain = 633.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.runs/captura_frame_Image_Visualization_0_0_synth_1/captura_frame_Image_Visualization_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dougl/Desktop/TESTES_CAM_ZYBO/CAPTURE_FRAME/captura_frame/captura_frame.runs/captura_frame_Image_Visualization_0_0_synth_1/captura_frame_Image_Visualization_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file captura_frame_Image_Visualization_0_0_utilization_synth.rpt -pb captura_frame_Image_Visualization_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 02:46:18 2022...
