// Seed: 3232364979
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    $signed(92);
    ;
    begin : LABEL_1
      if (1) disable id_7;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = -id_2;
  wire id_10;
  final $unsigned(2);
  ;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_9,
      id_9,
      id_1
  );
  logic id_11;
  ;
  wire [1 : 1] id_12;
endmodule
