//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0
// _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared has been demoted
// _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E8red_buf1 has been demoted

.visible .entry Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0(
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_0,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_1,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_2,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_3,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_4
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<20>;
	// demoted variable
	.shared .align 4 .b8 _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E8red_buf1[1024];

	ld.param.u64 	%rd1, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0_param_4];
	mov.u32 	%r1, %tid.x;
	and.b32  	%r8, %r1, 31;
	shr.s32 	%r9, %r1, 31;
	shr.u32 	%r10, %r9, 27;
	add.s32 	%r11, %r1, %r10;
	shr.s32 	%r12, %r11, 5;
	shl.b32 	%r13, %r12, 2;
	mov.u32 	%r14, _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared;
	add.s32 	%r2, %r14, %r13;
	setp.ne.s32	%p2, %r8, 0;
	@%p2 bra 	BB0_2;

	mov.u32 	%r15, 0;
	st.shared.u32 	[%r2], %r15;

BB0_2:
	mov.u32 	%r3, %ctaid.y;
	shl.b32 	%r16, %r3, 8;
	add.s32 	%r4, %r16, %r1;
	mov.f32 	%f3, 0f3FA00000;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f3;}

	// inline asm
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r4, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.u16 	%rs3, [%rd8];
	// inline asm
	{mul.f16 %rs2,%rs3,%rs1;
}
	// inline asm
	cvta.to.global.u64 	%rd9, %rd1;
	add.s64 	%rd10, %rd9, %rd7;
	ld.global.nc.u16 	%rs7, [%rd10];
	// inline asm
	{mul.f16 %rs5,%rs2,%rs7;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f4, %rs5;}

	// inline asm
	cvta.to.global.u64 	%rd11, %rd4;
	mul.wide.s32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	st.global.f32 	[%rd13], %f4;
	bar.sync 	0;
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd16, %rd14, %rd12;
	ld.global.nc.f32 	%f5, [%rd16];
	fma.rn.f32 	%f6, %f5, %f4, 0f00000000;
	mov.u32 	%r17, %tid.y;
	mov.u32 	%r18, %ntid.x;
	mad.lo.s32 	%r19, %r17, %r18, %r1;
	and.b32  	%r5, %r19, 31;
	and.b32  	%r6, %r19, -32;
	add.s32 	%r20, %r6, %r5;
	shl.b32 	%r21, %r20, 2;
	mov.u32 	%r22, _ZZ67Fused_Mul_Mul_Cast_Mul_ReduceSum_split_13403479211069207177_kernel0E8red_buf1;
	add.s32 	%r7, %r22, %r21;
	st.shared.f32 	[%r7], %f6;
	bar.sync 	0;
	bar.sync 	0;
	ld.shared.f32 	%f7, [%r7];
	mov.b32 	 %r23, %f7;
	mov.u32 	%r24, 2;
	mov.u32 	%r25, 31;
	mov.u32 	%r26, 16;
	mov.u32 	%r27, -1;
	shfl.sync.down.b32 	%r28|%p3, %r23, %r26, %r25, %r27;
	mov.b32 	 %f8, %r28;
	add.f32 	%f9, %f7, %f8;
	mov.b32 	 %r29, %f9;
	mov.u32 	%r30, 8;
	shfl.sync.down.b32 	%r31|%p4, %r29, %r30, %r25, %r27;
	mov.b32 	 %f10, %r31;
	add.f32 	%f11, %f9, %f10;
	mov.b32 	 %r32, %f11;
	mov.u32 	%r33, 4;
	shfl.sync.down.b32 	%r34|%p5, %r32, %r33, %r25, %r27;
	mov.b32 	 %f12, %r34;
	add.f32 	%f13, %f11, %f12;
	mov.b32 	 %r35, %f13;
	shfl.sync.down.b32 	%r36|%p6, %r35, %r24, %r25, %r27;
	mov.b32 	 %f14, %r36;
	add.f32 	%f15, %f13, %f14;
	mov.b32 	 %r37, %f15;
	mov.u32 	%r38, 1;
	shfl.sync.down.b32 	%r39|%p7, %r37, %r38, %r25, %r27;
	mov.b32 	 %f16, %r39;
	add.f32 	%f2, %f15, %f16;
	setp.ne.s32	%p8, %r5, 0;
	@%p8 bra 	BB0_4;

	st.shared.f32 	[%r7], %f2;

BB0_4:
	setp.eq.s32	%p1, %r5, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	shl.b32 	%r40, %r6, 2;
	add.s32 	%r42, %r22, %r40;
	ld.shared.f32 	%f17, [%r42];
	ld.shared.f32 	%f18, [%r2];
	add.f32 	%f19, %f18, %f17;
	st.shared.f32 	[%r2], %f19;

BB0_6:
	bar.sync 	0;
	setp.gt.s32	%p9, %r1, 7;
	@%p9 bra 	BB0_8;

	shl.b32 	%r43, %r1, 2;
	add.s32 	%r45, %r14, %r43;
	ld.shared.f32 	%f20, [%r45];
	shl.b32 	%r46, %r3, 3;
	add.s32 	%r47, %r46, %r1;
	cvta.to.global.u64 	%rd17, %rd5;
	mul.wide.s32 	%rd18, %r47, 4;
	add.s64 	%rd19, %rd17, %rd18;
	st.global.f32 	[%rd19], %f20;

BB0_8:
	bar.sync 	0;
	ret;
}


