// Seed: 3955139168
module module_0 (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri   id_3,
    output uwire id_4,
    output tri0  id_5
);
  always begin
    disable id_7;
  end
  assign id_5 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
    , id_13,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    inout uwire id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  wire id_14;
  xor (id_9, id_8, id_11, id_2, id_0, id_14, id_6, id_10, id_5, id_13, id_3, id_4, id_1);
  module_0(
      id_7, id_9, id_5, id_11, id_5, id_9
  );
endmodule
