<img src="https://capsule-render.vercel.app/api?type=waving&color=0:0f0c29,100:38ef7d&height=250&section=header&text=Muddassir%20Ali%20Siddiqui&fontSize=45&animation=fadeIn&fontColor=ffffff" />

<h3 align="center">⚡ RTL Design and Verification Engineer ⚡</h3>
<p align="center">Exploring the world of <b>RTL Design, FPGA Prototyping, and ASIC Flows</b>. I love bringing silicon ideas to life with <b>SystemVerilog, RISC-V, and FPGA tools</b>.</p>

---

### 🚀 About Me
- 🔭 Working on **RISC-V SoC Design, FPGA Prototyping, and Verification**  
- 🌱 Learning **SystemVerilog | UVM | ASIC Physical Design**  
- 🤝 Open to collaborate on **OpenROAD, RISC-V & EDA toolchain projects**  
- 💬 Ask me about **Verilog, RTL, FPGA, ASIC Flow**  
- 📫 Reach me at **muddassiraliofficial@gmail.com**  

---

### 🌐 Connect With Me
<p align="center">
  <a href="https://linkedin.com/in/muddassiraliofficial"><img src="https://skillicons.dev/icons?i=linkedin" width="50"/></a>
  <a href="mailto:muddassiraliofficial@gmail.com"><img src="https://skillicons.dev/icons?i=gmail" width="50"/></a>
  <a href="https://github.com/muddassir-ali"><img src="https://skillicons.dev/icons?i=github" width="50"/></a>
</p>

---

### 🛠️ Tech Stack
<p align="center">
  <img src="https://skillicons.dev/icons?i=cpp,python,linux,git" />
  <img src="https://img.shields.io/badge/Verilog-%23E34F26.svg?style=for-the-badge&logoColor=white" />
  <img src="https://img.shields.io/badge/SystemVerilog-blue?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Xilinx-FPGA-FF0000?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/OpenROAD-EDA-0f0c29?style=for-the-badge" />
</p>


## 🏆 GitHub Trophies
![](https://github-profile-trophy.vercel.app/?username=alamimran613&theme=radical&no-frame=false&no-bg=false&margin-w=4)

---

### 📊 GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=muddassir-ali&show_icons=true&theme=chartreuse-dark&hide_border=true" height="180"/>
  <img src="https://github-readme-streak-stats.herokuapp.com?user=muddassir-ali&theme=chartreuse-dark&hide_border=true" height="180"/>
</p>

---

### 📈 Activity Graph
[![Muddassir's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=muddassir-ali&theme=github-dark&bg_color=0f0c29&line=38ef7d&point=ffffff&hide_border=true)](https://github.com/muddassir-ali)

---

### 🧠 Quotes That Inspire Me
[![Readme Quotes](https://quotes-github-readme.vercel.app/api?type=vertical&theme=dark&quote=Silicon+never+lies.)](https://github.com/piyushsuthar/github-readme-quotes)

---

### 🐍 Contribution Snake
<p align="center">
  <img src="https://github.com/Platane/snk/raw/output/github-contribution-grid-snake-dark.svg" alt="snake animation"/>
</p>

---

<img src="https://capsule-render.vercel.app/api?type=waving&color=0:38ef7d,100:11998e&height=150&section=footer"/>
