verilog xil_defaultlib --include "../../../../soc.srcs/sources_1/bd/soc/ipshared/85a3" --include "../../../../soc.srcs/sources_1/bd/soc/ipshared/ec67/hdl" \
"../../../bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2_clk_wiz.v" \
"../../../bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2.v" \
"../../../bd/soc/ip/soc_xbar_12/sim/soc_xbar_12.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_controller_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_systolic_array_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_axi_slave_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_input_mem_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_output_mem_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_vir_input_mem_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_weight_mem_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_and_gate_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_axi_master_0_1.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_mux_0_0.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator_mux_1_0.v" \
"../../../bd/soc/ipshared/e5fb/src/controller.v" \
"../../../bd/soc/ipshared/e5fb/src/processing_element.v" \
"../../../bd/soc/ipshared/e5fb/src/systolic_array.v" \
"../../../bd/soc/ipshared/e5fb/src/axi_slave.v" \
"../../../bd/soc/ipshared/e5fb/src/input_mem.v" \
"../../../bd/soc/ipshared/e5fb/src/output_mem.v" \
"../../../bd/soc/ipshared/e5fb/src/vir_input_mem.v" \
"../../../bd/soc/ipshared/e5fb/src/weight_mem.v" \
"../../../bd/soc/ipshared/e5fb/src/and_gate.v" \
"../../../bd/soc/ipshared/e5fb/src/axi-master.v" \
"../../../bd/soc/ipshared/e5fb/src/mux.v" \
"../../../bd/soc/ipshared/e5fb/sim/hardware_accelerator.v" \
"../../../bd/soc/ipshared/e5fb/src/hardware_accelerator_wrapper.v" \
"../../../bd/soc/ip/soc_hardware_accelerator_0_6/sim/soc_hardware_accelerator_0_6.v" \
"../../../bd/soc/ip/soc_xbar_26/sim/soc_xbar_26.v" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_0_bram_7/sim/soc_axi_bram_ctrl_0_bram_7.v" \
"../../../bd/soc/ip/soc_xlconcat_0_0/sim/soc_xlconcat_0_0.v" \
"../../../bd/soc/ip/soc_lmb_bram_2/sim/soc_lmb_bram_2.v" \
"../../../bd/soc/sim/soc.v" \

verilog xil_defaultlib "glbl.v"

nosort
