
---------- Begin Simulation Statistics ----------
final_tick                               2511795591500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222792                       # Simulator instruction rate (inst/s)
host_mem_usage                                4538200                       # Number of bytes of host memory used
host_op_rate                                   405908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5835.04                       # Real time elapsed on the host
host_tick_rate                              162146434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2368493496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.946132                       # Number of seconds simulated
sim_ticks                                946131702000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16355213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32707746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17497436                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233928723                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64816157                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124721386                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59905229                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     250726265                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10023711                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8222113                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       508870762                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      318272219                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17497444                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048700                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21100907                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    763407019                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832255                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1769649750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.247977                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.111519                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1639991271     92.67%     92.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44803477      2.53%     95.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12699258      0.72%     95.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27727548      1.57%     97.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7264079      0.41%     97.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9703888      0.55%     98.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5450648      0.31%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       908674      0.05%     98.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21100907      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1769649750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388440                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417797                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658119                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818560      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029572     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658119     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312829      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832255                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970948                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.569054                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.569054                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1598604361                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1441744852                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79413141                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       151494735                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17544084                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45207072                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         177491168                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20758063                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35480650                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              317660                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         250726265                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103551990                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1759952594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2870476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            987727511                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35088168                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132501                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114766556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74839868                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.521982                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1892263404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.926922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.408309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1617349988     85.47%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11240373      0.59%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18178239      0.96%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13392879      0.71%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19922959      1.05%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24664861      1.30%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6957492      0.37%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       23008825      1.22%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      157547788      8.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1892263404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24500677                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115890001                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.536859                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          291100359                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35480650                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     993032948                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    226602935                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1544842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     60089996                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1200953143                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    255619709                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35228353                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1015879078                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8526275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    120166116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17544084                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    134724145                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11159271                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4017851                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43201                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        57315                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    134944816                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42777167                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        57315                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21577114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2923563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       985584107                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           901828288                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663499                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       653933822                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.476587                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            909294000                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1310826649                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     745070517                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.132117                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.132117                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      7024486      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    743256711     70.71%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22580      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    262015567     24.93%     96.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38788087      3.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1051107431                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          29088409                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027674                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11715144     40.27%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     16607603     57.09%     97.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       765662      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1073171354                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4041659209                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    901828288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1963123557                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1200953143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1051107431                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    762120888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     18092534                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1044570903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1892263404                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.555476                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.468974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1560133347     82.45%     82.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95464905      5.05%     87.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58822759      3.11%     90.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47183909      2.49%     93.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     43048718      2.27%     95.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34116592      1.80%     97.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30325194      1.60%     98.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13627555      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9540425      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1892263404                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.555476                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103552048                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  61                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21662564                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22308483                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    226602935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     60089996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     573473695                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1892263404                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1370994693                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324818                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    106960679                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99943806                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    142778267                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10191070                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3473036688                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1345976723                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1585532800                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166950359                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12146201                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17544084                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    236830452                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1054207976                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1865732743                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       240470098                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2950788117                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2528280495                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31213385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57171588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42666                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      1621951                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48922646                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        1621951                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           16086272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4047843                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12307147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              150                       # Transaction distribution
system.membus.trans_dist::ReadExReq            266334                       # Transaction distribution
system.membus.trans_dist::ReadExResp           266334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16086272                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     49060352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     49060352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49060352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1305628736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1305628736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1305628736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16352756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16352756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16352756                       # Request fanout histogram
system.membus.reqLayer2.occupancy         53260749000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        89197786500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2511795591500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24979889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21346521                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24979889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88384964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88384973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060261824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060262208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5714950                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261967232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36928335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36885596     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42739      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36928335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34819188000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41564891000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3389672                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3389673                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3389672                       # number of overall hits
system.l2.overall_hits::total                 3389673                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22568528                       # number of demand (read+write) misses
system.l2.demand_misses::total               22568530                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22568528                       # number of overall misses
system.l2.overall_misses::total              22568530                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2020108370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2020108556000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       185500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2020108370500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2020108556000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25958200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25958203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25958200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25958203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869418                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869418                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        92750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 89509.974709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89509.974996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        92750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 89509.974709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89509.974996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093029                       # number of writebacks
system.l2.writebacks::total                   4093029                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22568528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22568530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22568528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22568530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       165500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1794423090500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1794423256000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       165500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1794423090500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1794423256000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869418                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        82750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79509.974709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79509.974996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        82750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79509.974709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79509.974996                       # average overall mshr miss latency
system.l2.replacements                        4093032                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233391                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18475542                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18475542                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469640                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469640                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785542                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785542                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785542                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785542                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62483110000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62483110000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16505.723619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16505.723619                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307673                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  27373887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27373887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88970.715662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88970.715662                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24297157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24297157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 78970.715662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78970.715662                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2719031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2719032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22260855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22260857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       185500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1992734483500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1992734669000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24979886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24979889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        92750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89517.427947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89517.428237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22260855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22260857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       165500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1770125933500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1770126099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        82750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79517.427947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79517.428237                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.879009                       # Cycle average of tags in use
system.l2.tags.total_refs                    12347412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237409                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4054.879009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463605514                       # Number of tag accesses
system.l2.tags.data_accesses                463605514                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      6215924                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6215924                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      6215924                       # number of overall hits
system.l3.overall_hits::total                 6215924                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     16352604                       # number of demand (read+write) misses
system.l3.demand_misses::total               16352606                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     16352604                       # number of overall misses
system.l3.overall_misses::total              16352606                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       153500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1580766980000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1580767133500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       153500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1580766980000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1580767133500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22568528                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22568530                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22568528                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22568530                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.724576                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.724576                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.724576                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.724576                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        76750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96667.599851                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96667.597415                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        76750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96667.599851                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96667.597415                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             4047843                       # number of writebacks
system.l3.writebacks::total                   4047843                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     16352604                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          16352606                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     16352604                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         16352606                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1417240940000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1417241073500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1417240940000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1417241073500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.724576                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.724576                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.724576                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.724576                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86667.599851                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86667.597415                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86667.599851                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86667.597415                       # average overall mshr miss latency
system.l3.replacements                       17948383                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093029                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093029                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093029                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093029                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        28349                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         28349                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3785392                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3785392                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          150                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                150                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785542                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785542                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000040                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000040                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          150                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           150                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      2833000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      2833000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000040                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18886.666667                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18886.666667                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        41339                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 41339                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       266334                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              266334                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  21932779500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21932779500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307673                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307673                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.865640                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.865640                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82350.655568                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82350.655568                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       266334                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         266334                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19269439500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19269439500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.865640                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.865640                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72350.655568                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72350.655568                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6174585                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6174585                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     16086270                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         16086272                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       153500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1558834200500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1558834354000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22260855                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22260857                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.722626                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.722626                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        76750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96904.639826                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96904.637321                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     16086270                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     16086272                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1397971500500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1397971634000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.722626                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.722626                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86904.639826                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86904.637321                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    48946816                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  17964767                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.724601                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     707.772589                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    11.143388                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000893                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15665.083130                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.043199                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000680                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.956121                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1655                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        12503                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2053                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 800710719                       # Number of tag accesses
system.l3.tags.data_accesses                800710719                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22260857                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8140872                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        32376085                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785542                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785542                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307673                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307673                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22260857                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75276718                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706339776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        17948383                       # Total snoops (count)
system.tol3bus.snoopTraffic                 259061952                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         44302455                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.036611                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.187804                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               42680504     96.34%     96.34% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1621951      3.66%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           44302455                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554352000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35745566000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1046566656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1046566784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    259061952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       259061952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     16352604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16352606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4047843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4047843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1106153249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1106153384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      273811724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            273811724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      273811724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1106153249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1379965108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4047843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  16349876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000533038250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       250360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       250360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34257568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3804509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16352606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4047843                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16352606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4047843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2728                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1022704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1020310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1019965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1036349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1033207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1027137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1021297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1020286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1020011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1026412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1026351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1020994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1013770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1011996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1017742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1011347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            256927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            252449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            257105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            259344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            250121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            249696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            250951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            249445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            253564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           252725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           252342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           252327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           255495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           251047                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 432713891750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                81749390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            739274104250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26465.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45215.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6109732                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  550060                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                13.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16352606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4047843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7013823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6060760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2842666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  432629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 181993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 239763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 251546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 254601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 256290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 257021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 257598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 257669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 256361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 260254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 268822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 256521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 252783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 250668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13737905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.025591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.116820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.914581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11046047     80.41%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2206256     16.06%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       175875      1.28%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58036      0.42%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46819      0.34%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37793      0.28%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32571      0.24%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28033      0.20%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106475      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13737905                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       250360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.305456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.669975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         207085     82.71%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        24684      9.86%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         5796      2.32%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         3791      1.51%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2736      1.09%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         1902      0.76%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1400      0.56%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          975      0.39%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          716      0.29%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          486      0.19%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          267      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          190      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          117      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           94      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           51      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           30      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        250360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       250360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.607704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           230259     91.97%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3967      1.58%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11148      4.45%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4218      1.68%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              703      0.28%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        250360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1046392192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  174592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               259060736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1046566784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            259061952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1105.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       273.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1106.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    273.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  946150680000                       # Total gap between requests
system.mem_ctrls.avgGap                      46378.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1046392064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    259060736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 135.287719172103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1105968716.393354654312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 273810438.285049676895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     16352604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4047843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 739274053000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23297155923250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45208.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5755449.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          49020334020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          26054914050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58181168220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10553722920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74686750320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     406629176400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20890004160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       646016070090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        682.797193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  50672231750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31593380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 863866090250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          49068343380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26080435425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         58556960700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10575918360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74686750320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     406962931920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20608946880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       646540286985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        683.351256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49946006750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31593380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 864592315250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103551985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1464212206                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625112                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035109                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103551985                       # number of overall hits
system.cpu.icache.overall_hits::total      1464212206                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1087                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1087                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       303000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       303000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       303000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       303000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103551990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1464213293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103551990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1464213293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        60600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   278.748850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        60600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   278.748850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          573                       # number of writebacks
system.cpu.icache.writebacks::total               573                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       200500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       200500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 66833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 66833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    573                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103551985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1464212206                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1087                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       303000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       303000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103551990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1464213293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        60600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   278.748850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 66833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1464213291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1349505.337327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.900510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.095440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11713707429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11713707429                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317872945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    109299953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442766935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317872945                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594037                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    109299953                       # number of overall hits
system.cpu.dcache.overall_hits::total       442766935                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65296186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     71101001                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142535343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65296186                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138156                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     71101001                       # number of overall misses
system.cpu.dcache.overall_misses::total     142535343                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 417774688500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5016928579744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5434703268244                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 417774688500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5016928579744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5434703268244                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    180400954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585302278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    180400954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585302278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.394128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.394128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68061.920958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70560.589994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38128.811801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68061.920958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70560.589994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38128.811801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    462761314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1363574                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11867040                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11846                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.995513                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.108391                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925960                       # number of writebacks
system.cpu.dcache.writebacks::total          19925960                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39889212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39889212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39889212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39889212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31211789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37349945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31211789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37349945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 411636532500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2213449225744                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2625085758244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 411636532500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2213449225744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2625085758244                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063813                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67061.920958                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70917.089237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70283.524065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67061.920958                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70917.089237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70283.524065                       # average overall mshr miss latency
system.cpu.dcache.replacements               85902608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     98220620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343604187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64867505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122609195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 386372490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4858180756500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5244553246500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    163088125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    466213382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.397745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78883.935380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74893.904991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42774.550852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39884995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39884995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24982510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29880497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 381474503000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2060969196500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2442443699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.153184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77883.935380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 82496.482399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81740.397407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99162748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19926148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31402198500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 158747823244                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 190150021744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25320.902635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25466.900636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9542.738604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4217                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4217                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30162029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 152480029244                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 182642058744                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24320.902635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24477.957922                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24451.881684                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           547409088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85903120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.372401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   218.162454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   100.978887                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   192.855745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.426099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.197224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.376671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2427112232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2427112232                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2511795591500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247887000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1441547704500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
