#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 20 05:17:20 2022
# Process ID: 147744
# Current directory: /home/chenxuhao/NutShell_U250/fpga
# Command line: vivado
# Log file: /home/chenxuhao/NutShell_U250/fpga/vivado.log
# Journal file: /home/chenxuhao/NutShell_U250/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 7650.750 ; gain = 133.484 ; free physical = 383283 ; free virtual = 505829
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu250-figd2104-2L-e
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1.dcp' for cell 'system_top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0.dcp' for cell 'system_top_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.dcp' for cell 'system_top_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/system_top_ddr4_0_0.dcp' for cell 'system_top_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_jtag_axi_0_0/system_top_jtag_axi_0_0.dcp' for cell 'system_top_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.dcp' for cell 'system_top_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0.dcp' for cell 'system_top_i/rst_ddr4_0_333M'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_1/system_top_rst_ddr4_0_333M_1.dcp' for cell 'system_top_i/rst_ddr4_0_333M1'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_xbar_1/system_top_xbar_1.dcp' for cell 'system_top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0.dcp' for cell 'system_top_i/axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0.dcp' for cell 'system_top_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0.dcp' for cell 'system_top_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1.dcp' for cell 'system_top_i/axi_interconnect_0/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1.dcp' for cell 'system_top_i/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1.dcp' for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2.dcp' for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2.dcp' for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0.dcp' for cell 'system_top_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1.dcp' for cell 'system_top_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2.dcp' for cell 'system_top_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_NutShell_0_0/system_top_NutShell_0_0.dcp' for cell 'system_top_i/rv_system/NutShell_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_c_shift_ram_0_0/system_top_c_shift_ram_0_0.dcp' for cell 'system_top_i/rv_system/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_c_shift_ram_1_0/system_top_c_shift_ram_1_0.dcp' for cell 'system_top_i/rv_system/c_shift_ram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/system_top_system_ila_0_0.dcp' for cell 'system_top_i/rv_system/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_util_vector_logic_0_0/system_top_util_vector_logic_0_0.dcp' for cell 'system_top_i/rv_system/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8668.305 ; gain = 14.988 ; free physical = 381956 ; free virtual = 504506
INFO: [Netlist 29-17] Analyzing 2533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: system_top_i/ddr4_0 UUID: 6ce406f7-a48e-51ab-b561-91df2cd616c1 
INFO: [Chipscope 16-324] Core: system_top_i/jtag_axi_0 UUID: b8f5087b-6062-51d3-b88d-d331a625f48a 
INFO: [Chipscope 16-324] Core: system_top_i/rv_system/system_ila_0/inst/ila_lib UUID: dcac6ca3-a8c3-5d1b-a488-5a6cc0496662 
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_10/bd_c96b_iomodule_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_10/bd_c96b_iomodule_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_1/system_top_rst_ddr4_0_333M_1.xdc] for cell 'system_top_i/rst_ddr4_0_333M1/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_1/system_top_rst_ddr4_0_333M_1.xdc] for cell 'system_top_i/rst_ddr4_0_333M1/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_1/system_top_rst_ddr4_0_333M_1_board.xdc] for cell 'system_top_i/rst_ddr4_0_333M1/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_1/system_top_rst_ddr4_0_333M_1_board.xdc] for cell 'system_top_i/rst_ddr4_0_333M1/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'system_top_i/jtag_axi_0/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'system_top_i/jtag_axi_0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0.xdc] for cell 'system_top_i/rst_ddr4_0_333M/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0.xdc] for cell 'system_top_i/rst_ddr4_0_333M/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0_board.xdc] for cell 'system_top_i/rst_ddr4_0_333M/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0_board.xdc] for cell 'system_top_i/rst_ddr4_0_333M/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0.xdc] for cell 'system_top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0.xdc] for cell 'system_top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0_board.xdc] for cell 'system_top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0_board.xdc] for cell 'system_top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1.xdc] for cell 'system_top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1.xdc] for cell 'system_top_i/axi_gpio_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1_board.xdc] for cell 'system_top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1_board.xdc] for cell 'system_top_i/axi_gpio_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/par/system_top_ddr4_0_0.xdc] for cell 'system_top_i/ddr4_0/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/par/system_top_ddr4_0_0.xdc] for cell 'system_top_i/ddr4_0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/ip_0/system_top_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/ip_0/system_top_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_top_i/rv_system/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_top_i/rv_system/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_3/bd_c96b_dlmb_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_3/bd_c96b_dlmb_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_2/bd_c96b_ilmb_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_2/bd_c96b_ilmb_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_1/bd_c96b_rst_0_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_1/bd_c96b_rst_0_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_1/bd_c96b_rst_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_1/bd_c96b_rst_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_0/bd_c96b_microblaze_I_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_0/bd_c96b_microblaze_I_0.xdc] for cell 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_top_i/rv_system/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_top_i/rv_system/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/system_top_ddr4_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/system_top_ddr4_0_0_board.xdc] for cell 'system_top_i/ddr4_0/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_top_wrapper'...
Generating merged BMM file for the design top 'system_top_ddr4_0_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10229.953 ; gain = 0.000 ; free physical = 380828 ; free virtual = 503384
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 847 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 124 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 262 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

open_run: Time (s): cpu = 00:03:29 ; elapsed = 00:02:50 . Memory (MB): peak = 10270.539 ; gain = 2059.570 ; free physical = 380240 ; free virtual = 502798
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M1
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 13224.871 ; gain = 1510.855 ; free physical = 362003 ; free virtual = 499438
set_property location {4 688 35} [get_bd_cells rv_system]
set_property location {4 695 309} [get_bd_cells rv_system]
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon May 23 00:31:54 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13408.867 ; gain = 0.000 ; free physical = 361287 ; free virtual = 498987
INFO: [Netlist 29-17] Analyzing 2258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14144.660 ; gain = 102.629 ; free physical = 360383 ; free virtual = 498085
Restored from archive | CPU: 7.670000 secs | Memory: 109.942535 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14144.660 ; gain = 102.629 ; free physical = 360385 ; free virtual = 498087
Generating merged BMM file for the design top 'system_top_wrapper'...
Generating merged BMM file for the design top 'system_top_ddr4_0_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 14145.699 ; gain = 0.000 ; free physical = 360684 ; free virtual = 498386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 862 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 124 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 260 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  SRLC32E => SRL16E: 17 instances

open_run: Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 14613.461 ; gain = 1228.727 ; free physical = 360358 ; free virtual = 498060
open_report: Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 16205.395 ; gain = 868.340 ; free physical = 358967 ; free virtual = 496671
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 29 05:53:42 2022...
