<stg><name>fir</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i8 [ %add_ln31_2, %3 ], [ 127, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="8">
<![CDATA[
:1  %i_0_0_cast = sext i8 %i_0_0 to i32

]]></Node>
<StgValue><ssdm name="i_0_0_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 43, i64 43, i64 43) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln30 = icmp sgt i8 %i_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln30, label %1, label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln31 = add i8 %i_0_0, -1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln31 = zext i8 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %icmp_ln30_1 = icmp sgt i8 %add_ln31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln31_1 = zext i32 %i_0_0_cast to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln30_1, label %2, label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln31_1 = add i8 %i_0_0, -2

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln31 = sext i8 %add_ln31_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln31_2 = zext i32 %sext_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_3 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="shift_reg_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln30_2 = icmp sgt i8 %add_ln31_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_3, i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln30_2, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln31_2 = add i8 %i_0_0, -3

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
:1  %sext_ln31_1 = sext i8 %add_ln31_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln31_3 = zext i32 %sext_ln31_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_4 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="shift_reg_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
<literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load_2 = load i32* %shift_reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load_2 = load i32* %shift_reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_2, i32* %shift_reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %4 ], [ %acc, %6 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i8 [ 127, %4 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
:2  %sext_ln37 = sext i8 %i_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln38 = zext i32 %sext_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr_2 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="7">
<![CDATA[
:5  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %i = add i8 %i_1, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="7">
<![CDATA[
:5  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:6  %sext_ln38 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln38 = mul nsw i32 %shift_reg_load_1, %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %acc = add nsw i32 %mul_ln38, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %5

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="90" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="91" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="y" to="specbitsmap_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="97" from="x" to="specbitsmap_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="fir_str" to="spectopmodule_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="x" to="x_read" fromId="90" toId="14">
</dataflow>
<dataflow id="105" from="add_ln31_2" to="i_0_0" fromId="41" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln30" to="i_0_0" fromId="48" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="108" from="StgValue_107" to="i_0_0" fromId="107" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln30" to="i_0_0" fromId="15" toId="16">
</dataflow>
<dataflow id="110" from="i_0_0" to="i_0_0_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="empty" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_113" to="empty" fromId="113" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_113" to="empty" fromId="113" toId="18">
</dataflow>
<dataflow id="117" from="i_0_0" to="icmp_ln30" fromId="16" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln30" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="icmp_ln30" to="br_ln30" fromId="19" toId="20">
</dataflow>
<dataflow id="121" from="i_0_0" to="add_ln31" fromId="16" toId="21">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln31" fromId="122" toId="21">
</dataflow>
<dataflow id="124" from="add_ln31" to="zext_ln31" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="shift_reg" to="shift_reg_addr" fromId="91" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_126" to="shift_reg_addr" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="zext_ln31" to="shift_reg_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="129" from="shift_reg_addr" to="shift_reg_load" fromId="23" toId="24">
</dataflow>
<dataflow id="130" from="add_ln31" to="icmp_ln30_1" fromId="21" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_118" to="icmp_ln30_1" fromId="118" toId="25">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="132" toId="26">
</dataflow>
<dataflow id="135" from="p_str" to="specloopname_ln30" fromId="134" toId="26">
</dataflow>
<dataflow id="136" from="shift_reg_addr" to="shift_reg_load" fromId="23" toId="27">
</dataflow>
<dataflow id="137" from="i_0_0_cast" to="zext_ln31_1" fromId="17" toId="28">
</dataflow>
<dataflow id="138" from="shift_reg" to="shift_reg_addr_1" fromId="91" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_126" to="shift_reg_addr_1" fromId="126" toId="29">
</dataflow>
<dataflow id="140" from="zext_ln31_1" to="shift_reg_addr_1" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="shift_reg_load" to="store_ln31" fromId="27" toId="30">
</dataflow>
<dataflow id="142" from="shift_reg_addr_1" to="store_ln31" fromId="29" toId="30">
</dataflow>
<dataflow id="143" from="icmp_ln30_1" to="br_ln30" fromId="25" toId="31">
</dataflow>
<dataflow id="144" from="i_0_0" to="add_ln31_1" fromId="16" toId="32">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln31_1" fromId="145" toId="32">
</dataflow>
<dataflow id="147" from="add_ln31_1" to="sext_ln31" fromId="32" toId="33">
</dataflow>
<dataflow id="148" from="sext_ln31" to="zext_ln31_2" fromId="33" toId="34">
</dataflow>
<dataflow id="149" from="shift_reg" to="shift_reg_addr_3" fromId="91" toId="35">
</dataflow>
<dataflow id="150" from="StgValue_126" to="shift_reg_addr_3" fromId="126" toId="35">
</dataflow>
<dataflow id="151" from="zext_ln31_2" to="shift_reg_addr_3" fromId="34" toId="35">
</dataflow>
<dataflow id="152" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="35" toId="36">
</dataflow>
<dataflow id="153" from="add_ln31_1" to="icmp_ln30_2" fromId="32" toId="37">
</dataflow>
<dataflow id="154" from="StgValue_118" to="icmp_ln30_2" fromId="118" toId="37">
</dataflow>
<dataflow id="155" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="35" toId="38">
</dataflow>
<dataflow id="156" from="shift_reg_load_3" to="store_ln31" fromId="38" toId="39">
</dataflow>
<dataflow id="157" from="shift_reg_addr" to="store_ln31" fromId="23" toId="39">
</dataflow>
<dataflow id="158" from="icmp_ln30_2" to="br_ln30" fromId="37" toId="40">
</dataflow>
<dataflow id="159" from="i_0_0" to="add_ln31_2" fromId="16" toId="41">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln31_2" fromId="160" toId="41">
</dataflow>
<dataflow id="162" from="add_ln31_2" to="sext_ln31_1" fromId="41" toId="42">
</dataflow>
<dataflow id="163" from="sext_ln31_1" to="zext_ln31_3" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="shift_reg" to="shift_reg_addr_4" fromId="91" toId="44">
</dataflow>
<dataflow id="165" from="StgValue_126" to="shift_reg_addr_4" fromId="126" toId="44">
</dataflow>
<dataflow id="166" from="zext_ln31_3" to="shift_reg_addr_4" fromId="43" toId="44">
</dataflow>
<dataflow id="167" from="shift_reg_addr_4" to="shift_reg_load_2" fromId="44" toId="45">
</dataflow>
<dataflow id="168" from="shift_reg_addr_4" to="shift_reg_load_2" fromId="44" toId="46">
</dataflow>
<dataflow id="169" from="shift_reg_load_2" to="store_ln31" fromId="46" toId="47">
</dataflow>
<dataflow id="170" from="shift_reg_addr_3" to="store_ln31" fromId="35" toId="47">
</dataflow>
<dataflow id="171" from="x_read" to="store_ln33" fromId="14" toId="49">
</dataflow>
<dataflow id="173" from="StgValue_172" to="store_ln33" fromId="172" toId="49">
</dataflow>
<dataflow id="175" from="StgValue_174" to="acc_0" fromId="174" toId="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln37" to="acc_0" fromId="50" toId="51">
</dataflow>
<dataflow id="177" from="acc" to="acc_0" fromId="70" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln37" to="acc_0" fromId="71" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="179" from="StgValue_107" to="i_1" fromId="107" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln37" to="i_1" fromId="50" toId="52">
</dataflow>
<dataflow id="181" from="i" to="i_1" fromId="62" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="br_ln37" to="i_1" fromId="71" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="183" from="i_1" to="sext_ln37" fromId="52" toId="53">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="184" toId="54">
</dataflow>
<dataflow id="186" from="i_1" to="tmp" fromId="52" toId="54">
</dataflow>
<dataflow id="188" from="StgValue_187" to="tmp" fromId="187" toId="54">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="111" toId="55">
</dataflow>
<dataflow id="191" from="StgValue_190" to="empty_2" fromId="190" toId="55">
</dataflow>
<dataflow id="192" from="StgValue_190" to="empty_2" fromId="190" toId="55">
</dataflow>
<dataflow id="193" from="StgValue_190" to="empty_2" fromId="190" toId="55">
</dataflow>
<dataflow id="194" from="tmp" to="br_ln37" fromId="54" toId="56">
</dataflow>
<dataflow id="195" from="sext_ln37" to="zext_ln38" fromId="53" toId="57">
</dataflow>
<dataflow id="196" from="shift_reg" to="shift_reg_addr_2" fromId="91" toId="58">
</dataflow>
<dataflow id="197" from="StgValue_126" to="shift_reg_addr_2" fromId="126" toId="58">
</dataflow>
<dataflow id="198" from="zext_ln38" to="shift_reg_addr_2" fromId="57" toId="58">
</dataflow>
<dataflow id="199" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="58" toId="59">
</dataflow>
<dataflow id="200" from="c" to="c_addr" fromId="92" toId="60">
</dataflow>
<dataflow id="201" from="StgValue_126" to="c_addr" fromId="126" toId="60">
</dataflow>
<dataflow id="202" from="zext_ln38" to="c_addr" fromId="57" toId="60">
</dataflow>
<dataflow id="203" from="c_addr" to="c_load" fromId="60" toId="61">
</dataflow>
<dataflow id="204" from="i_1" to="i" fromId="52" toId="62">
</dataflow>
<dataflow id="205" from="StgValue_122" to="i" fromId="122" toId="62">
</dataflow>
<dataflow id="207" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln41" fromId="206" toId="63">
</dataflow>
<dataflow id="208" from="y" to="write_ln41" fromId="89" toId="63">
</dataflow>
<dataflow id="209" from="acc_0" to="write_ln41" fromId="51" toId="63">
</dataflow>
<dataflow id="210" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="58" toId="65">
</dataflow>
<dataflow id="211" from="c_addr" to="c_load" fromId="60" toId="66">
</dataflow>
<dataflow id="212" from="c_load" to="sext_ln38" fromId="66" toId="67">
</dataflow>
<dataflow id="213" from="shift_reg_load_1" to="mul_ln38" fromId="65" toId="68">
</dataflow>
<dataflow id="214" from="sext_ln38" to="mul_ln38" fromId="67" toId="68">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="132" toId="69">
</dataflow>
<dataflow id="217" from="p_str2" to="specloopname_ln37" fromId="216" toId="69">
</dataflow>
<dataflow id="218" from="mul_ln38" to="acc" fromId="68" toId="70">
</dataflow>
<dataflow id="219" from="acc_0" to="acc" fromId="51" toId="70">
</dataflow>
<dataflow id="220" from="icmp_ln30" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="221" from="icmp_ln30_1" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="222" from="icmp_ln30" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="223" from="icmp_ln30_1" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="224" from="icmp_ln30_2" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="225" from="tmp" to="StgValue_7" fromId="54" toId="7">
</dataflow>
</dataflows>


</stg>
