Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Feb 11 13:53:21 2016
| Host              : ECJ1-222-04 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file BCD_with_divider_timing_summary_routed.rpt -rpx BCD_with_divider_timing_summary_routed.rpx
| Design            : BCD_with_divider
| Device            : 7a35t-cpg236
| Speed File        : -2L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: div/out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.843        0.000                      0                   65        0.259        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.843        0.000                      0                   65        0.259        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.589ns (21.478%)  route 2.153ns (78.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.697     7.337    div/n_0_count[31]_i_1
    SLICE_X1Y12          FDRE                                         r  div/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.327    14.327    div/clock_IBUF_BUFG
    SLICE_X1Y12                                                       r  div/count_reg[29]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.352    14.181    div/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.589ns (21.478%)  route 2.153ns (78.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.697     7.337    div/n_0_count[31]_i_1
    SLICE_X1Y12          FDRE                                         r  div/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.327    14.327    div/clock_IBUF_BUFG
    SLICE_X1Y12                                                       r  div/count_reg[30]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.352    14.181    div/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.589ns (21.478%)  route 2.153ns (78.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.697     7.337    div/n_0_count[31]_i_1
    SLICE_X1Y12          FDRE                                         r  div/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.327    14.327    div/clock_IBUF_BUFG
    SLICE_X1Y12                                                       r  div/count_reg[31]/C
                         clock pessimism              0.241    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.352    14.181    div/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.589ns (21.587%)  route 2.139ns (78.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.683     7.323    div/n_0_count[31]_i_1
    SLICE_X0Y8           FDRE                                         r  div/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.329    div/clock_IBUF_BUFG
    SLICE_X0Y8                                                        r  div/count_reg[0]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.352    14.183    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.589ns (21.617%)  route 2.136ns (78.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.679     7.320    div/n_0_count[31]_i_1
    SLICE_X1Y8           FDRE                                         r  div/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.329    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[13]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.352    14.183    div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.589ns (21.617%)  route 2.136ns (78.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.679     7.320    div/n_0_count[31]_i_1
    SLICE_X1Y8           FDRE                                         r  div/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.329    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[14]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.352    14.183    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.589ns (21.617%)  route 2.136ns (78.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.679     7.320    div/n_0_count[31]_i_1
    SLICE_X1Y8           FDRE                                         r  div/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.329    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[15]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.352    14.183    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.589ns (21.617%)  route 2.136ns (78.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.679     7.320    div/n_0_count[31]_i_1
    SLICE_X1Y8           FDRE                                         r  div/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.329    14.329    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[16]/C
                         clock pessimism              0.241    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.352    14.183    div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.589ns (21.784%)  route 2.115ns (78.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.658     7.299    div/n_0_count[31]_i_1
    SLICE_X1Y6           FDRE                                         r  div/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.330    14.330    div/clock_IBUF_BUFG
    SLICE_X1Y6                                                        r  div/count_reg[5]/C
                         clock pessimism              0.241    14.571    
                         clock uncertainty           -0.035    14.536    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.352    14.184    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 div/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.589ns (21.784%)  route 2.115ns (78.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436     4.595    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.379     4.974 f  div/count_reg[27]/Q
                         net (fo=5, routed)           0.805     5.779    div/count[27]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.105     5.884 r  div/count[31]_i_3/O
                         net (fo=1, routed)           0.652     6.535    div/n_0_count[31]_i_3
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.105     6.640 r  div/count[31]_i_1/O
                         net (fo=32, routed)          0.658     7.299    div/n_0_count[31]_i_1
    SLICE_X1Y6           FDRE                                         r  div/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.330    14.330    div/clock_IBUF_BUFG
    SLICE_X1Y6                                                        r  div/count_reg[6]/C
                         clock pessimism              0.241    14.571    
                         clock uncertainty           -0.035    14.536    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.352    14.184    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    div/clock_IBUF_BUFG
    SLICE_X1Y10                                                       r  div/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  div/count_reg[24]/Q
                         net (fo=5, routed)           0.115     1.733    div/count[24]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  div/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    div/data0[24]
    SLICE_X1Y10          FDRE                                         r  div/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    div/clock_IBUF_BUFG
    SLICE_X1Y10                                                       r  div/count_reg[24]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    div/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  div/count_reg[28]/Q
                         net (fo=5, routed)           0.115     1.733    div/count[28]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  div/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    div/data0[28]
    SLICE_X1Y11          FDRE                                         r  div/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    div/clock_IBUF_BUFG
    SLICE_X1Y11                                                       r  div/count_reg[28]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    div/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/clock_IBUF_BUFG
    SLICE_X1Y5                                                        r  div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div/count_reg[4]/Q
                         net (fo=4, routed)           0.118     1.737    div/count[4]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    div/data0[4]
    SLICE_X1Y5           FDRE                                         r  div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/clock_IBUF_BUFG
    SLICE_X1Y5                                                        r  div/count_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.474%)  route 0.112ns (30.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/clock_IBUF_BUFG
    SLICE_X1Y6                                                        r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div/count_reg[5]/Q
                         net (fo=4, routed)           0.112     1.732    div/count[5]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    div/data0[5]
    SLICE_X1Y6           FDRE                                         r  div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/clock_IBUF_BUFG
    SLICE_X1Y6                                                        r  div/count_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    div/clock_IBUF_BUFG
    SLICE_X1Y5                                                        r  div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div/count_reg[3]/Q
                         net (fo=4, routed)           0.119     1.738    div/count[3]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  div/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    div/data0[3]
    SLICE_X1Y5           FDRE                                         r  div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    div/clock_IBUF_BUFG
    SLICE_X1Y5                                                        r  div/count_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    div/clock_IBUF_BUFG
    SLICE_X1Y12                                                       r  div/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  div/count_reg[29]/Q
                         net (fo=5, routed)           0.115     1.731    div/count[29]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  div/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.846    div/data0[29]
    SLICE_X1Y12          FDRE                                         r  div/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    div/clock_IBUF_BUFG
    SLICE_X1Y12                                                       r  div/count_reg[29]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    div/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 div/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.376%)  route 0.126ns (33.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[16]/Q
                         net (fo=5, routed)           0.126     1.744    div/count[16]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  div/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    div/data0[16]
    SLICE_X1Y8           FDRE                                         r  div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[16]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 div/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.012%)  route 0.120ns (31.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[13]/Q
                         net (fo=6, routed)           0.120     1.739    div/count[13]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  div/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    div/data0[13]
    SLICE_X1Y8           FDRE                                         r  div/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/clock_IBUF_BUFG
    SLICE_X1Y8                                                        r  div/count_reg[13]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 div/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.973%)  route 0.128ns (34.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/clock_IBUF_BUFG
    SLICE_X1Y9                                                        r  div/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[20]/Q
                         net (fo=6, routed)           0.128     1.747    div/count[20]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  div/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    div/data0[20]
    SLICE_X1Y9           FDRE                                         r  div/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/clock_IBUF_BUFG
    SLICE_X1Y9                                                        r  div/count_reg[20]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    div/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 div/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.745%)  route 0.130ns (34.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    div/clock_IBUF_BUFG
    SLICE_X1Y7                                                        r  div/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div/count_reg[12]/Q
                         net (fo=6, routed)           0.130     1.748    div/count[12]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    div/data0[12]
    SLICE_X1Y7           FDRE                                         r  div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    div/clock_IBUF_BUFG
    SLICE_X1Y7                                                        r  div/count_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                     
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y8     div/count_reg[0]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y7     div/count_reg[10]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y7     div/count_reg[11]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y7     div/count_reg[12]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y8     div/count_reg[13]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y8     div/count_reg[14]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y8     div/count_reg[15]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y8     div/count_reg[16]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X1Y9     div/count_reg[17]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[10]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[11]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[12]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y5     div/count_reg[1]/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y12    div/count_reg[29]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y5     div/count_reg[2]/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y12    div/count_reg[30]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y12    div/count_reg[31]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y5     div/count_reg[3]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y5     div/count_reg[4]/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y8     div/count_reg[0]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[10]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[10]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[11]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[11]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[12]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y7     div/count_reg[12]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y8     div/count_reg[13]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y8     div/count_reg[14]/C     
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y8     div/count_reg[15]/C     



