// Seed: 3567000527
module module_0;
  wire id_2;
  wand id_3 = 1'b0, id_4;
  uwire id_5, id_6, id_7;
  assign id_3 = 1 == id_7;
  wire id_8;
endmodule
module module_1 (
    input wor   id_0,
    input logic id_1,
    input tri   id_2,
    input wor   id_3,
    input tri1  id_4
);
  id_6 :
  assert property (@(posedge id_6) id_1)
  else id_6 <= id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5;
  wor  id_6 = id_0;
endmodule
module module_3 (
    input wire id_0,
    output uwire id_1,
    output wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8,
    input wor id_9
);
  assign id_2 = id_5;
  wire id_11;
  module_2 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
