{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702239288650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239288650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:14:48 2023 " "Processing started: Sun Dec 10 23:14:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239288650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239288650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projemm -c projemm " "Command: quartus_map --read_settings_files=on --write_settings_files=off projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239288650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702239289036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702239289036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_3bit " "Found entity 1: or_3bit" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_5bit " "Found entity 1: or_5bit" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder_4bit.v(5) " "Verilog HDL Declaration information at adder_4bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder_4bit.v(6) " "Verilog HDL Declaration information at adder_4bit.v(6): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_add_32bit " "Found entity 1: sub_add_32bit" {  } { { "sub_add_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/sub_add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit_to_1bit " "Found entity 1: xor_32bit_to_1bit" {  } { { "xor_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/xor_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lessthan32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan32Bit " "Found entity 1: LessThan32Bit" {  } { { "LessThan32Bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit_to_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit_to_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit_to_1bit " "Found entity 1: and_32bit_to_1bit" {  } { { "and_32bit_to_1bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_32bit_to_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "comparator_32bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/comparator_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_tb " "Found entity 1: mod_tb" {  } { { "mod_tb.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "alu_32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_to_1 " "Found entity 1: mux8_to_1" {  } { { "mux8_to_1.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702239297047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_3bit.v(6) " "Verilog HDL Implicit Net warning at and_3bit.v(6): created implicit net for \"temp\"" {  } { { "and_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_3bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_3bit.v(4) " "Verilog HDL Implicit Net warning at or_3bit.v(4): created implicit net for \"temp\"" {  } { { "or_3bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_3bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_4bit.v(4) " "Verilog HDL Implicit Net warning at or_4bit.v(4): created implicit net for \"temp\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_4bit.v(5) " "Verilog HDL Implicit Net warning at or_4bit.v(5): created implicit net for \"temp1\"" {  } { { "or_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_4bit.v(4) " "Verilog HDL Implicit Net warning at and_4bit.v(4): created implicit net for \"temp\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_4bit.v(5) " "Verilog HDL Implicit Net warning at and_4bit.v(5): created implicit net for \"temp1\"" {  } { { "and_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_4bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp or_5bit.v(4) " "Verilog HDL Implicit Net warning at or_5bit.v(4): created implicit net for \"temp\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 or_5bit.v(5) " "Verilog HDL Implicit Net warning at or_5bit.v(5): created implicit net for \"temp1\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 or_5bit.v(6) " "Verilog HDL Implicit Net warning at or_5bit.v(6): created implicit net for \"temp2\"" {  } { { "or_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/or_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp and_5bit.v(4) " "Verilog HDL Implicit Net warning at and_5bit.v(4): created implicit net for \"temp\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 and_5bit.v(5) " "Verilog HDL Implicit Net warning at and_5bit.v(5): created implicit net for \"temp1\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 and_5bit.v(6) " "Verilog HDL Implicit Net warning at and_5bit.v(6): created implicit net for \"temp2\"" {  } { { "and_5bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/and_5bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 adder_4bit.v(28) " "Verilog HDL Implicit Net warning at adder_4bit.v(28): created implicit net for \"temp9\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 adder_4bit.v(32) " "Verilog HDL Implicit Net warning at adder_4bit.v(32): created implicit net for \"temp7\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 adder_4bit.v(33) " "Verilog HDL Implicit Net warning at adder_4bit.v(33): created implicit net for \"temp8\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp adder_4bit.v(38) " "Verilog HDL Implicit Net warning at adder_4bit.v(38): created implicit net for \"temp\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 adder_4bit.v(39) " "Verilog HDL Implicit Net warning at adder_4bit.v(39): created implicit net for \"temp1\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 adder_4bit.v(44) " "Verilog HDL Implicit Net warning at adder_4bit.v(44): created implicit net for \"temp3\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 adder_4bit.v(45) " "Verilog HDL Implicit Net warning at adder_4bit.v(45): created implicit net for \"temp4\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 adder_4bit.v(46) " "Verilog HDL Implicit Net warning at adder_4bit.v(46): created implicit net for \"temp5\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 adder_4bit.v(47) " "Verilog HDL Implicit Net warning at adder_4bit.v(47): created implicit net for \"temp6\"" {  } { { "adder_4bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32 " "Elaborating entity \"alu_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702239297097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit adder_32bit:r1 " "Elaborating entity \"adder_32bit\" for hierarchy \"adder_32bit:r1\"" {  } { { "alu_32.v" "r1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit adder_32bit:r1\|adder_16bit:a0 " "Elaborating entity \"adder_16bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\"" {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297107 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[16\] adder_16bit.v(8) " "Output port \"result\[16\]\" at adder_16bit.v(8) has no driver" {  } { { "adder_16bit.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702239297107 "|mod|mod_dp:dp1|sub_add_32bit:sub1|adder_32bit:adder1|adder_16bit:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\"" {  } { { "adder_16bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_16bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6 " "Elaborating entity \"and_3bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_3bit:and6\"" {  } { { "adder_4bit.v" "and6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5 " "Elaborating entity \"or_3bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_3bit:or5\"" {  } { { "adder_4bit.v" "or5" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8 " "Elaborating entity \"and_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_4bit:and8\"" {  } { { "adder_4bit.v" "and8" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6 " "Elaborating entity \"or_4bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_4bit:or6\"" {  } { { "adder_4bit.v" "or6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_5bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11 " "Elaborating entity \"and_5bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|and_5bit:and11\"" {  } { { "adder_4bit.v" "and11" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5bit adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7 " "Elaborating entity \"or_5bit\" for hierarchy \"adder_32bit:r1\|adder_16bit:a0\|adder_4bit:a0\|or_5bit:or7\"" {  } { { "adder_4bit.v" "or7" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_4bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan32Bit LessThan32Bit:r2 " "Elaborating entity \"LessThan32Bit\" for hierarchy \"LessThan32Bit:r2\"" {  } { { "alu_32.v" "r2" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add_32bit LessThan32Bit:r2\|sub_add_32bit:sub1 " "Elaborating entity \"sub_add_32bit\" for hierarchy \"LessThan32Bit:r2\|sub_add_32bit:sub1\"" {  } { { "LessThan32Bit.v" "sub1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit_to_1bit LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1 " "Elaborating entity \"xor_32bit_to_1bit\" for hierarchy \"LessThan32Bit:r2\|sub_add_32bit:sub1\|xor_32bit_to_1bit:xor1\"" {  } { { "sub_add_32bit.v" "xor1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/sub_add_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit_to_1bit LessThan32Bit:r2\|and_32bit_to_1bit:and1 " "Elaborating entity \"and_32bit_to_1bit\" for hierarchy \"LessThan32Bit:r2\|and_32bit_to_1bit:and1\"" {  } { { "LessThan32Bit.v" "and1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/LessThan32Bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:r4 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:r4\"" {  } { { "alu_32.v" "r4" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:r5 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:r5\"" {  } { { "alu_32.v" "r5" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:r6 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:r6\"" {  } { { "alu_32.v" "r6" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:r7 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:r7\"" {  } { { "alu_32.v" "r7" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:r8 " "Elaborating entity \"mod\" for hierarchy \"mod:r8\"" {  } { { "alu_32.v" "r8" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:r8\|mod_dp:dp1 " "Elaborating entity \"mod_dp\" for hierarchy \"mod:r8\|mod_dp:dp1\"" {  } { { "mod.v" "dp1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_dp.v(30) " "Verilog HDL Always Construct warning at mod_dp.v(30): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_dp.v(30) " "Inferred latch for \"result\[0\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_dp.v(30) " "Inferred latch for \"result\[1\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_dp.v(30) " "Inferred latch for \"result\[2\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_dp.v(30) " "Inferred latch for \"result\[3\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_dp.v(30) " "Inferred latch for \"result\[4\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_dp.v(30) " "Inferred latch for \"result\[5\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_dp.v(30) " "Inferred latch for \"result\[6\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_dp.v(30) " "Inferred latch for \"result\[7\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_dp.v(30) " "Inferred latch for \"result\[8\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_dp.v(30) " "Inferred latch for \"result\[9\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_dp.v(30) " "Inferred latch for \"result\[10\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_dp.v(30) " "Inferred latch for \"result\[11\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_dp.v(30) " "Inferred latch for \"result\[12\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_dp.v(30) " "Inferred latch for \"result\[13\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_dp.v(30) " "Inferred latch for \"result\[14\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_dp.v(30) " "Inferred latch for \"result\[15\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_dp.v(30) " "Inferred latch for \"result\[16\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_dp.v(30) " "Inferred latch for \"result\[17\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_dp.v(30) " "Inferred latch for \"result\[18\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_dp.v(30) " "Inferred latch for \"result\[19\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_dp.v(30) " "Inferred latch for \"result\[20\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_dp.v(30) " "Inferred latch for \"result\[21\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_dp.v(30) " "Inferred latch for \"result\[22\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_dp.v(30) " "Inferred latch for \"result\[23\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_dp.v(30) " "Inferred latch for \"result\[24\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_dp.v(30) " "Inferred latch for \"result\[25\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_dp.v(30) " "Inferred latch for \"result\[26\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_dp.v(30) " "Inferred latch for \"result\[27\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_dp.v(30) " "Inferred latch for \"result\[28\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_dp.v(30) " "Inferred latch for \"result\[29\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_dp.v(30) " "Inferred latch for \"result\[30\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_dp.v(30) " "Inferred latch for \"result\[31\]\" at mod_dp.v(30)" {  } { { "mod_dp.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297250 "|mod|mod_dp:dp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit mod:r8\|mod_dp:dp1\|comparator_32bit:com1 " "Elaborating entity \"comparator_32bit\" for hierarchy \"mod:r8\|mod_dp:dp1\|comparator_32bit:com1\"" {  } { { "mod_dp.v" "com1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_dp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:r8\|mod_cu:cu1 " "Elaborating entity \"mod_cu\" for hierarchy \"mod:r8\|mod_cu:cu1\"" {  } { { "mod.v" "cu1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297337 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(29) " "Verilog HDL Always Construct warning at mod_cu.v(29): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 "|mod|mod_cu:cu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESULT mod_cu.v(29) " "Inferred latch for \"next_state.RESULT\" at mod_cu.v(29)" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 "|mod|mod_cu:cu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUB mod_cu.v(29) " "Inferred latch for \"next_state.SUB\" at mod_cu.v(29)" {  } { { "mod_cu.v" "" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 "|mod|mod_cu:cu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:r9 " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:r9\"" {  } { { "alu_32.v" "r9" { Text "C:/Users/LENOVO/Desktop/quartus/arife/alu_32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_to_1 mux_32:r9\|mux8_to_1:m1 " "Elaborating entity \"mux8_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\"" {  } { { "mux_32.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1 " "Elaborating entity \"mux4_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\"" {  } { { "mux8_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux8_to_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1 " "Elaborating entity \"mux2_to_1\" for hierarchy \"mux_32:r9\|mux8_to_1:m1\|mux4_to_1:m1\|mux2_to_1:m1\"" {  } { { "mux4_to_1.v" "m1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/mux4_to_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239297347 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297507 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297516 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297520 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297520 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297527 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297527 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a1 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a1\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a1" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297527 "|alu_32|adder_32bit:r1|adder_16bit:a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 a0 16 17 " "Port \"ordered port 5\" on the entity instantiation of \"a0\" is connected to a signal of width 16. The formal width of the signal in the module is 17.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32bit.v" "a0" { Text "C:/Users/LENOVO/Desktop/quartus/arife/adder_32bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702239297527 "|alu_32|adder_32bit:r1|adder_16bit:a0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702239298817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702239299577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702239302679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.map.smsg " "Generated suppressed messages file C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239302843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702239303339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702239303339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702239303467 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702239303467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702239303467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702239303467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239303495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:15:03 2023 " "Processing ended: Sun Dec 10 23:15:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239303495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239303495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239303495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702239303495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702239305109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239305109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:15:04 2023 " "Processing started: Sun Dec 10 23:15:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239305109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702239305109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projemm -c projemm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702239305109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702239305253 ""}
{ "Info" "0" "" "Project  = projemm" {  } {  } 0 0 "Project  = projemm" 0 0 "Fitter" 0 0 1702239305253 ""}
{ "Info" "0" "" "Revision = projemm" {  } {  } 0 0 "Revision = projemm" 0 0 "Fitter" 0 0 1702239305253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702239305413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702239305413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projemm 5CGXFC7D6F31C7 " "Selected device 5CGXFC7D6F31C7 for design \"projemm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702239305418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702239305483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702239305483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702239306087 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702239306163 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702239306338 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702239306638 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702239322628 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 34 global CLKCTRL_G6 " "clk~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702239324325 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702239324319 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239324331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702239324373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702239324373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702239324377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702239324377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702239324377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702239324377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702239324377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702239324377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702239324377 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239324727 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702239344428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projemm.sdc " "Synopsys Design Constraints File file not found: 'projemm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702239344441 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702239344441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702239344467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702239344467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702239344473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702239344518 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702239345060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239353108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702239364327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702239373081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239373081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702239376247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/LENOVO/Desktop/quartus/arife/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702239383807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702239383807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702239388438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702239388438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239388451 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.95 " "Total time spent on timing analysis during the Fitter is 1.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702239391217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702239391327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702239392132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702239392132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702239393557 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702239398257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.fit.smsg " "Generated suppressed messages file C:/Users/LENOVO/Desktop/quartus/arife/output_files/projemm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702239398751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6753 " "Peak virtual memory: 6753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239399985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:16:39 2023 " "Processing ended: Sun Dec 10 23:16:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239399985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239399985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239399985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702239399985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702239401877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239401877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:16:41 2023 " "Processing started: Sun Dec 10 23:16:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239401877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702239401877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projemm -c projemm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702239401877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702239402737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702239410352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239410857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:16:50 2023 " "Processing ended: Sun Dec 10 23:16:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239410857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239410857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239410857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702239410857 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702239411537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702239412427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239412427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:16:51 2023 " "Processing started: Sun Dec 10 23:16:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239412427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702239412427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projemm -c projemm " "Command: quartus_sta projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702239412427 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702239412537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702239413227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702239413227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239413272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239413272 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702239414063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projemm.sdc " "Synopsys Design Constraints File file not found: 'projemm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702239414117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239414117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702239414119 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod:r8\|mod_cu:cu1\|curr_state.RESULT mod:r8\|mod_cu:cu1\|curr_state.RESULT " "create_clock -period 1.000 -name mod:r8\|mod_cu:cu1\|curr_state.RESULT mod:r8\|mod_cu:cu1\|curr_state.RESULT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702239414119 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702239414119 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702239414119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702239414119 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702239414127 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702239414138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702239414167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702239414167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.243 " "Worst-case setup slack is -10.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.243            -135.276 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "  -10.243            -135.276 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742            -121.593 clk  " "   -4.742            -121.593 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239414167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.555 " "Worst-case hold slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clk  " "    0.555               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.198               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    2.198               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239414177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239414186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239414187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.478 clk  " "   -0.538             -26.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    0.145               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239414187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239414187 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702239414217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702239414277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702239416517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702239416667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702239416677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702239416677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.311 " "Worst-case setup slack is -10.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.311            -137.758 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "  -10.311            -137.758 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.749            -120.610 clk  " "   -4.749            -120.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239416677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk  " "    0.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.235               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    2.235               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239416682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239416689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239416689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.524 clk  " "   -0.538             -26.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    0.183               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239416689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239416689 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702239416707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702239417017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702239418169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702239418237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702239418242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702239418242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.414 " "Worst-case setup slack is -4.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.414             -50.839 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "   -4.414             -50.839 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -55.452 clk  " "   -1.978             -55.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk  " "    0.224               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    1.183               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239418252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239418257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.103 " "Worst-case minimum pulse width slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -3.430 clk  " "   -0.103              -3.430 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    0.246               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418257 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702239418273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702239418509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702239418509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702239418509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.047 " "Worst-case setup slack is -4.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047             -48.892 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "   -4.047             -48.892 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721             -43.730 clk  " "   -1.721             -43.730 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 clk  " "    0.211               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    1.215               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239418529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702239418531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.104 " "Worst-case minimum pulse width slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -3.486 clk  " "   -0.104              -3.486 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT  " "    0.296               0.000 mod:r8\|mod_cu:cu1\|curr_state.RESULT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702239418533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702239418533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702239420817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702239420832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239420957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:17:00 2023 " "Processing ended: Sun Dec 10 23:17:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239420957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239420957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239420957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702239420957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702239422387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702239422387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:17:02 2023 " "Processing started: Sun Dec 10 23:17:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702239422387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702239422387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projemm -c projemm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projemm -c projemm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702239422387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702239423331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projemm.vo C:/Users/LENOVO/Desktop/quartus/arife/simulation/modelsim/ simulation " "Generated file projemm.vo in folder \"C:/Users/LENOVO/Desktop/quartus/arife/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702239423513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702239423592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:17:03 2023 " "Processing ended: Sun Dec 10 23:17:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702239423592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702239423592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702239423592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702239423592 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702239424417 ""}
