Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/_/Desktop/VERILOG LAB/bcd_syncronous/bcd_synchronous_TB_isim_beh.exe -prj C:/Users/_/Desktop/VERILOG LAB/bcd_syncronous/bcd_synchronous_TB_beh.prj work.bcd_synchronous_TB work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/_/Desktop/VERILOG LAB/bcd_syncronous/bcd_syncronous.v" into library work
Analyzing Verilog file "C:/Users/_/Desktop/VERILOG LAB/bcd_syncronous/bcd_synchronous_TB.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160904 KB
Fuse CPU Usage: 249 ms
Compiling module bcd_synchronous
Compiling module bcd_synchronous_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/_/Desktop/VERILOG LAB/bcd_syncronous/bcd_synchronous_TB_isim_beh.exe
Fuse Memory Usage: 167404 KB
Fuse CPU Usage: 327 ms
