Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,66
design__inferred_latch__count,0
design__instance__count,654
design__instance__area,9231.67
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 215.04 53.76
design__core__bbox,5.76 3.78 209.28 49.14
design__io,227
design__die__area,11560.6
design__core__area,9231.67
design__instance__count__stdcell,339
design__instance__area__stdcell,7317.48
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.792649
design__instance__utilization__stdcell,0.792649
design__rows,12
design__rows:CoreSite,12
design__sites,5088
design__sites:CoreSite,5088
design__instance__count__class:buffer,105
design__instance__area__class:buffer,762.048
design__instance__count__class:inverter,2
design__instance__area__class:inverter,10.8864
design__instance__count__class:sequential_cell,124
design__instance__area__class:sequential_cell,3861.04
design__instance__count__class:multi_input_combinational_cell,102
design__instance__area__class:multi_input_combinational_cell,2541.97
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21294.4
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,141.523
global_route__vias,3107
global_route__wirelength,30819
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,446
route__net__special,2
route__drc_errors__iter:0,210
route__wirelength__iter:0,24347
route__drc_errors__iter:1,54
route__wirelength__iter:1,24291
route__drc_errors__iter:2,32
route__wirelength__iter:2,24184
route__drc_errors__iter:3,0
route__wirelength__iter:3,24185
route__drc_errors,0
route__wirelength,24185
route__vias,2736
route__vias__singlecut,2736
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,429.49
design__instance__count__class:fill_cell,315
design__instance__area__class:fill_cell,1914.19
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00014716
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000140084
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000682932
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000140084
design_powergrid__voltage__worst,0.000140084
design_powergrid__voltage__worst__net:VPWR,1.19985
design_powergrid__drop__worst,0.00014716
design_powergrid__drop__worst__net:VPWR,0.00014716
design_powergrid__voltage__worst__net:VGND,0.000140084
design_powergrid__drop__worst__net:VGND,0.000140084
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000076500000000000002785098540680763790078344754874706268310546875
ir__drop__worst,0.0001469999999999999952537965697274557896889746189117431640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
