/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:11:51.
* Main process id is 31552.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : SlowSlow_0p63_100
* Process                 : SlowSlow
* Temperature             : 100C
* Voltage                 : 0.63V
*
****************************************************************************/

library (asap7sc7p5t_RVT_SlowSlow_0p63_100) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:11:51";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 100.00;
  nom_voltage             		: 0.630;

  voltage_map (VDD,0.630);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (SlowSlow_0p63_100) {
    process_corner	: "SlowSlow";
    process       	: 1.00;
    voltage       	: 0.630;
    temperature   	: 100.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : SlowSlow_0p63_100;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_SS.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_SS.pm,8d9f5b3f157054e98a0770f4a1039ef5";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3225.897286;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3309.822750;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2839.377353;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 3891.499348;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3129.396232;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 3135.025205;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 3347.215124;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 3408.927088;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 2745.915190;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000221;
		fall_capacitance	: 0.000220;
		rise_capacitance	: 0.000221;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000802,0.013006,0.019279,0.027813", \
				        "-0.009097,0.003539,0.011402,0.021762", \
				        "-0.013015,-0.001786,0.006003,0.016985", \
				        "-0.017226,-0.008074,-0.001171,0.010361");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003797,-0.000694,0.000850,0.003257", \
				        "-0.017441,-0.010861,-0.008316,-0.005265", \
				        "-0.024248,-0.017348,-0.014504,-0.011067", \
				        "-0.033612,-0.026757,-0.024050,-0.020708");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003625,-0.009675,-0.016321,-0.003711", \
				        "0.019958,0.005531,-0.002904,-0.014364", \
				        "0.027748,0.013125,0.004589,-0.007279", \
				        "0.037648,0.022661,0.013928,0.001505");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006424,0.001607,-0.000413,-0.003366", \
				        "0.022217,0.012526,0.009091,0.005343", \
				        "0.030711,0.019610,0.015552,0.011117", \
				        "0.042712,0.030291,0.025657,0.020914");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000193,0.000186,0.000185,0.000191,0.000214,0.000272,0.000395");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000076,0.000069,0.000069,0.000074,0.000095,0.000150,0.000272");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000192,0.000185,0.000184,0.000190,0.000213,0.000271,0.000393");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000077,0.000069,0.000069,0.000074,0.000095,0.000151,0.000273");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000052,0.000049,0.000049,0.000049,0.000049,0.000049,0.000049");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000041,-0.000041,-0.000041,-0.000041,-0.000041,-0.000042,-0.000043");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000046,0.000046,0.000046,0.000046,0.000047,0.000047,0.000047");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000033,-0.000033,-0.000033,-0.000033,-0.000033,-0.000034,-0.000035");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000144;
		fall_capacitance	: 0.000144;
		rise_capacitance	: 0.000144;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000189,0.000184,0.000182,0.000184,0.000193,0.000215,0.000263");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000087,0.000082,0.000080,0.000081,0.000088,0.000108,0.000154");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000293,0.000288,0.000287,0.000288,0.000297,0.000319,0.000366");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000262,0.000256,0.000254,0.000256,0.000265,0.000288,0.000340");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000178,0.000172,0.000171,0.000173,0.000182,0.000205,0.000251");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000092,0.000087,0.000085,0.000087,0.000093,0.000113,0.000157");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025900;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.030405,0.048172,0.063389,0.093831,0.154711,0.275701,0.518104", \
				        "0.032375,0.050129,0.065396,0.095729,0.156494,0.277761,0.519828", \
				        "0.034636,0.052395,0.067644,0.098075,0.158414,0.279555,0.521196", \
				        "0.038214,0.055982,0.071219,0.101659,0.162149,0.282932,0.524392", \
				        "0.043313,0.061057,0.076323,0.106580,0.167622,0.288965,0.531333", \
				        "0.050259,0.067977,0.083221,0.113484,0.174404,0.295792,0.538083", \
				        "0.059710,0.077483,0.092711,0.123157,0.183294,0.304859,0.547545");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.025500,0.046875,0.067014,0.107254,0.187441,0.347647,0.668393", \
				        "0.027507,0.048858,0.069000,0.109100,0.189550,0.349984,0.670169", \
				        "0.029832,0.051189,0.071292,0.111348,0.191811,0.352141,0.672328", \
				        "0.033737,0.055104,0.075181,0.115207,0.195647,0.355850,0.675783", \
				        "0.039339,0.060722,0.080742,0.120819,0.200710,0.360504,0.679432", \
				        "0.047258,0.068647,0.088625,0.128906,0.208613,0.368736,0.688087", \
				        "0.058081,0.079470,0.099482,0.139586,0.219142,0.378784,0.698865");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004729,0.029329,0.055971,0.110016,0.220331,0.437589,0.872080", \
				        "0.004708,0.029341,0.056212,0.110660,0.218967,0.435020,0.869581", \
				        "0.004687,0.029230,0.056152,0.110224,0.220124,0.437184,0.872281", \
				        "0.004689,0.029354,0.056120,0.110067,0.220276,0.437496,0.872609", \
				        "0.004684,0.029264,0.056116,0.110811,0.218494,0.434989,0.865062", \
				        "0.004692,0.029323,0.055926,0.110639,0.218317,0.433961,0.866107", \
				        "0.004702,0.029341,0.056103,0.109828,0.216171,0.435360,0.867722");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004719,0.040109,0.077657,0.153775,0.307475,0.612834,1.221556", \
				        "0.004697,0.039733,0.077990,0.155306,0.306281,0.608249,1.222990", \
				        "0.004680,0.039797,0.078626,0.155440,0.307236,0.612651,1.227311", \
				        "0.004671,0.039915,0.078629,0.155477,0.307833,0.614341,1.229092", \
				        "0.004639,0.040201,0.078399,0.155301,0.308926,0.615851,1.229377", \
				        "0.004759,0.039681,0.078208,0.153592,0.308945,0.615916,1.230024", \
				        "0.004792,0.040182,0.078417,0.152736,0.308524,0.615744,1.229758");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000198,0.000237,0.000240,0.000242,0.000243,0.000243,0.000244", \
				        "0.000192,0.000231,0.000234,0.000236,0.000237,0.000237,0.000238", \
				        "0.000190,0.000229,0.000232,0.000234,0.000235,0.000235,0.000235", \
				        "0.000191,0.000230,0.000233,0.000235,0.000236,0.000236,0.000237", \
				        "0.000199,0.000238,0.000240,0.000242,0.000243,0.000244,0.000244", \
				        "0.000218,0.000259,0.000259,0.000263,0.000264,0.000265,0.000265", \
				        "0.000261,0.000301,0.000305,0.000306,0.000306,0.000306,0.000307");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000200,0.000237,0.000246,0.000258,0.000277,0.000316,0.000399", \
				        "0.000196,0.000234,0.000241,0.000256,0.000282,0.000324,0.000391", \
				        "0.000194,0.000232,0.000239,0.000253,0.000281,0.000329,0.000424", \
				        "0.000194,0.000232,0.000238,0.000252,0.000283,0.000331,0.000418", \
				        "0.000199,0.000237,0.000244,0.000252,0.000277,0.000311,0.000359", \
				        "0.000222,0.000254,0.000260,0.000276,0.000298,0.000343,0.000405", \
				        "0.000262,0.000302,0.000305,0.000313,0.000319,0.000362,0.000448");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3148.040201;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3190.227296;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 3158.543069;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4042.080569;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3073.617311;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2824.042428;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 3199.600728;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 3097.841986;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 2598.368219;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000410;
		fall_capacitance	: 0.000405;
		rise_capacitance	: 0.000415;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.014138,0.030768,0.042372,0.058255", \
				        "0.000680,0.018633,0.032022,0.050072", \
				        "-0.003951,0.013572,0.028608,0.048776", \
				        "-0.009586,0.006583,0.022881,0.046164");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.005434,0.003450,0.007838,0.014708", \
				        "-0.023157,-0.012611,-0.007392,-0.000535", \
				        "-0.032002,-0.020497,-0.015040,-0.007749", \
				        "-0.044712,-0.033176,-0.027460,-0.020010");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003809,-0.014924,-0.028316,-0.046398", \
				        "0.026019,0.006934,-0.007557,-0.028180", \
				        "0.039513,0.019874,0.005132,-0.016579", \
				        "0.057377,0.037016,0.022007,-0.000388");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.016900,0.003910,-0.001410,-0.008446", \
				        "0.037922,0.022496,0.015671,0.007749", \
				        "0.049775,0.033064,0.025112,0.016041", \
				        "0.067006,0.049562,0.040530,0.030168");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000381,0.000371,0.000369,0.000370,0.000384,0.000433,0.000548");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000211,0.000203,0.000201,0.000201,0.000211,0.000249,0.000357");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000385,0.000374,0.000372,0.000373,0.000387,0.000436,0.000551");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000206,0.000198,0.000196,0.000196,0.000206,0.000245,0.000353");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000076,0.000069,0.000068,0.000067,0.000067,0.000067,0.000066");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000037,-0.000037,-0.000037,-0.000037,-0.000038,-0.000038,-0.000039");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000063,0.000063,0.000063,0.000063,0.000064,0.000064,0.000064");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000031,-0.000031,-0.000031,-0.000031,-0.000031,-0.000032,-0.000033");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000300;
		fall_capacitance	: 0.000301;
		rise_capacitance	: 0.000299;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000554,0.000546,0.000541,0.000536,0.000537,0.000550,0.000587");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000370,0.000364,0.000359,0.000353,0.000350,0.000362,0.000394");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000903,0.000895,0.000890,0.000886,0.000885,0.000895,0.000931");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000748,0.000740,0.000735,0.000729,0.000728,0.000742,0.000785");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000536,0.000528,0.000523,0.000519,0.000519,0.000532,0.000569");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000380,0.000374,0.000369,0.000364,0.000361,0.000372,0.000404");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025708;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.073988,0.095621,0.111717,0.142301,0.202994,0.325023,0.568286", \
				        "0.075916,0.097556,0.113666,0.144301,0.205121,0.326527,0.568224", \
				        "0.078234,0.099887,0.115986,0.146617,0.207458,0.329729,0.572703", \
				        "0.082973,0.104617,0.120728,0.151340,0.212074,0.333282,0.575994", \
				        "0.091457,0.113111,0.129211,0.159838,0.220674,0.342962,0.585958", \
				        "0.104175,0.125853,0.141901,0.172576,0.233306,0.355660,0.597204", \
				        "0.122242,0.143908,0.159950,0.190576,0.251286,0.372929,0.616129");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.061680,0.085561,0.105857,0.146052,0.226481,0.387276,0.708487", \
				        "0.063654,0.087537,0.107836,0.148016,0.228494,0.389334,0.710505", \
				        "0.065986,0.089869,0.110192,0.150412,0.230687,0.391413,0.712620", \
				        "0.070714,0.094598,0.114916,0.155129,0.235456,0.396216,0.717432", \
				        "0.079284,0.103166,0.123497,0.163577,0.244145,0.404850,0.725265", \
				        "0.092254,0.116165,0.136417,0.176467,0.257077,0.417823,0.739131", \
				        "0.110513,0.134441,0.154726,0.194877,0.275272,0.435433,0.755535");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011203,0.035239,0.060624,0.113395,0.223312,0.440343,0.872302", \
				        "0.011219,0.035350,0.060410,0.114008,0.222251,0.443564,0.880412", \
				        "0.011176,0.035255,0.060710,0.113765,0.222891,0.442585,0.878652", \
				        "0.011209,0.035377,0.060479,0.113870,0.222792,0.443160,0.879558", \
				        "0.011165,0.035273,0.060712,0.113735,0.222961,0.442473,0.878508", \
				        "0.011204,0.035375,0.060715,0.113857,0.222811,0.442306,0.879562", \
				        "0.011162,0.035281,0.060360,0.113333,0.222457,0.442092,0.875986");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010890,0.044246,0.081209,0.158856,0.309898,0.615588,1.222666", \
				        "0.010840,0.044249,0.081222,0.158819,0.309383,0.614412,1.219989", \
				        "0.010856,0.044328,0.081502,0.158933,0.310774,0.616864,1.225397", \
				        "0.010871,0.044307,0.081453,0.158928,0.310484,0.616403,1.224370", \
				        "0.010807,0.044275,0.081879,0.158101,0.310148,0.616170,1.233326", \
				        "0.010878,0.044258,0.081875,0.158220,0.309769,0.615126,1.221520", \
				        "0.010973,0.044202,0.081380,0.159081,0.310716,0.618597,1.232433");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000687,0.000766,0.000775,0.000780,0.000783,0.000785,0.000786", \
				        "0.000679,0.000758,0.000768,0.000773,0.000777,0.000778,0.000779", \
				        "0.000675,0.000754,0.000763,0.000769,0.000772,0.000773,0.000774", \
				        "0.000669,0.000748,0.000758,0.000763,0.000766,0.000768,0.000769", \
				        "0.000668,0.000747,0.000756,0.000762,0.000765,0.000766,0.000767", \
				        "0.000678,0.000757,0.000769,0.000773,0.000776,0.000779,0.000778", \
				        "0.000716,0.000794,0.000807,0.000810,0.000815,0.000815,0.000816");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000672,0.000736,0.000748,0.000755,0.000786,0.000830,0.000919", \
				        "0.000666,0.000731,0.000742,0.000748,0.000781,0.000826,0.000917", \
				        "0.000662,0.000726,0.000738,0.000750,0.000774,0.000816,0.000904", \
				        "0.000656,0.000721,0.000732,0.000743,0.000769,0.000812,0.000901", \
				        "0.000651,0.000714,0.000727,0.000739,0.000769,0.000820,0.000916", \
				        "0.000659,0.000724,0.000738,0.000751,0.000780,0.000830,0.000908", \
				        "0.000691,0.000754,0.000763,0.000776,0.000803,0.000835,0.000902");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3148.040500;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 3190.227316;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 3158.543262;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4042.080975;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 3073.618171;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2824.042654;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 3199.601217;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 3097.841990;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 2598.368414;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000387;
		fall_capacitance	: 0.000383;
		rise_capacitance	: 0.000391;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012149,0.028873,0.040711,0.057253", \
				        "-0.002922,0.014879,0.028786,0.047435", \
				        "-0.008934,0.008226,0.023076,0.043635", \
				        "-0.016008,-0.000688,0.014468,0.037343");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.006176,0.003318,0.008483,0.015611", \
				        "-0.024168,-0.013334,-0.007755,-0.000373", \
				        "-0.033269,-0.021471,-0.015744,-0.007907", \
				        "-0.046345,-0.034359,-0.028347,-0.020367");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007112,-0.012319,-0.026503,-0.045091", \
				        "0.029913,0.010308,-0.004663,-0.025898", \
				        "0.044107,0.024021,0.008938,-0.013145", \
				        "0.062966,0.042441,0.027085,0.004419");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.019958,0.005434,-0.000735,-0.008764", \
				        "0.041302,0.024904,0.017313,0.008517", \
				        "0.053640,0.035975,0.027241,0.017328", \
				        "0.071599,0.053179,0.043358,0.031881");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000408,0.000398,0.000395,0.000396,0.000410,0.000456,0.000570");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000249,0.000240,0.000238,0.000238,0.000246,0.000283,0.000388");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000416,0.000406,0.000403,0.000404,0.000417,0.000464,0.000578");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000239,0.000230,0.000228,0.000227,0.000236,0.000274,0.000380");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000075,0.000067,0.000066,0.000065,0.000065,0.000065,0.000064");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000037,-0.000037,-0.000037,-0.000037,-0.000038,-0.000038,-0.000039");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000061,0.000061,0.000061,0.000061,0.000061,0.000061,0.000061");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000031,-0.000031,-0.000031,-0.000031,-0.000031,-0.000032,-0.000032");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000298;
		fall_capacitance	: 0.000298;
		rise_capacitance	: 0.000298;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000555,0.000548,0.000545,0.000541,0.000542,0.000556,0.000593");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000359,0.000354,0.000350,0.000345,0.000343,0.000354,0.000388");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000902,0.000896,0.000892,0.000888,0.000889,0.000900,0.000937");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000794,0.000788,0.000784,0.000779,0.000778,0.000791,0.000834");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000547,0.000541,0.000537,0.000534,0.000534,0.000548,0.000586");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000354,0.000350,0.000347,0.000343,0.000340,0.000351,0.000384");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025542;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.077219,0.099280,0.115588,0.146269,0.207057,0.328868,0.570559", \
				        "0.079213,0.101279,0.117578,0.148235,0.208986,0.330516,0.572252", \
				        "0.081557,0.103636,0.119924,0.150636,0.211441,0.333507,0.576069", \
				        "0.086382,0.108439,0.124743,0.155410,0.216071,0.337771,0.581032", \
				        "0.095104,0.117156,0.133470,0.164141,0.224889,0.346468,0.588067", \
				        "0.108405,0.130475,0.146742,0.177422,0.238279,0.360295,0.602614", \
				        "0.127284,0.149319,0.165498,0.196330,0.257088,0.378577,0.621052");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.067573,0.092372,0.112804,0.152936,0.233584,0.394518,0.715886", \
				        "0.069577,0.094380,0.114783,0.155030,0.235422,0.396165,0.716718", \
				        "0.071940,0.096738,0.117171,0.157306,0.237951,0.398889,0.720276", \
				        "0.076687,0.101490,0.121915,0.162189,0.242430,0.403001,0.723284", \
				        "0.085463,0.110255,0.130721,0.171019,0.250913,0.410970,0.730471", \
				        "0.099107,0.123940,0.144387,0.184657,0.264885,0.425686,0.746900", \
				        "0.118530,0.143312,0.163710,0.204140,0.283965,0.445462,0.764713");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011249,0.036084,0.060854,0.113906,0.221424,0.442751,0.879828", \
				        "0.011277,0.036056,0.060906,0.113781,0.221903,0.442956,0.879562", \
				        "0.011170,0.036047,0.060834,0.113971,0.221904,0.441619,0.879529", \
				        "0.011204,0.036049,0.061039,0.113414,0.222896,0.441151,0.872712", \
				        "0.011278,0.036101,0.060901,0.113841,0.221832,0.442944,0.879649", \
				        "0.011180,0.036054,0.060822,0.113946,0.221430,0.442092,0.879722", \
				        "0.011175,0.035786,0.060820,0.113647,0.222625,0.441462,0.878101");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011632,0.044883,0.081441,0.158502,0.309567,0.614300,1.224285", \
				        "0.011639,0.044741,0.082049,0.157595,0.312653,0.619801,1.236189", \
				        "0.011629,0.044890,0.081407,0.158530,0.309453,0.614052,1.223700", \
				        "0.011639,0.044685,0.082155,0.157201,0.313143,0.620755,1.237129", \
				        "0.011664,0.044847,0.082226,0.157958,0.313093,0.621122,1.236286", \
				        "0.011741,0.044962,0.082023,0.159195,0.311596,0.618511,1.229862", \
				        "0.011722,0.044829,0.082208,0.157938,0.312813,0.615392,1.234627");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000678,0.000760,0.000771,0.000776,0.000780,0.000781,0.000782", \
				        "0.000672,0.000755,0.000766,0.000771,0.000774,0.000776,0.000777", \
				        "0.000669,0.000751,0.000762,0.000767,0.000771,0.000772,0.000773", \
				        "0.000665,0.000747,0.000758,0.000763,0.000766,0.000768,0.000769", \
				        "0.000664,0.000746,0.000757,0.000762,0.000766,0.000767,0.000768", \
				        "0.000675,0.000757,0.000769,0.000774,0.000777,0.000778,0.000779", \
				        "0.000713,0.000795,0.000806,0.000812,0.000816,0.000817,0.000816");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000672,0.000734,0.000746,0.000758,0.000787,0.000836,0.000929", \
				        "0.000667,0.000729,0.000740,0.000756,0.000783,0.000838,0.000927", \
				        "0.000664,0.000727,0.000738,0.000750,0.000779,0.000828,0.000920", \
				        "0.000659,0.000722,0.000731,0.000749,0.000772,0.000826,0.000904", \
				        "0.000655,0.000716,0.000726,0.000745,0.000753,0.000797,0.000843", \
				        "0.000666,0.000727,0.000740,0.000754,0.000776,0.000817,0.000901", \
				        "0.000696,0.000756,0.000765,0.000785,0.000795,0.000856,0.000900");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 5204.771796;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 4397.691234;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 5318.309875;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 5988.531564;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 4098.924386;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 4606.797742;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 5809.268330;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 6513.125187;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 4905.526049;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000405;
		fall_capacitance	: 0.000403;
		rise_capacitance	: 0.000407;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.011050,-0.020358,-0.025635,-0.029902", \
				        "-0.036371,-0.047100,-0.053818,-0.060209", \
				        "-0.048455,-0.060523,-0.067987,-0.076367", \
				        "-0.063395,-0.077206,-0.086079,-0.096887");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.005342,-0.000652,0.001840,0.005313", \
				        "-0.026888,-0.023404,-0.019217,-0.014552", \
				        "-0.035825,-0.035673,-0.030861,-0.025087", \
				        "-0.046566,-0.052162,-0.047546,-0.040036");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.032499,0.039703,0.047442,0.056575", \
				        "0.062683,0.068805,0.076125,0.085997", \
				        "0.080090,0.084983,0.091890,0.102740", \
				        "0.103254,0.106471,0.113413,0.124541");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.025372,0.013088,0.007372,0.001987", \
				        "0.053131,0.039879,0.031586,0.024210", \
				        "0.069827,0.056752,0.046903,0.037561", \
				        "0.093099,0.081605,0.070018,0.057780");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000599,0.000585,0.000584,0.000591,0.000614,0.000674,0.000810");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000456,0.000443,0.000441,0.000444,0.000463,0.000517,0.000645");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000604,0.000591,0.000589,0.000597,0.000620,0.000679,0.000816");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000423,0.000410,0.000408,0.000411,0.000431,0.000486,0.000614");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000263,0.000245,0.000250,0.000261,0.000291,0.000356,0.000496");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000024,-0.000042,-0.000042,-0.000032,-0.000004,0.000060,0.000199");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000267,0.000249,0.000254,0.000265,0.000295,0.000360,0.000499");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000028,-0.000046,-0.000045,-0.000035,-0.000008,0.000056,0.000196");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001058;
		fall_capacitance	: 0.001062;
		rise_capacitance	: 0.001053;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000557,0.000535,0.000528,0.000526,0.000533,0.000557,0.000613");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000032,0.000014,0.000006,0.000000,0.000004,0.000023,0.000074");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000984,0.000951,0.000936,0.000929,0.000940,0.000989,0.001107");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001101,0.001081,0.001077,0.001083,0.001108,0.001161,0.001267");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000574,0.000554,0.000547,0.000546,0.000554,0.000578,0.000634");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000011,-0.000028,-0.000036,-0.000040,-0.000036,-0.000015,0.000036");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025722;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.029124,0.046898,0.062215,0.092562,0.153150,0.274435,0.515784", \
				        "0.030687,0.048462,0.063774,0.094033,0.154794,0.275475,0.518192", \
				        "0.032846,0.050620,0.065934,0.096199,0.156935,0.278133,0.519693", \
				        "0.037140,0.054918,0.070219,0.100593,0.161107,0.282459,0.523812", \
				        "0.043647,0.061480,0.076822,0.107095,0.167832,0.288514,0.531104", \
				        "0.052672,0.070512,0.085826,0.116103,0.176701,0.297469,0.539667", \
				        "0.065714,0.083707,0.099060,0.129431,0.189693,0.310568,0.552099");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.040539,0.062137,0.082298,0.122314,0.202651,0.362528,0.682454", \
				        "0.042406,0.064003,0.084163,0.124178,0.204515,0.364400,0.684310", \
				        "0.044782,0.066388,0.086511,0.126642,0.206626,0.366891,0.687426", \
				        "0.049697,0.071307,0.091395,0.131555,0.211797,0.371381,0.692510", \
				        "0.058827,0.080432,0.100583,0.140647,0.220453,0.381151,0.700870", \
				        "0.071726,0.093284,0.113432,0.153528,0.233851,0.392966,0.714412", \
				        "0.088614,0.110227,0.130367,0.170307,0.250460,0.411065,0.729660");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006569,0.030977,0.057538,0.111761,0.220777,0.435904,0.872666", \
				        "0.006575,0.030980,0.057427,0.111632,0.220079,0.438437,0.868753", \
				        "0.006584,0.030983,0.057426,0.111593,0.220241,0.436347,0.872169", \
				        "0.006579,0.030930,0.057400,0.111494,0.220816,0.435744,0.872589", \
				        "0.006705,0.030920,0.057580,0.111829,0.219642,0.438082,0.870255", \
				        "0.006733,0.030840,0.057329,0.111078,0.218935,0.437010,0.872416", \
				        "0.007084,0.031151,0.057528,0.110667,0.218541,0.433239,0.869387");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007660,0.042014,0.080232,0.157428,0.310093,0.615020,1.234470", \
				        "0.007658,0.042016,0.080232,0.157423,0.310115,0.614977,1.234478", \
				        "0.007667,0.042299,0.079814,0.156290,0.310230,0.618419,1.220114", \
				        "0.007646,0.042232,0.080162,0.157369,0.308381,0.619018,1.222089", \
				        "0.007663,0.042308,0.079787,0.155472,0.311210,0.615721,1.226340", \
				        "0.007620,0.041994,0.080261,0.157664,0.307283,0.617926,1.218540", \
				        "0.007697,0.042079,0.079692,0.154831,0.309826,0.613567,1.230509");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000454,0.000555,0.000563,0.000568,0.000572,0.000575,0.000577", \
				        "0.000425,0.000527,0.000535,0.000540,0.000544,0.000547,0.000549", \
				        "0.000408,0.000510,0.000518,0.000523,0.000527,0.000530,0.000533", \
				        "0.000393,0.000496,0.000504,0.000509,0.000513,0.000517,0.000519", \
				        "0.000389,0.000496,0.000504,0.000511,0.000514,0.000518,0.000520", \
				        "0.000435,0.000530,0.000549,0.000549,0.000558,0.000564,0.000561", \
				        "0.000536,0.000643,0.000646,0.000651,0.000657,0.000662,0.000667");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000669,0.000752,0.000763,0.000772,0.000804,0.000839,0.000912", \
				        "0.000658,0.000742,0.000752,0.000762,0.000793,0.000828,0.000900", \
				        "0.000656,0.000740,0.000747,0.000764,0.000784,0.000829,0.000909", \
				        "0.000659,0.000744,0.000750,0.000766,0.000791,0.000807,0.000918", \
				        "0.000677,0.000761,0.000770,0.000785,0.000795,0.000854,0.000921", \
				        "0.000719,0.000800,0.000810,0.000821,0.000849,0.000870,0.000973", \
				        "0.000831,0.000898,0.000899,0.000901,0.000934,0.000985,0.001034");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF_DYN
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF_DYN) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2136.881803;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1896.216507;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1896.216507;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 1869.719217;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1869.719217;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2377.582054;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2377.582052;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2404.009435;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 2404.009435;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000527;
		fall_capacitance	: 0.000514;
		rise_capacitance	: 0.000540;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000840,0.006712,0.009084,0.011389", \
				        "0.032143,0.009091,0.003727,-0.000720", \
				        "0.067187,0.031150,0.024125,0.018769", \
				        "0.135232,0.078023,0.072155,0.071849");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004130,0.013649,0.020922,0.032747", \
				        "0.040377,0.028330,0.026296,0.025601", \
				        "0.078527,0.045648,0.036333,0.028422", \
				        "0.153833,0.082639,0.063502,0.040716");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008427,0.000940,-0.001575,-0.005177", \
				        "0.041155,0.025472,0.022084,0.020320", \
				        "0.076740,0.044312,0.039835,0.035975", \
				        "0.152949,0.075558,0.066902,0.060784");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.011639,0.020584,0.027934,0.049437", \
				        "0.045123,0.055877,0.067600,0.090560", \
				        "0.078458,0.078896,0.095650,0.124868", \
				        "0.148522,0.122351,0.142151,0.182769");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000263,0.000261,0.000265,0.000279,0.000313,0.000382,0.000524");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000057,-0.000057,-0.000057,-0.000057,-0.000041,0.000027,0.000167");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000243,0.000242,0.000246,0.000260,0.000293,0.000362,0.000503");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000029,-0.000029,-0.000029,-0.000029,-0.000027,0.000042,0.000182");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000003,0.000003,0.000003,0.000003,0.000003,0.000003,0.000003");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000008,-0.000009,-0.000008,-0.000008,-0.000008,-0.000009,-0.000009");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000021,-0.000021,-0.000021,-0.000021,-0.000022,-0.000022,-0.000023");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000010,0.000010,0.000010,0.000010,0.000010,0.000011,0.000012");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000940;
		fall_capacitance	: 0.000942;
		rise_capacitance	: 0.000939;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000410,0.000392,0.000388,0.000390,0.000402,0.000429,0.000491");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000001,-0.000013,-0.000019,-0.000022,-0.000016,0.000005,0.000061");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000602,0.000578,0.000572,0.000579,0.000597,0.000627,0.000692");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000439,0.000423,0.000415,0.000409,0.000421,0.000492,0.001854");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000410,0.000389,0.000382,0.000383,0.000394,0.000422,0.000484");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000023,-0.000023,-0.000023,-0.000023,-0.000023,-0.000015,0.000040");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025626;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.019171,0.037704,0.053195,0.083537,0.144421,0.266551,0.507770", \
				        "0.021127,0.039636,0.055149,0.085588,0.146303,0.268257,0.511808", \
				        "0.023668,0.042166,0.057678,0.088015,0.149003,0.270741,0.513014", \
				        "0.028655,0.047165,0.062693,0.093052,0.154015,0.275780,0.518079", \
				        "0.036227,0.054462,0.070006,0.100481,0.161130,0.283361,0.526411", \
				        "0.045971,0.064200,0.079408,0.109705,0.170317,0.292355,0.534281", \
				        "0.058308,0.076858,0.092250,0.122367,0.182306,0.303619,0.546740");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.013099,0.034420,0.054571,0.094795,0.174469,0.336496,0.658813", \
				        "0.015044,0.036455,0.056503,0.096780,0.177640,0.336544,0.659577", \
				        "0.017459,0.038913,0.059037,0.099353,0.179981,0.339545,0.662911", \
				        "0.021701,0.043244,0.063447,0.103559,0.184162,0.345275,0.665586", \
				        "0.027050,0.049174,0.069388,0.109461,0.190404,0.350591,0.669688", \
				        "0.032912,0.055270,0.075823,0.115969,0.196434,0.357558,0.677106", \
				        "0.036170,0.059673,0.079779,0.120245,0.200184,0.361561,0.682951");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007476,0.032218,0.058327,0.112452,0.221915,0.438996,0.879867", \
				        "0.007487,0.032096,0.058462,0.112497,0.221581,0.442351,0.873022", \
				        "0.007513,0.032243,0.058297,0.112319,0.221644,0.437084,0.881237", \
				        "0.007521,0.032318,0.058388,0.112400,0.221662,0.437128,0.881269", \
				        "0.007253,0.032287,0.058527,0.112522,0.221911,0.442305,0.871104", \
				        "0.007588,0.031868,0.057515,0.112511,0.221744,0.438941,0.876435", \
				        "0.008072,0.032341,0.058078,0.110665,0.218209,0.437244,0.873225");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006487,0.042711,0.081140,0.157499,0.312408,0.615624,1.219935", \
				        "0.006522,0.042856,0.080830,0.157710,0.308650,0.620415,1.234672", \
				        "0.006564,0.042928,0.080477,0.157080,0.309441,0.621222,1.229709", \
				        "0.006993,0.042776,0.081382,0.158420,0.312285,0.612149,1.231813", \
				        "0.008046,0.043055,0.081047,0.158376,0.311111,0.618070,1.236431", \
				        "0.010225,0.044134,0.081288,0.157955,0.310730,0.614758,1.234209", \
				        "0.014097,0.043818,0.081633,0.157336,0.307648,0.615352,1.227084");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000190,0.000268,0.000275,0.000279,0.000281,0.000282,0.000282", \
				        "0.000174,0.000250,0.000257,0.000261,0.000264,0.000265,0.000265", \
				        "0.000165,0.000239,0.000247,0.000251,0.000253,0.000254,0.000255", \
				        "0.000156,0.000229,0.000236,0.000241,0.000243,0.000245,0.000246", \
				        "0.000157,0.000230,0.000237,0.000242,0.000245,0.000246,0.000247", \
				        "0.000196,0.000246,0.000253,0.000257,0.000259,0.000263,0.000265", \
				        "0.000256,0.000321,0.000315,0.000309,0.000313,0.000316,0.000318");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000121,0.000154,0.000161,0.000175,0.000196,0.000235,0.000348", \
				        "0.000107,0.000141,0.000148,0.000157,0.000185,0.000231,0.000289", \
				        "0.000101,0.000133,0.000143,0.000154,0.000187,0.000222,0.000297", \
				        "0.000096,0.000129,0.000137,0.000151,0.000164,0.000231,0.000349", \
				        "0.000102,0.000130,0.000141,0.000152,0.000174,0.000243,0.000310", \
				        "0.000128,0.000150,0.000154,0.000163,0.000191,0.000258,0.000356", \
				        "0.000181,0.000208,0.000214,0.000219,0.000236,0.000288,0.000414");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 5668.641514;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 4712.136628;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 5615.222531;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 6619.658521;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 4712.103193;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 5219.966233;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 6123.732675;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 7126.378965;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 5219.933361;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000221;
		fall_capacitance	: 0.000219;
		rise_capacitance	: 0.000223;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.005541,-0.011947,-0.013470,-0.015012", \
				        "-0.022550,-0.031048,-0.034650,-0.038988", \
				        "-0.029253,-0.038924,-0.043642,-0.049822", \
				        "-0.037487,-0.048872,-0.054712,-0.063597");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002779,-0.001031,0.000002,0.001182", \
				        "-0.018213,-0.015896,-0.013346,-0.011175", \
				        "-0.024141,-0.023917,-0.020322,-0.017481", \
				        "-0.031287,-0.034734,-0.030240,-0.026221");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.014912,0.020584,0.024507,0.029401", \
				        "0.036673,0.040258,0.045311,0.052059", \
				        "0.046813,0.049076,0.054559,0.062395", \
				        "0.060199,0.060864,0.066556,0.076108");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012709,0.004219,0.002173,-0.000115", \
				        "0.033477,0.022458,0.018193,0.014647", \
				        "0.044215,0.033284,0.027569,0.023135", \
				        "0.058553,0.048573,0.041641,0.035531");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000324,0.000317,0.000320,0.000332,0.000363,0.000431,0.000576");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000207,0.000200,0.000201,0.000211,0.000238,0.000305,0.000446");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000324,0.000317,0.000320,0.000332,0.000363,0.000430,0.000575");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000207,0.000200,0.000201,0.000211,0.000238,0.000306,0.000447");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000106,0.000103,0.000110,0.000126,0.000160,0.000230,0.000375");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000032,-0.000038,-0.000032,-0.000017,0.000018,0.000086,0.000228");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000106,0.000103,0.000110,0.000126,0.000160,0.000231,0.000374");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000032,-0.000038,-0.000032,-0.000016,0.000018,0.000087,0.000229");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000537;
		fall_capacitance	: 0.000538;
		rise_capacitance	: 0.000537;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000220,0.000212,0.000213,0.000218,0.000232,0.000262,0.000328");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000030,-0.000039,-0.000040,-0.000036,-0.000024,0.000004,0.000070");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000447,0.000428,0.000426,0.000433,0.000459,0.000518,0.000643");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000466,0.000459,0.000464,0.000477,0.000501,0.000552,0.000662");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000221,0.000212,0.000213,0.000219,0.000232,0.000263,0.000328");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000030,-0.000040,-0.000040,-0.000036,-0.000024,0.000004,0.000070");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025960;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014000,0.030878,0.046038,0.076353,0.136998,0.258497,0.502834", \
				        "0.015763,0.032641,0.047811,0.078065,0.139016,0.259863,0.503141", \
				        "0.017810,0.034690,0.049864,0.080070,0.141003,0.261658,0.505828", \
				        "0.020725,0.037693,0.052819,0.083160,0.144140,0.265685,0.508300", \
				        "0.024800,0.041764,0.056912,0.087238,0.148261,0.269333,0.510921", \
				        "0.030728,0.047779,0.062954,0.093076,0.153848,0.275615,0.517346", \
				        "0.038910,0.056186,0.071338,0.101680,0.161876,0.283321,0.526151");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.018121,0.038998,0.059046,0.099074,0.179277,0.340147,0.662590", \
				        "0.020179,0.041057,0.061103,0.101093,0.181385,0.342120,0.664637", \
				        "0.022596,0.043473,0.063520,0.103547,0.183752,0.344607,0.667064", \
				        "0.026550,0.047452,0.067463,0.107504,0.188161,0.346961,0.668952", \
				        "0.031965,0.052843,0.072854,0.113037,0.192750,0.354383,0.676086", \
				        "0.039035,0.059903,0.079868,0.119887,0.200233,0.360247,0.681159", \
				        "0.048333,0.069234,0.089260,0.129307,0.208942,0.368995,0.691864");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003452,0.028139,0.055266,0.109740,0.218542,0.438985,0.877203", \
				        "0.003452,0.028039,0.054853,0.109779,0.217325,0.437314,0.877163", \
				        "0.003462,0.028028,0.055002,0.109832,0.217175,0.438211,0.877242", \
				        "0.003573,0.028161,0.055211,0.109728,0.218201,0.434200,0.868835", \
				        "0.003599,0.027936,0.054925,0.109573,0.218452,0.435709,0.876538", \
				        "0.003790,0.028129,0.054720,0.108561,0.216295,0.433865,0.876738", \
				        "0.004198,0.028071,0.055167,0.108790,0.216201,0.431634,0.874360");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003705,0.039129,0.077711,0.154272,0.307854,0.615308,1.217958", \
				        "0.003706,0.039103,0.077641,0.154391,0.307709,0.615436,1.218907", \
				        "0.003707,0.039128,0.077701,0.154276,0.307852,0.615365,1.218167", \
				        "0.003704,0.039103,0.076771,0.154764,0.304565,0.615776,1.231442", \
				        "0.003686,0.039313,0.077959,0.153457,0.308338,0.612107,1.214214", \
				        "0.003711,0.039188,0.076843,0.154369,0.307549,0.615382,1.231360", \
				        "0.003743,0.038995,0.077633,0.152177,0.305845,0.615618,1.213731");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000149,0.000207,0.000208,0.000209,0.000209,0.000209,0.000209", \
				        "0.000128,0.000186,0.000187,0.000188,0.000188,0.000189,0.000188", \
				        "0.000124,0.000182,0.000183,0.000184,0.000184,0.000184,0.000184", \
				        "0.000129,0.000187,0.000189,0.000189,0.000190,0.000190,0.000190", \
				        "0.000162,0.000212,0.000213,0.000214,0.000215,0.000215,0.000212", \
				        "0.000219,0.000268,0.000265,0.000265,0.000265,0.000265,0.000267", \
				        "0.000323,0.000386,0.000384,0.000374,0.000375,0.000375,0.000378");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000304,0.000360,0.000368,0.000377,0.000409,0.000433,0.000539", \
				        "0.000300,0.000357,0.000365,0.000372,0.000406,0.000428,0.000530", \
				        "0.000303,0.000358,0.000365,0.000374,0.000406,0.000430,0.000535", \
				        "0.000310,0.000369,0.000376,0.000387,0.000414,0.000451,0.000520", \
				        "0.000334,0.000388,0.000392,0.000406,0.000428,0.000469,0.000595", \
				        "0.000387,0.000430,0.000433,0.000447,0.000477,0.000497,0.000586", \
				        "0.000480,0.000538,0.000537,0.000535,0.000555,0.000602,0.000720");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 4741.501693;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 5342.059879;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 5342.059725;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 5559.649103;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 5559.649057;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2802.654639;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2802.654639;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 5261.643250;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 5261.643250;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000381;
		fall_capacitance	: 0.000380;
		rise_capacitance	: 0.000381;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.007018,-0.018290,-0.020175,-0.011602", \
				        "-0.018783,-0.025730,-0.026996,-0.016055", \
				        "-0.025462,-0.031573,-0.033603,-0.025087", \
				        "-0.039120,-0.044905,-0.048417,-0.045144");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008461,0.021854,0.028060,0.036918", \
				        "0.004907,0.021644,0.026379,0.032771", \
				        "0.008851,0.030063,0.033901,0.038704", \
				        "0.019864,0.050324,0.052926,0.054272");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.015982,0.028317,0.035711,0.041380", \
				        "0.035424,0.041433,0.047853,0.052391", \
				        "0.046211,0.049429,0.055601,0.060964", \
				        "0.062745,0.064425,0.070350,0.077670");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000536,-0.008318,-0.012004,-0.018270", \
				        "0.013271,-0.000686,-0.005523,-0.012995", \
				        "0.017915,-0.000461,-0.007100,-0.016245", \
				        "0.022347,-0.002431,-0.012963,-0.025867");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000275,0.000260,0.000258,0.000262,0.000281,0.000336,0.000458");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000012,-0.000002,-0.000002,0.000004,0.000028,0.000084,0.000208");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000268,0.000254,0.000252,0.000255,0.000275,0.000330,0.000452");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000013,-0.000001,-0.000001,0.000005,0.000029,0.000086,0.000210");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000059,0.000059,0.000058,0.000059,0.000060,0.000061,0.000061");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000024,-0.000024,-0.000024,-0.000024,-0.000024,-0.000024,-0.000025");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000088,0.000080,0.000078,0.000077,0.000078,0.000078,0.000080");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000036,-0.000043,-0.000044,-0.000044,-0.000044,-0.000043,-0.000041");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000726;
		fall_capacitance	: 0.000723;
		rise_capacitance	: 0.000729;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000433,0.000425,0.000422,0.000422,0.000428,0.000453,0.000517");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000173,0.000148,0.000126,0.000101,0.000101,0.000141,0.000275");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000321,0.000316,0.000314,0.000313,0.000316,0.000322,0.000351");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000358,0.000355,0.000354,0.000352,0.000351,0.000352,0.000377");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000084,0.000081,0.000081,0.000081,0.000080,0.000080,0.000081");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025543;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.026127,0.042758,0.058044,0.088481,0.148869,0.270314,0.512129", \
				        "0.028644,0.045282,0.060527,0.090927,0.151672,0.272291,0.515161", \
				        "0.030918,0.047558,0.062839,0.093274,0.153723,0.275014,0.517371", \
				        "0.034526,0.051186,0.066455,0.096880,0.157305,0.278741,0.520449", \
				        "0.039651,0.056353,0.071610,0.101932,0.162613,0.283892,0.525277", \
				        "0.046929,0.063575,0.078724,0.109043,0.169574,0.290668,0.533182", \
				        "0.058022,0.074871,0.090087,0.120399,0.180593,0.301728,0.544017");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.015312,0.036902,0.057074,0.097354,0.178296,0.337967,0.659638", \
				        "0.017411,0.039041,0.059253,0.099627,0.179483,0.341522,0.664336", \
				        "0.019771,0.041415,0.061646,0.102043,0.182126,0.343669,0.666750", \
				        "0.024197,0.045835,0.066097,0.106502,0.186526,0.348293,0.671251", \
				        "0.030226,0.052406,0.072645,0.113089,0.192875,0.355115,0.677795", \
				        "0.036775,0.059675,0.080153,0.120321,0.200499,0.361573,0.681863", \
				        "0.040239,0.064996,0.085131,0.125500,0.205667,0.366796,0.689362");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005592,0.030560,0.057612,0.111131,0.220960,0.436349,0.872054", \
				        "0.005610,0.030494,0.057373,0.112070,0.218974,0.438557,0.869786", \
				        "0.005607,0.030572,0.057609,0.111479,0.220667,0.437665,0.869348", \
				        "0.005654,0.030500,0.057571,0.111204,0.220947,0.436033,0.872363", \
				        "0.005592,0.030507,0.057220,0.111867,0.220638,0.435253,0.873906", \
				        "0.005804,0.030404,0.056908,0.111421,0.220219,0.438079,0.870486", \
				        "0.006126,0.030627,0.057106,0.110763,0.218757,0.436941,0.865942");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007061,0.042970,0.080795,0.158409,0.309469,0.621344,1.240002", \
				        "0.007064,0.042768,0.081494,0.157519,0.313171,0.619401,1.223728", \
				        "0.007096,0.042841,0.081384,0.156981,0.312907,0.620910,1.225723", \
				        "0.007301,0.042828,0.081004,0.157187,0.313039,0.620184,1.224976", \
				        "0.008572,0.042988,0.080639,0.156899,0.313152,0.617428,1.221971", \
				        "0.010911,0.044105,0.081266,0.157040,0.313303,0.621439,1.238304", \
				        "0.015210,0.045062,0.081611,0.157458,0.311265,0.619026,1.234748");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000279,0.000337,0.000342,0.000346,0.000349,0.000351,0.000352", \
				        "0.000253,0.000310,0.000316,0.000320,0.000323,0.000325,0.000326", \
				        "0.000238,0.000295,0.000301,0.000305,0.000308,0.000310,0.000311", \
				        "0.000222,0.000277,0.000284,0.000288,0.000290,0.000293,0.000294", \
				        "0.000215,0.000275,0.000280,0.000280,0.000286,0.000289,0.000289", \
				        "0.000241,0.000290,0.000295,0.000300,0.000301,0.000304,0.000304", \
				        "0.000299,0.000359,0.000359,0.000357,0.000360,0.000362,0.000365");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000121,0.000156,0.000165,0.000173,0.000203,0.000253,0.000305", \
				        "0.000112,0.000149,0.000156,0.000171,0.000194,0.000229,0.000342", \
				        "0.000105,0.000143,0.000151,0.000166,0.000193,0.000219,0.000329", \
				        "0.000099,0.000133,0.000144,0.000159,0.000185,0.000215,0.000326", \
				        "0.000095,0.000125,0.000136,0.000152,0.000173,0.000219,0.000335", \
				        "0.000100,0.000123,0.000129,0.000141,0.000171,0.000197,0.000318", \
				        "0.000108,0.000131,0.000135,0.000135,0.000158,0.000223,0.000293");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC_M1
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC_M1) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 4741.506665;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 5342.075775;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 5342.075773;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 5559.655428;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 5559.655427;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 2802.654786;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2802.654786;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 5261.640672;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 5261.640671;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000385;
		fall_capacitance	: 0.000383;
		rise_capacitance	: 0.000387;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.005610,-0.015193,-0.015016,-0.003330", \
				        "-0.015135,-0.021282,-0.020534,-0.006225", \
				        "-0.021338,-0.027066,-0.027642,-0.015645", \
				        "-0.034678,-0.040635,-0.043430,-0.037734");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009088,0.022760,0.029120,0.038462", \
				        "0.005936,0.023227,0.028080,0.034992", \
				        "0.010569,0.032781,0.036476,0.041641", \
				        "0.021415,0.054825,0.056772,0.058488");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.013749,0.025808,0.031954,0.035761", \
				        "0.031787,0.037604,0.043082,0.046002", \
				        "0.041789,0.045018,0.050527,0.054335", \
				        "0.057100,0.059452,0.065027,0.071060");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000045,-0.009270,-0.013125,-0.019825", \
				        "0.011986,-0.002733,-0.006931,-0.014655", \
				        "0.016026,-0.003505,-0.009003,-0.018582", \
				        "0.019524,-0.007404,-0.016079,-0.029292");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000258,0.000244,0.000242,0.000245,0.000266,0.000322,0.000446");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000016,-0.000017,-0.000010,0.000015,0.000073,0.000198");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000255,0.000240,0.000239,0.000242,0.000263,0.000319,0.000443");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000017,-0.000018,-0.000011,0.000014,0.000072,0.000197");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000054,0.000054,0.000054,0.000054,0.000056,0.000057,0.000057");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000024,-0.000024,-0.000024,-0.000024,-0.000024,-0.000024,-0.000025");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000112,0.000104,0.000102,0.000102,0.000105,0.000109,0.000115");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000027,-0.000034,-0.000034,-0.000033,-0.000031,-0.000027,-0.000020");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000705;
		fall_capacitance	: 0.000701;
		rise_capacitance	: 0.000709;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000414,0.000406,0.000404,0.000403,0.000409,0.000433,0.000494");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000191,0.000167,0.000144,0.000118,0.000119,0.000161,0.000298");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000305,0.000299,0.000298,0.000298,0.000300,0.000308,0.000343");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000331,0.000328,0.000327,0.000326,0.000324,0.000324,0.000341");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000086,0.000082,0.000082,0.000081,0.000081,0.000081,0.000082");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.025623;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.025951,0.042538,0.057816,0.088245,0.148838,0.269864,0.512310", \
				        "0.028578,0.045183,0.060423,0.090803,0.151525,0.272080,0.514881", \
				        "0.030870,0.047472,0.062721,0.093109,0.153792,0.274493,0.517259", \
				        "0.034463,0.051067,0.066330,0.096736,0.157286,0.278319,0.520871", \
				        "0.039518,0.056195,0.071458,0.101710,0.162467,0.283527,0.525949", \
				        "0.046733,0.063399,0.078586,0.108915,0.169542,0.290427,0.532943", \
				        "0.057767,0.074626,0.089874,0.120199,0.180456,0.301524,0.543804");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014610,0.036079,0.056274,0.096649,0.176955,0.337478,0.660401", \
				        "0.016688,0.038190,0.058331,0.098539,0.179130,0.340334,0.661825", \
				        "0.019058,0.040579,0.060704,0.100829,0.181729,0.342416,0.662701", \
				        "0.023445,0.045015,0.065225,0.105534,0.186346,0.345579,0.667530", \
				        "0.029434,0.051465,0.071701,0.111966,0.192923,0.351868,0.674801", \
				        "0.035984,0.058715,0.079080,0.119249,0.199362,0.359887,0.682302", \
				        "0.039697,0.064160,0.084225,0.124571,0.204468,0.365743,0.687209");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005529,0.030381,0.057559,0.111349,0.220201,0.437701,0.867641", \
				        "0.005530,0.030505,0.057367,0.111970,0.218747,0.438176,0.869766", \
				        "0.005554,0.030537,0.057455,0.111910,0.219224,0.438269,0.867746", \
				        "0.005599,0.030545,0.057551,0.111644,0.220087,0.437916,0.866352", \
				        "0.005579,0.030431,0.057501,0.111871,0.219533,0.437418,0.868159", \
				        "0.005797,0.030527,0.056983,0.111419,0.219121,0.437740,0.869665", \
				        "0.006136,0.030624,0.057394,0.111112,0.218453,0.434834,0.869458");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006964,0.042653,0.081151,0.156538,0.311034,0.620638,1.225785", \
				        "0.006993,0.042620,0.081290,0.158261,0.311976,0.611164,1.225557", \
				        "0.007046,0.042735,0.081194,0.158404,0.311153,0.615375,1.232908", \
				        "0.007273,0.042915,0.080532,0.157882,0.308613,0.620032,1.236686", \
				        "0.008506,0.042980,0.080602,0.157994,0.308913,0.620286,1.235207", \
				        "0.010870,0.043629,0.080812,0.158019,0.312343,0.619649,1.234436", \
				        "0.015010,0.044783,0.081477,0.156842,0.309132,0.614738,1.227740");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000280,0.000337,0.000343,0.000347,0.000349,0.000351,0.000352", \
				        "0.000253,0.000311,0.000316,0.000320,0.000323,0.000324,0.000326", \
				        "0.000240,0.000297,0.000302,0.000306,0.000309,0.000310,0.000312", \
				        "0.000225,0.000281,0.000287,0.000290,0.000293,0.000295,0.000296", \
				        "0.000218,0.000279,0.000284,0.000286,0.000290,0.000291,0.000293", \
				        "0.000241,0.000291,0.000298,0.000301,0.000303,0.000309,0.000309", \
				        "0.000295,0.000358,0.000359,0.000359,0.000363,0.000364,0.000367");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000122,0.000158,0.000167,0.000180,0.000214,0.000236,0.000329", \
				        "0.000112,0.000149,0.000153,0.000172,0.000185,0.000249,0.000378", \
				        "0.000106,0.000143,0.000149,0.000164,0.000184,0.000254,0.000362", \
				        "0.000100,0.000132,0.000144,0.000154,0.000185,0.000234,0.000289", \
				        "0.000097,0.000126,0.000137,0.000147,0.000178,0.000224,0.000286", \
				        "0.000101,0.000125,0.000127,0.000138,0.000178,0.000232,0.000287", \
				        "0.000111,0.000135,0.000139,0.000141,0.000157,0.000228,0.000345");
			}
		}
	}

  }

}
/*
* End of file
*/
