

================================================================
== Vivado HLS Report for 'Loop_Output_Row_proc'
================================================================
* Date:           Thu Dec 19 06:39:25 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   23|  67631|   23|  67631|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_303  |updateBuffer  |    6|  231|    6|  231|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                                   |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |             Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row                       |   22|  67630| 22 ~ 6763 |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Outer_Loop    |    4|    220|   4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Initialize_Buffer_Inner_Loop  |    2|     20|          2|          -|          -| 1 ~ 10 |    no    |
        | + Output_Col                      |   15|   6540|  15 ~ 654 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop                |    6|    420|   6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Cal_Inner_Loop              |    4|     40|          4|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_18)
3 --> 
	4  / (tmp_i_4)
	6  / (!tmp_i_4)
4 --> 
	5  / (tmp_17_i)
	3  / (!tmp_17_i)
5 --> 
	4  / true
6 --> 
	7  / (tmp_21)
	2  / (!tmp_21)
7 --> 
	12  / (!tmp_i3)
	8  / (tmp_i3)
8 --> 
	9  / (tmp_25_i)
	7  / (!tmp_25_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind"   --->   Operation 13 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind"   --->   Operation 14 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind"   --->   Operation 15 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind"   --->   Operation 16 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%buffer = alloca [25 x i32], align 16" [conv2D.c:87]   --->   Operation 17 'alloca' 'buffer' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 1, %row_in_read" [conv2D.c:90]   --->   Operation 18 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_s = sub i32 %tmp, %kernel_size_row_read" [conv2D.c:90]   --->   Operation 19 'sub' 'tmp_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_16 = add i32 1, %col_in_read" [conv2D.c:97]   --->   Operation 20 'add' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_17 = sub i32 %tmp_16, %kernel_size_col_read" [conv2D.c:97]   --->   Operation 21 'sub' 'tmp_17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (2.47ns)   --->   "%tmp_i = icmp sgt i32 %kernel_size_col_read, 0"   --->   Operation 22 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %kernel_size_col_read to i31"   --->   Operation 23 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.73ns)   --->   "%smax_i = select i1 %tmp_i, i31 %tmp_20, i31 0"   --->   Operation 24 'select' 'smax_i' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%smax_cast_i = zext i31 %smax_i to i32"   --->   Operation 25 'zext' 'smax_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [conv2D.c:90]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%index_row_out_assign = phi i31 [ 0, %newFuncRoot ], [ %index_row_out, %1 ]"   --->   Operation 27 'phi' 'index_row_out_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i38 [ 0, %newFuncRoot ], [ %next_mul4, %1 ]"   --->   Operation 28 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i38 %phi_mul3 to i15"   --->   Operation 29 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.79ns)   --->   "%next_mul4 = add i38 100, %phi_mul3"   --->   Operation 30 'add' 'next_mul4' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%index_row_out_cast = zext i31 %index_row_out_assign to i32" [conv2D.c:90]   --->   Operation 31 'zext' 'index_row_out_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %index_row_out_cast, %tmp_s" [conv2D.c:90]   --->   Operation 32 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.52ns)   --->   "%index_row_out = add i31 1, %index_row_out_assign" [conv2D.c:90]   --->   Operation 33 'add' 'index_row_out' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %2, label %.exitStub" [conv2D.c:90]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 35 'specloopname' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 36 'specregionbegin' 'tmp_19' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:91]   --->   Operation 37 'speclooptripcount' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 38 'br' <Predicate = (tmp_18)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (!tmp_18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_buffer_i = phi i32 [ 0, %2 ], [ %i_buffer, %7 ]"   --->   Operation 40 'phi' 'i_buffer_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ik_row_i = phi i31 [ 0, %2 ], [ %ik_row, %7 ]"   --->   Operation 41 'phi' 'ik_row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ik_row_cast_i = zext i31 %ik_row_i to i32" [conv2D.c:15->conv2D.c:94]   --->   Operation 42 'zext' 'ik_row_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_i_4 = icmp slt i32 %ik_row_cast_i, %kernel_size_row_read" [conv2D.c:15->conv2D.c:94]   --->   Operation 43 'icmp' 'tmp_i_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.52ns)   --->   "%ik_row = add i31 %ik_row_i, 1" [conv2D.c:15->conv2D.c:94]   --->   Operation 44 'add' 'ik_row' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_i_4, label %4, label %initializeBuffer.exit.preheader" [conv2D.c:15->conv2D.c:94]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 46 'specloopname' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 47 'specregionbegin' 'tmp_21_i' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:16->conv2D.c:94]   --->   Operation 48 'speclooptripcount' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%i_buffer = add i32 %i_buffer_i, %smax_cast_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 49 'add' 'i_buffer' <Predicate = (tmp_i_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %index_row_out_assign to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 50 'trunc' 'tmp_25' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %ik_row_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 51 'trunc' 'tmp_27' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.94ns)   --->   "%tmp_30 = add i15 %tmp_27, %tmp_25" [conv2D.c:20->conv2D.c:94]   --->   Operation 52 'add' 'tmp_30' <Predicate = (tmp_i_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_24 = mul i15 100, %tmp_30" [conv2D.c:20->conv2D.c:94]   --->   Operation 53 'mul' 'tmp_24' <Predicate = (tmp_i_4)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 54 'br' <Predicate = (tmp_i_4)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 55 'br' <Predicate = (!tmp_i_4)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_buffer_1_i = phi i32 [ %i_buffer_i, %4 ], [ %tmp_19_i, %6 ]" [conv2D.c:20->conv2D.c:94]   --->   Operation 56 'phi' 'i_buffer_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ik_col_i = phi i31 [ 0, %4 ], [ %ik_col, %6 ]"   --->   Operation 57 'phi' 'ik_col_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ik_col_cast_i = zext i31 %ik_col_i to i32" [conv2D.c:18->conv2D.c:94]   --->   Operation 58 'zext' 'ik_col_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.47ns)   --->   "%tmp_17_i = icmp slt i32 %ik_col_cast_i, %kernel_size_col_read" [conv2D.c:18->conv2D.c:94]   --->   Operation 59 'icmp' 'tmp_17_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.52ns)   --->   "%ik_col = add i31 %ik_col_i, 1" [conv2D.c:18->conv2D.c:94]   --->   Operation 60 'add' 'ik_col' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_17_i, label %6, label %7" [conv2D.c:18->conv2D.c:94]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i31 %ik_col_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 62 'trunc' 'tmp_31' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.94ns)   --->   "%tmp_26 = add i15 %tmp_24, %tmp_31" [conv2D.c:20->conv2D.c:94]   --->   Operation 63 'add' 'tmp_26' <Predicate = (tmp_17_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i15 %tmp_26 to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 64 'sext' 'tmp_26_cast' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_26_cast" [conv2D.c:20->conv2D.c:94]   --->   Operation 65 'getelementptr' 'in_data_addr' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 66 'load' 'in_data_load' <Predicate = (tmp_17_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str, i32 %tmp_21_i) nounwind" [conv2D.c:22->conv2D.c:94]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (!tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 68 'br' <Predicate = (!tmp_17_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 70 'specregionbegin' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:19->conv2D.c:94]   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 72 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%tmp_19_i = add nsw i32 1, %i_buffer_1_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 73 'add' 'tmp_19_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20_i = sext i32 %i_buffer_1_i to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 74 'sext' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_20_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 75 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %in_data_load, i32* %buffer_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_22_i) nounwind" [conv2D.c:21->conv2D.c:94]   --->   Operation 77 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.45>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%index_col_out = phi i31 [ %index_col_out_1, %calculateConvolution.exit ], [ 0, %initializeBuffer.exit.preheader ]"   --->   Operation 79 'phi' 'index_col_out' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%index_col_out_cast = zext i31 %index_col_out to i32" [conv2D.c:97]   --->   Operation 80 'zext' 'index_col_out_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %index_col_out_cast, %tmp_17" [conv2D.c:97]   --->   Operation 81 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.52ns)   --->   "%index_col_out_1 = add i31 %index_col_out, 1" [conv2D.c:97]   --->   Operation 82 'add' 'index_col_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %8, label %1" [conv2D.c:97]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 84 'specloopname' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 85 'specregionbegin' 'tmp_22' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 86 'specpipeline' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 87 'speclooptripcount' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 88 'br' <Predicate = (tmp_21)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_19) nounwind" [conv2D.c:109]   --->   Operation 89 'specregionend' 'empty' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %0" [conv2D.c:90]   --->   Operation 90 'br' <Predicate = (!tmp_21)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.19>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %8 ], [ %sum_1_i, %13 ]" [conv2D.c:41->conv2D.c:101]   --->   Operation 91 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ik_row_i1 = phi i31 [ 0, %8 ], [ %ik_row_2, %13 ]"   --->   Operation 92 'phi' 'ik_row_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %8 ], [ %next_mul, %13 ]"   --->   Operation 93 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %8 ], [ %next_mul2, %13 ]"   --->   Operation 94 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i38 %phi_mul1 to i11"   --->   Operation 95 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 96 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %kernel_size_col_read"   --->   Operation 97 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%ik_row_cast_i2 = zext i31 %ik_row_i1 to i32" [conv2D.c:36->conv2D.c:101]   --->   Operation 98 'zext' 'ik_row_cast_i2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.47ns)   --->   "%tmp_i3 = icmp slt i32 %ik_row_cast_i2, %kernel_size_row_read" [conv2D.c:36->conv2D.c:101]   --->   Operation 99 'icmp' 'tmp_i3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.52ns)   --->   "%ik_row_2 = add i31 1, %ik_row_i1" [conv2D.c:36->conv2D.c:101]   --->   Operation 100 'add' 'ik_row_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %10, label %calculateConvolution.exit" [conv2D.c:36->conv2D.c:101]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 102 'specloopname' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 103 'specregionbegin' 'tmp_23_i' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:37->conv2D.c:101]   --->   Operation 104 'speclooptripcount' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 105 'br' <Predicate = (tmp_i3)> <Delay = 1.76>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i31 %index_col_out to i15" [conv2D.c:104]   --->   Operation 106 'trunc' 'tmp_33' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.94ns)   --->   "%tmp_28 = add i15 %tmp_23, %tmp_33" [conv2D.c:104]   --->   Operation 107 'add' 'tmp_28' <Predicate = (!tmp_i3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i15 %tmp_28 to i64" [conv2D.c:104]   --->   Operation 108 'zext' 'tmp_28_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_28_cast" [conv2D.c:104]   --->   Operation 109 'getelementptr' 'out_data_addr' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %out_data_addr, align 4" [conv2D.c:104]   --->   Operation 110 'store' <Predicate = (!tmp_i3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 111 [2/2] (5.02ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 111 'call' <Predicate = (!tmp_i3)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 4.89>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sum_1_i = phi i32 [ %sum, %10 ], [ %sum_1, %12 ]"   --->   Operation 112 'phi' 'sum_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ik_col_i5 = phi i31 [ 0, %10 ], [ %ik_col_2, %12 ]"   --->   Operation 113 'phi' 'ik_col_i5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%ik_col_cast_i6 = zext i31 %ik_col_i5 to i32" [conv2D.c:39->conv2D.c:101]   --->   Operation 114 'zext' 'ik_col_cast_i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_25_i = icmp slt i32 %ik_col_cast_i6, %kernel_size_col_read" [conv2D.c:39->conv2D.c:101]   --->   Operation 115 'icmp' 'tmp_25_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (2.52ns)   --->   "%ik_col_2 = add i31 %ik_col_i5, 1" [conv2D.c:39->conv2D.c:101]   --->   Operation 116 'add' 'ik_col_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_25_i, label %12, label %13" [conv2D.c:39->conv2D.c:101]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.55ns)   --->   "%tmp_27_i = add nsw i32 %ik_col_cast_i6, %phi_mul" [conv2D.c:41->conv2D.c:101]   --->   Operation 118 'add' 'tmp_27_i' <Predicate = (tmp_25_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28_i = sext i32 %tmp_27_i to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 119 'sext' 'tmp_28_i' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_28_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 120 'getelementptr' 'buffer_addr_3' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 121 'load' 'buffer_load' <Predicate = (tmp_25_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i31 %ik_col_i5 to i11" [conv2D.c:41->conv2D.c:101]   --->   Operation 122 'trunc' 'tmp_34' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.63ns)   --->   "%tmp_29 = add i11 %tmp_32, %tmp_34" [conv2D.c:41->conv2D.c:101]   --->   Operation 123 'add' 'tmp_29' <Predicate = (tmp_25_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i11 %tmp_29 to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 124 'zext' 'tmp_29_cast' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [1000 x i32]* %kernel, i64 0, i64 %tmp_29_cast" [conv2D.c:41->conv2D.c:101]   --->   Operation 125 'getelementptr' 'kernel_addr' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 126 'load' 'kernel_load' <Predicate = (tmp_25_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_23_i) nounwind" [conv2D.c:43->conv2D.c:101]   --->   Operation 127 'specregionend' 'empty_8' <Predicate = (!tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 128 'br' <Predicate = (!tmp_25_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 129 'load' 'buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 130 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 130 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_30_i = mul nsw i32 %kernel_load, %buffer_load" [conv2D.c:41->conv2D.c:101]   --->   Operation 131 'mul' 'tmp_30_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.55>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 133 'specregionbegin' 'tmp_26_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:40->conv2D.c:101]   --->   Operation 134 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum_1_i, %tmp_30_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 135 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_26_i) nounwind" [conv2D.c:42->conv2D.c:101]   --->   Operation 136 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_22) nounwind" [conv2D.c:108]   --->   Operation 139 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_size_col_read (read             ) [ 0011111111111]
col_in_read          (read             ) [ 0011111111111]
kernel_size_row_read (read             ) [ 0011111111111]
row_in_read          (read             ) [ 0000000000000]
buffer               (alloca           ) [ 0011111111111]
tmp                  (add              ) [ 0000000000000]
tmp_s                (sub              ) [ 0011111111111]
tmp_16               (add              ) [ 0000000000000]
tmp_17               (sub              ) [ 0011111111111]
tmp_i                (icmp             ) [ 0000000000000]
tmp_20               (trunc            ) [ 0000000000000]
smax_i               (select           ) [ 0000000000000]
smax_cast_i          (zext             ) [ 0011111111111]
StgValue_26          (br               ) [ 0111111111111]
index_row_out_assign (phi              ) [ 0011110111111]
phi_mul3             (phi              ) [ 0010000000000]
tmp_23               (trunc            ) [ 0001111111111]
next_mul4            (add              ) [ 0111111111111]
index_row_out_cast   (zext             ) [ 0000000000000]
tmp_18               (icmp             ) [ 0011111111111]
index_row_out        (add              ) [ 0111111111111]
StgValue_34          (br               ) [ 0000000000000]
StgValue_35          (specloopname     ) [ 0000000000000]
tmp_19               (specregionbegin  ) [ 0001111111111]
StgValue_37          (speclooptripcount) [ 0000000000000]
StgValue_38          (br               ) [ 0011111111111]
StgValue_39          (ret              ) [ 0000000000000]
i_buffer_i           (phi              ) [ 0001110000000]
ik_row_i             (phi              ) [ 0001000000000]
ik_row_cast_i        (zext             ) [ 0000000000000]
tmp_i_4              (icmp             ) [ 0011111111111]
ik_row               (add              ) [ 0011111111111]
StgValue_45          (br               ) [ 0000000000000]
StgValue_46          (specloopname     ) [ 0000000000000]
tmp_21_i             (specregionbegin  ) [ 0000110000000]
StgValue_48          (speclooptripcount) [ 0000000000000]
i_buffer             (add              ) [ 0011111111111]
tmp_25               (trunc            ) [ 0000000000000]
tmp_27               (trunc            ) [ 0000000000000]
tmp_30               (add              ) [ 0000000000000]
tmp_24               (mul              ) [ 0000110000000]
StgValue_54          (br               ) [ 0011111111111]
StgValue_55          (br               ) [ 0011111111111]
i_buffer_1_i         (phi              ) [ 0000110000000]
ik_col_i             (phi              ) [ 0000100000000]
ik_col_cast_i        (zext             ) [ 0000000000000]
tmp_17_i             (icmp             ) [ 0011111111111]
ik_col               (add              ) [ 0011111111111]
StgValue_61          (br               ) [ 0000000000000]
tmp_31               (trunc            ) [ 0000000000000]
tmp_26               (add              ) [ 0000000000000]
tmp_26_cast          (sext             ) [ 0000000000000]
in_data_addr         (getelementptr    ) [ 0000010000000]
empty_6              (specregionend    ) [ 0000000000000]
StgValue_68          (br               ) [ 0011111111111]
StgValue_69          (specloopname     ) [ 0000000000000]
tmp_22_i             (specregionbegin  ) [ 0000000000000]
StgValue_71          (speclooptripcount) [ 0000000000000]
in_data_load         (load             ) [ 0000000000000]
tmp_19_i             (add              ) [ 0011111111111]
tmp_20_i             (sext             ) [ 0000000000000]
buffer_addr          (getelementptr    ) [ 0000000000000]
StgValue_76          (store            ) [ 0000000000000]
empty_5              (specregionend    ) [ 0000000000000]
StgValue_78          (br               ) [ 0011111111111]
index_col_out        (phi              ) [ 0000001111111]
index_col_out_cast   (zext             ) [ 0000000000000]
tmp_21               (icmp             ) [ 0011111111111]
index_col_out_1      (add              ) [ 0011111111111]
StgValue_83          (br               ) [ 0000000000000]
StgValue_84          (specloopname     ) [ 0000000000000]
tmp_22               (specregionbegin  ) [ 0000000111111]
StgValue_86          (specpipeline     ) [ 0000000000000]
StgValue_87          (speclooptripcount) [ 0000000000000]
StgValue_88          (br               ) [ 0011111111111]
empty                (specregionend    ) [ 0000000000000]
StgValue_90          (br               ) [ 0111111111111]
sum                  (phi              ) [ 0000000111110]
ik_row_i1            (phi              ) [ 0000000100000]
phi_mul              (phi              ) [ 0000000111110]
phi_mul1             (phi              ) [ 0000000100000]
tmp_32               (trunc            ) [ 0000000011110]
next_mul2            (add              ) [ 0011111111111]
next_mul             (add              ) [ 0011111111111]
ik_row_cast_i2       (zext             ) [ 0000000000000]
tmp_i3               (icmp             ) [ 0011111111111]
ik_row_2             (add              ) [ 0011111111111]
StgValue_101         (br               ) [ 0000000000000]
StgValue_102         (specloopname     ) [ 0000000000000]
tmp_23_i             (specregionbegin  ) [ 0000000011110]
StgValue_104         (speclooptripcount) [ 0000000000000]
StgValue_105         (br               ) [ 0011111111111]
tmp_33               (trunc            ) [ 0000000000000]
tmp_28               (add              ) [ 0000000000000]
tmp_28_cast          (zext             ) [ 0000000000000]
out_data_addr        (getelementptr    ) [ 0000000000000]
StgValue_110         (store            ) [ 0000000000000]
sum_1_i              (phi              ) [ 0011111111111]
ik_col_i5            (phi              ) [ 0000000010000]
ik_col_cast_i6       (zext             ) [ 0000000000000]
tmp_25_i             (icmp             ) [ 0011111111111]
ik_col_2             (add              ) [ 0011111111111]
StgValue_117         (br               ) [ 0000000000000]
tmp_27_i             (add              ) [ 0000000000000]
tmp_28_i             (sext             ) [ 0000000000000]
buffer_addr_3        (getelementptr    ) [ 0000000001000]
tmp_34               (trunc            ) [ 0000000000000]
tmp_29               (add              ) [ 0000000000000]
tmp_29_cast          (zext             ) [ 0000000000000]
kernel_addr          (getelementptr    ) [ 0000000001000]
empty_8              (specregionend    ) [ 0000000000000]
StgValue_128         (br               ) [ 0011111111111]
buffer_load          (load             ) [ 0000000000100]
kernel_load          (load             ) [ 0000000000100]
tmp_30_i             (mul              ) [ 0000000000010]
StgValue_132         (specloopname     ) [ 0000000000000]
tmp_26_i             (specregionbegin  ) [ 0000000000000]
StgValue_134         (speclooptripcount) [ 0000000000000]
sum_1                (add              ) [ 0011111111111]
empty_7              (specregionend    ) [ 0000000000000]
StgValue_137         (br               ) [ 0011111111111]
StgValue_138         (call             ) [ 0000000000000]
empty_9              (specregionend    ) [ 0000000000000]
StgValue_140         (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_size_row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_row"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_size_col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_col"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateBuffer"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="buffer_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kernel_size_col_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_col_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_in_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_in_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_size_row_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_row_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="in_data_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="15" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buffer_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_76/5 buffer_load/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_data_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_110_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="buffer_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/8 "/>
</bind>
</comp>

<comp id="153" class="1005" name="index_row_out_assign_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="index_row_out_assign (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="index_row_out_assign_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="31" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_row_out_assign/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="phi_mul3_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="38" slack="1"/>
<pin id="167" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="phi_mul3_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="38" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_buffer_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_buffer_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer_i/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="ik_row_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_row_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="ik_row_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="31" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_row_i/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_buffer_1_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer_1_i (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_buffer_1_i_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer_1_i/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="ik_col_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="1"/>
<pin id="212" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_col_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="ik_col_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="31" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_col_i/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="index_col_out_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="index_col_out (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="index_col_out_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_col_out/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="sum_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="246" class="1005" name="ik_row_i1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="1"/>
<pin id="248" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_row_i1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="ik_row_i1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="31" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_row_i1/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="phi_mul_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="phi_mul_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="phi_mul1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="38" slack="1"/>
<pin id="271" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="phi_mul1_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="38" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sum_1_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="sum_1_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_i/8 "/>
</bind>
</comp>

<comp id="292" class="1005" name="ik_col_i5_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="1"/>
<pin id="294" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_col_i5 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="ik_col_i5_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="31" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_col_i5/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_updateBuffer_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="31" slack="3"/>
<pin id="308" dir="0" index="4" bw="31" slack="1"/>
<pin id="309" dir="0" index="5" bw="32" slack="4"/>
<pin id="310" dir="0" index="6" bw="32" slack="4"/>
<pin id="311" dir="0" index="7" bw="32" slack="4"/>
<pin id="312" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_111/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_16_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_17_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_20_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="smax_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="31" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax_i/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="smax_cast_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast_i/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_23_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="38" slack="0"/>
<pin id="365" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="next_mul4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="38" slack="0"/>
<pin id="370" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="index_row_out_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_row_out_cast/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_18_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="index_row_out_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="31" slack="0"/>
<pin id="385" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_row_out/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ik_row_cast_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_row_cast_i/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_i_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="2"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_4/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="ik_row_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_row/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_buffer_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="31" slack="2"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_buffer/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_25_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="1"/>
<pin id="410" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_27_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_30_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="15" slack="0"/>
<pin id="419" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ik_col_cast_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_col_cast_i/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_17_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="3"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ik_col_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_col/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_31_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_26_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="1"/>
<pin id="443" dir="0" index="1" bw="15" slack="0"/>
<pin id="444" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_26_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_19_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_i/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="index_col_out_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_col_out_cast/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_21_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="3"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="index_col_out_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="31" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_col_out_1/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_32_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="38" slack="0"/>
<pin id="479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="next_mul2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="38" slack="0"/>
<pin id="484" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="next_mul_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="4"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="ik_row_cast_i2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_row_cast_i2/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_i3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="4"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="ik_row_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="31" slack="0"/>
<pin id="504" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_row_2/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_33_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="1"/>
<pin id="509" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_28_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="15" slack="3"/>
<pin id="513" dir="0" index="1" bw="15" slack="0"/>
<pin id="514" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_28_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="ik_col_cast_i6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_col_cast_i6/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_25_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="5"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="ik_col_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_col_2/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_27_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_i/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_28_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_34_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_29_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="1"/>
<pin id="553" dir="0" index="1" bw="11" slack="0"/>
<pin id="554" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_29_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_30_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30_i/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sum_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="3"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/11 "/>
</bind>
</comp>

<comp id="570" class="1007" name="tmp_24_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="0"/>
<pin id="572" dir="0" index="1" bw="15" slack="0"/>
<pin id="573" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="kernel_size_col_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="3"/>
<pin id="578" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_size_col_read "/>
</bind>
</comp>

<comp id="584" class="1005" name="col_in_read_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="4"/>
<pin id="586" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="col_in_read "/>
</bind>
</comp>

<comp id="589" class="1005" name="kernel_size_row_read_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_size_row_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_s_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_17_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="3"/>
<pin id="603" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="606" class="1005" name="smax_cast_i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="smax_cast_i "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_23_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="3"/>
<pin id="613" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="616" class="1005" name="next_mul4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="38" slack="0"/>
<pin id="618" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="624" class="1005" name="index_row_out_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="index_row_out "/>
</bind>
</comp>

<comp id="632" class="1005" name="ik_row_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_row "/>
</bind>
</comp>

<comp id="637" class="1005" name="i_buffer_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_buffer "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_24_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="650" class="1005" name="ik_col_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="0"/>
<pin id="652" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_col "/>
</bind>
</comp>

<comp id="655" class="1005" name="in_data_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_19_i_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="668" class="1005" name="index_col_out_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="31" slack="0"/>
<pin id="670" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="index_col_out_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_32_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="1"/>
<pin id="675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="678" class="1005" name="next_mul2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="38" slack="0"/>
<pin id="680" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="next_mul_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="691" class="1005" name="ik_row_2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="31" slack="0"/>
<pin id="693" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_row_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="ik_col_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="0"/>
<pin id="701" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_col_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_addr_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="1"/>
<pin id="706" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="kernel_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="kernel_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_30_i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

<comp id="729" class="1005" name="sum_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="101" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="208"><net_src comp="176" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="245"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="290"><net_src comp="233" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="153" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="221" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="88" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="82" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="76" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="70" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="70" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="70" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="169" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="169" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="157" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="157" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="192" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="192" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="180" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="153" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="192" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="408" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="214" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="214" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="214" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="199" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="199" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="465"><net_src comp="225" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="225" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="273" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="273" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="261" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="250" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="28" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="250" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="221" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="524"><net_src comp="296" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="296" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="521" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="257" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="550"><net_src comp="296" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="569"><net_src comp="280" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="416" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="70" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="303" pin=6"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="587"><net_src comp="76" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="303" pin=7"/></net>

<net id="592"><net_src comp="82" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="303" pin=5"/></net>

<net id="599"><net_src comp="323" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="604"><net_src comp="335" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="609"><net_src comp="359" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="614"><net_src comp="363" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="619"><net_src comp="367" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="627"><net_src comp="382" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="635"><net_src comp="397" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="640"><net_src comp="403" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="645"><net_src comp="570" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="653"><net_src comp="431" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="658"><net_src comp="94" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="663"><net_src comp="451" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="671"><net_src comp="471" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="676"><net_src comp="477" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="681"><net_src comp="481" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="686"><net_src comp="487" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="694"><net_src comp="501" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="702"><net_src comp="530" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="707"><net_src comp="133" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="712"><net_src comp="140" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="717"><net_src comp="113" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="722"><net_src comp="147" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="727"><net_src comp="561" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="732"><net_src comp="565" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 }
 - Input state : 
	Port: Loop_Output_Row_proc : row_in | {1 }
	Port: Loop_Output_Row_proc : kernel_size_row | {1 }
	Port: Loop_Output_Row_proc : col_in | {1 }
	Port: Loop_Output_Row_proc : kernel_size_col | {1 }
	Port: Loop_Output_Row_proc : in_data | {4 5 7 12 }
	Port: Loop_Output_Row_proc : kernel | {8 9 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_17 : 1
		smax_i : 1
		smax_cast_i : 2
	State 2
		tmp_23 : 1
		next_mul4 : 1
		index_row_out_cast : 1
		tmp_18 : 2
		index_row_out : 1
		StgValue_34 : 3
	State 3
		ik_row_cast_i : 1
		tmp_i_4 : 2
		ik_row : 1
		StgValue_45 : 3
		i_buffer : 1
		tmp_27 : 1
		tmp_30 : 2
		tmp_24 : 3
	State 4
		ik_col_cast_i : 1
		tmp_17_i : 2
		ik_col : 1
		StgValue_61 : 3
		tmp_31 : 1
		tmp_26 : 2
		tmp_26_cast : 3
		in_data_addr : 4
		in_data_load : 5
	State 5
		buffer_addr : 1
		StgValue_76 : 2
		empty_5 : 1
	State 6
		index_col_out_cast : 1
		tmp_21 : 2
		index_col_out_1 : 1
		StgValue_83 : 3
	State 7
		tmp_32 : 1
		next_mul2 : 1
		next_mul : 1
		ik_row_cast_i2 : 1
		tmp_i3 : 2
		ik_row_2 : 1
		StgValue_101 : 3
		tmp_28 : 1
		tmp_28_cast : 2
		out_data_addr : 3
		StgValue_110 : 4
	State 8
		ik_col_cast_i6 : 1
		tmp_25_i : 2
		ik_col_2 : 1
		StgValue_117 : 3
		tmp_27_i : 2
		tmp_28_i : 3
		buffer_addr_3 : 4
		buffer_load : 5
		tmp_34 : 1
		tmp_29 : 2
		tmp_29_cast : 3
		kernel_addr : 4
		kernel_load : 5
	State 9
	State 10
	State 11
		empty_7 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |     grp_updateBuffer_fu_303     |    1    | 10.7055 |   414   |   455   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_317           |    0    |    0    |    0    |    32   |
|          |          tmp_16_fu_329          |    0    |    0    |    0    |    32   |
|          |         next_mul4_fu_367        |    0    |    0    |    0    |    45   |
|          |       index_row_out_fu_382      |    0    |    0    |    0    |    38   |
|          |          ik_row_fu_397          |    0    |    0    |    0    |    38   |
|          |         i_buffer_fu_403         |    0    |    0    |    0    |    39   |
|          |          tmp_30_fu_416          |    0    |    0    |    0    |    21   |
|          |          ik_col_fu_431          |    0    |    0    |    0    |    38   |
|          |          tmp_26_fu_441          |    0    |    0    |    0    |    21   |
|    add   |         tmp_19_i_fu_451         |    0    |    0    |    0    |    39   |
|          |      index_col_out_1_fu_471     |    0    |    0    |    0    |    38   |
|          |         next_mul2_fu_481        |    0    |    0    |    0    |    45   |
|          |         next_mul_fu_487         |    0    |    0    |    0    |    39   |
|          |         ik_row_2_fu_501         |    0    |    0    |    0    |    38   |
|          |          tmp_28_fu_511          |    0    |    0    |    0    |    21   |
|          |         ik_col_2_fu_530         |    0    |    0    |    0    |    38   |
|          |         tmp_27_i_fu_536         |    0    |    0    |    0    |    39   |
|          |          tmp_29_fu_551          |    0    |    0    |    0    |    13   |
|          |           sum_1_fu_565          |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_i_fu_341          |    0    |    0    |    0    |    18   |
|          |          tmp_18_fu_377          |    0    |    0    |    0    |    18   |
|          |          tmp_i_4_fu_392         |    0    |    0    |    0    |    18   |
|   icmp   |         tmp_17_i_fu_426         |    0    |    0    |    0    |    18   |
|          |          tmp_21_fu_466          |    0    |    0    |    0    |    18   |
|          |          tmp_i3_fu_496          |    0    |    0    |    0    |    18   |
|          |         tmp_25_i_fu_525         |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|    sub   |           tmp_s_fu_323          |    0    |    0    |    0    |    32   |
|          |          tmp_17_fu_335          |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|  select  |          smax_i_fu_351          |    0    |    0    |    0    |    31   |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |         tmp_30_i_fu_561         |    3    |    0    |    0    |    20   |
|          |          tmp_24_fu_570          |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          | kernel_size_col_read_read_fu_70 |    0    |    0    |    0    |    0    |
|   read   |      col_in_read_read_fu_76     |    0    |    0    |    0    |    0    |
|          | kernel_size_row_read_read_fu_82 |    0    |    0    |    0    |    0    |
|          |      row_in_read_read_fu_88     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_20_fu_347          |    0    |    0    |    0    |    0    |
|          |          tmp_23_fu_363          |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_408          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_27_fu_412          |    0    |    0    |    0    |    0    |
|          |          tmp_31_fu_437          |    0    |    0    |    0    |    0    |
|          |          tmp_32_fu_477          |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_507          |    0    |    0    |    0    |    0    |
|          |          tmp_34_fu_547          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        smax_cast_i_fu_359       |    0    |    0    |    0    |    0    |
|          |    index_row_out_cast_fu_373    |    0    |    0    |    0    |    0    |
|          |       ik_row_cast_i_fu_388      |    0    |    0    |    0    |    0    |
|          |       ik_col_cast_i_fu_422      |    0    |    0    |    0    |    0    |
|   zext   |    index_col_out_cast_fu_462    |    0    |    0    |    0    |    0    |
|          |      ik_row_cast_i2_fu_492      |    0    |    0    |    0    |    0    |
|          |        tmp_28_cast_fu_516       |    0    |    0    |    0    |    0    |
|          |      ik_col_cast_i6_fu_521      |    0    |    0    |    0    |    0    |
|          |        tmp_29_cast_fu_556       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_26_cast_fu_446       |    0    |    0    |    0    |    0    |
|   sext   |         tmp_20_i_fu_457         |    0    |    0    |    0    |    0    |
|          |         tmp_28_i_fu_542         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    5    | 10.7055 |   414   |   1349  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    0   |   64   |   13   |
+------+--------+--------+--------+
| Total|    0   |   64   |   13   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    buffer_addr_3_reg_704   |    5   |
|     buffer_load_reg_714    |   32   |
|     col_in_read_reg_584    |   32   |
|    i_buffer_1_i_reg_199    |   32   |
|     i_buffer_i_reg_176     |   32   |
|      i_buffer_reg_637      |   32   |
|      ik_col_2_reg_699      |   31   |
|      ik_col_i5_reg_292     |   31   |
|      ik_col_i_reg_210      |   31   |
|       ik_col_reg_650       |   31   |
|      ik_row_2_reg_691      |   31   |
|      ik_row_i1_reg_246     |   31   |
|      ik_row_i_reg_188      |   31   |
|       ik_row_reg_632       |   31   |
|    in_data_addr_reg_655    |   14   |
|   index_col_out_1_reg_668  |   31   |
|    index_col_out_reg_221   |   31   |
|index_row_out_assign_reg_153|   31   |
|    index_row_out_reg_624   |   31   |
|     kernel_addr_reg_709    |   10   |
|     kernel_load_reg_719    |   32   |
|kernel_size_col_read_reg_576|   32   |
|kernel_size_row_read_reg_589|   32   |
|      next_mul2_reg_678     |   38   |
|      next_mul4_reg_616     |   38   |
|      next_mul_reg_683      |   32   |
|      phi_mul1_reg_269      |   38   |
|      phi_mul3_reg_165      |   38   |
|       phi_mul_reg_257      |   32   |
|     smax_cast_i_reg_606    |   32   |
|       sum_1_i_reg_280      |   32   |
|        sum_1_reg_729       |   32   |
|         sum_reg_233        |   32   |
|       tmp_17_reg_601       |   32   |
|      tmp_19_i_reg_660      |   32   |
|       tmp_23_reg_611       |   15   |
|       tmp_24_reg_642       |   15   |
|      tmp_30_i_reg_724      |   32   |
|       tmp_32_reg_673       |   11   |
|        tmp_s_reg_596       |   32   |
+----------------------------+--------+
|            Total           |  1170  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_101      |  p0  |   2  |  14  |   28   ||    9    |
|       grp_access_fu_113      |  p0  |   3  |   5  |   15   ||    15   |
|       grp_access_fu_147      |  p0  |   2  |  10  |   20   ||    9    |
| index_row_out_assign_reg_153 |  p0  |   2  |  31  |   62   ||    9    |
|      i_buffer_i_reg_176      |  p0  |   2  |  32  |   64   ||    9    |
|     index_col_out_reg_221    |  p0  |   2  |  31  |   62   ||    9    |
|          sum_reg_233         |  p0  |   2  |  32  |   64   ||    9    |
|        phi_mul_reg_257       |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   379  || 14.1977 ||    78   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   10   |   414  |  1349  |
|   Memory  |    0   |    -   |    -   |   64   |   13   |
|Multiplexer|    -   |    -   |   14   |    -   |   78   |
|  Register |    -   |    -   |    -   |  1170  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   24   |  1648  |  1440  |
+-----------+--------+--------+--------+--------+--------+
