[connectivity]
sp=h10_1_300MHz_2_opt_accel_1.h10_1_300MHz_2_update_0_write_pipe0:DDR[0]
sp=h10_1_300MHz_2_opt_accel_1.in_cc_update_0_read_pipe0:DDR[1]
