Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: keypadtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keypadtest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keypadtest"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : keypadtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\keypad.v" into library work
Parsing module <keypad>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\remote_sources\_\_\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\keypadtest.v" into library work
Parsing module <keypadtest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <keypadtest>.

Elaborating module <clock>.

Elaborating module <keypad>.
WARNING:HDLCompiler:189 - "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\keypadtest.v" Line 25: Size mismatch in connection of port <kpdreset>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\keypadtest.v" Line 25: Assignment to rstkpd ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keypadtest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\keypadtest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\keypadtest.v" line 25: Output port <resetkpd> of the instance <M1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <keypadtest> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keypadtest\altkeypadtest\remote_sources\_\_\peripherals\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 10.
    Found 32-bit comparator greater for signal <n0001> created at line 11
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <keypad>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\keypad.v".
    Found 8-bit register for signal <keydata>.
    Found 4-bit register for signal <column>.
    Found 1-bit register for signal <resetkpd>.
    Found 4-bit register for signal <keystate>.
    Found 16x4-bit Read Only RAM for signal <keystate[3]_GND_3_o_wide_mux_37_OUT>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <keystate> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred  17 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <keypad> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 13
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <keypad>.
INFO:Xst:3231 - The small RAM <Mram_keystate[3]_GND_3_o_wide_mux_37_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <keystate>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <keypad> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 13
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <resetkpd> (without init value) has a constant value of 0 in block <keypad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <keydata_7> (without init value) has a constant value of 0 in block <keypad>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <keydata_4> in Unit <keypad> is equivalent to the following FF/Latch, which will be removed : <keydata_5> 

Optimizing unit <keypadtest> ...

Optimizing unit <keypad> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keypadtest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : keypadtest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 252
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 62
#      LUT2                        : 33
#      LUT3                        : 6
#      LUT4                        : 6
#      LUT5                        : 9
#      LUT6                        : 3
#      MUXCY                       : 68
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 47
#      FD                          : 36
#      FDE                         : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              47  out of  54576     0%  
 Number of Slice LUTs:                  124  out of  27288     0%  
    Number used as Logic:               124  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    124
   Number with an unused Flip Flop:      77  out of    124    62%  
   Number with an unused LUT:             0  out of    124     0%  
   Number of fully used LUT-FF pairs:    47  out of    124    37%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    218     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
M0/clk                             | NONE(M1/keydata_6)     | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.367ns (Maximum Frequency: 186.327MHz)
   Minimum input arrival time before clock: 4.323ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.367ns (frequency: 186.327MHz)
  Total number of paths / destination ports: 31318 / 34
-------------------------------------------------------------------------
Delay:               5.367ns (Levels of Logic = 35)
  Source:            M0/clkq_0 (FF)
  Destination:       M0/clk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M0/clkq_0 to M0/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M0/clkq_0 (M0/clkq_0)
     INV:I->O              1   0.206   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<24> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<25> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<26> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<28> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<29> (M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.961  M0/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<30> (M0/clkq[31]_GND_2_o_add_1_OUT<30>)
     LUT5:I0->O            0   0.203   0.000  M0/Mcompar_n0001_lutdi3 (M0/Mcompar_n0001_lutdi3)
     MUXCY:DI->O           1   0.145   0.000  M0/Mcompar_n0001_cy<4> (M0/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          33   0.258   1.305  M0/Mcompar_n0001_cy<5> (M0/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          M0/clk
    ----------------------------------------
    Total                      5.367ns (2.484ns logic, 2.883ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M0/clk'
  Clock period: 3.065ns (frequency: 326.307MHz)
  Total number of paths / destination ports: 78 / 24
-------------------------------------------------------------------------
Delay:               3.065ns (Levels of Logic = 1)
  Source:            M1/keystate_3 (FF)
  Destination:       M1/keydata_6 (FF)
  Source Clock:      M0/clk rising
  Destination Clock: M0/clk rising

  Data Path: M1/keystate_3 to M1/keydata_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.349  M1/keystate_3 (M1/keystate_3)
     LUT6:I1->O            6   0.203   0.744  M1/_n0128_inv (M1/_n0128_inv)
     FDE:CE                    0.322          M1/keydata_0
    ----------------------------------------
    Total                      3.065ns (0.972ns logic, 2.093ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M0/clk'
  Total number of paths / destination ports: 37 / 12
-------------------------------------------------------------------------
Offset:              4.323ns (Levels of Logic = 3)
  Source:            JA8 (PAD)
  Destination:       M1/keydata_6 (FF)
  Destination Clock: M0/clk rising

  Data Path: JA8 to M1/keydata_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  JA8_IBUF (JA8_IBUF)
     LUT3:I0->O            1   0.205   0.684  M1/_n0128_inv_SW0 (N4)
     LUT6:I4->O            6   0.203   0.744  M1/_n0128_inv (M1/_n0128_inv)
     FDE:CE                    0.322          M1/keydata_0
    ----------------------------------------
    Total                      4.323ns (1.952ns logic, 2.371ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M0/clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M1/keydata_4 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      M0/clk rising

  Data Path: M1/keydata_4 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M1/keydata_4 (M1/keydata_4)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M0/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M0/clk         |    3.065|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.68 secs
 
--> 

Total memory usage is 195436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

