// Seed: 3796475282
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5
);
  parameter id_7 = 1;
  logic \id_8 ;
  ;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_5 = 32'd23
) (
    inout supply0 id_0,
    input wor _id_1,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 _id_5,
    input uwire id_6,
    input supply0 id_7
);
  wire [id_1 : id_5] id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_0,
      id_0,
      id_7,
      id_0
  );
endmodule
