Loading plugins phase: Elapsed time ==> 0s.202ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.450ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 18 18:00:49 2021


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 18 18:00:50 2021

Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 18 18:00:50 2021

Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 18 18:00:52 2021

Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1582
	Net_1587
	\PWM_Motor_1:Net_114\
	\QuadDec_Motor_1:Net_1129\
	\QuadDec_Motor_1:Cnt16:Net_82\
	\QuadDec_Motor_1:Cnt16:Net_95\
	\QuadDec_Motor_1:Cnt16:Net_91\
	\QuadDec_Motor_1:Cnt16:Net_102\
	\QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_cmod_0\
	\UART:BUART:reset_sr\
	Net_494
	Net_490
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_487
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_4810
	Net_435
	Net_436
	Net_462
	Net_463
	Net_319
	Net_327
	\PWM_Motor_2:Net_114\
	\QuadDec_Motor_2:Net_1129\
	\QuadDec_Motor_2:Cnt16:Net_82\
	\QuadDec_Motor_2:Cnt16:Net_95\
	\QuadDec_Motor_2:Cnt16:Net_91\
	\QuadDec_Motor_2:Cnt16:Net_102\
	\QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_4997
	Net_4998
	Net_4999
	Net_5000
	Net_5001
	Net_5002
	Net_5003
	\PWM_RGB:PWMUDB:km_run\
	\PWM_RGB:PWMUDB:ctrl_cmpmode2_2\
	\PWM_RGB:PWMUDB:ctrl_cmpmode2_1\
	\PWM_RGB:PWMUDB:ctrl_cmpmode2_0\
	\PWM_RGB:PWMUDB:ctrl_cmpmode1_2\
	\PWM_RGB:PWMUDB:ctrl_cmpmode1_1\
	\PWM_RGB:PWMUDB:ctrl_cmpmode1_0\
	\PWM_RGB:PWMUDB:capt_rising\
	\PWM_RGB:PWMUDB:capt_falling\
	\PWM_RGB:PWMUDB:trig_rise\
	\PWM_RGB:PWMUDB:trig_fall\
	\PWM_RGB:PWMUDB:sc_kill\
	\PWM_RGB:PWMUDB:min_kill\
	\PWM_RGB:PWMUDB:km_tc\
	\PWM_RGB:PWMUDB:db_tc\
	\PWM_RGB:PWMUDB:dith_sel\
	\PWM_RGB:PWMUDB:compare2\
	\PWM_RGB:Net_101\
	Net_1595
	Net_1596
	\PWM_RGB:PWMUDB:MODULE_6:b_31\
	\PWM_RGB:PWMUDB:MODULE_6:b_30\
	\PWM_RGB:PWMUDB:MODULE_6:b_29\
	\PWM_RGB:PWMUDB:MODULE_6:b_28\
	\PWM_RGB:PWMUDB:MODULE_6:b_27\
	\PWM_RGB:PWMUDB:MODULE_6:b_26\
	\PWM_RGB:PWMUDB:MODULE_6:b_25\
	\PWM_RGB:PWMUDB:MODULE_6:b_24\
	\PWM_RGB:PWMUDB:MODULE_6:b_23\
	\PWM_RGB:PWMUDB:MODULE_6:b_22\
	\PWM_RGB:PWMUDB:MODULE_6:b_21\
	\PWM_RGB:PWMUDB:MODULE_6:b_20\
	\PWM_RGB:PWMUDB:MODULE_6:b_19\
	\PWM_RGB:PWMUDB:MODULE_6:b_18\
	\PWM_RGB:PWMUDB:MODULE_6:b_17\
	\PWM_RGB:PWMUDB:MODULE_6:b_16\
	\PWM_RGB:PWMUDB:MODULE_6:b_15\
	\PWM_RGB:PWMUDB:MODULE_6:b_14\
	\PWM_RGB:PWMUDB:MODULE_6:b_13\
	\PWM_RGB:PWMUDB:MODULE_6:b_12\
	\PWM_RGB:PWMUDB:MODULE_6:b_11\
	\PWM_RGB:PWMUDB:MODULE_6:b_10\
	\PWM_RGB:PWMUDB:MODULE_6:b_9\
	\PWM_RGB:PWMUDB:MODULE_6:b_8\
	\PWM_RGB:PWMUDB:MODULE_6:b_7\
	\PWM_RGB:PWMUDB:MODULE_6:b_6\
	\PWM_RGB:PWMUDB:MODULE_6:b_5\
	\PWM_RGB:PWMUDB:MODULE_6:b_4\
	\PWM_RGB:PWMUDB:MODULE_6:b_3\
	\PWM_RGB:PWMUDB:MODULE_6:b_2\
	\PWM_RGB:PWMUDB:MODULE_6:b_1\
	\PWM_RGB:PWMUDB:MODULE_6:b_0\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1597
	\PWM_RGB:Net_113\
	\PWM_RGB:Net_107\
	\PWM_RGB:Net_114\
	Net_903
	Net_904
	\Counter_RGB:Net_49\
	\Counter_RGB:Net_82\
	\Counter_RGB:Net_95\
	\Counter_RGB:Net_91\
	\Counter_RGB:Net_102\
	\Counter_RGB:CounterUDB:ctrl_cmod_2\
	\Counter_RGB:CounterUDB:ctrl_cmod_1\
	\Counter_RGB:CounterUDB:ctrl_cmod_0\
	Net_900
	\Counter_RGB:CounterUDB:reload_tc\
	Net_908
	Net_909
	Net_910
	Net_911
	Net_912
	Net_913
	Net_914
	\PWM_Arm_Metal:PWMUDB:km_run\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Arm_Metal:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Arm_Metal:PWMUDB:capt_rising\
	\PWM_Arm_Metal:PWMUDB:capt_falling\
	\PWM_Arm_Metal:PWMUDB:trig_rise\
	\PWM_Arm_Metal:PWMUDB:trig_fall\
	\PWM_Arm_Metal:PWMUDB:sc_kill\
	\PWM_Arm_Metal:PWMUDB:min_kill\
	\PWM_Arm_Metal:PWMUDB:km_tc\
	\PWM_Arm_Metal:PWMUDB:db_tc\
	\PWM_Arm_Metal:PWMUDB:dith_sel\
	\PWM_Arm_Metal:PWMUDB:compare2\
	\PWM_Arm_Metal:Net_101\
	Net_3305
	Net_3306
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_31\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_30\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_29\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_28\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_27\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_26\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_25\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_24\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_23\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_22\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_21\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_20\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_19\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_18\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_17\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_16\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_15\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_14\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_13\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_12\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_11\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_10\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_9\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_8\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_7\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_6\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_5\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_4\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_3\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_2\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_1\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:b_0\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3307
	\PWM_Arm_Metal:Net_113\
	\PWM_Arm_Metal:Net_107\
	\PWM_Arm_Metal:Net_114\
	Net_4802
	Net_4803
	Net_4804
	Net_4805
	Net_4806
	Net_4807
	\Measure_Timer:Net_260\
	Net_5007
	\Measure_Timer:Net_53\
	\Measure_Timer:TimerUDB:ctrl_ten\
	\Measure_Timer:TimerUDB:ctrl_tmode_1\
	\Measure_Timer:TimerUDB:ctrl_tmode_0\
	Net_5005
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Measure_Timer:TimerUDB:zeros_3\
	\Measure_Timer:TimerUDB:zeros_2\
	\Measure_Timer:Net_102\
	\Measure_Timer:Net_266\
	\Trigger_Timer:Net_260\
	Net_4989
	\Trigger_Timer:Net_53\
	\Trigger_Timer:TimerUDB:ctrl_ten\
	\Trigger_Timer:TimerUDB:ctrl_cmode_0\
	\Trigger_Timer:TimerUDB:ctrl_tmode_1\
	\Trigger_Timer:TimerUDB:ctrl_tmode_0\
	\Trigger_Timer:TimerUDB:ctrl_ic_1\
	\Trigger_Timer:TimerUDB:ctrl_ic_0\
	Net_4986
	\Trigger_Timer:TimerUDB:zeros_3\
	\Trigger_Timer:Net_102\
	\Trigger_Timer:Net_266\
	Net_5032
	Net_5033
	Net_5034
	Net_5035
	Net_5036
	Net_5037
	Net_5038

    Synthesized names
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 405 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_1_IN_2_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_Motor_1:Net_113\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing Net_36 to zero
Aliasing tmpOE__MOTOR_1_ENA_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor_1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor_1:Net_1229\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_1_Phase_A_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_1_Phase_B_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_2_IN_4_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_2_IN_3_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Zones_Reg:clk\ to zero
Aliasing \Zones_Reg:rst\ to zero
Aliasing \PWM_Motor_2:Net_113\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing Net_333 to zero
Aliasing tmpOE__MOTOR_2_ENB_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:underflow\ to \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:tc_i\ to \QuadDec_Motor_2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Motor_2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_Motor_2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_Motor_2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_Motor_2:Net_1229\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_2_Phase_A_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__MOTOR_2_Phase_B_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Echo_2_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__IR_Sensor_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Echo_Control:clk\ to zero
Aliasing \Echo_Control:rst\ to zero
Aliasing tmpOE__LED_Pin_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Btn_Start_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_RGB:PWMUDB:hwCapture\ to zero
Aliasing \PWM_RGB:PWMUDB:trig_out\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_RGB:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:trig_disable\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:ltch_kill_reg\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:min_kill_reg\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:final_kill\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_RGB:PWMUDB:dith_count_1\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:dith_count_0\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:status_6\ to zero
Aliasing \PWM_RGB:PWMUDB:status_4\ to zero
Aliasing \PWM_RGB:PWMUDB:cmp2\ to zero
Aliasing \PWM_RGB:PWMUDB:cmp1_status_reg\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:cmp2_status_reg\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:final_kill_reg\\R\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_RGB:PWMUDB:cs_addr_0\ to \PWM_RGB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_RGB:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_RGB:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Counter_RGB:Net_89\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Counter_RGB:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_RGB:CounterUDB:ctrl_capmode_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Color_Out_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Control_Reg_RGB:clk\ to zero
Aliasing \Control_Reg_RGB:rst\ to zero
Aliasing tmpOE__S0_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_Arm_Metal:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:trig_out\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing Net_29 to zero
Aliasing \PWM_Arm_Metal:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:min_kill_reg\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:final_kill\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_Arm_Metal:PWMUDB:dith_count_1\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:dith_count_0\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:status_6\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:status_4\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:cmp2\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:final_kill_reg\\R\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:cs_addr_0\ to \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Arm_Metal:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Servo_M_Pin_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Status_Reg_Arm:status_1\ to zero
Aliasing \Status_Reg_Arm:status_2\ to zero
Aliasing \Status_Reg_Arm:status_3\ to zero
Aliasing \Status_Reg_Arm:status_4\ to zero
Aliasing \Status_Reg_Arm:status_5\ to zero
Aliasing \Status_Reg_Arm:status_6\ to zero
Aliasing \Status_Reg_Arm:status_7\ to zero
Aliasing \Base_State_Reg:clk\ to zero
Aliasing \Base_State_Reg:rst\ to zero
Aliasing tmpOE__Trigger_2_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Measure_Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Measure_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Measure_Timer:TimerUDB:trigger_enable\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Measure_Timer:TimerUDB:status_6\ to zero
Aliasing \Measure_Timer:TimerUDB:status_5\ to zero
Aliasing \Measure_Timer:TimerUDB:status_4\ to zero
Aliasing \Measure_Timer:TimerUDB:status_0\ to \Measure_Timer:TimerUDB:tc_i\
Aliasing \Trigger_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Trigger_Timer:TimerUDB:trigger_enable\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Trigger_Timer:TimerUDB:status_6\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_5\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_4\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_0\ to \Trigger_Timer:TimerUDB:tc_i\
Aliasing Net_5015 to zero
Aliasing tmpOE__Trigger_1_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Echo_1_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Limit_Switch_R_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing tmpOE__Limit_Switch_L_net_0 to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \Trig_Control:clk\ to zero
Aliasing \Trig_Control:rst\ to zero
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_RGB:PWMUDB:min_kill_reg\\D\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_RGB:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_RGB:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_RGB:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_RGB:PWMUDB:prevCompare1\\D\ to \PWM_RGB:PWMUDB:pwm_temp\
Aliasing \PWM_RGB:PWMUDB:tc_i_reg\\D\ to \PWM_RGB:PWMUDB:status_2\
Aliasing \Counter_RGB:CounterUDB:cmp_out_reg_i\\D\ to \Counter_RGB:CounterUDB:prevCompare\\D\
Aliasing \PWM_Arm_Metal:PWMUDB:min_kill_reg\\D\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_Arm_Metal:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MOTOR_1_IN_1_net_0
Aliasing \PWM_Arm_Metal:PWMUDB:prevCompare1\\D\ to \PWM_Arm_Metal:PWMUDB:pwm_temp\
Aliasing \PWM_Arm_Metal:PWMUDB:tc_i_reg\\D\ to \PWM_Arm_Metal:PWMUDB:status_2\
Aliasing \Trigger_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Trigger_Timer:TimerUDB:hwEnable_reg\\D\ to \Trigger_Timer:TimerUDB:run_mode\
Aliasing \Trigger_Timer:TimerUDB:capture_out_reg_i\\D\ to \Trigger_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_1_IN_2_net_0[9] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_1:Net_107\[16] = zero[2]
Removing Lhs of wire \PWM_Motor_1:Net_113\[17] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire Net_36[18] = zero[2]
Removing Rhs of wire Net_25[22] = \PWM_Motor_1:Net_57\[20]
Removing Lhs of wire tmpOE__MOTOR_1_ENA_net_0[28] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_Motor_1:Net_1275\[35] = \QuadDec_Motor_1:Cnt16:Net_49\[36]
Removing Rhs of wire \QuadDec_Motor_1:Net_1275\[35] = \QuadDec_Motor_1:Cnt16:CounterUDB:tc_reg_i\[92]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:Net_89\[38] = \QuadDec_Motor_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_capmode_1\[48] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_capmode_0\[49] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:ctrl_enable\[61] = \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\[53]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:capt_rising\[63] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:capt_falling\[64] = \QuadDec_Motor_1:Cnt16:CounterUDB:prevCapture\[62]
Removing Rhs of wire \QuadDec_Motor_1:Net_1260\[68] = \QuadDec_Motor_1:bQuadDec:state_2\[206]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:final_enable\[70] = \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\[53]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:counter_enable\[71] = \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\[53]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\[72] = \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_status\[73]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\[74] = \QuadDec_Motor_1:Cnt16:CounterUDB:per_zero\[75]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\[76] = \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_status\[77]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\[78] = \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_status\[79]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_4\[80] = \QuadDec_Motor_1:Cnt16:CounterUDB:hwCapture\[66]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\[81] = \QuadDec_Motor_1:Cnt16:CounterUDB:fifo_full\[82]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\[83] = \QuadDec_Motor_1:Cnt16:CounterUDB:fifo_nempty\[84]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\[86] = \QuadDec_Motor_1:Cnt16:CounterUDB:per_FF\[87]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:underflow\[88] = \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\[74]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:tc_i\[91] = \QuadDec_Motor_1:Cnt16:CounterUDB:reload_tc\[69]
Removing Rhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\[93] = \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_equal\[94]
Removing Rhs of wire \QuadDec_Motor_1:Net_1264\[97] = \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_reg_i\[96]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:dp_dir\[101] = \QuadDec_Motor_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:cs_addr_2\[102] = \QuadDec_Motor_1:Net_1251\[39]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:cs_addr_1\[103] = \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\[100]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:cs_addr_0\[104] = \QuadDec_Motor_1:Cnt16:CounterUDB:reload\[67]
Removing Lhs of wire \QuadDec_Motor_1:Net_1290\[181] = \QuadDec_Motor_1:Net_1275\[35]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:index_filt\[204] = \QuadDec_Motor_1:Net_1232\[205]
Removing Lhs of wire \QuadDec_Motor_1:Net_1232\[205] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_Motor_1:bQuadDec:error\[207] = \QuadDec_Motor_1:bQuadDec:state_3\[208]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_0\[211] = \QuadDec_Motor_1:Net_530\[212]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_1\[213] = \QuadDec_Motor_1:Net_611\[214]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_2\[215] = \QuadDec_Motor_1:Net_1260\[68]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_3\[216] = \QuadDec_Motor_1:bQuadDec:error\[207]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_4\[217] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_5\[218] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:bQuadDec:status_6\[219] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Net_1229\[224] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_Motor_1:Net_1272\[225] = \QuadDec_Motor_1:Net_1264\[97]
Removing Lhs of wire tmpOE__MOTOR_1_Phase_A_net_0[228] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_1_Phase_B_net_0[233] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:Net_61\[239] = \UART:Net_9\[238]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[243] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[244] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[245] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[246] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[247] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[248] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[249] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[250] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[262] = \UART:BUART:tx_bitclk_dp\[298]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[308] = \UART:BUART:tx_counter_dp\[299]
Removing Lhs of wire \UART:BUART:tx_status_6\[309] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[310] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[311] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[313] = \UART:BUART:tx_fifo_empty\[276]
Removing Lhs of wire \UART:BUART:tx_status_3\[315] = \UART:BUART:tx_fifo_notfull\[275]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[375] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[383] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[394]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[385] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[395]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[386] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[411]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[387] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[425]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[388] = \UART:BUART:sRX:s23Poll:MODIN1_1\[389]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[389] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[390] = \UART:BUART:sRX:s23Poll:MODIN1_0\[391]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[391] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[397] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[398] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[399] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[400] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[401] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[402] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[403] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[404] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[405] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[406] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[407] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[408] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[413] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[414] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[415] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[416] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[417] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[418] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[419] = \UART:BUART:pollcount_1\[381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[420] = \UART:BUART:pollcount_0\[384]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[421] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[422] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[429] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[430] = \UART:BUART:rx_parity_error_status\[431]
Removing Rhs of wire \UART:BUART:rx_status_3\[432] = \UART:BUART:rx_stop_bit_error\[433]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[443] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[492]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[447] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[514]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[448] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[449] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[450] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[451] = \UART:BUART:sRX:MODIN4_6\[452]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[452] = \UART:BUART:rx_count_6\[370]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[453] = \UART:BUART:sRX:MODIN4_5\[454]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[454] = \UART:BUART:rx_count_5\[371]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[455] = \UART:BUART:sRX:MODIN4_4\[456]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[456] = \UART:BUART:rx_count_4\[372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[457] = \UART:BUART:sRX:MODIN4_3\[458]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[458] = \UART:BUART:rx_count_3\[373]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[459] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[460] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[461] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[462] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[463] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[464] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[465] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[466] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[467] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[468] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[469] = \UART:BUART:rx_count_6\[370]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[470] = \UART:BUART:rx_count_5\[371]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[471] = \UART:BUART:rx_count_4\[372]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[472] = \UART:BUART:rx_count_3\[373]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[473] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[474] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[475] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[476] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[477] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[478] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[479] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[494] = \UART:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[495] = \UART:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[496] = \UART:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[497] = \UART:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[498] = \UART:BUART:rx_postpoll\[329]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[499] = \UART:BUART:rx_parity_bit\[446]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[501] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[502] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[500]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[503] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[500]
Removing Lhs of wire tmpOE__Rx_1_net_0[525] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[530] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_2_IN_4_net_0[536] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_2_IN_3_net_0[542] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Zones_Reg:clk\[547] = zero[2]
Removing Lhs of wire \Zones_Reg:rst\[548] = zero[2]
Removing Rhs of wire Net_5087[549] = \Zones_Reg:control_out_0\[550]
Removing Rhs of wire Net_5087[549] = \Zones_Reg:control_0\[573]
Removing Rhs of wire Net_5086[551] = \Zones_Reg:control_out_1\[552]
Removing Rhs of wire Net_5086[551] = \Zones_Reg:control_1\[572]
Removing Rhs of wire Net_4798[553] = \Zones_Reg:control_out_2\[554]
Removing Rhs of wire Net_4798[553] = \Zones_Reg:control_2\[571]
Removing Lhs of wire \PWM_Motor_2:Net_107\[575] = zero[2]
Removing Lhs of wire \PWM_Motor_2:Net_113\[576] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire Net_333[577] = zero[2]
Removing Rhs of wire Net_340[581] = \PWM_Motor_2:Net_57\[579]
Removing Lhs of wire tmpOE__MOTOR_2_ENB_net_0[586] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_Motor_2:Net_1275\[593] = \QuadDec_Motor_2:Cnt16:Net_49\[594]
Removing Rhs of wire \QuadDec_Motor_2:Net_1275\[593] = \QuadDec_Motor_2:Cnt16:CounterUDB:tc_reg_i\[650]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:Net_89\[596] = \QuadDec_Motor_2:Net_1251\[597]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_capmode_1\[606] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_capmode_0\[607] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:ctrl_enable\[619] = \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\[611]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:capt_rising\[621] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:capt_falling\[622] = \QuadDec_Motor_2:Cnt16:CounterUDB:prevCapture\[620]
Removing Rhs of wire \QuadDec_Motor_2:Net_1260\[626] = \QuadDec_Motor_2:bQuadDec:state_2\[764]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:final_enable\[628] = \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\[611]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:counter_enable\[629] = \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\[611]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\[630] = \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_status\[631]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\[632] = \QuadDec_Motor_2:Cnt16:CounterUDB:per_zero\[633]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\[634] = \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_status\[635]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\[636] = \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_status\[637]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_4\[638] = \QuadDec_Motor_2:Cnt16:CounterUDB:hwCapture\[624]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\[639] = \QuadDec_Motor_2:Cnt16:CounterUDB:fifo_full\[640]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\[641] = \QuadDec_Motor_2:Cnt16:CounterUDB:fifo_nempty\[642]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\[644] = \QuadDec_Motor_2:Cnt16:CounterUDB:per_FF\[645]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:underflow\[646] = \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\[632]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:tc_i\[649] = \QuadDec_Motor_2:Cnt16:CounterUDB:reload_tc\[627]
Removing Rhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\[651] = \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_equal\[652]
Removing Rhs of wire \QuadDec_Motor_2:Net_1264\[655] = \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_reg_i\[654]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:dp_dir\[659] = \QuadDec_Motor_2:Net_1251\[597]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:cs_addr_2\[660] = \QuadDec_Motor_2:Net_1251\[597]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:cs_addr_1\[661] = \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\[658]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:cs_addr_0\[662] = \QuadDec_Motor_2:Cnt16:CounterUDB:reload\[625]
Removing Lhs of wire \QuadDec_Motor_2:Net_1290\[739] = \QuadDec_Motor_2:Net_1275\[593]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:index_filt\[762] = \QuadDec_Motor_2:Net_1232\[763]
Removing Lhs of wire \QuadDec_Motor_2:Net_1232\[763] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_Motor_2:bQuadDec:error\[765] = \QuadDec_Motor_2:bQuadDec:state_3\[766]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_0\[769] = \QuadDec_Motor_2:Net_530\[770]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_1\[771] = \QuadDec_Motor_2:Net_611\[772]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_2\[773] = \QuadDec_Motor_2:Net_1260\[626]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_3\[774] = \QuadDec_Motor_2:bQuadDec:error\[765]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_4\[775] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_5\[776] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:bQuadDec:status_6\[777] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Net_1229\[782] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_Motor_2:Net_1272\[783] = \QuadDec_Motor_2:Net_1264\[655]
Removing Lhs of wire tmpOE__MOTOR_2_Phase_A_net_0[786] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_2_Phase_B_net_0[791] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Echo_2_net_0[796] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__IR_Sensor_net_0[802] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire Net_5040[808] = \Trig_Control:control_out_0\[2320]
Removing Rhs of wire Net_5040[808] = \Trig_Control:control_0\[2343]
Removing Rhs of wire Net_91[811] = \mux_2:tmp__mux_2_reg\[807]
Removing Lhs of wire \Echo_Control:clk\[812] = zero[2]
Removing Lhs of wire \Echo_Control:rst\[813] = zero[2]
Removing Rhs of wire Net_5029[814] = \Echo_Control:control_out_0\[815]
Removing Rhs of wire Net_5029[814] = \Echo_Control:control_0\[838]
Removing Lhs of wire tmpOE__LED_Pin_net_0[840] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Btn_Start_net_0[852] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire Net_4702[858] = \competition_state_machine:idle_st\[1859]
Removing Rhs of wire Net_5060[860] = \competition_state_machine:z7_st\[1862]
Removing Rhs of wire Net_5081[862] = \competition_state_machine:return_back_st\[1867]
Removing Lhs of wire \PWM_RGB:PWMUDB:ctrl_enable\[877] = \PWM_RGB:PWMUDB:control_7\[869]
Removing Lhs of wire \PWM_RGB:PWMUDB:hwCapture\[887] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:hwEnable\[888] = \PWM_RGB:PWMUDB:control_7\[869]
Removing Lhs of wire \PWM_RGB:PWMUDB:trig_out\[892] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_RGB:PWMUDB:runmode_enable\\R\[896] = Net_97[897]
Removing Rhs of wire Net_97[897] = \Control_Reg_RGB:control_out_0\[1404]
Removing Rhs of wire Net_97[897] = \Control_Reg_RGB:control_0\[1427]
Removing Lhs of wire \PWM_RGB:PWMUDB:runmode_enable\\S\[898] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:trig_disable\\R\[899] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:trig_disable\\S\[900] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_enable\[901] = \PWM_RGB:PWMUDB:runmode_enable\[893]
Removing Lhs of wire \PWM_RGB:PWMUDB:ltch_kill_reg\\R\[904] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:ltch_kill_reg\\S\[905] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:min_kill_reg\\R\[906] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:min_kill_reg\\S\[907] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_kill\[910] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_1\[914] = \PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_1\[1201]
Removing Lhs of wire \PWM_RGB:PWMUDB:add_vi_vv_MODGEN_6_0\[916] = \PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_0\[1202]
Removing Lhs of wire \PWM_RGB:PWMUDB:dith_count_1\\R\[917] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:dith_count_1\\S\[918] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:dith_count_0\\R\[919] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:dith_count_0\\S\[920] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:status_6\[923] = zero[2]
Removing Rhs of wire \PWM_RGB:PWMUDB:status_5\[924] = \PWM_RGB:PWMUDB:final_kill_reg\[938]
Removing Lhs of wire \PWM_RGB:PWMUDB:status_4\[925] = zero[2]
Removing Rhs of wire \PWM_RGB:PWMUDB:status_3\[926] = \PWM_RGB:PWMUDB:fifo_full\[945]
Removing Rhs of wire \PWM_RGB:PWMUDB:status_1\[928] = \PWM_RGB:PWMUDB:cmp2_status_reg\[937]
Removing Rhs of wire \PWM_RGB:PWMUDB:status_0\[929] = \PWM_RGB:PWMUDB:cmp1_status_reg\[936]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp2_status\[934] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp2\[935] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp1_status_reg\\R\[939] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp1_status_reg\\S\[940] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp2_status_reg\\R\[941] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp2_status_reg\\S\[942] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_kill_reg\\R\[943] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_kill_reg\\S\[944] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:cs_addr_2\[946] = \PWM_RGB:PWMUDB:tc_i\[894]
Removing Lhs of wire \PWM_RGB:PWMUDB:cs_addr_1\[947] = \PWM_RGB:PWMUDB:runmode_enable\[893]
Removing Lhs of wire \PWM_RGB:PWMUDB:cs_addr_0\[948] = Net_97[897]
Removing Lhs of wire \PWM_RGB:PWMUDB:compare1\[1029] = \PWM_RGB:PWMUDB:cmp1_less\[1000]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm1_i\[1034] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm2_i\[1036] = zero[2]
Removing Rhs of wire \PWM_RGB:Net_96\[1039] = \PWM_RGB:PWMUDB:pwm_i_reg\[1031]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm_temp\[1042] = \PWM_RGB:PWMUDB:cmp1\[932]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_23\[1083] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_22\[1084] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_21\[1085] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_20\[1086] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_19\[1087] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_18\[1088] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_17\[1089] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_16\[1090] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_15\[1091] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_14\[1092] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_13\[1093] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_12\[1094] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_11\[1095] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_10\[1096] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_9\[1097] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_8\[1098] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_7\[1099] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_6\[1100] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_5\[1101] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_4\[1102] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_3\[1103] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_2\[1104] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_1\[1105] = \PWM_RGB:PWMUDB:MODIN5_1\[1106]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODIN5_1\[1106] = \PWM_RGB:PWMUDB:dith_count_1\[913]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:a_0\[1107] = \PWM_RGB:PWMUDB:MODIN5_0\[1108]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODIN5_0\[1108] = \PWM_RGB:PWMUDB:dith_count_0\[915]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1240] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1241] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire Net_111[1242] = \PWM_RGB:Net_96\[1039]
Removing Rhs of wire Net_1618[1243] = \PWM_RGB:Net_55\[930]
Removing Lhs of wire \Counter_RGB:Net_89\[1254] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_RGB:CounterUDB:ctrl_capmode_1\[1263] = zero[2]
Removing Lhs of wire \Counter_RGB:CounterUDB:ctrl_capmode_0\[1264] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_RGB:CounterUDB:ctrl_enable\[1276] = \Counter_RGB:CounterUDB:control_7\[1268]
Removing Lhs of wire \Counter_RGB:CounterUDB:final_enable\[1283] = \Counter_RGB:CounterUDB:control_7\[1268]
Removing Rhs of wire \Counter_RGB:CounterUDB:status_0\[1288] = \Counter_RGB:CounterUDB:cmp_out_status\[1289]
Removing Rhs of wire \Counter_RGB:CounterUDB:status_1\[1290] = \Counter_RGB:CounterUDB:per_zero\[1291]
Removing Lhs of wire \Counter_RGB:CounterUDB:status_2\[1292] = \Counter_RGB:CounterUDB:overflow_status\[1285]
Removing Lhs of wire \Counter_RGB:CounterUDB:status_3\[1293] = \Counter_RGB:CounterUDB:underflow_status\[1286]
Removing Lhs of wire \Counter_RGB:CounterUDB:status_4\[1294] = \Counter_RGB:CounterUDB:hwCapture\[1281]
Removing Rhs of wire \Counter_RGB:CounterUDB:status_5\[1295] = \Counter_RGB:CounterUDB:fifo_full\[1296]
Removing Rhs of wire \Counter_RGB:CounterUDB:status_6\[1297] = \Counter_RGB:CounterUDB:fifo_nempty\[1298]
Removing Lhs of wire \Counter_RGB:CounterUDB:dp_dir\[1301] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire \Counter_RGB:CounterUDB:cmp_out_i\[1308] = \Counter_RGB:CounterUDB:cmp_less\[1309]
Removing Lhs of wire \Counter_RGB:CounterUDB:cs_addr_2\[1317] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_RGB:CounterUDB:cs_addr_1\[1318] = \Counter_RGB:CounterUDB:count_enable\[1315]
Removing Lhs of wire \Counter_RGB:CounterUDB:cs_addr_0\[1319] = \Counter_RGB:CounterUDB:reload\[1282]
Removing Lhs of wire tmpOE__Color_Out_net_0[1398] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_RGB:clk\[1402] = zero[2]
Removing Lhs of wire \Control_Reg_RGB:rst\[1403] = zero[2]
Removing Lhs of wire tmpOE__S0_net_0[1429] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[1435] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1441] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[1447] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1453] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:ctrl_enable\[1473] = \PWM_Arm_Metal:PWMUDB:control_7\[1465]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:hwCapture\[1483] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:hwEnable\[1484] = \PWM_Arm_Metal:PWMUDB:control_7\[1465]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:trig_out\[1488] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:runmode_enable\\R\[1490] = zero[2]
Removing Lhs of wire Net_29[1491] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:runmode_enable\\S\[1492] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_enable\[1493] = \PWM_Arm_Metal:PWMUDB:runmode_enable\[1489]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\R\[1497] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\S\[1498] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:min_kill_reg\\R\[1499] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:min_kill_reg\\S\[1500] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_kill\[1503] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_1\[1507] = \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_1\[1794]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:add_vi_vv_MODGEN_7_0\[1509] = \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_0\[1795]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:dith_count_1\\R\[1510] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:dith_count_1\\S\[1511] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:dith_count_0\\R\[1512] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:dith_count_0\\S\[1513] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:status_6\[1516] = zero[2]
Removing Rhs of wire \PWM_Arm_Metal:PWMUDB:status_5\[1517] = \PWM_Arm_Metal:PWMUDB:final_kill_reg\[1531]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:status_4\[1518] = zero[2]
Removing Rhs of wire \PWM_Arm_Metal:PWMUDB:status_3\[1519] = \PWM_Arm_Metal:PWMUDB:fifo_full\[1538]
Removing Rhs of wire \PWM_Arm_Metal:PWMUDB:status_1\[1521] = \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\[1530]
Removing Rhs of wire \PWM_Arm_Metal:PWMUDB:status_0\[1522] = \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\[1529]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp2_status\[1527] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp2\[1528] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\\R\[1532] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\\S\[1533] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\\R\[1534] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\\S\[1535] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_kill_reg\\R\[1536] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_kill_reg\\S\[1537] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cs_addr_2\[1539] = \PWM_Arm_Metal:PWMUDB:tc_i\[1495]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cs_addr_1\[1540] = \PWM_Arm_Metal:PWMUDB:runmode_enable\[1489]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cs_addr_0\[1541] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm1_i\[1627] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm2_i\[1629] = zero[2]
Removing Rhs of wire \PWM_Arm_Metal:Net_96\[1632] = \PWM_Arm_Metal:PWMUDB:pwm_i_reg\[1624]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm_temp\[1635] = \PWM_Arm_Metal:PWMUDB:cmp1\[1525]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_23\[1676] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_22\[1677] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_21\[1678] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_20\[1679] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_19\[1680] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_18\[1681] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_17\[1682] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_16\[1683] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_15\[1684] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_14\[1685] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_13\[1686] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_12\[1687] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_11\[1688] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_10\[1689] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_9\[1690] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_8\[1691] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_7\[1692] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_6\[1693] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_5\[1694] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_4\[1695] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_3\[1696] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_2\[1697] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_1\[1698] = \PWM_Arm_Metal:PWMUDB:MODIN6_1\[1699]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODIN6_1\[1699] = \PWM_Arm_Metal:PWMUDB:dith_count_1\[1506]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:a_0\[1700] = \PWM_Arm_Metal:PWMUDB:MODIN6_0\[1701]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODIN6_0\[1701] = \PWM_Arm_Metal:PWMUDB:dith_count_0\[1508]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1833] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1834] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Rhs of wire Net_3536[1835] = \PWM_Arm_Metal:Net_96\[1632]
Removing Rhs of wire Net_4277[1836] = \PWM_Arm_Metal:Net_55\[1523]
Removing Lhs of wire tmpOE__Servo_M_Pin_net_0[1843] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Status_Reg_Arm:status_0\[1848] = Net_4277[1836]
Removing Lhs of wire \Status_Reg_Arm:status_1\[1849] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_2\[1850] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_3\[1851] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_4\[1852] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_5\[1853] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_6\[1854] = zero[2]
Removing Lhs of wire \Status_Reg_Arm:status_7\[1855] = zero[2]
Removing Rhs of wire Net_5011[1858] = \Measure_Timer:Net_55\[1908]
Removing Rhs of wire Net_5058[1860] = \competition_state_machine:z5_st\[1861]
Removing Rhs of wire Net_5059[1863] = \competition_state_machine:z6_st\[1864]
Removing Rhs of wire Net_5062[1865] = \competition_state_machine:z8_st\[1866]
Removing Rhs of wire Net_5092[1872] = \Base_State_Reg:control_out_0\[1879]
Removing Rhs of wire Net_5092[1872] = \Base_State_Reg:control_0\[1901]
Removing Rhs of wire Net_5069[1873] = \Base_State_Reg:control_out_1\[1880]
Removing Rhs of wire Net_5069[1873] = \Base_State_Reg:control_1\[1900]
Removing Lhs of wire \Base_State_Reg:clk\[1877] = zero[2]
Removing Lhs of wire \Base_State_Reg:rst\[1878] = zero[2]
Removing Lhs of wire tmpOE__Trigger_2_net_0[1903] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:ctrl_enable\[1924] = \Measure_Timer:TimerUDB:control_7\[1916]
Removing Lhs of wire \Measure_Timer:TimerUDB:ctrl_cmode_1\[1926] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:ctrl_cmode_0\[1927] = zero[2]
Removing Lhs of wire \Measure_Timer:TimerUDB:ctrl_ic_1\[1930] = \Measure_Timer:TimerUDB:control_1\[1922]
Removing Lhs of wire \Measure_Timer:TimerUDB:ctrl_ic_0\[1931] = \Measure_Timer:TimerUDB:control_0\[1923]
Removing Rhs of wire Net_115[1933] = \mux_1:tmp__mux_1_reg\[2109]
Removing Rhs of wire \Measure_Timer:TimerUDB:timer_enable\[1936] = \Measure_Timer:TimerUDB:runmode_enable\[2009]
Removing Rhs of wire \Measure_Timer:TimerUDB:run_mode\[1937] = \Measure_Timer:TimerUDB:hwEnable_reg\[1938]
Removing Lhs of wire \Measure_Timer:TimerUDB:trigger_enable\[1940] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:tc_i\[1942] = \Measure_Timer:TimerUDB:status_tc\[1939]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1948] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1987]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[1949] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[2004]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[1951] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[2005]
Removing Lhs of wire \Measure_Timer:TimerUDB:capt_fifo_load_int\[1953] = \Measure_Timer:TimerUDB:capt_int_temp\[1952]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1954] = MODIN7_1[1955]
Removing Rhs of wire MODIN7_1[1955] = \Measure_Timer:TimerUDB:int_capt_count_1\[1947]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1956] = MODIN7_0[1957]
Removing Rhs of wire MODIN7_0[1957] = \Measure_Timer:TimerUDB:int_capt_count_0\[1950]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1958] = MODIN8_1[1959]
Removing Rhs of wire MODIN8_1[1959] = \Measure_Timer:TimerUDB:control_1\[1922]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1960] = MODIN8_0[1961]
Removing Rhs of wire MODIN8_0[1961] = \Measure_Timer:TimerUDB:control_0\[1923]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1962] = MODIN7_1[1955]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1963] = MODIN7_0[1957]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1964] = MODIN8_1[1959]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1965] = MODIN8_0[1961]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1966] = MODIN7_1[1955]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1967] = MODIN7_0[1957]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1968] = MODIN8_1[1959]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1969] = MODIN8_0[1961]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1972] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1973] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1971]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1975] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1974]
Removing Rhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1987] = \Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1976]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1998] = MODIN7_1[1955]
Removing Lhs of wire MODIN9_1[1999] = MODIN7_1[1955]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[2000] = MODIN7_0[1957]
Removing Lhs of wire MODIN9_0[2001] = MODIN7_0[1957]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2007] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2008] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Measure_Timer:TimerUDB:status_6\[2012] = zero[2]
Removing Lhs of wire \Measure_Timer:TimerUDB:status_5\[2013] = zero[2]
Removing Lhs of wire \Measure_Timer:TimerUDB:status_4\[2014] = zero[2]
Removing Lhs of wire \Measure_Timer:TimerUDB:status_0\[2015] = \Measure_Timer:TimerUDB:status_tc\[1939]
Removing Lhs of wire \Measure_Timer:TimerUDB:status_1\[2016] = \Measure_Timer:TimerUDB:capt_int_temp\[1952]
Removing Rhs of wire \Measure_Timer:TimerUDB:status_2\[2017] = \Measure_Timer:TimerUDB:fifo_full\[2018]
Removing Rhs of wire \Measure_Timer:TimerUDB:status_3\[2019] = \Measure_Timer:TimerUDB:fifo_nempty\[2020]
Removing Lhs of wire \Measure_Timer:TimerUDB:cs_addr_2\[2022] = Net_91[811]
Removing Lhs of wire \Measure_Timer:TimerUDB:cs_addr_1\[2023] = \Measure_Timer:TimerUDB:trig_reg\[2011]
Removing Lhs of wire \Measure_Timer:TimerUDB:cs_addr_0\[2024] = \Measure_Timer:TimerUDB:per_zero\[1941]
Removing Rhs of wire Net_69[2108] = \Trigger_Timer:Net_55\[2112]
Removing Lhs of wire \Trigger_Timer:TimerUDB:ctrl_enable\[2128] = \Trigger_Timer:TimerUDB:control_7\[2120]
Removing Lhs of wire \Trigger_Timer:TimerUDB:ctrl_cmode_1\[2130] = zero[2]
Removing Rhs of wire \Trigger_Timer:TimerUDB:timer_enable\[2139] = \Trigger_Timer:TimerUDB:runmode_enable\[2151]
Removing Rhs of wire \Trigger_Timer:TimerUDB:run_mode\[2140] = \Trigger_Timer:TimerUDB:hwEnable\[2141]
Removing Lhs of wire \Trigger_Timer:TimerUDB:run_mode\[2140] = \Trigger_Timer:TimerUDB:control_7\[2120]
Removing Lhs of wire \Trigger_Timer:TimerUDB:trigger_enable\[2143] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Trigger_Timer:TimerUDB:tc_i\[2145] = \Trigger_Timer:TimerUDB:status_tc\[2142]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capt_fifo_load_int\[2150] = \Trigger_Timer:TimerUDB:capt_fifo_load\[2138]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_6\[2153] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_5\[2154] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_4\[2155] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_0\[2156] = \Trigger_Timer:TimerUDB:status_tc\[2142]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_1\[2157] = \Trigger_Timer:TimerUDB:capt_fifo_load\[2138]
Removing Rhs of wire \Trigger_Timer:TimerUDB:status_2\[2158] = \Trigger_Timer:TimerUDB:fifo_full\[2159]
Removing Rhs of wire \Trigger_Timer:TimerUDB:status_3\[2160] = \Trigger_Timer:TimerUDB:fifo_nempty\[2161]
Removing Lhs of wire Net_5015[2163] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_2\[2164] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_1\[2165] = \Trigger_Timer:TimerUDB:trig_reg\[2152]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_0\[2166] = \Trigger_Timer:TimerUDB:per_zero\[2144]
Removing Lhs of wire tmpOE__Trigger_1_net_0[2297] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Echo_1_net_0[2302] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Limit_Switch_R_net_0[2307] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Limit_Switch_L_net_0[2313] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \Trig_Control:clk\[2318] = zero[2]
Removing Lhs of wire \Trig_Control:rst\[2319] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:prevCapture\\D\[2345] = zero[2]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2346] = \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\[86]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2347] = \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\[74]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:tc_reg_i\\D\[2348] = \QuadDec_Motor_1:Cnt16:CounterUDB:reload_tc\[69]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\\D\[2349] = \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\[93]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2350] = \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\[93]
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\\D\[2351] = \QuadDec_Motor_1:Net_1203\[99]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2359] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2374] = \UART:BUART:rx_bitclk_pre\[364]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2383] = \UART:BUART:rx_parity_error_pre\[441]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2384] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:prevCapture\\D\[2389] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\\D\[2390] = \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\[644]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\\D\[2391] = \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\[632]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:tc_reg_i\\D\[2392] = \QuadDec_Motor_2:Cnt16:CounterUDB:reload_tc\[627]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\\D\[2393] = \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\[651]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2394] = \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\[651]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\\D\[2395] = \QuadDec_Motor_2:Net_1203\[657]
Removing Lhs of wire \PWM_RGB:PWMUDB:min_kill_reg\\D\[2403] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_RGB:PWMUDB:prevCapture\\D\[2404] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:trig_last\\D\[2405] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:ltch_kill_reg\\D\[2409] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_RGB:PWMUDB:prevCompare1\\D\[2412] = \PWM_RGB:PWMUDB:cmp1\[932]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp1_status_reg\\D\[2413] = \PWM_RGB:PWMUDB:cmp1_status\[933]
Removing Lhs of wire \PWM_RGB:PWMUDB:cmp2_status_reg\\D\[2414] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm_i_reg\\D\[2416] = \PWM_RGB:PWMUDB:pwm_i\[1032]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm1_i_reg\\D\[2417] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:pwm2_i_reg\\D\[2418] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:tc_i_reg\\D\[2419] = \PWM_RGB:PWMUDB:status_2\[927]
Removing Lhs of wire \Counter_RGB:CounterUDB:prevCapture\\D\[2420] = Net_111[1242]
Removing Lhs of wire \Counter_RGB:CounterUDB:overflow_reg_i\\D\[2422] = \Counter_RGB:CounterUDB:overflow\[1300]
Removing Lhs of wire \Counter_RGB:CounterUDB:underflow_reg_i\\D\[2423] = \Counter_RGB:CounterUDB:underflow\[1303]
Removing Lhs of wire \Counter_RGB:CounterUDB:tc_reg_i\\D\[2424] = \Counter_RGB:CounterUDB:tc_i\[1306]
Removing Lhs of wire \Counter_RGB:CounterUDB:prevCompare\\D\[2425] = \Counter_RGB:CounterUDB:cmp_out_i\[1308]
Removing Lhs of wire \Counter_RGB:CounterUDB:cmp_out_reg_i\\D\[2426] = \Counter_RGB:CounterUDB:cmp_out_i\[1308]
Removing Lhs of wire \Counter_RGB:CounterUDB:count_stored_i\\D\[2427] = Net_110[1314]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:min_kill_reg\\D\[2428] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:prevCapture\\D\[2429] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:trig_last\\D\[2430] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:ltch_kill_reg\\D\[2433] = tmpOE__MOTOR_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:prevCompare1\\D\[2436] = \PWM_Arm_Metal:PWMUDB:cmp1\[1525]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp1_status_reg\\D\[2437] = \PWM_Arm_Metal:PWMUDB:cmp1_status\[1526]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:cmp2_status_reg\\D\[2438] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm_i_reg\\D\[2440] = \PWM_Arm_Metal:PWMUDB:pwm_i\[1625]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm1_i_reg\\D\[2441] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:pwm2_i_reg\\D\[2442] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:tc_i_reg\\D\[2443] = \PWM_Arm_Metal:PWMUDB:status_2\[1520]
Removing Lhs of wire \Measure_Timer:TimerUDB:capture_last\\D\[2454] = Net_115[1933]
Removing Lhs of wire \Measure_Timer:TimerUDB:hwEnable_reg\\D\[2455] = \Measure_Timer:TimerUDB:hwEnable\[1944]
Removing Lhs of wire \Measure_Timer:TimerUDB:tc_reg_i\\D\[2456] = \Measure_Timer:TimerUDB:status_tc\[1939]
Removing Lhs of wire \Measure_Timer:TimerUDB:capture_out_reg_i\\D\[2457] = \Measure_Timer:TimerUDB:capt_fifo_load\[1935]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capture_last\\D\[2463] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:tc_reg_i\\D\[2464] = \Trigger_Timer:TimerUDB:status_tc\[2142]
Removing Lhs of wire \Trigger_Timer:TimerUDB:hwEnable_reg\\D\[2465] = \Trigger_Timer:TimerUDB:control_7\[2120]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capture_out_reg_i\\D\[2466] = \Trigger_Timer:TimerUDB:capt_fifo_load\[2138]

------------------------------------------------------
Aliased 0 equations, 535 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MOTOR_1_IN_1_net_0' (cost = 0):
tmpOE__MOTOR_1_IN_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_Motor_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor_1:bQuadDec:A_j\ <= ((\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor_1:bQuadDec:A_k\ <= ((not \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor_1:bQuadDec:B_j\ <= ((\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor_1:bQuadDec:B_k\ <= ((not \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_1:Net_1151\' (cost = 0):
\QuadDec_Motor_1:Net_1151\ <= (not \QuadDec_Motor_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor_1:Net_1287\' (cost = 0):
\QuadDec_Motor_1:Net_1287\ <= (not \QuadDec_Motor_1:Net_1264\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Motor_2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Motor_2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Motor_2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Motor_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Motor_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Motor_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_Motor_2:bQuadDec:A_j\ <= ((\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_Motor_2:bQuadDec:A_k\ <= ((not \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_Motor_2:bQuadDec:B_j\ <= ((\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_Motor_2:bQuadDec:B_k\ <= ((not \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:Net_1151\' (cost = 0):
\QuadDec_Motor_2:Net_1151\ <= (not \QuadDec_Motor_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Motor_2:Net_1287\' (cost = 0):
\QuadDec_Motor_2:Net_1287\ <= (not \QuadDec_Motor_2:Net_1264\);

Note:  Virtual signal Net_91 with ( cost: 144 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_91 <= ((Net_5040 and Net_4995)
	OR (not Net_5040 and Net_5046));

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:cmp1\' (cost = 0):
\PWM_RGB:PWMUDB:cmp1\ <= (\PWM_RGB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_RGB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_RGB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_RGB:PWMUDB:dith_count_1\ and \PWM_RGB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:capt_rising\' (cost = 2):
\Counter_RGB:CounterUDB:capt_rising\ <= ((not \Counter_RGB:CounterUDB:prevCapture\ and Net_111));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:capt_falling\' (cost = 1):
\Counter_RGB:CounterUDB:capt_falling\ <= ((not Net_111 and \Counter_RGB:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_RGB:CounterUDB:capt_either_edge\ <= ((not Net_111 and \Counter_RGB:CounterUDB:prevCapture\)
	OR (not \Counter_RGB:CounterUDB:prevCapture\ and Net_111));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:hwCapture\' (cost = 1):
\Counter_RGB:CounterUDB:hwCapture\ <= ((not \Counter_RGB:CounterUDB:prevCapture\ and Net_111));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:overflow\' (cost = 0):
\Counter_RGB:CounterUDB:overflow\ <= (\Counter_RGB:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:underflow\' (cost = 0):
\Counter_RGB:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:counter_enable\' (cost = 1):
\Counter_RGB:CounterUDB:counter_enable\ <= ((not \Counter_RGB:CounterUDB:disable_run_i\ and \Counter_RGB:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_4774' (cost = 0):
Net_4774 <= (not Net_857);

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:compare1\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:compare1\ <= (not \PWM_Arm_Metal:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Arm_Metal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Arm_Metal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Arm_Metal:PWMUDB:dith_count_1\ and \PWM_Arm_Metal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_115' (cost = 4):
Net_115 <= ((not Net_5029 and Net_5045)
	OR (Net_80 and Net_5029));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:hwEnable\' (cost = 4):
\Measure_Timer:TimerUDB:hwEnable\ <= ((not Net_5029 and \Measure_Timer:TimerUDB:control_7\ and Net_5045)
	OR (Net_80 and Net_5029 and \Measure_Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:status_tc\' (cost = 5):
\Measure_Timer:TimerUDB:status_tc\ <= ((\Measure_Timer:TimerUDB:run_mode\ and \Measure_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Measure_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN7_1 and not MODIN8_1)
	OR (MODIN7_1 and MODIN8_1));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN7_0 and not MODIN8_0)
	OR (MODIN7_0 and MODIN8_0));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Measure_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Trigger_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Trigger_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Timer:TimerUDB:timer_enable\' (cost = 0):
\Trigger_Timer:TimerUDB:timer_enable\ <= (\Trigger_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_Motor_1:Net_1248\' (cost = 2):
\QuadDec_Motor_1:Net_1248\ <= ((not \QuadDec_Motor_1:Net_1264\ and \QuadDec_Motor_1:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_Motor_2:Net_1248\' (cost = 2):
\QuadDec_Motor_2:Net_1248\ <= ((not \QuadDec_Motor_2:Net_1264\ and \QuadDec_Motor_2:Net_1275\));

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_RGB:PWMUDB:dith_count_0\ and \PWM_RGB:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB:PWMUDB:dith_count_1\ and \PWM_RGB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:overflow_status\' (cost = 1):
\Counter_RGB:CounterUDB:overflow_status\ <= ((not \Counter_RGB:CounterUDB:overflow_reg_i\ and \Counter_RGB:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_RGB:CounterUDB:underflow_status\' (cost = 0):
\Counter_RGB:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:cmp1\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:cmp1\ <= (not \PWM_Arm_Metal:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Arm_Metal:PWMUDB:dith_count_0\ and \PWM_Arm_Metal:PWMUDB:dith_count_1\)
	OR (not \PWM_Arm_Metal:PWMUDB:dith_count_1\ and \PWM_Arm_Metal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Measure_Timer:TimerUDB:fifo_load_polarized\' (cost = 2):
\Measure_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_80 and Net_5029 and \Measure_Timer:TimerUDB:capture_last\)
	OR (not Net_5029 and not Net_5045 and \Measure_Timer:TimerUDB:capture_last\));

Note:  Virtual signal \Measure_Timer:TimerUDB:capt_fifo_load\ with ( cost: 192 or cost_inv: 6)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Measure_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_80 and Net_5029 and \Measure_Timer:TimerUDB:capture_last\ and \Measure_Timer:TimerUDB:timer_enable\)
	OR (not Net_5029 and not Net_5045 and \Measure_Timer:TimerUDB:capture_last\ and \Measure_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_47 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_47 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_47 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_47 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_47 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 123 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_Motor_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \QuadDec_Motor_2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_RGB:PWMUDB:final_capture\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_RGB:CounterUDB:underflow_status\ to zero
Aliasing \Counter_RGB:CounterUDB:underflow\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:final_capture\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Trigger_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_RGB:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Arm_Metal:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_Motor_1:Cnt16:CounterUDB:hwCapture\[66] = zero[2]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[328] = \UART:BUART:rx_bitclk\[376]
Removing Lhs of wire \UART:BUART:rx_status_0\[427] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[436] = zero[2]
Removing Lhs of wire \QuadDec_Motor_2:Cnt16:CounterUDB:hwCapture\[624] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_capture\[950] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1211] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1221] = zero[2]
Removing Lhs of wire \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1231] = zero[2]
Removing Lhs of wire \Counter_RGB:CounterUDB:underflow_status\[1286] = zero[2]
Removing Lhs of wire \Counter_RGB:CounterUDB:underflow\[1303] = zero[2]
Removing Lhs of wire \Counter_RGB:CounterUDB:tc_i\[1306] = \Counter_RGB:CounterUDB:per_equal\[1302]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_capture\[1543] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1804] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1814] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1824] = zero[2]
Removing Lhs of wire \Measure_Timer:TimerUDB:trig_reg\[2011] = \Measure_Timer:TimerUDB:timer_enable\[1936]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capt_fifo_load\[2138] = zero[2]
Removing Lhs of wire \Trigger_Timer:TimerUDB:trig_reg\[2152] = \Trigger_Timer:TimerUDB:control_7\[2120]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2366] = \UART:BUART:tx_ctrl_mark_last\[319]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2378] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2379] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2381] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2382] = \UART:BUART:rx_markspace_pre\[440]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2387] = \UART:BUART:rx_parity_bit\[446]
Removing Lhs of wire \PWM_RGB:PWMUDB:final_kill_reg\\D\[2415] = zero[2]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:runmode_enable\\D\[2431] = \PWM_Arm_Metal:PWMUDB:control_7\[1465]
Removing Lhs of wire \PWM_Arm_Metal:PWMUDB:final_kill_reg\\D\[2439] = zero[2]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_47 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_47 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.147ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 18 October 2021 18:00:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\ECE3091\PSoC Code\Project\Final\Robot_Code\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_RGB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Arm_Metal:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_Motor_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Motor_2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_RGB:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_RGB:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Arm_Metal:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Trigger_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Trigger_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=22, Signal=Net_35
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_48
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_45
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_Motor_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor_2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Motor_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_RGB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_RGB:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_RGB:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Arm_Metal:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Measure_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Trigger_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Motor_2:Net_1264\, Duplicate of \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor_2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_2:Net_1264\ (fanout=2)

    Removing \QuadDec_Motor_1:Net_1264\, Duplicate of \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Motor_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MOTOR_1_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1_IN_1(0)__PA ,
            pad => MOTOR_1_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1_IN_2(0)__PA ,
            pad => MOTOR_1_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1_ENA(0)__PA ,
            pin_input => Net_25 ,
            pad => MOTOR_1_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1_Phase_A(0)__PA ,
            fb => Net_38 ,
            pad => MOTOR_1_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1_Phase_B(0)__PA ,
            fb => Net_39 ,
            pad => MOTOR_1_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_47 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_483 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2_IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2_IN_4(0)__PA ,
            pad => MOTOR_2_IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2_IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2_IN_3(0)__PA ,
            pad => MOTOR_2_IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2_ENB(0)__PA ,
            pin_input => Net_340 ,
            pad => MOTOR_2_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2_Phase_A(0)__PA ,
            fb => Net_335 ,
            pad => MOTOR_2_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2_Phase_B(0)__PA ,
            fb => Net_2825 ,
            pad => MOTOR_2_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_2(0)__PA ,
            fb => Net_80 ,
            pad => Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_Sensor(0)__PA ,
            pad => IR_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Pin(0)__PA ,
            annotation => Net_16 ,
            pad => LED_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Btn_Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Btn_Start(0)__PA ,
            fb => Net_857 ,
            pad => Btn_Start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Out(0)__PA ,
            fb => Net_110 ,
            pad => Color_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_M_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_M_Pin(0)__PA ,
            pin_input => Net_3536 ,
            pad => Servo_M_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_2(0)__PA ,
            fb => Net_4995 ,
            pad => Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_1(0)__PA ,
            fb => Net_5046 ,
            pad => Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_1(0)__PA ,
            fb => Net_5045 ,
            pad => Echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Limit_Switch_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Limit_Switch_R(0)__PA ,
            pad => Limit_Switch_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Limit_Switch_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Limit_Switch_L(0)__PA ,
            pad => Limit_Switch_L(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor_1:Net_1203\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1275\ * \QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1275\ * !\QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Net_611\ (fanout=1)

    MacroCell: Name=Net_483, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_483 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_47 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor_2:Net_1203\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1275\ * \QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1275\ * !\QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Net_611\ (fanout=1)

    MacroCell: Name=Net_91, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5040 * Net_5046
            + Net_5040 * Net_4995
        );
        Output = Net_91 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\PWM_RGB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:runmode_enable\ * \PWM_RGB:PWMUDB:tc_i\
        );
        Output = \PWM_RGB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_RGB:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111 * !\Counter_RGB:CounterUDB:prevCapture\
        );
        Output = \Counter_RGB:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Counter_RGB:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_97
            + Net_111 * !\Counter_RGB:CounterUDB:prevCapture\
        );
        Output = \Counter_RGB:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter_RGB:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:cmp_out_i\ * 
              !\Counter_RGB:CounterUDB:prevCompare\
        );
        Output = \Counter_RGB:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_RGB:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:per_equal\ * 
              !\Counter_RGB:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_RGB:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_RGB:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:control_7\ * 
              !\Counter_RGB:CounterUDB:disable_run_i\ * 
              !\Counter_RGB:CounterUDB:count_stored_i\ * Net_110
        );
        Output = \Counter_RGB:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PWM_Arm_Metal:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:runmode_enable\ * 
              \PWM_Arm_Metal:PWMUDB:tc_i\
        );
        Output = \PWM_Arm_Metal:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Measure_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_80 * Net_5029 * \Measure_Timer:TimerUDB:capture_last\ * 
              \Measure_Timer:TimerUDB:timer_enable\
            + !Net_5029 * \Measure_Timer:TimerUDB:capture_last\ * 
              \Measure_Timer:TimerUDB:timer_enable\ * !Net_5045
        );
        Output = \Measure_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Measure_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Measure_Timer:TimerUDB:run_mode\ * 
              \Measure_Timer:TimerUDB:per_zero\
        );
        Output = \Measure_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Trigger_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = \Trigger_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_38
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_39
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_335
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2825
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + \QuadDec_Motor_1:Net_1251_split\
        );
        Output = \QuadDec_Motor_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1203\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * \QuadDec_Motor_1:Net_1203\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\
            + \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\
            + \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor_1:Net_1260\ * !\QuadDec_Motor_1:bQuadDec:error\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_47 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_47 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_47 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_47 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_47
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + \QuadDec_Motor_2:Net_1251_split\
        );
        Output = \QuadDec_Motor_2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1203\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Motor_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * \QuadDec_Motor_2:Net_1203\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\
            + \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\
            + \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor_2:Net_1260\ * !\QuadDec_Motor_2:bQuadDec:error\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_Motor_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM_RGB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_RGB:PWMUDB:control_7\ * !\PWM_RGB:PWMUDB:runmode_enable\ * 
              !\PWM_RGB:PWMUDB:trig_disable\
            + \PWM_RGB:PWMUDB:control_7\ * \PWM_RGB:PWMUDB:runmode_enable\ * 
              !\PWM_RGB:PWMUDB:tc_i\
        );
        Output = \PWM_RGB:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_RGB:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:control_7\ * \PWM_RGB:PWMUDB:runmode_enable\ * 
              \PWM_RGB:PWMUDB:tc_i\ * !\PWM_RGB:PWMUDB:trig_disable\
        );
        Output = \PWM_RGB:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_RGB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_RGB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB:PWMUDB:prevCompare1\ * \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_111, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:runmode_enable\ * \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = Net_111 (fanout=3)

    MacroCell: Name=\Counter_RGB:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \Counter_RGB:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_RGB:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_97 * \Counter_RGB:CounterUDB:disable_run_i\
            + !Net_97 * \Counter_RGB:CounterUDB:per_equal\ * 
              !\Counter_RGB:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_RGB:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_RGB:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:per_equal\
        );
        Output = \Counter_RGB:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_RGB:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:cmp_out_i\
        );
        Output = \Counter_RGB:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_RGB:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \Counter_RGB:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_Arm_Metal:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:control_7\
        );
        Output = \PWM_Arm_Metal:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Arm_Metal:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = \PWM_Arm_Metal:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Arm_Metal:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Arm_Metal:PWMUDB:prevCompare1\ * 
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = \PWM_Arm_Metal:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3536, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:runmode_enable\ * 
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = Net_3536 (fanout=1)

    MacroCell: Name=Net_4702, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_4702 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_4702 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_4702 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_4702 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_4702 (fanout=2)

    MacroCell: Name=Net_5058, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_5058 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_5058 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5058 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5058 (fanout=2)

    MacroCell: Name=Net_5060, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_5060 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5060 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\
            + Net_5060 * !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5060 (fanout=2)

    MacroCell: Name=Net_5059, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_5059 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + Net_5059 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5059 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\
        );
        Output = Net_5059 (fanout=2)

    MacroCell: Name=Net_5062, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_5062 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5062 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_5062 * \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5062 (fanout=2)

    MacroCell: Name=Net_5081, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5081 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_5081 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5081 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_5081 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5081 (fanout=2)

    MacroCell: Name=\competition_state_machine:StateMachine_1_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_4798 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = \competition_state_machine:StateMachine_1_3\ (fanout=10)

    MacroCell: Name=\competition_state_machine:StateMachine_1_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5087 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_4798 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * !Net_5069
        );
        Output = \competition_state_machine:StateMachine_1_2\ (fanout=10)

    MacroCell: Name=\competition_state_machine:StateMachine_1_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5087 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = \competition_state_machine:StateMachine_1_1\ (fanout=10)

    MacroCell: Name=\competition_state_machine:StateMachine_1_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_857 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\ * Net_5092
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\ * !Net_5069
        );
        Output = \competition_state_machine:StateMachine_1_0\ (fanout=10)

    MacroCell: Name=\Measure_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_80 * Net_5029
            + !Net_5029 * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Measure_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_80 * Net_5029 * \Measure_Timer:TimerUDB:control_7\
            + !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN7_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_91 * !\Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_0
            + !Net_91 * MODIN7_1 * !MODIN7_0 * !MODIN8_1
            + !Net_91 * MODIN7_1 * !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)

    MacroCell: Name=MODIN7_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_91 * !\Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_0 * 
              MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)

    MacroCell: Name=\Measure_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Measure_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Measure_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:timer_enable\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:run_mode\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:per_zero\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:timer_enable\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:run_mode\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:per_zero\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Measure_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_91 * \Measure_Timer:TimerUDB:timer_enable\ * 
              \Measure_Timer:TimerUDB:run_mode\ * 
              \Measure_Timer:TimerUDB:per_zero\
            + !Net_91 * \Measure_Timer:TimerUDB:trig_disable\
        );
        Output = \Measure_Timer:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => \QuadDec_Motor_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => \QuadDec_Motor_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => \QuadDec_Motor_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => \QuadDec_Motor_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_RGB:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_97 ,
            chain_out => \PWM_RGB:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_RGB:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_97 ,
            cl0_comb => \PWM_RGB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_RGB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_RGB:PWMUDB:status_3\ ,
            chain_in => \PWM_RGB:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_RGB:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_RGB:CounterUDB:reload\ ,
            f0_load => \Counter_RGB:CounterUDB:hwCapture\ ,
            chain_out => \Counter_RGB:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_RGB:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_RGB:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_RGB:CounterUDB:reload\ ,
            f0_load => \Counter_RGB:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_RGB:CounterUDB:per_equal\ ,
            z0_comb => \Counter_RGB:CounterUDB:status_1\ ,
            cl1_comb => \Counter_RGB:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_RGB:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_RGB:CounterUDB:status_5\ ,
            chain_in => \Counter_RGB:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_RGB:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_45 ,
            cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_45 ,
            cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Arm_Metal:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Arm_Metal:PWMUDB:status_3\ ,
            chain_in => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Measure_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => Net_91 ,
            cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\ ,
            f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Measure_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Measure_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Measure_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_2 => Net_91 ,
            cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\ ,
            f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Measure_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Measure_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Measure_Timer:TimerUDB:status_2\ ,
            chain_in => \Measure_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Measure_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            chain_out => \Trigger_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            chain_in => \Trigger_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Trigger_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_35 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Trigger_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Trigger_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Trigger_Timer:TimerUDB:status_2\ ,
            chain_in => \Trigger_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_Arm:sts:sts_reg\
        PORT MAP (
            status_0 => Net_4277 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor_1:Net_1260\ ,
            clock => Net_35 ,
            status_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_35 ,
            status_3 => \QuadDec_Motor_1:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor_1:Net_1260\ ,
            status_1 => \QuadDec_Motor_1:Net_611\ ,
            status_0 => \QuadDec_Motor_1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Motor_2:Net_1260\ ,
            clock => Net_35 ,
            status_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Motor_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_35 ,
            status_3 => \QuadDec_Motor_2:bQuadDec:error\ ,
            status_2 => \QuadDec_Motor_2:Net_1260\ ,
            status_1 => \QuadDec_Motor_2:Net_611\ ,
            status_0 => \QuadDec_Motor_2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_RGB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_97 ,
            clock => Net_48 ,
            status_3 => \PWM_RGB:PWMUDB:status_3\ ,
            status_2 => \PWM_RGB:PWMUDB:status_2\ ,
            status_0 => \PWM_RGB:PWMUDB:status_0\ ,
            interrupt => Net_1618 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_RGB:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_97 ,
            clock => Net_48 ,
            status_6 => \Counter_RGB:CounterUDB:status_6\ ,
            status_5 => \Counter_RGB:CounterUDB:status_5\ ,
            status_4 => \Counter_RGB:CounterUDB:hwCapture\ ,
            status_2 => \Counter_RGB:CounterUDB:overflow_status\ ,
            status_1 => \Counter_RGB:CounterUDB:status_1\ ,
            status_0 => \Counter_RGB:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_45 ,
            status_3 => \PWM_Arm_Metal:PWMUDB:status_3\ ,
            status_2 => \PWM_Arm_Metal:PWMUDB:status_2\ ,
            status_0 => \PWM_Arm_Metal:PWMUDB:status_0\ ,
            interrupt => Net_4277 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Measure_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_91 ,
            clock => Net_35 ,
            status_3 => \Measure_Timer:TimerUDB:status_3\ ,
            status_2 => \Measure_Timer:TimerUDB:status_2\ ,
            status_1 => \Measure_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Measure_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_5011 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Trigger_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_35 ,
            status_3 => \Trigger_Timer:TimerUDB:status_3\ ,
            status_2 => \Trigger_Timer:TimerUDB:status_2\ ,
            status_0 => \Trigger_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_69 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_35 ,
            control_7 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Zones_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Zones_Reg:control_7\ ,
            control_6 => \Zones_Reg:control_6\ ,
            control_5 => \Zones_Reg:control_5\ ,
            control_4 => \Zones_Reg:control_4\ ,
            control_3 => \Zones_Reg:control_3\ ,
            control_2 => Net_4798 ,
            control_1 => Net_5086 ,
            control_0 => Net_5087 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_35 ,
            control_7 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Echo_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Echo_Control:control_7\ ,
            control_6 => \Echo_Control:control_6\ ,
            control_5 => \Echo_Control:control_5\ ,
            control_4 => \Echo_Control:control_4\ ,
            control_3 => \Echo_Control:control_3\ ,
            control_2 => \Echo_Control:control_2\ ,
            control_1 => \Echo_Control:control_1\ ,
            control_0 => Net_5029 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_RGB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_48 ,
            control_7 => \PWM_RGB:PWMUDB:control_7\ ,
            control_6 => \PWM_RGB:PWMUDB:control_6\ ,
            control_5 => \PWM_RGB:PWMUDB:control_5\ ,
            control_4 => \PWM_RGB:PWMUDB:control_4\ ,
            control_3 => \PWM_RGB:PWMUDB:control_3\ ,
            control_2 => \PWM_RGB:PWMUDB:control_2\ ,
            control_1 => \PWM_RGB:PWMUDB:control_1\ ,
            control_0 => \PWM_RGB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_RGB:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_48 ,
            control_7 => \Counter_RGB:CounterUDB:control_7\ ,
            control_6 => \Counter_RGB:CounterUDB:control_6\ ,
            control_5 => \Counter_RGB:CounterUDB:control_5\ ,
            control_4 => \Counter_RGB:CounterUDB:control_4\ ,
            control_3 => \Counter_RGB:CounterUDB:control_3\ ,
            control_2 => \Counter_RGB:CounterUDB:control_2\ ,
            control_1 => \Counter_RGB:CounterUDB:control_1\ ,
            control_0 => \Counter_RGB:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_RGB:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_RGB:control_7\ ,
            control_6 => \Control_Reg_RGB:control_6\ ,
            control_5 => \Control_Reg_RGB:control_5\ ,
            control_4 => \Control_Reg_RGB:control_4\ ,
            control_3 => \Control_Reg_RGB:control_3\ ,
            control_2 => \Control_Reg_RGB:control_2\ ,
            control_1 => \Control_Reg_RGB:control_1\ ,
            control_0 => Net_97 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_45 ,
            control_7 => \PWM_Arm_Metal:PWMUDB:control_7\ ,
            control_6 => \PWM_Arm_Metal:PWMUDB:control_6\ ,
            control_5 => \PWM_Arm_Metal:PWMUDB:control_5\ ,
            control_4 => \PWM_Arm_Metal:PWMUDB:control_4\ ,
            control_3 => \PWM_Arm_Metal:PWMUDB:control_3\ ,
            control_2 => \PWM_Arm_Metal:PWMUDB:control_2\ ,
            control_1 => \PWM_Arm_Metal:PWMUDB:control_1\ ,
            control_0 => \PWM_Arm_Metal:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Base_State_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Base_State_Reg:control_7\ ,
            control_6 => \Base_State_Reg:control_6\ ,
            control_5 => \Base_State_Reg:control_5\ ,
            control_4 => \Base_State_Reg:control_4\ ,
            control_3 => \Base_State_Reg:control_3\ ,
            control_2 => \Base_State_Reg:control_2\ ,
            control_1 => Net_5069 ,
            control_0 => Net_5092 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_35 ,
            control_7 => \Measure_Timer:TimerUDB:control_7\ ,
            control_6 => \Measure_Timer:TimerUDB:control_6\ ,
            control_5 => \Measure_Timer:TimerUDB:control_5\ ,
            control_4 => \Measure_Timer:TimerUDB:control_4\ ,
            control_3 => \Measure_Timer:TimerUDB:control_3\ ,
            control_2 => \Measure_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN8_1 ,
            control_0 => MODIN8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_35 ,
            control_7 => \Trigger_Timer:TimerUDB:control_7\ ,
            control_6 => \Trigger_Timer:TimerUDB:control_6\ ,
            control_5 => \Trigger_Timer:TimerUDB:control_5\ ,
            control_4 => \Trigger_Timer:TimerUDB:control_4\ ,
            control_3 => \Trigger_Timer:TimerUDB:control_3\ ,
            control_2 => \Trigger_Timer:TimerUDB:control_2\ ,
            control_1 => \Trigger_Timer:TimerUDB:control_1\ ,
            control_0 => \Trigger_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Trig_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Trig_Control:control_7\ ,
            control_6 => \Trig_Control:control_6\ ,
            control_5 => \Trig_Control:control_5\ ,
            control_4 => \Trig_Control:control_4\ ,
            control_3 => \Trig_Control:control_3\ ,
            control_2 => \Trig_Control:control_2\ ,
            control_1 => \Trig_Control:control_1\ ,
            control_0 => Net_5040 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =idle_isr
        PORT MAP (
            interrupt => Net_4702 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =zone7_isr
        PORT MAP (
            interrupt => Net_5060 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =return_back_isr
        PORT MAP (
            interrupt => Net_5081 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rgb_isr
        PORT MAP (
            interrupt => Net_1618 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =measure_isr
        PORT MAP (
            interrupt => Net_5011 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =zone5_isr
        PORT MAP (
            interrupt => Net_5058 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =zone8_isr
        PORT MAP (
            interrupt => Net_5062 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =zone6_isr
        PORT MAP (
            interrupt => Net_5059 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =trigger_isr
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  121 :   71 :  192 : 63.02 %
  Unique P-terms              :  231 :  153 :  384 : 60.16 %
  Total P-terms               :  250 :      :      :        
  Datapath Cells              :   18 :    6 :   24 : 75.00 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   13 :   11 :   24 : 54.17 %
    Control Registers         :   12 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.441ms
Tech Mapping phase: Elapsed time ==> 0s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Btn_Start(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Color_Out(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Echo_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Echo_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : IR_Sensor(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_Pin(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Limit_Switch_L(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Limit_Switch_R(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MOTOR_1_ENA(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MOTOR_1_IN_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MOTOR_1_IN_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_1_Phase_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MOTOR_1_Phase_B(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOTOR_2_ENB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MOTOR_2_IN_3(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MOTOR_2_IN_4(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : MOTOR_2_Phase_A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOTOR_2_Phase_B(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : S0(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : S1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : S2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : S3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Servo_M_Pin(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Trigger_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Trigger_2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   46 :    2 :   48 :  95.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.61
                   Pterms :            5.24
               Macrocells :            2.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.75 :       5.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_47
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_45 ,
        cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_35 ,
        control_7 => \Trigger_Timer:TimerUDB:control_7\ ,
        control_6 => \Trigger_Timer:TimerUDB:control_6\ ,
        control_5 => \Trigger_Timer:TimerUDB:control_5\ ,
        control_4 => \Trigger_Timer:TimerUDB:control_4\ ,
        control_3 => \Trigger_Timer:TimerUDB:control_3\ ,
        control_2 => \Trigger_Timer:TimerUDB:control_2\ ,
        control_1 => \Trigger_Timer:TimerUDB:control_1\ ,
        control_0 => \Trigger_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\competition_state_machine:StateMachine_1_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_857 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\ * Net_5092
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\ * !Net_5069
        );
        Output = \competition_state_machine:StateMachine_1_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5058, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_5058 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_5058 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5058 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5058 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\competition_state_machine:StateMachine_1_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5087 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_4798 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * !Net_5069
        );
        Output = \competition_state_machine:StateMachine_1_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\competition_state_machine:StateMachine_1_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5087 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = \competition_state_machine:StateMachine_1_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\competition_state_machine:StateMachine_1_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5086 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + !Net_4798 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = \competition_state_machine:StateMachine_1_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Zones_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Zones_Reg:control_7\ ,
        control_6 => \Zones_Reg:control_6\ ,
        control_5 => \Zones_Reg:control_5\ ,
        control_4 => \Zones_Reg:control_4\ ,
        control_3 => \Zones_Reg:control_3\ ,
        control_2 => Net_4798 ,
        control_1 => Net_5086 ,
        control_0 => Net_5087 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Arm_Metal:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = \PWM_Arm_Metal:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Trigger_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = \Trigger_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_4702, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_4702 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_4702 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_4702 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_4702 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_4702 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:Net_611\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1275\ * !\QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_38
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        chain_in => \Trigger_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Trigger_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Trigger_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_35 ,
        status_3 => \Trigger_Timer:TimerUDB:status_3\ ,
        status_2 => \Trigger_Timer:TimerUDB:status_2\ ,
        status_0 => \Trigger_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_69 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_5060, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_5060 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5060 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\
            + Net_5060 * !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5060 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5081, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5081 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\
            + Net_5081 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5081 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_5081 * \competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              \competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5081 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5062, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_5062 * \competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5062 * !\competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_1\
            + Net_5062 * \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_0\
            + !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
        );
        Output = Net_5062 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5059, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_5059 * \competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_2\ * 
              !\competition_state_machine:StateMachine_1_1\ * 
              !\competition_state_machine:StateMachine_1_0\
            + Net_5059 * !\competition_state_machine:StateMachine_1_3\ * 
              \competition_state_machine:StateMachine_1_2\ * 
              \competition_state_machine:StateMachine_1_0\
            + Net_5059 * !\competition_state_machine:StateMachine_1_3\ * 
              !\competition_state_machine:StateMachine_1_1\
        );
        Output = Net_5059 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Trigger_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Trigger_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Trigger_Timer:TimerUDB:status_2\ ,
        chain_in => \Trigger_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Measure_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_80 * Net_5029
            + !Net_5029 * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_91, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_5040 * Net_5046
            + Net_5040 * Net_4995
        );
        Output = Net_91 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Measure_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_80 * Net_5029 * \Measure_Timer:TimerUDB:control_7\
            + !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Measure_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:timer_enable\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:run_mode\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + Net_80 * !Net_91 * Net_5029 * 
              \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:per_zero\ * 
              !\Measure_Timer:TimerUDB:trig_disable\
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:timer_enable\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:run_mode\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
            + !Net_91 * !Net_5029 * \Measure_Timer:TimerUDB:control_7\ * 
              !\Measure_Timer:TimerUDB:per_zero\ * 
              !\Measure_Timer:TimerUDB:trig_disable\ * Net_5045
        );
        Output = \Measure_Timer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Measure_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_80 * Net_5029 * \Measure_Timer:TimerUDB:capture_last\ * 
              \Measure_Timer:TimerUDB:timer_enable\
            + !Net_5029 * \Measure_Timer:TimerUDB:capture_last\ * 
              \Measure_Timer:TimerUDB:timer_enable\ * !Net_5045
        );
        Output = \Measure_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Measure_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => Net_91 ,
        cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\ ,
        f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Measure_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Measure_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Measure_Timer:TimerUDB:status_2\ ,
        chain_in => \Measure_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Measure_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Measure_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_91 ,
        clock => Net_35 ,
        status_3 => \Measure_Timer:TimerUDB:status_3\ ,
        status_2 => \Measure_Timer:TimerUDB:status_2\ ,
        status_1 => \Measure_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Measure_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_5011 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Echo_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Echo_Control:control_7\ ,
        control_6 => \Echo_Control:control_6\ ,
        control_5 => \Echo_Control:control_5\ ,
        control_4 => \Echo_Control:control_4\ ,
        control_3 => \Echo_Control:control_3\ ,
        control_2 => \Echo_Control:control_2\ ,
        control_1 => \Echo_Control:control_1\ ,
        control_0 => Net_5029 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN7_0, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_91 * !\Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_0 * 
              MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Measure_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Measure_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => \QuadDec_Motor_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_35 ,
        control_7 => \Measure_Timer:TimerUDB:control_7\ ,
        control_6 => \Measure_Timer:TimerUDB:control_6\ ,
        control_5 => \Measure_Timer:TimerUDB:control_5\ ,
        control_4 => \Measure_Timer:TimerUDB:control_4\ ,
        control_3 => \Measure_Timer:TimerUDB:control_3\ ,
        control_2 => \Measure_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN8_1 ,
        control_0 => MODIN8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_47 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_45 ,
        cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Arm_Metal:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Arm_Metal:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Arm_Metal:PWMUDB:status_3\ ,
        chain_in => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_47 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_47 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_47 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Base_State_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Base_State_Reg:control_7\ ,
        control_6 => \Base_State_Reg:control_6\ ,
        control_5 => \Base_State_Reg:control_5\ ,
        control_4 => \Base_State_Reg:control_4\ ,
        control_3 => \Base_State_Reg:control_3\ ,
        control_2 => \Base_State_Reg:control_2\ ,
        control_1 => Net_5069 ,
        control_0 => Net_5092 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:Net_1251\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + \QuadDec_Motor_1:Net_1251_split\
        );
        Output = \QuadDec_Motor_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\
            + \QuadDec_Motor_1:Net_1251\ * !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:Net_1251\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        chain_out => \Trigger_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Trigger_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN7_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_91 * !\Measure_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * MODIN8_1
            + !Net_91 * \Measure_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_0
            + !Net_91 * MODIN7_1 * !MODIN7_0 * !MODIN8_1
            + !Net_91 * MODIN7_1 * !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:Net_530\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1275\ * \QuadDec_Motor_1:Net_1251\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor_1:Net_1203\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\
            + \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Net_1203\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_35 ,
        control_7 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Measure_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_91 * \Measure_Timer:TimerUDB:timer_enable\ * 
              \Measure_Timer:TimerUDB:run_mode\ * 
              \Measure_Timer:TimerUDB:per_zero\
            + !Net_91 * \Measure_Timer:TimerUDB:trig_disable\
        );
        Output = \Measure_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Measure_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Measure_Timer:TimerUDB:run_mode\ * 
              \Measure_Timer:TimerUDB:per_zero\
        );
        Output = \Measure_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Measure_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => Net_91 ,
        cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\ ,
        f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Measure_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Measure_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Trig_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Trig_Control:control_7\ ,
        control_6 => \Trig_Control:control_6\ ,
        control_5 => \Trig_Control:control_5\ ,
        control_4 => \Trig_Control:control_4\ ,
        control_3 => \Trig_Control:control_3\ ,
        control_2 => \Trig_Control:control_2\ ,
        control_1 => \Trig_Control:control_1\ ,
        control_0 => Net_5040 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:Net_1203\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * \QuadDec_Motor_1:Net_1203\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => \QuadDec_Motor_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor_1:Net_1260\ ,
        clock => Net_35 ,
        status_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\
            + \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_47 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_47
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RGB:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_97 ,
        chain_out => \PWM_RGB:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_RGB:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Arm_Metal:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_45 ,
        status_3 => \PWM_Arm_Metal:PWMUDB:status_3\ ,
        status_2 => \PWM_Arm_Metal:PWMUDB:status_2\ ,
        status_0 => \PWM_Arm_Metal:PWMUDB:status_0\ ,
        interrupt => Net_4277 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_45 ,
        control_7 => \PWM_Arm_Metal:PWMUDB:control_7\ ,
        control_6 => \PWM_Arm_Metal:PWMUDB:control_6\ ,
        control_5 => \PWM_Arm_Metal:PWMUDB:control_5\ ,
        control_4 => \PWM_Arm_Metal:PWMUDB:control_4\ ,
        control_3 => \PWM_Arm_Metal:PWMUDB:control_3\ ,
        control_2 => \PWM_Arm_Metal:PWMUDB:control_2\ ,
        control_1 => \PWM_Arm_Metal:PWMUDB:control_1\ ,
        control_0 => \PWM_Arm_Metal:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_39
        );
        Output = \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Arm_Metal:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:runmode_enable\ * 
              \PWM_Arm_Metal:PWMUDB:tc_i\
        );
        Output = \PWM_Arm_Metal:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Arm_Metal:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:control_7\
        );
        Output = \PWM_Arm_Metal:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Arm_Metal:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Arm_Metal:PWMUDB:prevCompare1\ * 
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = \PWM_Arm_Metal:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_RGB:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_RGB:CounterUDB:reload\ ,
        f0_load => \Counter_RGB:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_RGB:CounterUDB:per_equal\ ,
        z0_comb => \Counter_RGB:CounterUDB:status_1\ ,
        cl1_comb => \Counter_RGB:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_RGB:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_RGB:CounterUDB:status_5\ ,
        chain_in => \Counter_RGB:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_RGB:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Motor_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_35 ,
        status_3 => \QuadDec_Motor_1:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor_1:Net_1260\ ,
        status_1 => \QuadDec_Motor_1:Net_611\ ,
        status_0 => \QuadDec_Motor_1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_2:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * \QuadDec_Motor_2:Net_1203\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Reg_Arm:sts:sts_reg\
    PORT MAP (
        status_0 => Net_4277 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\PWM_RGB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_48 ,
        control_7 => \PWM_RGB:PWMUDB:control_7\ ,
        control_6 => \PWM_RGB:PWMUDB:control_6\ ,
        control_5 => \PWM_RGB:PWMUDB:control_5\ ,
        control_4 => \PWM_RGB:PWMUDB:control_4\ ,
        control_3 => \PWM_RGB:PWMUDB:control_3\ ,
        control_2 => \PWM_RGB:PWMUDB:control_2\ ,
        control_1 => \PWM_RGB:PWMUDB:control_1\ ,
        control_0 => \PWM_RGB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor_2:Net_1260\ * !\QuadDec_Motor_2:bQuadDec:error\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + \QuadDec_Motor_2:Net_1251_split\
        );
        Output = \QuadDec_Motor_2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              \QuadDec_Motor_1:bQuadDec:state_1\
            + !\QuadDec_Motor_1:Net_1260\ * 
              \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + \QuadDec_Motor_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_1:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Motor_1:Net_1260\ * !\QuadDec_Motor_1:bQuadDec:error\
            + !\QuadDec_Motor_1:Net_1260\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
            + !\QuadDec_Motor_1:bQuadDec:error\ * 
              !\QuadDec_Motor_1:bQuadDec:state_1\ * 
              !\QuadDec_Motor_1:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\
            + \QuadDec_Motor_2:Net_1251\ * !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:Net_1251\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => \QuadDec_Motor_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_483, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_483 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3536, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Arm_Metal:PWMUDB:runmode_enable\ * 
              !\PWM_Arm_Metal:PWMUDB:cmp1_less\
        );
        Output = Net_3536 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_RGB:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:control_7\ * 
              !\Counter_RGB:CounterUDB:disable_run_i\ * 
              !\Counter_RGB:CounterUDB:count_stored_i\ * Net_110
        );
        Output = \Counter_RGB:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_RGB:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_97 ,
        cl0_comb => \PWM_RGB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_RGB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_RGB:PWMUDB:status_3\ ,
        chain_in => \PWM_RGB:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_RGB:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_RGB:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \Counter_RGB:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_RGB:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111 * !\Counter_RGB:CounterUDB:prevCapture\
        );
        Output = \Counter_RGB:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_RGB:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:per_equal\
        );
        Output = \Counter_RGB:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_RGB:PWMUDB:control_7\ * !\PWM_RGB:PWMUDB:runmode_enable\ * 
              !\PWM_RGB:PWMUDB:trig_disable\
            + \PWM_RGB:PWMUDB:control_7\ * \PWM_RGB:PWMUDB:runmode_enable\ * 
              !\PWM_RGB:PWMUDB:tc_i\
        );
        Output = \PWM_RGB:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_RGB:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_97
            + Net_111 * !\Counter_RGB:CounterUDB:prevCapture\
        );
        Output = \Counter_RGB:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RGB:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:control_7\ * \PWM_RGB:PWMUDB:runmode_enable\ * 
              \PWM_RGB:PWMUDB:tc_i\ * !\PWM_RGB:PWMUDB:trig_disable\
        );
        Output = \PWM_RGB:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_RGB:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_RGB:CounterUDB:reload\ ,
        f0_load => \Counter_RGB:CounterUDB:hwCapture\ ,
        chain_out => \Counter_RGB:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_RGB:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Counter_RGB:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_97 ,
        clock => Net_48 ,
        status_6 => \Counter_RGB:CounterUDB:status_6\ ,
        status_5 => \Counter_RGB:CounterUDB:status_5\ ,
        status_4 => \Counter_RGB:CounterUDB:hwCapture\ ,
        status_2 => \Counter_RGB:CounterUDB:overflow_status\ ,
        status_1 => \Counter_RGB:CounterUDB:status_1\ ,
        status_0 => \Counter_RGB:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_RGB:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_RGB:control_7\ ,
        control_6 => \Control_Reg_RGB:control_6\ ,
        control_5 => \Control_Reg_RGB:control_5\ ,
        control_4 => \Control_Reg_RGB:control_4\ ,
        control_3 => \Control_Reg_RGB:control_3\ ,
        control_2 => \Control_Reg_RGB:control_2\ ,
        control_1 => \Control_Reg_RGB:control_1\ ,
        control_0 => Net_97 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_RGB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:runmode_enable\ * \PWM_RGB:PWMUDB:tc_i\
        );
        Output = \PWM_RGB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_RGB:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_110
        );
        Output = \Counter_RGB:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_RGB:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_97 * \Counter_RGB:CounterUDB:disable_run_i\
            + !Net_97 * \Counter_RGB:CounterUDB:per_equal\ * 
              !\Counter_RGB:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_RGB:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_RGB:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:per_equal\ * 
              !\Counter_RGB:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_RGB:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_111, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_RGB:PWMUDB:runmode_enable\ * \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = Net_111 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_RGB:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:cmp_out_i\ * 
              !\Counter_RGB:CounterUDB:prevCompare\
        );
        Output = \Counter_RGB:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_RGB:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_RGB:CounterUDB:cmp_out_i\
        );
        Output = \Counter_RGB:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_RGB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Reset  = (Net_97)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_RGB:PWMUDB:prevCompare1\ * \PWM_RGB:PWMUDB:cmp1_less\
        );
        Output = \PWM_RGB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_RGB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_97 ,
        clock => Net_48 ,
        status_3 => \PWM_RGB:PWMUDB:status_3\ ,
        status_2 => \PWM_RGB:PWMUDB:status_2\ ,
        status_0 => \PWM_RGB:PWMUDB:status_0\ ,
        interrupt => Net_1618 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_RGB:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_48 ,
        control_7 => \Counter_RGB:CounterUDB:control_7\ ,
        control_6 => \Counter_RGB:CounterUDB:control_6\ ,
        control_5 => \Counter_RGB:CounterUDB:control_5\ ,
        control_4 => \Counter_RGB:CounterUDB:control_4\ ,
        control_3 => \Counter_RGB:CounterUDB:control_3\ ,
        control_2 => \Counter_RGB:CounterUDB:control_2\ ,
        control_1 => \Counter_RGB:CounterUDB:control_1\ ,
        control_0 => \Counter_RGB:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1203\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Motor_2:Net_1203\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\
            + \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_Motor_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_35 ,
        status_3 => \QuadDec_Motor_2:bQuadDec:error\ ,
        status_2 => \QuadDec_Motor_2:Net_1260\ ,
        status_1 => \QuadDec_Motor_2:Net_611\ ,
        status_0 => \QuadDec_Motor_2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_35 ,
        control_7 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\
            + \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Motor_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_2:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1275\ * !\QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2825
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_335
        );
        Output = \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_1\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              \QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:Net_1260\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
            + !\QuadDec_Motor_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_Motor_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Motor_2:bQuadDec:error\ * 
              !\QuadDec_Motor_2:bQuadDec:state_1\ * 
              !\QuadDec_Motor_2:bQuadDec:state_0\
        );
        Output = \QuadDec_Motor_2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_35 ,
        cs_addr_2 => \QuadDec_Motor_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_2:Net_1260\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Motor_2:Net_530\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Net_1275\ * \QuadDec_Motor_2:Net_1251\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Motor_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_35) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Motor_2:Net_1260\ ,
        clock => Net_35 ,
        status_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =idle_isr
        PORT MAP (
            interrupt => Net_4702 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =measure_isr
        PORT MAP (
            interrupt => Net_5011 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =return_back_isr
        PORT MAP (
            interrupt => Net_5081 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =rgb_isr
        PORT MAP (
            interrupt => Net_1618 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =trigger_isr
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =zone5_isr
        PORT MAP (
            interrupt => Net_5058 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =zone6_isr
        PORT MAP (
            interrupt => Net_5059 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =zone7_isr
        PORT MAP (
            interrupt => Net_5060 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =zone8_isr
        PORT MAP (
            interrupt => Net_5062 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_2_IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2_IN_4(0)__PA ,
        pad => MOTOR_2_IN_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_2_IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2_IN_3(0)__PA ,
        pad => MOTOR_2_IN_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_2_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2_Phase_A(0)__PA ,
        fb => Net_335 ,
        pad => MOTOR_2_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR_2_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2_Phase_B(0)__PA ,
        fb => Net_2825 ,
        pad => MOTOR_2_Phase_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MOTOR_1_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1_ENA(0)__PA ,
        pin_input => Net_25 ,
        pad => MOTOR_1_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_1_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1_IN_2(0)__PA ,
        pad => MOTOR_1_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_1_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1_IN_1(0)__PA ,
        pad => MOTOR_1_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_1_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1_Phase_A(0)__PA ,
        fb => Net_38 ,
        pad => MOTOR_1_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR_1_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1_Phase_B(0)__PA ,
        fb => Net_39 ,
        pad => MOTOR_1_Phase_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = IR_Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_Sensor(0)__PA ,
        pad => IR_Sensor(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Pin(0)__PA ,
        annotation => Net_16 ,
        pad => LED_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Btn_Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Btn_Start(0)__PA ,
        fb => Net_857 ,
        pad => Btn_Start(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_1(0)__PA ,
        fb => Net_5046 ,
        pad => Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_1(0)__PA ,
        fb => Net_5045 ,
        pad => Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_2(0)__PA ,
        fb => Net_4995 ,
        pad => Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_2(0)__PA ,
        fb => Net_80 ,
        pad => Echo_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Servo_M_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_M_Pin(0)__PA ,
        pin_input => Net_3536 ,
        pad => Servo_M_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Color_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Out(0)__PA ,
        fb => Net_110 ,
        pad => Color_Out(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = MOTOR_2_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2_ENB(0)__PA ,
        pin_input => Net_340 ,
        pad => MOTOR_2_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_47 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_483 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Limit_Switch_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Limit_Switch_L(0)__PA ,
        pad => Limit_Switch_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Limit_Switch_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Limit_Switch_R(0)__PA ,
        pad => Limit_Switch_R(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_35 ,
            dclk_0 => Net_35_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_48 ,
            dclk_2 => Net_48_local ,
            dclk_glb_3 => Net_45 ,
            dclk_3 => Net_45_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Motor_1:PWMHW\
        PORT MAP (
            clock => Net_35 ,
            enable => __ONE__ ,
            tc => \PWM_Motor_1:Net_63\ ,
            cmp => Net_25 ,
            irq => \PWM_Motor_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Motor_2:PWMHW\
        PORT MAP (
            clock => Net_35 ,
            enable => __ONE__ ,
            tc => \PWM_Motor_2:Net_63\ ,
            cmp => Net_340 ,
            irq => \PWM_Motor_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |             LED(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    MOTOR_2_IN_4(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              S2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              S1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              S0(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    MOTOR_2_IN_3(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_2_Phase_A(0) | FB(Net_335)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_2_Phase_B(0) | FB(Net_2825)
-----+-----+-------+-----------+------------------+--------------------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT |     MOTOR_1_ENA(0) | In(Net_25)
     |   4 |     * |      NONE |         CMOS_OUT |    MOTOR_1_IN_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    MOTOR_1_IN_1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_1_Phase_A(0) | FB(Net_38)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | MOTOR_1_Phase_B(0) | FB(Net_39)
-----+-----+-------+-----------+------------------+--------------------+-------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |       IR_Sensor(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         LED_Pin(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |       Btn_Start(0) | FB(Net_857)
     |   3 |     * |      NONE |         CMOS_OUT |       Trigger_1(0) | FB(Net_5046)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          Echo_1(0) | FB(Net_5045)
     |   5 |     * |      NONE |         CMOS_OUT |       Trigger_2(0) | FB(Net_4995)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Echo_2(0) | FB(Net_80)
-----+-----+-------+-----------+------------------+--------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     Servo_M_Pin(0) | In(Net_3536)
     |   2 |     * |      NONE |         CMOS_OUT |              S3(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Color_Out(0) | FB(Net_110)
-----+-----+-------+-----------+------------------+--------------------+-------------
  12 |   3 |     * |      NONE |         CMOS_OUT |     MOTOR_2_ENB(0) | In(Net_340)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx_1(0) | FB(Net_47)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx_1(0) | In(Net_483)
-----+-----+-------+-----------+------------------+--------------------+-------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |  Limit_Switch_L(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |  Limit_Switch_R(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.204ms
Digital Placement phase: Elapsed time ==> 3s.839ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\TRC3500\PSoC\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.898ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.327ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.330ms
API generation phase: Elapsed time ==> 2s.231ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
