{"vcs1":{"timestamp_begin":1731252594.894182127, "rt":5.29, "ut":2.38, "st":0.31}}
{"vcselab":{"timestamp_begin":1731252600.270195770, "rt":1.57, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1731252601.915783355, "rt":0.36, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731252593.886177256}
{"VCS_COMP_START_TIME": 1731252593.886177256}
{"VCS_COMP_END_TIME": 1731252607.452278006}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336472}}
{"stitch_vcselab": {"peak_mem": 231624}}
