$date
  Sun Jun 23 15:40:51 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module generic_counter_tb $end
$var reg 1 ! mr $end
$var reg 1 " clk $end
$var reg 4 # count[3:0] $end
$scope module counter $end
$var reg 1 $ clk $end
$var reg 1 % mr $end
$var reg 4 & count[3:0] $end
$var reg 4 ' count_temp[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0000 #
1$
0%
b0000 &
b0000 '
#1000000
1!
1%
#2000000
0"
b0001 #
0$
b0001 &
b0001 '
#4000000
1"
1$
#6000000
0"
b0010 #
0$
b0010 &
b0010 '
#8000000
1"
1$
#10000000
0"
b0011 #
0$
b0011 &
b0011 '
#12000000
1"
1$
#14000000
0"
b0100 #
0$
b0100 &
b0100 '
#15000000
0!
b0000 #
0%
b0000 &
b0000 '
#16000000
1"
1$
#17000000
1!
1%
#18000000
0"
b0001 #
0$
b0001 &
b0001 '
#20000000
