# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIFO8x8.srcs/sources_1/new/Decoder.vhd" \
"../../../../FIFO8x8.srcs/sources_1/new/FIFO8x8.vhd" \
"../../../../FIFO8x8.srcs/sources_1/new/Multiplexer.vhd" \
"../../../../FIFO8x8.srcs/sources_1/new/basys3_fifo8x8.vhd" \
"../../../../FIFO8x8.srcs/sources_1/new/display_7seg.vhd" \
"../../../../FIFO8x8.srcs/sim_1/new/tb_basys3_fifo8x8.vhd" \

# Do not sort compile order
nosort
