#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun Mar 17 13:25:16 2019
# Process ID: 8042
# Log file: /home/giorgio/Documenti/FSM/planAhead_run_3/planAhead.log
# Journal file: /home/giorgio/Documenti/FSM/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/giorgio/Documenti/FSM/pa.fromNcd.tcl
# create_project -name FSM -dir "/home/giorgio/Documenti/FSM/planAhead_run_3" -part xc3s100etq144-4
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/giorgio/Documenti/FSM/FSM.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/giorgio/Documenti/FSM} }
# set_property target_constrs_file "FSM.ucf" [current_fileset -constrset]
Adding file '/home/giorgio/Documenti/FSM/FSM.ucf' to fileset 'constrs_1'
# add_files [list {FSM.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100etq144-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FSM.ngc ...
WARNING:NetListWriters:298 - No output is written to FSM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FSM.edif ...
ngc2edif: Total memory usage is 104472 kilobytes

Parsing EDIF File [./planAhead_run_3/FSM.data/cache/FSM_ngc_79595856.edif]
Finished Parsing EDIF File [./planAhead_run_3/FSM.data/cache/FSM_ngc_79595856.edif]
INFO: [Designutils 20-910] Reading macro library /home/giorgio/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/home/giorgio/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/home/giorgio/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/tq144/Package.xml
Loading io standards from /home/giorgio/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/tq144/SSORules.xml
Loading list of drcs for the architecture : /home/giorgio/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/giorgio/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/giorgio/Documenti/FSM/FSM.ucf]
Finished Parsing UCF File [/home/giorgio/Documenti/FSM/FSM.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 84f620fb
# read_xdl -file "/home/giorgio/Documenti/FSM/FSM.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s100e.nph' in environment /home/giorgio/14.7/ISE_DS/ISE/.
   "FSM" is an NCD, version 3.2, device xc3s100e, package tq144, speed -4
Successfully converted design '/home/giorgio/Documenti/FSM/FSM.ncd' to '/home/giorgio/Documenti/FSM/FSM.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/giorgio/Documenti/FSM/FSM.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/giorgio/Documenti/FSM/FSM.ncd
INFO: [Designutils 20-671] Placed 23 instances
# if {[catch {read_twx -name results_1 -file "/home/giorgio/Documenti/FSM/FSM.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/giorgio/Documenti/FSM/FSM.twx\": $eInfo"
# }
report_clock_interaction -significant_digits 3 -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -4, Delay Type: max, Constraints type: UCF.
INFO: [#UNDEF]  Finished parsing spd file spartan3e/3s100e .
INFO: [Timing 38-45] Going to infer timing constraints.
INFO: [Timing 38-33] Done inferring timing constraints.
INFO: [Timing 38-36] Done setting wire delays.
INFO: [Timing 38-85] Total timing graph edges = 133.
INFO: [Timing 38-86] Total timing graph wire edges = 55.
INFO: [Timing 38-87] Total zero delay edges = 17.
INFO: [Timing 38-84] Total non-zero delay edges = 34.
INFO: [Dlyest 22-12] Total pin-pairs supplied = 51 . 
INFO: [Dlyest 22-11] Total data-paths obtained = 18 . 
INFO: [Dlyest 22-13] P2P = 33, P2B = 0, P2NB = 0, B2B = 0, B2NB = 0, NB2NB = 0 . 
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/giorgio/Documenti/FSM/planAhead_pid8042.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Mar 17 13:34:48 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
