// Seed: 792825347
`timescale 1ps / 1ps
module module_0 ();
  always @(posedge 1) begin
    id_0 <= 1;
  end
  logic id_1, id_2;
  assign id_1 = 1;
  type_4(
      1, id_1, id_1 * id_1
  );
endmodule
