<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>EthernetMACDriver: Ethernetxgmac_v1_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EthernetMACDriver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Ethernetxgmac_v1_0</div>  </div>
</div><!--header-->
<div class="contents">

<p>This header file contains identifiers and low-level driver functions/macros that can be used to access the device.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga32b645ed5a8826f975aa7d238b381078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32b645ed5a8826f975aa7d238b381078"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG0_OFFSET</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga32b645ed5a8826f975aa7d238b381078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b2bf12c037eebc4febcb50f1d197b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05b2bf12c037eebc4febcb50f1d197b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG1_OFFSET</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga05b2bf12c037eebc4febcb50f1d197b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bc69ebe84b3c402b2a09ed0314df29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33bc69ebe84b3c402b2a09ed0314df29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG2_OFFSET</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga33bc69ebe84b3c402b2a09ed0314df29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0871c43cf68474b1f5d06fed33e6573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0871c43cf68474b1f5d06fed33e6573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG3_OFFSET</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa0871c43cf68474b1f5d06fed33e6573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa996e5ceb3d10daf01961cd30495587b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa996e5ceb3d10daf01961cd30495587b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG4_OFFSET</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa996e5ceb3d10daf01961cd30495587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7de7d99f79d8aa1520cfd5fec8fa6c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7de7d99f79d8aa1520cfd5fec8fa6c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG5_OFFSET</b>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gab7de7d99f79d8aa1520cfd5fec8fa6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e9f46ae48bdf12a992e92fb44318bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12e9f46ae48bdf12a992e92fb44318bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG6_OFFSET</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga12e9f46ae48bdf12a992e92fb44318bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597a1dd041d348c02e2ffc15963e4b61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga597a1dd041d348c02e2ffc15963e4b61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG7_OFFSET</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga597a1dd041d348c02e2ffc15963e4b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14f90b84f6dffacb595476a24c0de38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab14f90b84f6dffacb595476a24c0de38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG8_OFFSET</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gab14f90b84f6dffacb595476a24c0de38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178d80b2ba6c4b6ff43e6db453fde72d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga178d80b2ba6c4b6ff43e6db453fde72d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG9_OFFSET</b>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga178d80b2ba6c4b6ff43e6db453fde72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360cf9deb28ad3723a7f93c49b02beca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga360cf9deb28ad3723a7f93c49b02beca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG10_OFFSET</b>&#160;&#160;&#160;40</td></tr>
<tr class="separator:ga360cf9deb28ad3723a7f93c49b02beca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edbc75f3c99f4fbe37e269ad0ccd830"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5edbc75f3c99f4fbe37e269ad0ccd830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG11_OFFSET</b>&#160;&#160;&#160;44</td></tr>
<tr class="separator:ga5edbc75f3c99f4fbe37e269ad0ccd830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8605eacf575a6ac04f2e9c5ab15ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d8605eacf575a6ac04f2e9c5ab15ef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG12_OFFSET</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga6d8605eacf575a6ac04f2e9c5ab15ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155e563a939cb32d8a3b1b6f0adb0db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0155e563a939cb32d8a3b1b6f0adb0db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG13_OFFSET</b>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga0155e563a939cb32d8a3b1b6f0adb0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806312c21202647f02d1945b8f099f51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga806312c21202647f02d1945b8f099f51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG14_OFFSET</b>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga806312c21202647f02d1945b8f099f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b8a95e500fa706f5fa7211a0e3099b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67b8a95e500fa706f5fa7211a0e3099b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG15_OFFSET</b>&#160;&#160;&#160;60</td></tr>
<tr class="separator:ga67b8a95e500fa706f5fa7211a0e3099b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0804ac875cb6eae4aedce835d4e5bc18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0804ac875cb6eae4aedce835d4e5bc18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG16_OFFSET</b>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga0804ac875cb6eae4aedce835d4e5bc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f637524480fbd1a35441bfcce5e9b30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f637524480fbd1a35441bfcce5e9b30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG17_OFFSET</b>&#160;&#160;&#160;68</td></tr>
<tr class="separator:ga3f637524480fbd1a35441bfcce5e9b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65228d6861dcb797cfccf9a951f29510"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65228d6861dcb797cfccf9a951f29510"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG18_OFFSET</b>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga65228d6861dcb797cfccf9a951f29510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0787f2a360715705c543d9e8d2e6ade2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0787f2a360715705c543d9e8d2e6ade2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG19_OFFSET</b>&#160;&#160;&#160;76</td></tr>
<tr class="separator:ga0787f2a360715705c543d9e8d2e6ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec93b7784836dc6aaf49fb62410a08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75ec93b7784836dc6aaf49fb62410a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG20_OFFSET</b>&#160;&#160;&#160;80</td></tr>
<tr class="separator:ga75ec93b7784836dc6aaf49fb62410a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baad8508f68002b5dd45e6d0a29eb5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7baad8508f68002b5dd45e6d0a29eb5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG21_OFFSET</b>&#160;&#160;&#160;84</td></tr>
<tr class="separator:ga7baad8508f68002b5dd45e6d0a29eb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8df3b53e51fa160834d46f9d9e5c1ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8df3b53e51fa160834d46f9d9e5c1ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG22_OFFSET</b>&#160;&#160;&#160;88</td></tr>
<tr class="separator:gaa8df3b53e51fa160834d46f9d9e5c1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6abbec528f5b464e1e603d67a3ee29b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6abbec528f5b464e1e603d67a3ee29b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG23_OFFSET</b>&#160;&#160;&#160;92</td></tr>
<tr class="separator:gaf6abbec528f5b464e1e603d67a3ee29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbeb7257ee0ad181a8778419057dcd21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbeb7257ee0ad181a8778419057dcd21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG24_OFFSET</b>&#160;&#160;&#160;96</td></tr>
<tr class="separator:gadbeb7257ee0ad181a8778419057dcd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523794bf63d716d0da08b2b2dd04348c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga523794bf63d716d0da08b2b2dd04348c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG25_OFFSET</b>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga523794bf63d716d0da08b2b2dd04348c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b4655352f2016ac8f2b150bfa7e3ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8b4655352f2016ac8f2b150bfa7e3ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG26_OFFSET</b>&#160;&#160;&#160;104</td></tr>
<tr class="separator:gad8b4655352f2016ac8f2b150bfa7e3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2150b624b2bcaa784b1be513ec50915f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2150b624b2bcaa784b1be513ec50915f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG27_OFFSET</b>&#160;&#160;&#160;108</td></tr>
<tr class="separator:ga2150b624b2bcaa784b1be513ec50915f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f9bb9cfc9e75a29d80dffe6fcc27cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68f9bb9cfc9e75a29d80dffe6fcc27cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG28_OFFSET</b>&#160;&#160;&#160;112</td></tr>
<tr class="separator:ga68f9bb9cfc9e75a29d80dffe6fcc27cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4084be77e656ed31306200413d4914"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc4084be77e656ed31306200413d4914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG29_OFFSET</b>&#160;&#160;&#160;116</td></tr>
<tr class="separator:gacc4084be77e656ed31306200413d4914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37db968226873bba5aba506e47d7fd67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37db968226873bba5aba506e47d7fd67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG30_OFFSET</b>&#160;&#160;&#160;120</td></tr>
<tr class="separator:ga37db968226873bba5aba506e47d7fd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac090a0aee84dd2d5915b65dc0983023"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac090a0aee84dd2d5915b65dc0983023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETHERNETCORE_MM_S00_AXI_SLV_REG31_OFFSET</b>&#160;&#160;&#160;124</td></tr>
<tr class="separator:gaac090a0aee84dd2d5915b65dc0983023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9c724c6fa66e7eabafb202e588258e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a9c724c6fa66e7eabafb202e588258e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MAC_ENABLE_REG_OFFSET</b>&#160;&#160;&#160;0x028</td></tr>
<tr class="separator:ga9a9c724c6fa66e7eabafb202e588258e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583c2cf07c37accbdb4890120c3ae035"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga583c2cf07c37accbdb4890120c3ae035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_ENABLE_BIT_POSITION</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga583c2cf07c37accbdb4890120c3ae035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f8d56ef921031c9bf380b3894f08b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5f8d56ef921031c9bf380b3894f08b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MAC_PROMISCUOUS_REG_OFFSET</b>&#160;&#160;&#160;0x028</td></tr>
<tr class="separator:gaf5f8d56ef921031c9bf380b3894f08b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5491bebc3e44979efee9792263c1151d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5491bebc3e44979efee9792263c1151d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_PROMISCUOUS_BIT_POSITION</b>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga5491bebc3e44979efee9792263c1151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f75a3f6c16ae5197621ef9c9ae53341"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f75a3f6c16ae5197621ef9c9ae53341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MAC_STATISTICS_REG_OFFSET</b>&#160;&#160;&#160;0x078</td></tr>
<tr class="separator:ga7f75a3f6c16ae5197621ef9c9ae53341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777b4e0863500aa177ef0e370618be52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga777b4e0863500aa177ef0e370618be52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_STATISTICS_BIT_POSITION</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga777b4e0863500aa177ef0e370618be52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569a5caf7a537e72839b933923ad6c1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569a5caf7a537e72839b933923ad6c1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_CORE_TYPE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG0_OFFSET</td></tr>
<tr class="separator:ga569a5caf7a537e72839b933923ad6c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a39060bbc9b97d73fdfee50abaca6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba4a39060bbc9b97d73fdfee50abaca6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_BUFFER_SIZE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG1_OFFSET</td></tr>
<tr class="separator:gaba4a39060bbc9b97d73fdfee50abaca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed8e01c9abdf7299bc9f1cba975acc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ed8e01c9abdf7299bc9f1cba975acc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TXRX_WORD_SIZE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG2_OFFSET</td></tr>
<tr class="separator:ga5ed8e01c9abdf7299bc9f1cba975acc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca25237c6ffbbcca963feb54382363b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ca25237c6ffbbcca963feb54382363b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_REG_PHY_CONTROLH_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG14_OFFSET</td></tr>
<tr class="separator:ga3ca25237c6ffbbcca963feb54382363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47eaa80675f62791f54613320e103d98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47eaa80675f62791f54613320e103d98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_REG_PHY_CONTROLL_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG15_OFFSET</td></tr>
<tr class="separator:ga47eaa80675f62791f54613320e103d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60033c3c0e31ccfb65bda2a0c528e85e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60033c3c0e31ccfb65bda2a0c528e85e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_ARP_SIZE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG16_OFFSET</td></tr>
<tr class="separator:ga60033c3c0e31ccfb65bda2a0c528e85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02072473c04fd34131f696cf25f5b2b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02072473c04fd34131f696cf25f5b2b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_PACKET_RATE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG17_OFFSET</td></tr>
<tr class="separator:ga02072473c04fd34131f696cf25f5b2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbb3d5633f041c2262dcb6f04359a79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cbb3d5633f041c2262dcb6f04359a79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_PACKET_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG18_OFFSET</td></tr>
<tr class="separator:ga9cbb3d5633f041c2262dcb6f04359a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e8dd4821abf24426bd6d1ca806b6a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e8dd4821abf24426bd6d1ca806b6a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_VALID_RATE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG19_OFFSET</td></tr>
<tr class="separator:ga16e8dd4821abf24426bd6d1ca806b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d61facf6df31a0756341ca4b8db3a78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d61facf6df31a0756341ca4b8db3a78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_VALID_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG20_OFFSET</td></tr>
<tr class="separator:ga9d61facf6df31a0756341ca4b8db3a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93a5783d47924a35b32e2669a8de4a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf93a5783d47924a35b32e2669a8de4a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_OVERFLOW_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG21_OFFSET</td></tr>
<tr class="separator:gaf93a5783d47924a35b32e2669a8de4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1bbc94786e253ffa4279d347dd7d349"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1bbc94786e253ffa4279d347dd7d349"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_TX_ALMOST_FULL_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG22_OFFSET</td></tr>
<tr class="separator:gac1bbc94786e253ffa4279d347dd7d349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4dbdba84144d9501d3c41492f5d7ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d4dbdba84144d9501d3c41492f5d7ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_PACKET_RATE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG23_OFFSET</td></tr>
<tr class="separator:ga7d4dbdba84144d9501d3c41492f5d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bd5924c60252e30fdfaf88df89db06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26bd5924c60252e30fdfaf88df89db06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_PACKET_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG24_OFFSET</td></tr>
<tr class="separator:ga26bd5924c60252e30fdfaf88df89db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e99292478f259b95bf8f87a88aea1b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e99292478f259b95bf8f87a88aea1b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_VALID_RATE_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG25_OFFSET</td></tr>
<tr class="separator:ga1e99292478f259b95bf8f87a88aea1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34b7ff5a032088436c793a7251bd1bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae34b7ff5a032088436c793a7251bd1bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_VALID_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG26_OFFSET</td></tr>
<tr class="separator:gae34b7ff5a032088436c793a7251bd1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cabc7032baba66e2ab0ee3e8c4d177"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75cabc7032baba66e2ab0ee3e8c4d177"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_OVERFLOW_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG27_OFFSET</td></tr>
<tr class="separator:ga75cabc7032baba66e2ab0ee3e8c4d177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab0c91ff1fe91c5b7b3ecb58cd1c5c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ab0c91ff1fe91c5b7b3ecb58cd1c5c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_ALMOST_FULL_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG28_OFFSET</td></tr>
<tr class="separator:ga6ab0c91ff1fe91c5b7b3ecb58cd1c5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0988a254d536345703754ca0f4e468"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0988a254d536345703754ca0f4e468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RX_BAD_PACKET_COUNT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG29_OFFSET</td></tr>
<tr class="separator:ga6a0988a254d536345703754ca0f4e468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff949267443671caa5746042cd5729f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafff949267443671caa5746042cd5729f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MAC_HIGH_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG3_OFFSET</td></tr>
<tr class="separator:gafff949267443671caa5746042cd5729f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93ee7c238ad56e8a289eed7fe1061ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa93ee7c238ad56e8a289eed7fe1061ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MAC_LOW_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG4_OFFSET</td></tr>
<tr class="separator:gaa93ee7c238ad56e8a289eed7fe1061ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdee5d6557c206686e088ef6e23eb63e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdee5d6557c206686e088ef6e23eb63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_LOCAL_IP_ADDRESS_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG5_OFFSET</td></tr>
<tr class="separator:gafdee5d6557c206686e088ef6e23eb63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f2e2f2b0757036053769909d8a68b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga694f2e2f2b0757036053769909d8a68b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_GATEWAY_IP_ADDRESS_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG6_OFFSET</td></tr>
<tr class="separator:ga694f2e2f2b0757036053769909d8a68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2837e04af4044739f5ba9f23053a8530"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2837e04af4044739f5ba9f23053a8530"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MULTICAST_IP_ADDRESS_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG7_OFFSET</td></tr>
<tr class="separator:ga2837e04af4044739f5ba9f23053a8530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2d0f42c1a9568987930461889110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6ad2d0f42c1a9568987930461889110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_MULTICAST_NETMASK_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG8_OFFSET</td></tr>
<tr class="separator:gad6ad2d0f42c1a9568987930461889110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b217760e8a32370f8c176c567524ea3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b217760e8a32370f8c176c567524ea3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_UDP_PORT_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG11_OFFSET</td></tr>
<tr class="separator:ga2b217760e8a32370f8c176c567524ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1399010d803a4554f027499d7e9a67d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1399010d803a4554f027499d7e9a67d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_UDP_PORT_MASK_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG11_OFFSET</td></tr>
<tr class="separator:ga1399010d803a4554f027499d7e9a67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cc436d22861f8ba5695818c900d21a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8cc436d22861f8ba5695818c900d21a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XUL_RING_BUFFER_SLOTS_REG_OFFSET</b>&#160;&#160;&#160;ETHERNETCORE_MM_S00_AXI_SLV_REG9_OFFSET</td></tr>
<tr class="separator:gae8cc436d22861f8ba5695818c900d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba488f3c863f09191970f753a0a04f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaba488f3c863f09191970f753a0a04f55">XGMAC_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:gaba488f3c863f09191970f753a0a04f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to a XGMAC register.  <a href="#gaba488f3c863f09191970f753a0a04f55">More...</a><br /></td></tr>
<tr class="separator:gaba488f3c863f09191970f753a0a04f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232c793aa70fa6a9f72cbf2256603bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga232c793aa70fa6a9f72cbf2256603bab">XGMAC_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga232c793aa70fa6a9f72cbf2256603bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value from a XGMAC register.  <a href="#ga232c793aa70fa6a9f72cbf2256603bab">More...</a><br /></td></tr>
<tr class="separator:ga232c793aa70fa6a9f72cbf2256603bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff6e270ac3ec4ac04965c5a0834baa0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabff6e270ac3ec4ac04965c5a0834baa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGMAC_ReadPHYControlH</b>(uBaseAddress)&#160;&#160;&#160;<a class="el" href="group__ethernetxgmac__v1__0.html#ga81019e412c9215c0db902e92fcff2291">XGMAC_GetPHYStatusH</a>(uBaseAddress)</td></tr>
<tr class="separator:gabff6e270ac3ec4ac04965c5a0834baa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36056f4974935ee84443575f4c21223e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36056f4974935ee84443575f4c21223e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGMAC_ReadPHYControlL</b>(uBaseAddress)&#160;&#160;&#160;<a class="el" href="group__ethernetxgmac__v1__0.html#ga3d4d3fa4bef4487db36760f2b97f4afb">XGMAC_GetPHYStatusL</a>(uBaseAddress)</td></tr>
<tr class="separator:ga36056f4974935ee84443575f4c21223e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad39d54cba6d1386afeb7886a5da82c41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gad39d54cba6d1386afeb7886a5da82c41">XGMAC_EnableXGMAC</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gad39d54cba6d1386afeb7886a5da82c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the 100GMAC by setting the gmac_enable bit to one.  <a href="#gad39d54cba6d1386afeb7886a5da82c41">More...</a><br /></td></tr>
<tr class="separator:gad39d54cba6d1386afeb7886a5da82c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519649159a05ff455470d5044b59bd4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga3519649159a05ff455470d5044b59bd4">XGMAC_DisableXGMAC</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga3519649159a05ff455470d5044b59bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the 100GMAC by setting the gmac_enable bit to zero.  <a href="#ga3519649159a05ff455470d5044b59bd4">More...</a><br /></td></tr>
<tr class="separator:ga3519649159a05ff455470d5044b59bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67a3499be474ba1f63bbe5f85c1f858"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gab67a3499be474ba1f63bbe5f85c1f858">XGMAC_EnableXGMACPromiscuousMode</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gab67a3499be474ba1f63bbe5f85c1f858"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the 100GMAC to receive all packets at the MAC level without filtering by MAC address by setting the gmac_promis bit to one.  <a href="#gab67a3499be474ba1f63bbe5f85c1f858">More...</a><br /></td></tr>
<tr class="separator:gab67a3499be474ba1f63bbe5f85c1f858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20d443f320474c44cffa4779dbc299"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga1e20d443f320474c44cffa4779dbc299">XGMAC_DisableXGMACPromiscuousMode</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga1e20d443f320474c44cffa4779dbc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the 100GMAC to receive only packets addressed at the MAC level by filtering and only consuming packets addressed to the 100GMAC MAC address.  <a href="#ga1e20d443f320474c44cffa4779dbc299">More...</a><br /></td></tr>
<tr class="separator:ga1e20d443f320474c44cffa4779dbc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8df6b4db210417dc2855a36411a8f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gacf8df6b4db210417dc2855a36411a8f2">XGMAC_ResetStatisticsCounters</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gacf8df6b4db210417dc2855a36411a8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function resets the 100GMAC statistics counter registers to zero.  <a href="#gacf8df6b4db210417dc2855a36411a8f2">More...</a><br /></td></tr>
<tr class="separator:gacf8df6b4db210417dc2855a36411a8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18a71b2451aa23f72c9fdd481b13a5a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gad18a71b2451aa23f72c9fdd481b13a5a">XGMAC_GetCoreType</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gad18a71b2451aa23f72c9fdd481b13a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the core version and type by reading the core status register.  <a href="#gad18a71b2451aa23f72c9fdd481b13a5a">More...</a><br /></td></tr>
<tr class="separator:gad18a71b2451aa23f72c9fdd481b13a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e613797c64d4dd23320ae68818188c"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga23e613797c64d4dd23320ae68818188c">XGMAC_GetTXBufferMaximumSize</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga23e613797c64d4dd23320ae68818188c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the transmit buffer maximum size.  <a href="#ga23e613797c64d4dd23320ae68818188c">More...</a><br /></td></tr>
<tr class="separator:ga23e613797c64d4dd23320ae68818188c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72a56fb06e13466c27b37fba9a05c07"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gae72a56fb06e13466c27b37fba9a05c07">XGMAC_GetRXBufferMaximumSize</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gae72a56fb06e13466c27b37fba9a05c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the receive buffer maximum size.  <a href="#gae72a56fb06e13466c27b37fba9a05c07">More...</a><br /></td></tr>
<tr class="separator:gae72a56fb06e13466c27b37fba9a05c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81019e412c9215c0db902e92fcff2291"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga81019e412c9215c0db902e92fcff2291">XGMAC_GetPHYStatusH</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga81019e412c9215c0db902e92fcff2291"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function read the 100GMAC PHY configuration registers (63-32).  <a href="#ga81019e412c9215c0db902e92fcff2291">More...</a><br /></td></tr>
<tr class="separator:ga81019e412c9215c0db902e92fcff2291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4d3fa4bef4487db36760f2b97f4afb"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga3d4d3fa4bef4487db36760f2b97f4afb">XGMAC_GetPHYStatusL</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga3d4d3fa4bef4487db36760f2b97f4afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function read the 100GMAC PHY configuration registers (31-0).  <a href="#ga3d4d3fa4bef4487db36760f2b97f4afb">More...</a><br /></td></tr>
<tr class="separator:ga3d4d3fa4bef4487db36760f2b97f4afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0c0ac825f31fb39d9c7e65b8610eab"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga4b0c0ac825f31fb39d9c7e65b8610eab">XGMAC_GetARPSize</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga4b0c0ac825f31fb39d9c7e65b8610eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC ARP cache size registers.  <a href="#ga4b0c0ac825f31fb39d9c7e65b8610eab">More...</a><br /></td></tr>
<tr class="separator:ga4b0c0ac825f31fb39d9c7e65b8610eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca35bb2a22f6f65f2dd51b66496d65d"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga3ca35bb2a22f6f65f2dd51b66496d65d">XGMAC_GetTXWordSize</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga3ca35bb2a22f6f65f2dd51b66496d65d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC TX word size registers.  <a href="#ga3ca35bb2a22f6f65f2dd51b66496d65d">More...</a><br /></td></tr>
<tr class="separator:ga3ca35bb2a22f6f65f2dd51b66496d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef78ea54a69dd9af6f4c2e1808e4117"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga3ef78ea54a69dd9af6f4c2e1808e4117">XGMAC_GetRXWordSize</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga3ef78ea54a69dd9af6f4c2e1808e4117"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC RX word size registers.  <a href="#ga3ef78ea54a69dd9af6f4c2e1808e4117">More...</a><br /></td></tr>
<tr class="separator:ga3ef78ea54a69dd9af6f4c2e1808e4117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcce0f2a98588a6a1dd312a7697663ca"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gafcce0f2a98588a6a1dd312a7697663ca">XGMAC_GetTXPacketRate</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gafcce0f2a98588a6a1dd312a7697663ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit packet rate statistic counter register.  <a href="#gafcce0f2a98588a6a1dd312a7697663ca">More...</a><br /></td></tr>
<tr class="separator:gafcce0f2a98588a6a1dd312a7697663ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c009aa0edc02c30aaf2de9ce54bba77"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga6c009aa0edc02c30aaf2de9ce54bba77">XGMAC_GetTXPacketCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga6c009aa0edc02c30aaf2de9ce54bba77"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit packet count statistic counter register.  <a href="#ga6c009aa0edc02c30aaf2de9ce54bba77">More...</a><br /></td></tr>
<tr class="separator:ga6c009aa0edc02c30aaf2de9ce54bba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de74118ce2b7d0699650c789482fece"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga4de74118ce2b7d0699650c789482fece">XGMAC_GetTXValidRate</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga4de74118ce2b7d0699650c789482fece"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit valid rate statistic counter register.  <a href="#ga4de74118ce2b7d0699650c789482fece">More...</a><br /></td></tr>
<tr class="separator:ga4de74118ce2b7d0699650c789482fece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eef46b37e9e03a17cb497931020ceb"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaa5eef46b37e9e03a17cb497931020ceb">XGMAC_GetTXValidCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaa5eef46b37e9e03a17cb497931020ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit valid count statistic counter register.  <a href="#gaa5eef46b37e9e03a17cb497931020ceb">More...</a><br /></td></tr>
<tr class="separator:gaa5eef46b37e9e03a17cb497931020ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18f1e409af0c4e2665d34964dad8def"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gab18f1e409af0c4e2665d34964dad8def">XGMAC_GetTXOverflowCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gab18f1e409af0c4e2665d34964dad8def"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit overflow count statistic counter register.  <a href="#gab18f1e409af0c4e2665d34964dad8def">More...</a><br /></td></tr>
<tr class="separator:gab18f1e409af0c4e2665d34964dad8def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eebd45812fd62c93f8f74955980fa97"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga5eebd45812fd62c93f8f74955980fa97">XGMAC_GetTXAFullCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga5eebd45812fd62c93f8f74955980fa97"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC transmit almost full count statistic counter register.  <a href="#ga5eebd45812fd62c93f8f74955980fa97">More...</a><br /></td></tr>
<tr class="separator:ga5eebd45812fd62c93f8f74955980fa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f49fdf41a6ff29b5b8c0719b4b5b44b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga1f49fdf41a6ff29b5b8c0719b4b5b44b">XGMAC_GetRXPacketRate</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga1f49fdf41a6ff29b5b8c0719b4b5b44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive packet rate statistic counter register.  <a href="#ga1f49fdf41a6ff29b5b8c0719b4b5b44b">More...</a><br /></td></tr>
<tr class="separator:ga1f49fdf41a6ff29b5b8c0719b4b5b44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c686b4824fe83ff83f4d61ddb77631"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga35c686b4824fe83ff83f4d61ddb77631">XGMAC_GetRXPacketCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga35c686b4824fe83ff83f4d61ddb77631"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive packet count statistic counter register.  <a href="#ga35c686b4824fe83ff83f4d61ddb77631">More...</a><br /></td></tr>
<tr class="separator:ga35c686b4824fe83ff83f4d61ddb77631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2413616daf060e55ce344c53637224"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaea2413616daf060e55ce344c53637224">XGMAC_GetRXValidRate</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaea2413616daf060e55ce344c53637224"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive valid rate statistic counter register.  <a href="#gaea2413616daf060e55ce344c53637224">More...</a><br /></td></tr>
<tr class="separator:gaea2413616daf060e55ce344c53637224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba9f785db23eea2b6ac62bc374bec01"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga4ba9f785db23eea2b6ac62bc374bec01">XGMAC_GetRXValidCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga4ba9f785db23eea2b6ac62bc374bec01"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive valid count statistic counter register.  <a href="#ga4ba9f785db23eea2b6ac62bc374bec01">More...</a><br /></td></tr>
<tr class="separator:ga4ba9f785db23eea2b6ac62bc374bec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96116fdbe9dc86f732948e62a4652f6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaa96116fdbe9dc86f732948e62a4652f6">XGMAC_GetRXOverflowCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaa96116fdbe9dc86f732948e62a4652f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive overflow count statistic counter register.  <a href="#gaa96116fdbe9dc86f732948e62a4652f6">More...</a><br /></td></tr>
<tr class="separator:gaa96116fdbe9dc86f732948e62a4652f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6e069ea0f15101bf01fd90ff9d5ff6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga4a6e069ea0f15101bf01fd90ff9d5ff6">XGMAC_GetRXAFullCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga4a6e069ea0f15101bf01fd90ff9d5ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive almost full count statistic counter register.  <a href="#ga4a6e069ea0f15101bf01fd90ff9d5ff6">More...</a><br /></td></tr>
<tr class="separator:ga4a6e069ea0f15101bf01fd90ff9d5ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0ab3c34d21ddc8ed06b08b7410241c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga1b0ab3c34d21ddc8ed06b08b7410241c">XGMAC_GetRXBadPacketCount</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga1b0ab3c34d21ddc8ed06b08b7410241c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC receive bad packet count statistic counter register.  <a href="#ga1b0ab3c34d21ddc8ed06b08b7410241c">More...</a><br /></td></tr>
<tr class="separator:ga1b0ab3c34d21ddc8ed06b08b7410241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b51edb80cf9249b6945ec282e932bf1"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga0b51edb80cf9249b6945ec282e932bf1">XGMAC_GetMACAddress</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga0b51edb80cf9249b6945ec282e932bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC MAC address register.  <a href="#ga0b51edb80cf9249b6945ec282e932bf1">More...</a><br /></td></tr>
<tr class="separator:ga0b51edb80cf9249b6945ec282e932bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18a096d7380d0e9804a95ea8ca731e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga6f18a096d7380d0e9804a95ea8ca731e">XGMAC_SetMACAddress</a> (UINTPTR BaseAddress, u64 MACAddress)</td></tr>
<tr class="memdesc:ga6f18a096d7380d0e9804a95ea8ca731e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC MAC address register.  <a href="#ga6f18a096d7380d0e9804a95ea8ca731e">More...</a><br /></td></tr>
<tr class="separator:ga6f18a096d7380d0e9804a95ea8ca731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9066da8596490045700a8116a2a20c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaf9066da8596490045700a8116a2a20c6">XGMAC_SetLocalIPAddress</a> (UINTPTR BaseAddress, u32 IPAddress)</td></tr>
<tr class="memdesc:gaf9066da8596490045700a8116a2a20c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC MAC IP address register.  <a href="#gaf9066da8596490045700a8116a2a20c6">More...</a><br /></td></tr>
<tr class="separator:gaf9066da8596490045700a8116a2a20c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bfe16973eb146f47a7a56b214accae"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gad4bfe16973eb146f47a7a56b214accae">XGMAC_GetLocalIPAddress</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gad4bfe16973eb146f47a7a56b214accae"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC IP address register.  <a href="#gad4bfe16973eb146f47a7a56b214accae">More...</a><br /></td></tr>
<tr class="separator:gad4bfe16973eb146f47a7a56b214accae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae804815bb81351c203f105e657043c9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gae804815bb81351c203f105e657043c9e">XGMAC_SetGatewayIPAddress</a> (UINTPTR BaseAddress, u32 IPAddress)</td></tr>
<tr class="memdesc:gae804815bb81351c203f105e657043c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC Gateway IP address register.  <a href="#gae804815bb81351c203f105e657043c9e">More...</a><br /></td></tr>
<tr class="separator:gae804815bb81351c203f105e657043c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9623d3a55bdd7275bfd36c88bb97c5c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaf9623d3a55bdd7275bfd36c88bb97c5c">XGMAC_GetGatewayIPAddress</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaf9623d3a55bdd7275bfd36c88bb97c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC Gateway IP address register.  <a href="#gaf9623d3a55bdd7275bfd36c88bb97c5c">More...</a><br /></td></tr>
<tr class="separator:gaf9623d3a55bdd7275bfd36c88bb97c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4a2c1d828ca53bf34c55bd3867165e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga8d4a2c1d828ca53bf34c55bd3867165e">XGMAC_SetMulticastIPAddress</a> (UINTPTR BaseAddress, u32 IPAddress)</td></tr>
<tr class="memdesc:ga8d4a2c1d828ca53bf34c55bd3867165e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC Multicast IP address register.  <a href="#ga8d4a2c1d828ca53bf34c55bd3867165e">More...</a><br /></td></tr>
<tr class="separator:ga8d4a2c1d828ca53bf34c55bd3867165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18edfdc7bdd87f54c2df3fff88152f3f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga18edfdc7bdd87f54c2df3fff88152f3f">XGMAC_GetMulticastIPAddress</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga18edfdc7bdd87f54c2df3fff88152f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC Multicast IP address register.  <a href="#ga18edfdc7bdd87f54c2df3fff88152f3f">More...</a><br /></td></tr>
<tr class="separator:ga18edfdc7bdd87f54c2df3fff88152f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ba0e22fb447b62c08f6b0bae6ca16c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga59ba0e22fb447b62c08f6b0bae6ca16c">XGMAC_SetMulticastIPMask</a> (UINTPTR BaseAddress, u32 IPAddressMask)</td></tr>
<tr class="memdesc:ga59ba0e22fb447b62c08f6b0bae6ca16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC Multicast IP Netmask address register.  <a href="#ga59ba0e22fb447b62c08f6b0bae6ca16c">More...</a><br /></td></tr>
<tr class="separator:ga59ba0e22fb447b62c08f6b0bae6ca16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e2fea29bf50977136f61b342c08ef"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga302e2fea29bf50977136f61b342c08ef">XGMAC_GetMulticastIPMask</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga302e2fea29bf50977136f61b342c08ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC Multicast IP Netmask address register.  <a href="#ga302e2fea29bf50977136f61b342c08ef">More...</a><br /></td></tr>
<tr class="separator:ga302e2fea29bf50977136f61b342c08ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3659120a4c78d01a2545741dc558c411"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga3659120a4c78d01a2545741dc558c411">XGMAC_GetUDPPort</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga3659120a4c78d01a2545741dc558c411"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC Server UDP Port register.  <a href="#ga3659120a4c78d01a2545741dc558c411">More...</a><br /></td></tr>
<tr class="separator:ga3659120a4c78d01a2545741dc558c411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12527c029a4013899d020c908855bb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gad12527c029a4013899d020c908855bb6">XGMAC_SetUDPPort</a> (UINTPTR BaseAddress, u16 UDPPort)</td></tr>
<tr class="memdesc:gad12527c029a4013899d020c908855bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC UDP Port address register.  <a href="#gad12527c029a4013899d020c908855bb6">More...</a><br /></td></tr>
<tr class="separator:gad12527c029a4013899d020c908855bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43752636b1979d56c3196bf693818ed9"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga43752636b1979d56c3196bf693818ed9">XGMAC_GetUDPPortMask</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga43752636b1979d56c3196bf693818ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the 100GMAC Server UDP Port MAsk register.  <a href="#ga43752636b1979d56c3196bf693818ed9">More...</a><br /></td></tr>
<tr class="separator:ga43752636b1979d56c3196bf693818ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394d9b1d0a322e7b8b71c2f2db157058"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga394d9b1d0a322e7b8b71c2f2db157058">XGMAC_SetUDPPortMask</a> (UINTPTR BaseAddress, u16 UDPPort)</td></tr>
<tr class="memdesc:ga394d9b1d0a322e7b8b71c2f2db157058"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC UDP Port mask address register.  <a href="#ga394d9b1d0a322e7b8b71c2f2db157058">More...</a><br /></td></tr>
<tr class="separator:ga394d9b1d0a322e7b8b71c2f2db157058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3524ccdbfe44726cea362cfb923a97e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gae3524ccdbfe44726cea362cfb923a97e">XGMAC_WritePHYControlH</a> (UINTPTR BaseAddress, u32 PHYHigh)</td></tr>
<tr class="memdesc:gae3524ccdbfe44726cea362cfb923a97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC PHY High register.  <a href="#gae3524ccdbfe44726cea362cfb923a97e">More...</a><br /></td></tr>
<tr class="separator:gae3524ccdbfe44726cea362cfb923a97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02249414ae1cf29d365ab58bbd0c64f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga02249414ae1cf29d365ab58bbd0c64f6">XGMAC_WritePHYControlL</a> (UINTPTR BaseAddress, u32 PHYLow)</td></tr>
<tr class="memdesc:ga02249414ae1cf29d365ab58bbd0c64f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the 100GMAC PHY Low register.  <a href="#ga02249414ae1cf29d365ab58bbd0c64f6">More...</a><br /></td></tr>
<tr class="separator:ga02249414ae1cf29d365ab58bbd0c64f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ac20a3cca21f40a782c495f51386c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga30ac20a3cca21f40a782c495f51386c1">XGMAC_SetTXSlotID</a> (UINTPTR BaseAddress, u16 SlotID)</td></tr>
<tr class="memdesc:ga30ac20a3cca21f40a782c495f51386c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the cpu transmit slot id.  <a href="#ga30ac20a3cca21f40a782c495f51386c1">More...</a><br /></td></tr>
<tr class="separator:ga30ac20a3cca21f40a782c495f51386c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae36089da1593613c1747e427b99e106"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaae36089da1593613c1747e427b99e106">XGMAC_GetTXSlotID</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaae36089da1593613c1747e427b99e106"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu transmit slot id.  <a href="#gaae36089da1593613c1747e427b99e106">More...</a><br /></td></tr>
<tr class="separator:gaae36089da1593613c1747e427b99e106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146804854310bbf405594da53c13ea36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga146804854310bbf405594da53c13ea36">XGMAC_SetRXSlotID</a> (UINTPTR BaseAddress, u16 SlotID)</td></tr>
<tr class="memdesc:ga146804854310bbf405594da53c13ea36"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the cpu receive slot id.  <a href="#ga146804854310bbf405594da53c13ea36">More...</a><br /></td></tr>
<tr class="separator:ga146804854310bbf405594da53c13ea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca880050424b82d67b6fd00a6be9026"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gafca880050424b82d67b6fd00a6be9026">XGMAC_GetRXSlotID</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gafca880050424b82d67b6fd00a6be9026"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu receive slot id.  <a href="#gafca880050424b82d67b6fd00a6be9026">More...</a><br /></td></tr>
<tr class="separator:gafca880050424b82d67b6fd00a6be9026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae238f11403379559766d2660d550d3af"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gae238f11403379559766d2660d550d3af">XGMAC_GetTXSlotStatus</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gae238f11403379559766d2660d550d3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu transmit slot status.  <a href="#gae238f11403379559766d2660d550d3af">More...</a><br /></td></tr>
<tr class="separator:gae238f11403379559766d2660d550d3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8900640665670d1aae8dd3115ddfc6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gacc8900640665670d1aae8dd3115ddfc6">XGMAC_GetRXSlotStatus</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gacc8900640665670d1aae8dd3115ddfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu receive slot status.  <a href="#gacc8900640665670d1aae8dd3115ddfc6">More...</a><br /></td></tr>
<tr class="separator:gacc8900640665670d1aae8dd3115ddfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafada2a5f52088bc2f112d53306651595"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gafada2a5f52088bc2f112d53306651595">XGMAC_GetRXNumberOfSlotsFilled</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gafada2a5f52088bc2f112d53306651595"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu receive slot status.  <a href="#gafada2a5f52088bc2f112d53306651595">More...</a><br /></td></tr>
<tr class="separator:gafada2a5f52088bc2f112d53306651595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86ebbcdcb1273a9b6a23d8615b1e393"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaa86ebbcdcb1273a9b6a23d8615b1e393">XGMAC_GetTXNumberOfSlotsFilled</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaa86ebbcdcb1273a9b6a23d8615b1e393"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu transmit slot status.  <a href="#gaa86ebbcdcb1273a9b6a23d8615b1e393">More...</a><br /></td></tr>
<tr class="separator:gaa86ebbcdcb1273a9b6a23d8615b1e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a18b4d60ea9d105a24c523c6d6f3e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga91a18b4d60ea9d105a24c523c6d6f3e7">XGMAC_RXSlotClear</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:ga91a18b4d60ea9d105a24c523c6d6f3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clear the cpu receive slot.  <a href="#ga91a18b4d60ea9d105a24c523c6d6f3e7">More...</a><br /></td></tr>
<tr class="separator:ga91a18b4d60ea9d105a24c523c6d6f3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39604aef143f8d64f2ca2bb873cb7cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#gaf39604aef143f8d64f2ca2bb873cb7cc">XGMAC_TXSlotSet</a> (UINTPTR BaseAddress)</td></tr>
<tr class="memdesc:gaf39604aef143f8d64f2ca2bb873cb7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set the cpu transmit slot.  <a href="#gaf39604aef143f8d64f2ca2bb873cb7cc">More...</a><br /></td></tr>
<tr class="separator:gaf39604aef143f8d64f2ca2bb873cb7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845b4be47d5a8c7cf92663c46ab85f57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga845b4be47d5a8c7cf92663c46ab85f57">XGMAC_WriteARPCacheEntry</a> (UINTPTR BaseAddress, u16 ARPEntryOffset, u64 MACAddress)</td></tr>
<tr class="memdesc:ga845b4be47d5a8c7cf92663c46ab85f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu receive slot status.  <a href="#ga845b4be47d5a8c7cf92663c46ab85f57">More...</a><br /></td></tr>
<tr class="separator:ga845b4be47d5a8c7cf92663c46ab85f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b77e2f08d8b6d4013452d05570fdd1"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga83b77e2f08d8b6d4013452d05570fdd1">XGMAC_ReadARPCacheEntry</a> (UINTPTR BaseAddress, u16 ARPEntryOffset)</td></tr>
<tr class="memdesc:ga83b77e2f08d8b6d4013452d05570fdd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the cpu receive slot status.  <a href="#ga83b77e2f08d8b6d4013452d05570fdd1">More...</a><br /></td></tr>
<tr class="separator:ga83b77e2f08d8b6d4013452d05570fdd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8a2e6b9d01de891264d8dea24c31c7"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga5b8a2e6b9d01de891264d8dea24c31c7">XGMAC_GetEthernetPacket</a> (UINTPTR BufferBaseAddress, UINTPTR RegisterBaseAddress, u8 *PacketBuffer)</td></tr>
<tr class="memdesc:ga5b8a2e6b9d01de891264d8dea24c31c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets a raw Ethernet frame from the current packet receive slot.  <a href="#ga5b8a2e6b9d01de891264d8dea24c31c7">More...</a><br /></td></tr>
<tr class="separator:ga5b8a2e6b9d01de891264d8dea24c31c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a12d58e46f43494dee30b8bacf4666b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ethernetxgmac__v1__0.html#ga4a12d58e46f43494dee30b8bacf4666b">XGMAC_SendEthernetPacket</a> (UINTPTR BufferBaseAddress, UINTPTR RegisterBaseAddress, const u8 *PacketBuffer, const u32 PacketNumberOfBytes)</td></tr>
<tr class="memdesc:ga4a12d58e46f43494dee30b8bacf4666b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets a raw Ethernet frame from the current packet receive slot.  <a href="#ga4a12d58e46f43494dee30b8bacf4666b">More...</a><br /></td></tr>
<tr class="separator:ga4a12d58e46f43494dee30b8bacf4666b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions/macros that can be used to access the device. </p>
<p>High-level driver functions are defined in ethmacdriver.h.</p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver     Who         Date     Changes
<hr/>

1.00a BH Hlophe  26/10/2019 First release
</pre> <h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga232c793aa70fa6a9f72cbf2256603bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGMAC_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a value from a XGMAC register. </p>
<p>A 32 bit read is performed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the register base address of the 100GMAC device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset from the base to read from.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__ethernetxgmac__v1__0.html#ga232c793aa70fa6a9f72cbf2256603bab" title="Read a value from a XGMAC register. ">XGMAC_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p>Definition at line <a class="el" href="ethmacdriver__l_8h_source.html#l00192">192</a> of file <a class="el" href="ethmacdriver__l_8h_source.html">ethmacdriver_l.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba488f3c863f09191970f753a0a04f55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGMAC_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a value to a XGMAC register. </p>
<p>A 32 bit write is performed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the register base address of the 100GMAC device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset from the base to write to. </td></tr>
    <tr><td class="paramname">Data</td><td>is the data written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XGMAC_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

<p>Definition at line <a class="el" href="ethmacdriver__l_8h_source.html#l00175">175</a> of file <a class="el" href="ethmacdriver__l_8h_source.html">ethmacdriver_l.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga3519649159a05ff455470d5044b59bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_DisableXGMAC </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables the 100GMAC by setting the gmac_enable bit to zero. </p>
<p>The function will read the entire 32 bit register first and only change the gmac_enable bit on the register. On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1e20d443f320474c44cffa4779dbc299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_DisableXGMACPromiscuousMode </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the 100GMAC to receive only packets addressed at the MAC level by filtering and only consuming packets addressed to the 100GMAC MAC address. </p>
<p>The function will read the entire 32 bit register first and only change the gmac_enable bit on the register. On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gad39d54cba6d1386afeb7886a5da82c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_EnableXGMAC </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the 100GMAC by setting the gmac_enable bit to one. </p>
<p>The function will read the entire 32 bit register first and only change the gmac_enable bit on the register. On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gab67a3499be474ba1f63bbe5f85c1f858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_EnableXGMACPromiscuousMode </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the 100GMAC to receive all packets at the MAC level without filtering by MAC address by setting the gmac_promis bit to one. </p>
<p>The function will read the entire 32 bit register first and only change the gmac_enable bit on the register. On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4b0c0ac825f31fb39d9c7e65b8610eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetARPSize </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC ARP cache size registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>ARPSize.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gad18a71b2451aa23f72c9fdd481b13a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetCoreType </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the core version and type by reading the core status register. </p>
<p>The function will read the entire 32 bit register with the variable register bit fields.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CoreTypeRegister.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The register map is as follows: Register[07:00]:type[7:0]:8-bit Ethernet Type = 0x05 Register[15:08]:rev[7:0] :8-bit Core Version = 0x10 Register[23:16]:CPU_RX_ENABLED[16]='1'Enabled,'0'Disabled Register[31:24]:CPU_TX_ENABLED[24]='1'Enabled,'0'Disabled </dd></dl>

</div>
</div>
<a class="anchor" id="ga5b8a2e6b9d01de891264d8dea24c31c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetEthernetPacket </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BufferBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>RegisterBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>PacketBuffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets a raw Ethernet frame from the current packet receive slot. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BufferBaseAddress</td><td>is the buffer base address of the device </td></tr>
    <tr><td class="paramname">RegisterBaseAddress</td><td>is the register base address of the device </td></tr>
    <tr><td class="paramname">PacketBuffer</td><td>is the pointer to the receive data array to hold the Ethernet frame. It must be minimum MTU (1522|2048) bytes deep. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>ReceiveStatus Number of raw bytes received</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The data frame received will contain all Ethernet data except the Ethernet FCS which the CMAC will strip. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf9623d3a55bdd7275bfd36c88bb97c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetGatewayIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC Gateway IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Gateway IP Address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gad4bfe16973eb146f47a7a56b214accae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetLocalIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>IP Address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga0b51edb80cf9249b6945ec282e932bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 XGMAC_GetMACAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC MAC address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MACAddress.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga18edfdc7bdd87f54c2df3fff88152f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetMulticastIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC Multicast IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Multicast IP Address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga302e2fea29bf50977136f61b342c08ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetMulticastIPMask </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC Multicast IP Netmask address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Multicast IP Netmask.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga81019e412c9215c0db902e92fcff2291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetPHYStatusH </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function read the 100GMAC PHY configuration registers (63-32). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PHYConfigRegisterH.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Do not change this register as it is highly dependent on the PHY implementation in VHDL according the the MGT and board settings. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3d4d3fa4bef4487db36760f2b97f4afb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetPHYStatusL </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function read the 100GMAC PHY configuration registers (31-0). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PHYConfigRegisterL.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Do not change this register as it is highly dependent on the PHY implementation in VHDL according the the MGT and board settings. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4a6e069ea0f15101bf01fd90ff9d5ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXAFullCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive almost full count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXAFullCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1b0ab3c34d21ddc8ed06b08b7410241c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXBadPacketCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive bad packet count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXBadPacketCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gae72a56fb06e13466c27b37fba9a05c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetRXBufferMaximumSize </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the receive buffer maximum size. </p>
<p>The CPU interface has a receive buffer of 2048 bytes. The real amount of buffer that can be used is only according to Ethernet MTU which is 1522 bytes. The function will read the entire 32 bit register and extract the correct bit fields.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>ReceiveBufferMaximumSize.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The register map is as follows: Register[31:00]:TX_BUF_MAX[31:16]:RX_BUF_MAX[15:00] </dd></dl>

</div>
</div>
<a class="anchor" id="gafada2a5f52088bc2f112d53306651595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXNumberOfSlotsFilled </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu receive slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXNumberOfSlotsFilled.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa96116fdbe9dc86f732948e62a4652f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXOverflowCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive overflow count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXOverflowCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga35c686b4824fe83ff83f4d61ddb77631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXPacketCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive packet count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXPacketCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1f49fdf41a6ff29b5b8c0719b4b5b44b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXPacketRate </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive packet rate statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXPacketRate.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gafca880050424b82d67b6fd00a6be9026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetRXSlotID </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu receive slot id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXSlotID.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gacc8900640665670d1aae8dd3115ddfc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXSlotStatus </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu receive slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXSlotStatusBit.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4ba9f785db23eea2b6ac62bc374bec01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXValidCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive valid count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXValidCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaea2413616daf060e55ce344c53637224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetRXValidRate </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC receive valid rate statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXValidRate.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ef78ea54a69dd9af6f4c2e1808e4117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetRXWordSize </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC RX word size registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXWordSize.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5eebd45812fd62c93f8f74955980fa97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXAFullCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit almost full count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXAFullCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga23e613797c64d4dd23320ae68818188c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetTXBufferMaximumSize </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the transmit buffer maximum size. </p>
<p>The CPU interface has a transmit buffer of 2048 bytes. The real amount of buffer that can be used is only according to Ethernet MTU which is 1522 bytes. The function will read the entire 32 bit register and extract the correct bit fields.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TransmitBufferMaximumSize.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The register map is as follows: Register[31:00]:TX_BUF_MAX[31:16]:RX_BUF_MAX[15:00] </dd></dl>

</div>
</div>
<a class="anchor" id="gaa86ebbcdcb1273a9b6a23d8615b1e393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXNumberOfSlotsFilled </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu transmit slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXNumberOfSlotsFilled.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gab18f1e409af0c4e2665d34964dad8def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXOverflowCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit overflow count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXOverflowCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6c009aa0edc02c30aaf2de9ce54bba77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXPacketCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit packet count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXPacketCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gafcce0f2a98588a6a1dd312a7697663ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXPacketRate </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit packet rate statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RXPacketRate.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaae36089da1593613c1747e427b99e106"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetTXSlotID </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu transmit slot id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXSlotID.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gae238f11403379559766d2660d550d3af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXSlotStatus </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu transmit slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXSlotStatusBit.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa5eef46b37e9e03a17cb497931020ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXValidCount </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit valid count statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXValidCount.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4de74118ce2b7d0699650c789482fece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_GetTXValidRate </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC transmit valid rate statistic counter register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXValidRate.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ca35bb2a22f6f65f2dd51b66496d65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetTXWordSize </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC TX word size registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TXWordSize.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3659120a4c78d01a2545741dc558c411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetUDPPort </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC Server UDP Port register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>UDPPort.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga43752636b1979d56c3196bf693818ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XGMAC_GetUDPPortMask </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the 100GMAC Server UDP Port MAsk register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>UDPPortMask.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga83b77e2f08d8b6d4013452d05570fdd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 XGMAC_ReadARPCacheEntry </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>ARPEntryOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu receive slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device ARPEntryOffset is the offset of the ARP entry taken from the IP Address e.g. 192.168.0.14 (For 0x00E is the ARP Entry Offset) for multicast addresses the top bit is set e.g. 224.168.0.14 = 0x10E </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MACAddress contained on the ARP Entry Offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gacf8df6b4db210417dc2855a36411a8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_ResetStatisticsCounters </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function resets the 100GMAC statistics counter registers to zero. </p>
<p>The function will read the entire 32 bit register first and only change the gmac_counters_reset bit on the register. On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga91a18b4d60ea9d105a24c523c6d6f3e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_RXSlotClear </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function clear the cpu receive slot. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device SlotID is the slot id to set On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4a12d58e46f43494dee30b8bacf4666b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XGMAC_SendEthernetPacket </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BufferBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>RegisterBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const u8 *&#160;</td>
          <td class="paramname"><em>PacketBuffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const u32&#160;</td>
          <td class="paramname"><em>PacketNumberOfBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets a raw Ethernet frame from the current packet receive slot. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BufferBaseAddress</td><td>is the buffer base address of the device </td></tr>
    <tr><td class="paramname">RegisterBaseAddress</td><td>is the register base address of the device </td></tr>
    <tr><td class="paramname">PacketBuffer</td><td>is the pointer to the transmit data array holding the Ethernet frame. </td></tr>
    <tr><td class="paramname">PacketNumberOfBytes</td><td>the length of the Ethernet frame in bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SendStatus Number of raw bytes sent</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The frame data sent must contain all data on an raw Ethernet frame but must omit the Ethernet FCS and the CMAC will insert the FCS. </dd></dl>

</div>
</div>
<a class="anchor" id="gae804815bb81351c203f105e657043c9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetGatewayIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IPAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC Gateway IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf9066da8596490045700a8116a2a20c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetLocalIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IPAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC MAC IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6f18a096d7380d0e9804a95ea8ca731e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetMACAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>MACAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC MAC address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga8d4a2c1d828ca53bf34c55bd3867165e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetMulticastIPAddress </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IPAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC Multicast IP address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga59ba0e22fb447b62c08f6b0bae6ca16c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetMulticastIPMask </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IPAddressMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC Multicast IP Netmask address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga146804854310bbf405594da53c13ea36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetRXSlotID </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>SlotID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the cpu receive slot id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device SlotID is the slot id to set On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga30ac20a3cca21f40a782c495f51386c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetTXSlotID </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>SlotID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the cpu transmit slot id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device SlotID is the slot id to set On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gad12527c029a4013899d020c908855bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetUDPPort </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>UDPPort</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC UDP Port address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device UDPPort is the base port to be written to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga394d9b1d0a322e7b8b71c2f2db157058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_SetUDPPortMask </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>UDPPort</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC UDP Port mask address register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device UDPPort is the base port to be written to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf39604aef143f8d64f2ca2bb873cb7cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_TXSlotSet </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the cpu transmit slot. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device SlotID is the slot id to set On RTOS based systems there must be a barrier between the register read and the register write to make this an atomic read modify operation to prevent sequential data coupling. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga845b4be47d5a8c7cf92663c46ab85f57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_WriteARPCacheEntry </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>ARPEntryOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u64&#160;</td>
          <td class="paramname"><em>MACAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the cpu receive slot status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device ARPEntryOffset is the offset of the ARP entry taken from the IP Address e.g. 192.168.0.14 (For 0x00E is the ARP Entry Offset) for multicast addresses the top bit is set e.g. 224.168.0.14 = 0x10E MACAddress is the MAC address to be inserted into the table </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gae3524ccdbfe44726cea362cfb923a97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_WritePHYControlH </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>PHYHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC PHY High register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device PHYHigh is the PHY High register values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga02249414ae1cf29d365ab58bbd0c64f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGMAC_WritePHYControlL </td>
          <td>(</td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>PHYLow</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set the 100GMAC PHY Low register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device PHYHigh is the PHY Low register values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
