INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/Progetto_2/Progetto_2.srcs/sources_1/new/Support.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/Progetto_2/Progetto_2.srcs/sources_1/new/Doppio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Doppio
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Desktop/universit/elettronica digitale/vivado/Progetto_2/Progetto_2.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
