# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v" \
"../../../../8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../8_2_1.srcs/sources_1/new/bcdto7seg.v" \
"../../../../8_2_1.srcs/sources_1/imports/lab8/lab8_demo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
