{:input (genetic.crossover/dumb-crossover 1108049042 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_10_12_14, wire1_18, wire2_22, wire3_21, \\wire29_:missing_41 , \\wire30_:missing_40_41 , wire31_45, wire32_41);\n  wire \\:missing_edge ;\n  input wire0_10_12_14;\n  wire wire0_10_12_14;\n  wire \\wire10_:missing ;\n  wire wire11_13;\n  wire wire11_17;\n  wire wire11_19_23_26;\n  wire wire11_42;\n  wire wire11_43;\n  wire \\wire11_44_:missing ;\n  wire wire11_9_12;\n  wire wire11_9_14;\n  wire \\wire11_:missing_24 ;\n  wire \\wire11_:missing_40 ;\n  wire \\wire13_:missing ;\n  wire \\wire15_16_:missing_33 ;\n  wire wire15_21;\n  wire \\wire17_:missing_20 ;\n  input wire1_18;\n  wire wire1_18;\n  wire wire23;\n  wire wire25_41;\n  input \\wire29_:missing_41 ;\n  wire \\wire29_:missing_41 ;\n  output wire2_22;\n  wire wire2_22;\n  input \\wire30_:missing_40_41 ;\n  wire \\wire30_:missing_40_41 ;\n  output wire31_45;\n  wire wire31_45;\n  output wire32_41;\n  wire wire32_41;\n  wire \\wire34_:missing ;\n  wire wire35_40;\n  wire wire36_41_49;\n  wire \\wire36_:missing ;\n  wire wire37_47;\n  wire \\wire37_:missing ;\n  wire wire38_41;\n  wire \\wire39_42_:missing ;\n  wire \\wire39_:missing ;\n  output wire3_21;\n  wire wire3_21;\n  wire wire44;\n  wire wire45_41;\n  wire wire46;\n  wire wire47_49;\n  wire \\wire5_:missing ;\n  wire wire6_25;\n  wire wire7_17;\n  wire wire7_22;\n  wire wire8_27;\n  wire wire8_41_28;\n  wire wire9_10;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_42_14 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_42_14  = 4'h8 >> { wire0_10_12_14, wire11_9_14 };\n  assign wire15_21 = 4'h4 >> { \\wire:missing_edge , \\wire15_16_:missing_33  };\n  assign \\wire:missing_16  = 4'h8 >> { \\wire:missing_edge , \\wire15_16_:missing_33  };\n  assign wire7_17 = 4'h6 >> { wire11_17, \\wire17_:missing_20  };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_25;\n  assign \\wire34_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire35_40;\n  assign \\wire36_:missing  = 2'h1 >> wire36_41_49;\n  assign \\wire37_:missing  = 2'h1 >> wire37_47;\n  assign \\wire:missing_edge  = 2'h1 >> wire38_41;\n  assign wire7_22 = 2'h1 >> wire7_17;\n  assign \\wire39_:missing  = 2'h1 >> \\wire39_42_:missing ;\n  assign wire35_40 = 4'h8 >> { \\wire30_:missing_40_41 , \\wire11_:missing_40  };\n  assign wire8_41_28 = 4'h8 >> { \\wire30_:missing_40_41 , \\wire29_:missing_41  };\n  assign \\wire39_42_:missing  = 4'h8 >> { \\wire:missing_42_14 , wire11_42 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign wire8_27 = 2'h1 >> wire8_41_28;\n  assign wire9_10 = 4'h4 >> { wire11_9_14, wire11_9_12 };\n  assign \\wire10_:missing  = 4'h6 >> { wire0_10_12_14, wire9_10 };\n  assign \\wire:missing_11  = 4'h8 >> { wire11_9_14, wire11_9_12 };\n  assign \\wire:missing_12  = 4'h8 >> { wire0_10_12_14, wire11_9_12 };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , wire11_13 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire15_16_:missing_33  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire47_49 = wire36_41_49;\n  assign wire37_47 = wire47_49;\n  assign wire46 = \\wire:missing_edge ;\n  assign wire31_45 = wire45_41;\n  assign wire44 = \\wire11_44_:missing ;\n  assign \\wire:missing_43  = wire11_43;\n  assign \\wire:missing_28  = wire8_41_28;\n  assign \\wire:missing_edge  = wire8_27;\n  assign \\wire:missing_edge  = wire11_19_23_26;\n  assign wire6_25 = wire25_41;\n  assign \\wire:missing_edge  = \\wire11_:missing_24 ;\n  assign wire23 = wire11_19_23_26;\n  assign wire2_22 = wire7_22;\n  assign wire3_21 = wire15_21;\n  assign \\wire17_:missing_20  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire11_19_23_26;\n  assign \\wire:missing_edge  = wire1_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:3.1-108.10\" *)\nmodule postsynth(wire0_10_12_14, wire1_18, wire2_22, wire3_21, \\wire29_:missing_41 , \\wire30_:missing_40_41 , wire31_45, wire32_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:5.9-5.23\" *)\n  input wire0_10_12_14;\n  wire wire0_10_12_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:9.8-9.17\" *)\n  wire wire11_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:10.8-10.23\" *)\n  wire wire11_19_23_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:16.8-16.27\" *)\n  wire \\wire11_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:19.8-19.30\" *)\n  wire \\wire15_16_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:20.8-20.17\" *)\n  wire wire15_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:21.8-21.27\" *)\n  wire \\wire17_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:22.9-22.17\" *)\n  input wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:24.8-24.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:26.9-26.28\" *)\n  input \\wire29_:missing_41 ;\n  wire \\wire29_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:28.10-28.18\" *)\n  output wire2_22;\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:30.9-30.31\" *)\n  input \\wire30_:missing_40_41 ;\n  wire \\wire30_:missing_40_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:32.10-32.19\" *)\n  output wire31_45;\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:34.10-34.19\" *)\n  output wire32_41;\n  wire wire32_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:36.8-36.24\" *)\n  wire \\wire34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:45.10-45.18\" *)\n  output wire3_21;\n  wire wire3_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:48.8-48.17\" *)\n  wire wire45_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:49.8-49.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:51.8-51.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:53.8-53.16\" *)\n  wire wire7_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:54.8-54.16\" *)\n  wire wire7_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:55.8-55.16\" *)\n  wire wire8_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:60.8-60.24\" *)\n  wire \\wire:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:64.8-64.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_17 = 1'hx;\n  assign wire11_19_23_26 = 1'h0;\n  assign \\wire11_:missing_24  = 1'h0;\n  assign \\wire15_16_:missing_33  = 1'h1;\n  assign wire15_21 = 1'h0;\n  assign \\wire17_:missing_20  = 1'h0;\n  assign wire1_18 = 1'h0;\n  assign wire23 = 1'h0;\n  assign wire2_22 = 1'hx;\n  assign wire31_45 = 1'hx;\n  assign wire32_41 = 1'hx;\n  assign \\wire34_:missing  = 1'h1;\n  assign wire3_21 = 1'h0;\n  assign wire45_41 = 1'hx;\n  assign wire46 = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire7_17 = 1'hx;\n  assign wire7_22 = 1'hx;\n  assign wire8_27 = 1'h0;\n  assign \\wire:missing_16  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:21:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9/src/top.v'.\nSBY  3:21:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] Copy '/tmp/fuzzmount2DDF5D8C/17FD5EAB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9/src/17FD5EAB.v'.\nSBY  3:21:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] Copy '/tmp/fuzzmount2DDF5D8C/17FD5EAB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9/src/17FD5EAB.post.v'.\nSBY  3:21:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: abc pdr\nSBY  3:21:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:21:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:82$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:82$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:21:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:75$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:75$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:21:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:72$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:72$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:21:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:70$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17FD5EAB.v:70$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:21:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Wire presynth.\\wire32_41 is used but has no driver.\nSBY  3:21:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Wire presynth.\\wire31_45 is used but has no driver.\nSBY  3:21:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: Warning: Wire presynth.\\wire11_17 is used but has no driver.\nSBY  3:21:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] base: finished (returncode=0)\nSBY  3:21:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:21:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] aig: Warning: Wire presynth.\\wire32_41 is used but has no driver.\nSBY  3:21:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] aig: Warning: Wire presynth.\\wire31_45 is used but has no driver.\nSBY  3:21:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] aig: Warning: Wire presynth.\\wire11_17 is used but has no driver.\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] aig: finished (returncode=0)\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: Warning: The network has no constraints.\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: finished (returncode=0)\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] engine_0: Status returned by engine: FAIL\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9'.\nSBY  3:22:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc71le6c9] DONE (FAIL, rc=2)\n", :err ""}}}