module freq_div10(
    input mclk,
    input rst,
    output clk_div
    );
    
    reg [3:0] cnt;
    reg clk_div;
    
    always@(posedge mclk, posedge rst) begin
    if(rst) begin
    cnt<=0;
    clk_div<=0;
    end
    else begin
    if(cnt==4) begin
    cnt<=0;
    clk_div<=~clk_div;
    end
    else begin
    cnt<=cnt+1;
    end
    end
    end
    
endmodule
