{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579866854770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579866854776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 03:54:14 2020 " "Processing started: Fri Jan 24 03:54:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579866854776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579866854776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579866854776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1579866854879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1579866856033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579866856084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1579866856084 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1579866857614 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1579866857614 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1579866857669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz " "create_clock -period 40.000 -name Clock_1Hz Clock_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1579866857675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1579866857675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888639 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1579866888668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.834 " "Worst-case setup slack is 5.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.834               0.000 CLOCK_50  " "    5.834               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.393               0.000 altera_reserved_tck  " "   10.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.173               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   13.173               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.443               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   13.443               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.266               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   14.266               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.704               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   14.704               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.054               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   17.054               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.303               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.303               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.185               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   35.185               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.769               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.769               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.048               0.000 Clock_1Hz  " "   37.048               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579866888933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 CLOCK_50  " "    0.218               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.230               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 altera_reserved_tck  " "    0.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.407               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.550               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.661               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.662               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 Clock_1Hz  " "    0.690               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.738               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.315               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.315               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579866888977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.380 " "Worst-case recovery slack is 4.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.380               0.000 speed_up_event_trigger  " "    4.380               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.493               0.000 speed_down_event_trigger  " "    4.493               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.686               0.000 CLOCK_50  " "    6.686               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.097               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.097               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.445               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.445               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.770               0.000 doublesync:key2_doublsync\|reg2  " "   14.770               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.148               0.000 altera_reserved_tck  " "   15.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579866888996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.551 " "Worst-case removal slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 altera_reserved_tck  " "    0.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 CLOCK_50  " "    0.559               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.714               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.714               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.422               0.000 doublesync:key2_doublsync\|reg2  " "    3.422               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.953               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.953               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.557               0.000 speed_up_event_trigger  " "   13.557               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.634               0.000 speed_down_event_trigger  " "   13.634               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579866889014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.488 " "Worst-case minimum pulse width slack is 8.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.488               0.000 CLOCK_50  " "    8.488               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.080               0.000 altera_reserved_tck  " "   15.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.718               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.718               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.103               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.103               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.252               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.252               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.263               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.263               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.266               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.266               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.306               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.306               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.394               0.000 speed_down_event_trigger  " "   19.394               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.396               0.000 doublesync:key2_doublsync\|reg2  " "   19.396               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 Clock_1Hz  " "   19.400               0.000 Clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.407               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.423               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.423               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.429               0.000 speed_up_event_trigger  " "   19.429               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1579866889024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 283 synchronizer chains. " "Report Metastability: Found 283 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 283 " "Number of Synchronizer Chains Found: 283" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.294 ns " "Worst Case Available Settling Time: 25.294 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889177 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.834 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.834" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.834  " "Path #1: Setup slack is 5.834 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM93 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM93" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.751      3.751  R        clock network delay " "     3.751      3.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.751      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM93 " "     3.751      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[2\]_OTERM93" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.751      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW_REG92\|q " "     3.751      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[2\]_NEW_REG92\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.373      0.622 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|datad " "     4.373      0.622 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|datad" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      0.552 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout " "     4.925      0.552 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin " "     4.925      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout " "     4.925      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin " "     4.925      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout " "     4.970      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin " "     4.970      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout " "     4.970      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin " "     4.970      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cout " "     5.015      0.045 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cin " "     5.015      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cout " "     5.015      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cin " "     5.015      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.043 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cout " "     5.058      0.043 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|cin " "     5.058      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.211      0.153 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|sumout " "     5.211      0.153 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.272 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|datac " "     5.483      0.272 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.897      0.414 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|combout " "     5.897      0.414 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      1.112 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[9\] " "     7.009      1.112 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[9\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.303      0.294 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9 " "     7.303      0.294 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.407      3.407  F        clock network delay " "    13.407      3.407  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.447      0.040           clock pessimism removed " "    13.447      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.137     -0.310           clock uncertainty " "    13.137     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.137      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9 " "    13.137      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg9" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.303 " "Data Arrival Time  :     7.303" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.137 " "Data Required Time :    13.137" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.834  " "Slack              :     5.834 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.393 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.393  " "Path #1: Setup slack is 10.393 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      2.311  R        clock network delay " "     2.311      2.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "     2.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\|q " "     2.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\|q" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.429      1.118 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa " "     3.429      1.118 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|dataa" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.904      0.475 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     3.904      0.475 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      0.705 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     4.609      0.705 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.793      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     4.793      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.454      0.661 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab " "     5.454      0.661 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.925      0.471 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     5.925      0.471 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.427      0.502 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~3\|datac " "     6.427      0.502 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~3\|datac" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.861      0.434 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~3\|combout " "     6.861      0.434 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~3\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.305      0.444 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa " "     7.305      0.444 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.767      0.462 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     7.767      0.462 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.767      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.767      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.986      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.986      0.219 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.646      1.980  F        clock network delay " "    18.646      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.689      0.043           clock pessimism removed " "    18.689      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379     -0.310           clock uncertainty " "    18.379     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.986 " "Data Arrival Time  :     7.986" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.379 " "Data Required Time :    18.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.393  " "Slack              :    10.393 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889239 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.173 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889248 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.173  " "Path #1: Setup slack is 13.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Divided_Clk32:Generate_Audio_Clk\|outclk " "From Node    : Generate_Divided_Clk32:Generate_Audio_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\] " "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      3.792  R        clock network delay " "    23.792      3.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      0.000     uTco  Generate_Divided_Clk32:Generate_Audio_Clk\|outclk " "    23.792      0.000     uTco  Generate_Divided_Clk32:Generate_Audio_Clk\|outclk" {  } { { "Generate_Divided_Clk32.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Generate_Divided_Clk32.v" 5 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      0.000 FF  CELL  Generate_Audio_Clk\|outclk\|q " "    23.792      0.000 FF  CELL  Generate_Audio_Clk\|outclk\|q" {  } { { "Generate_Divided_Clk32.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Generate_Divided_Clk32.v" 5 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.798      2.006 FF    IC  audio_data\[0\]~0\|dataf " "    25.798      2.006 FF    IC  audio_data\[0\]~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 283 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.872      0.074 FF  CELL  audio_data\[0\]~0\|combout " "    25.872      0.074 FF  CELL  audio_data\[0\]~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 283 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.709      1.837 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[60\]\|asdata " "    27.709      1.837 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[60\]\|asdata" {  } { { "sld_signaltap.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.216      0.507 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\] " "    28.216      0.507 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.739      1.739  R        clock network delay " "    41.739      1.739  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.389     -0.350           clock uncertainty " "    41.389     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.389      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\] " "    41.389      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.216 " "Data Arrival Time  :    28.216" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.389 " "Data Required Time :    41.389" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.173  " "Slack              :    13.173 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.443 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.443" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889252 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.443  " "Path #1: Setup slack is 13.443 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.891      3.891 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae " "    23.891      3.891 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.075      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    24.075      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.434      3.359 FF    IC  audio_control\|u4\|LRCK_1X\|asdata " "    27.434      3.359 FF    IC  audio_control\|u4\|LRCK_1X\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.944      0.510 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    27.944      0.510 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.767      1.767  R        clock network delay " "    41.767      1.767  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.387     -0.380           clock uncertainty " "    41.387     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.387      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.387      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.944 " "Data Arrival Time  :    27.944" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.387 " "Data Required Time :    41.387" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.443  " "Slack              :    13.443 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.266 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.266  " "Path #1: Setup slack is 14.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.746      3.746  R        clock network delay " "     3.746      3.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.746      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "     3.746      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.746      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q " "     3.746      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.732      1.986 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|asdata " "     5.732      1.986 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247      0.515 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "     6.247      0.515 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.863      0.863  F        clock network delay " "    20.863      0.863  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.513     -0.350           clock uncertainty " "    20.513     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.513      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "    20.513      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.247 " "Data Arrival Time  :     6.247" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.513 " "Data Required Time :    20.513" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.266  " "Slack              :    14.266 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.704 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.704" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.704  " "Path #1: Setup slack is 14.704 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      3.775  R        clock network delay " "    23.775      3.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      0.000     uTco  scope_sampling_clock_count\[0\] " "    23.775      0.000     uTco  scope_sampling_clock_count\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 514 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.775      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "    23.775      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 514 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.149      1.374 FF    IC  regd_actual_7seg_output\[0\]\|asdata " "    25.149      1.374 FF    IC  regd_actual_7seg_output\[0\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 553 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.659      0.510 FF  CELL  regd_actual_7seg_output\[0\] " "    25.659      0.510 FF  CELL  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 553 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.713      0.713  R        clock network delay " "    40.713      0.713  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.363     -0.350           clock uncertainty " "    40.363     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.363      0.000     uTsu  regd_actual_7seg_output\[0\] " "    40.363      0.000     uTsu  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 553 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.659 " "Data Arrival Time  :    25.659" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.363 " "Data Required Time :    40.363" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.704  " "Slack              :    14.704 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.054 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.054" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889265 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889265 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.054  " "Path #1: Setup slack is 17.054 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.437      0.437 FF    IC  speed_up_event_trigger~0\|dataa " "    20.437      0.437 FF    IC  speed_up_event_trigger~0\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.916      0.479 FF  CELL  speed_up_event_trigger~0\|combout " "    20.916      0.479 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.967      2.051 FF    IC  speed_up_event_trigger\|asdata " "    22.967      2.051 FF    IC  speed_up_event_trigger\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.482      0.515 FF  CELL  speed_up_event_trigger " "    23.482      0.515 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.916      0.916  R        clock network delay " "    40.916      0.916  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.536     -0.380           clock uncertainty " "    40.536     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.536      0.000     uTsu  speed_up_event_trigger " "    40.536      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 464 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.482 " "Data Arrival Time  :    23.482" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.536 " "Data Required Time :    40.536" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.054  " "Slack              :    17.054 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.303 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889269 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889269 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.303  " "Path #1: Setup slack is 17.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.654      0.654 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datab " "     0.654      0.654 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datab" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.148      0.494 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.148      0.494 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.478      1.330 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "     2.478      1.330 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.470 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.948      0.470 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.631      0.631  F        clock network delay " "    20.631      0.631  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.251     -0.380           clock uncertainty " "    20.251     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.251      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.251      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.948 " "Data Arrival Time  :     2.948" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.251 " "Data Required Time :    20.251" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.303  " "Slack              :    17.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.185 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.185" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889274 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889274 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.185  " "Path #1: Setup slack is 35.185 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229  R        clock network delay " "     1.229      1.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "     1.229      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[3\]\|q " "     1.229      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[3\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.016      0.787 FF    IC  audio_control\|u3\|WideOr2~0\|datac " "     2.016      0.787 FF    IC  audio_control\|u3\|WideOr2~0\|datac" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      0.440 FF  CELL  audio_control\|u3\|WideOr2~0\|combout " "     2.456      0.440 FF  CELL  audio_control\|u3\|WideOr2~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.509 FF    IC  audio_control\|u3\|LUT_INDEX~0\|datad " "     2.965      0.509 FF    IC  audio_control\|u3\|LUT_INDEX~0\|datad" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      0.439 FF  CELL  audio_control\|u3\|LUT_INDEX~0\|combout " "     3.404      0.439 FF  CELL  audio_control\|u3\|LUT_INDEX~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.869      1.465 FF    IC  audio_control\|u3\|LUT_INDEX\[5\]\|asdata " "     4.869      1.465 FF    IC  audio_control\|u3\|LUT_INDEX\[5\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.382      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "     5.382      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.927      0.927  R        clock network delay " "    40.927      0.927  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.947      0.020           clock pessimism removed " "    40.947      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.567     -0.380           clock uncertainty " "    40.567     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.567      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "    40.567      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.382 " "Data Arrival Time  :     5.382" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.567 " "Data Required Time :    40.567" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.185  " "Slack              :    35.185 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.769 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.769  " "Path #1: Setup slack is 36.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.859      0.859  F        clock network delay " "    20.859      0.859  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.859      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.859      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.859      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[2\]\|q " "    20.859      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[2\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.275      0.416 FF    IC  audio_control\|u5\|Add0~0\|datac " "    21.275      0.416 FF    IC  audio_control\|u5\|Add0~0\|datac" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.709      0.434 FF  CELL  audio_control\|u5\|Add0~0\|combout " "    21.709      0.434 FF  CELL  audio_control\|u5\|Add0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.871      1.162 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata " "    22.871      1.162 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.382      0.511 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    23.382      0.511 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.510      0.510  F        clock network delay " "    60.510      0.510  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.531      0.021           clock pessimism removed " "    60.531      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.151     -0.380           clock uncertainty " "    60.151     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.151      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    60.151      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.382 " "Data Arrival Time  :    23.382" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.151 " "Data Required Time :    60.151" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.769  " "Slack              :    36.769 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.048 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.048" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_1Hz\}\] " "-to_clock \[get_clocks \{Clock_1Hz\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 37.048  " "Path #1: Setup slack is 37.048 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Light_Control:Led_Control\|led\[7\] " "From Node    : Light_Control:Led_Control\|led\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Light_Control:Led_Control\|led\[0\]~DUPLICATE " "To Node      : Light_Control:Led_Control\|led\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_1Hz " "Latch Clock  : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.907      0.907  R        clock network delay " "     0.907      0.907  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.907      0.000     uTco  Light_Control:Led_Control\|led\[7\] " "     0.907      0.000     uTco  Light_Control:Led_Control\|led\[7\]" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.907      0.000 RR  CELL  Led_Control\|led\[7\]\|q " "     0.907      0.000 RR  CELL  Led_Control\|led\[7\]\|q" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      0.663 RR    IC  Led_Control\|led~0\|dataa " "     1.570      0.663 RR    IC  Led_Control\|led~0\|dataa" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.073      0.503 RF  CELL  Led_Control\|led~0\|combout " "     2.073      0.503 RF  CELL  Led_Control\|led~0\|combout" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.717 FF    IC  Led_Control\|led\[0\]~DUPLICATE\|asdata " "     2.790      0.717 FF    IC  Led_Control\|led\[0\]~DUPLICATE\|asdata" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.513 FF  CELL  Light_Control:Led_Control\|led\[0\]~DUPLICATE " "     3.303      0.513 FF  CELL  Light_Control:Led_Control\|led\[0\]~DUPLICATE" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.699      0.699  R        clock network delay " "    40.699      0.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.731      0.032           clock pessimism removed " "    40.731      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.351     -0.380           clock uncertainty " "    40.351     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.351      0.000     uTsu  Light_Control:Led_Control\|led\[0\]~DUPLICATE " "    40.351      0.000     uTsu  Light_Control:Led_Control\|led\[0\]~DUPLICATE" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.303 " "Data Arrival Time  :     3.303" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.351 " "Data Required Time :    40.351" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    37.048  " "Slack              :    37.048 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.218 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.218  " "Path #1: Hold slack is 0.218 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger " "Launch Clock : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.902  R        clock network delay " "     0.902      0.902  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.902      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q " "     0.902      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.248      3.346 RR    IC  make_speedup_pulse\|sync1~feeder\|dataf " "     4.248      3.346 RR    IC  make_speedup_pulse\|sync1~feeder\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      0.049 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout " "     4.297      0.049 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      0.000 RR    IC  make_speedup_pulse\|sync1\|d " "     4.297      0.000 RR    IC  make_speedup_pulse\|sync1\|d" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.352      0.055 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.352      0.055 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      3.784  R        clock network delay " "     3.784      3.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.350           clock uncertainty " "     4.134      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.134      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.352 " "Data Arrival Time  :     4.352" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.134 " "Data Required Time :     4.134" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.218  " "Slack              :     0.218 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.230 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.230" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.230  " "Path #1: Hold slack is 0.230 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      1.056  R        clock network delay " "     1.056      1.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\] " "     1.056      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.056      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\|q " "     1.056      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.706 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]~feeder\|dataa " "     1.762      0.706 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]~feeder\|dataa" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.384 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]~feeder\|combout " "     2.146      0.384 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]~feeder\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\|d " "     2.146      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.201      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\] " "     2.201      0.055 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.975      1.975  R        clock network delay " "     1.975      1.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971     -0.004           clock pessimism removed " "     1.971     -0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.000           clock uncertainty " "     1.971      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\] " "     1.971      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.201 " "Data Arrival Time  :     2.201" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.971 " "Data Required Time :     1.971" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.230  " "Slack              :     0.230 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889321 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889321 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.274  " "Path #1: Hold slack is 0.274 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      1.237  R        clock network delay " "     1.237      1.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\] " "     1.237      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[9\]\|q " "     1.237      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[9\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.437      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[9\]~DUPLICATE\|asdata " "     1.437      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[9\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.683      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE " "     1.683      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      1.519  R        clock network delay " "     1.519      1.519  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409     -0.110           clock pessimism removed " "     1.409     -0.110           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.000           clock uncertainty " "     1.409      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE " "     1.409      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[9\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.683 " "Data Arrival Time  :     1.683" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.409 " "Data Required Time :     1.409" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.274  " "Slack              :     0.274 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889324 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.301 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.301" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889334 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889334 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.301  " "Path #1: Hold slack is 0.301 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      2.254  R        clock network delay " "     2.254      2.254  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\] " "     2.254      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]\|q " "     2.254      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.481      0.227 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]\|asdata " "     2.481      0.227 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]\|asdata" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.243 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\] " "     2.724      0.243 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.569      2.569  R        clock network delay " "     2.569      2.569  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423     -0.146           clock pessimism removed " "     2.423     -0.146           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.000           clock uncertainty " "     2.423      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\] " "     2.423      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[2\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.724 " "Data Arrival Time  :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.423 " "Data Required Time :     2.423" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.301  " "Slack              :     0.301 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889337 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.407 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.407" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889338 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.407  " "Path #1: Hold slack is 0.407 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.510      0.510  F        clock network delay " "    20.510      0.510  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.510      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.510      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.510      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.510      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.761      0.251 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf " "    20.761      0.251 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.816      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    20.816      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.011      0.195 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata " "    21.011      0.195 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.249      0.238 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    21.249      0.238 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.863      0.863  F        clock network delay " "    20.863      0.863  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842     -0.021           clock pessimism removed " "    20.842     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842      0.000           clock uncertainty " "    20.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    20.842      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.249 " "Data Arrival Time  :    21.249" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.842 " "Data Required Time :    20.842" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.407  " "Slack              :     0.407 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.550 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.550" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889343 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.550  " "Path #1: Hold slack is 0.550 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Clock_1Hz " "From Node    : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Clock_1Hz " "To Node      : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  Clock_1Hz\|q " "     0.000      0.000 RR  CELL  Clock_1Hz\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.098      1.098 RR    IC  Clock_1Hz~0\|dataf " "     1.098      1.098 RR    IC  Clock_1Hz~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.153      0.055 RF  CELL  Clock_1Hz~0\|combout " "     1.153      0.055 RF  CELL  Clock_1Hz~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      1.025 FF    IC  Clock_1Hz~feeder\|datab " "     2.178      1.025 FF    IC  Clock_1Hz~feeder\|datab" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.380 FF  CELL  Clock_1Hz~feeder\|combout " "     2.558      0.380 FF  CELL  Clock_1Hz~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.000 FF    IC  Clock_1Hz\|d " "     2.558      0.000 FF    IC  Clock_1Hz\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.616      0.058 FF  CELL  Clock_1Hz " "     2.616      0.058 FF  CELL  Clock_1Hz" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      1.686  R        clock network delay " "     1.686      1.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.380           clock uncertainty " "     2.066      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.000      uTh  Clock_1Hz " "     2.066      0.000      uTh  Clock_1Hz" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 195 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.616 " "Data Arrival Time  :     2.616" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.066 " "Data Required Time :     2.066" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.550  " "Slack              :     0.550 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.661 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.661  " "Path #1: Hold slack is 0.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[8\] " "From Node    : updown_counter\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[8\] " "To Node      : updown_counter\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.897  R        clock network delay " "     0.897      0.897  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.000     uTco  updown_counter\[8\] " "     0.897      0.000     uTco  updown_counter\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.897      0.000 FF  CELL  updown_counter\[8\]\|q " "     0.897      0.000 FF  CELL  updown_counter\[8\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.117      0.220 FF    IC  Add0~49\|datac " "     1.117      0.220 FF    IC  Add0~49\|datac" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 458 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.317      0.200 FR  CELL  Add0~49\|sumout " "     1.317      0.200 FR  CELL  Add0~49\|sumout" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 458 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.488      0.171 RR    IC  updown_counter\[8\]\|asdata " "     1.488      0.171 RR    IC  updown_counter\[8\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.241 RR  CELL  updown_counter\[8\] " "     1.729      0.241 RR  CELL  updown_counter\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.129      1.129  R        clock network delay " "     1.129      1.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068     -0.061           clock pessimism removed " "     1.068     -0.061           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068      0.000           clock uncertainty " "     1.068      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.068      0.000      uTh  updown_counter\[8\] " "     1.068      0.000      uTh  updown_counter\[8\]" {  } { { "Basic_Organ_Solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Basic_Organ_Solution.v" 441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.729 " "Data Arrival Time  :     1.729" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.068 " "Data Required Time :     1.068" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.661  " "Slack              :     0.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.662 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.662  " "Path #1: Hold slack is 0.662 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.690  R        clock network delay " "     0.690      0.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE " "     0.690      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.690      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[4\]~DUPLICATE\|q " "     0.690      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[4\]~DUPLICATE\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.209 FF    IC  audio_control\|u4\|Add1~25\|datac " "     0.899      0.209 FF    IC  audio_control\|u4\|Add1~25\|datac" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099      0.200 FR  CELL  audio_control\|u4\|Add1~25\|sumout " "     1.099      0.200 FR  CELL  audio_control\|u4\|Add1~25\|sumout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.281      0.182 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[4\]~DUPLICATE\|asdata " "     1.281      0.182 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[4\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.522      0.241 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE " "     1.522      0.241 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.891      0.891  R        clock network delay " "     0.891      0.891  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860     -0.031           clock pessimism removed " "     0.860     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.000           clock uncertainty " "     0.860      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE " "     0.860      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.522 " "Data Arrival Time  :     1.522" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.860 " "Data Required Time :     0.860" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.662  " "Slack              :     0.662 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.690 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.690" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock_1Hz\}\] " "-to_clock \[get_clocks \{Clock_1Hz\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889358 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.690  " "Path #1: Hold slack is 0.690 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Light_Control:Led_Control\|direction " "From Node    : Light_Control:Led_Control\|direction" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Light_Control:Led_Control\|led\[5\] " "To Node      : Light_Control:Led_Control\|led\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock_1Hz " "Launch Clock : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock_1Hz " "Latch Clock  : Clock_1Hz" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.703  R        clock network delay " "     0.703      0.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.000     uTco  Light_Control:Led_Control\|direction " "     0.703      0.000     uTco  Light_Control:Led_Control\|direction" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.000 RR  CELL  Led_Control\|direction\|q " "     0.703      0.000 RR  CELL  Led_Control\|direction\|q" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.284      0.581 RR    IC  Led_Control\|led~5\|datac " "     1.284      0.581 RR    IC  Led_Control\|led~5\|datac" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.501      0.217 RR  CELL  Led_Control\|led~5\|combout " "     1.501      0.217 RR  CELL  Led_Control\|led~5\|combout" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.501      0.000 RR    IC  Led_Control\|led\[5\]\|d " "     1.501      0.000 RR    IC  Led_Control\|led\[5\]\|d" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.065 RR  CELL  Light_Control:Led_Control\|led\[5\] " "     1.566      0.065 RR  CELL  Light_Control:Led_Control\|led\[5\]" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.908      0.908  R        clock network delay " "     0.908      0.908  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.876     -0.032           clock pessimism removed " "     0.876     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.876      0.000           clock uncertainty " "     0.876      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.876      0.000      uTh  Light_Control:Led_Control\|led\[5\] " "     0.876      0.000      uTh  Light_Control:Led_Control\|led\[5\]" {  } { { "Light_Control.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/Light_Control.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.566 " "Data Arrival Time  :     1.566" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.876 " "Data Required Time :     0.876" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.690  " "Slack              :     0.690 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.738 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.738" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.738  " "Path #1: Hold slack is 0.738 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.583      0.583 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datab " "    20.583      0.583 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|datab" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.962      0.379 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    20.962      0.379 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.877      0.915 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "    21.877      0.915 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.117      0.240 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.117      0.240 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.999      0.999  F        clock network delay " "    20.999      0.999  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.379      0.380           clock uncertainty " "    21.379      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.379      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.379      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.117 " "Data Arrival Time  :    22.117" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.379 " "Data Required Time :    21.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.738  " "Slack              :     0.738 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.315 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.315" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.315  " "Path #1: Hold slack is 2.315 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.302      3.302  R        clock network delay " "    23.302      3.302  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.302      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\] " "    23.302      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.302      0.000 RR  CELL  interface_actual_audio_data_right\|raw_outdata\[4\]\|q " "    23.302      0.000 RR  CELL  interface_actual_audio_data_right\|raw_outdata\[4\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.836      0.534 RR    IC  interface_actual_audio_data_right\|outdata\[4\]~feeder\|dataf " "    23.836      0.534 RR    IC  interface_actual_audio_data_right\|outdata\[4\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.885      0.049 RR  CELL  interface_actual_audio_data_right\|outdata\[4\]~feeder\|combout " "    23.885      0.049 RR  CELL  interface_actual_audio_data_right\|outdata\[4\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.885      0.000 RR    IC  interface_actual_audio_data_right\|outdata\[4\]\|d " "    23.885      0.000 RR    IC  interface_actual_audio_data_right\|outdata\[4\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.942      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "    23.942      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.277      1.277  F        clock network delay " "    21.277      1.277  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.627      0.350           clock uncertainty " "    21.627      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.627      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\] " "    21.627      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.942 " "Data Arrival Time  :    23.942" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.627 " "Data Required Time :    21.627" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.315  " "Slack              :     2.315 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.380 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.380  " "Path #1: Recovery slack is 4.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      4.013  F        clock network delay " "    34.013      4.013  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.013      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.013      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.272      1.259 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datae " "    35.272      1.259 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|datae" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.525      0.253 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    35.525      0.253 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.696      0.171 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    35.696      0.171 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.172      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    36.172      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.902      0.902  R        clock network delay " "    40.902      0.902  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.552     -0.350           clock uncertainty " "    40.552     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.552      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.552      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.172 " "Data Arrival Time  :    36.172" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.552 " "Data Required Time :    40.552" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.380  " "Slack              :     4.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.493 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.493" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889377 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.493  " "Path #1: Recovery slack is 4.493 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      4.013  F        clock network delay " "    34.013      4.013  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.013      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.013      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.013      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.142      1.129 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    35.142      1.129 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.216      0.074 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    35.216      0.074 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.409      0.193 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    35.409      0.193 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.885      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.885      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.728      0.728  R        clock network delay " "    40.728      0.728  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.378     -0.350           clock uncertainty " "    40.378     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.378      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.378      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.885 " "Data Arrival Time  :    35.885" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.378 " "Data Required Time :    40.378" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.493  " "Slack              :     4.493 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889380 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.686 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.686" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889384 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889384 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.686  " "Path #1: Recovery slack is 6.686 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "To Node      : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.016      4.016  F        clock network delay " "    14.016      4.016  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.016      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "    14.016      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.016      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|reset_negedge_sync\|q " "    14.016      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|reset_negedge_sync\|q" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.809      1.793 FF    IC  Gen_2Hz_clk\|Div_Clk\|tc_reg\|clrn " "    15.809      1.793 FF    IC  Gen_2Hz_clk\|Div_Clk\|tc_reg\|clrn" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.277      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    16.277      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.273      3.273  R        clock network delay " "    23.273      3.273  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.963     -0.310           clock uncertainty " "    22.963     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.963      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    22.963      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.277 " "Data Arrival Time  :    16.277" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.963 " "Data Required Time :    22.963" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.686  " "Slack              :     6.686 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.097 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.097" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.097  " "Path #1: Recovery slack is 14.097 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.794      3.794  R        clock network delay " "     3.794      3.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.794      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.794      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.794      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.794      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.584      1.790 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     5.584      1.790 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.061      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     6.061      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.508      0.508  F        clock network delay " "    20.508      0.508  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.158     -0.350           clock uncertainty " "    20.158     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.158      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.158      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.061 " "Data Arrival Time  :     6.061" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.158 " "Data Required Time :    20.158" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.097  " "Slack              :    14.097 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.445 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889393 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.445  " "Path #1: Recovery slack is 14.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.794      3.794  R        clock network delay " "    23.794      3.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.794      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.794      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.794      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.794      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.406      1.612 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[4\]\|clrn " "    25.406      1.612 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[4\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.889      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\] " "    25.889      0.483 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.684      0.684  R        clock network delay " "    40.684      0.684  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.334     -0.350           clock uncertainty " "    40.334     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.334      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\] " "    40.334      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[4\]" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.889 " "Data Arrival Time  :    25.889" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.334 " "Data Required Time :    40.334" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.445  " "Slack              :    14.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.770 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.770" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889397 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889397 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.770  " "Path #1: Recovery slack is 14.770 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      3.791  R        clock network delay " "    23.791      3.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.791      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.791      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.193      1.402 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.193      1.402 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.658      0.465 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    25.658      0.465 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.778      0.778  R        clock network delay " "    40.778      0.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.428     -0.350           clock uncertainty " "    40.428     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.428      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.428      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.658 " "Data Arrival Time  :    25.658" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.428 " "Data Required Time :    40.428" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.770  " "Slack              :    14.770 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.148 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.148" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.148  " "Path #1: Recovery slack is 15.148 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      2.175  R        clock network delay " "     2.175      2.175  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.175      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     2.175      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      0.563 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn " "     2.738      0.563 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.493 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.231      0.493 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.646      1.980  F        clock network delay " "    18.646      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.689      0.043           clock pessimism removed " "    18.689      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379     -0.310           clock uncertainty " "    18.379     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.379      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.231 " "Data Arrival Time  :     3.231" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.379 " "Data Required Time :    18.379" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.148  " "Slack              :    15.148 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.551 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.551" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.551  " "Path #1: Removal slack is 0.551 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      2.008  R        clock network delay " "     2.008      2.008  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.008      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.008      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } { { "sld_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      0.788 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\]\|clrn " "     2.796      0.788 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\]\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      0.463 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\] " "     3.259      0.463 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\]" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.756      2.756  R        clock network delay " "     2.756      2.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708     -0.048           clock pessimism removed " "     2.708     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708      0.000           clock uncertainty " "     2.708      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\] " "     2.708      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|jtag_ir_reg\[9\]" {  } { { "sld_jtag_hub.vhd" "" { Text "m:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.259 " "Data Arrival Time  :     3.259" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.708 " "Data Required Time :     2.708" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.551  " "Slack              :     0.551 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889424 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.559 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.559" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889429 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.559  " "Path #1: Removal slack is 0.559 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3 " "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      3.339  R        clock network delay " "     3.339      3.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3 " "     3.339      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync3\|q " "     3.339      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync3\|q" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.559      0.220 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync1\|clrn " "     3.559      0.220 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync1\|clrn" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.971      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      3.805  R        clock network delay " "     3.805      3.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412     -0.393           clock pessimism removed " "     3.412     -0.393           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000           clock uncertainty " "     3.412      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.412      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.971 " "Data Arrival Time  :     3.971" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.412 " "Data Required Time :     3.412" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.559  " "Slack              :     0.559 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.714 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.714" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889434 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889434 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.714  " "Path #1: Removal slack is 2.714 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      3.341  R        clock network delay " "     3.341      3.341  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.341      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.341      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.703      1.362 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn " "     4.703      1.362 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     5.166      0.463 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      2.102  R        clock network delay " "     2.102      2.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.350           clock uncertainty " "     2.452      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.452      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.166 " "Data Arrival Time  :     5.166" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.452 " "Data Required Time :     2.452" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.714  " "Slack              :     2.714 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.422 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.422" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.422  " "Path #1: Removal slack is 3.422 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      3.326  R        clock network delay " "     3.326      3.326  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.326      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.326      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.335      1.009 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.335      1.009 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.763      0.428 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     4.763      0.428 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.991  R        clock network delay " "     0.991      0.991  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.350           clock uncertainty " "     1.341      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.341      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.763 " "Data Arrival Time  :     4.763" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.341 " "Data Required Time :     1.341" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.422  " "Slack              :     3.422 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889440 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.953 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.953" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.953  " "Path #1: Removal slack is 3.953 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.341      3.341  R        clock network delay " "    23.341      3.341  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.341      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.341      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.341      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.341      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.703      1.362 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clrn " "    24.703      1.362 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|clrn" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.166      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    25.166      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.863      0.863  F        clock network delay " "    20.863      0.863  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.213      0.350           clock uncertainty " "    21.213      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.213      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    21.213      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.166 " "Data Arrival Time  :    25.166" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.213 " "Data Required Time :    21.213" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.953  " "Slack              :     3.953 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889445 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.557 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.557" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.557  " "Path #1: Removal slack is 13.557 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      3.399  F        clock network delay " "    13.399      3.399  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.399      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.399      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.265      0.866 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datae " "    14.265      0.866 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|datae" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.385      0.120 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    14.385      0.120 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.618      0.233 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    14.618      0.233 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.044      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    15.044      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R        clock network delay " "     1.137      1.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487      0.350           clock uncertainty " "     1.487      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.487      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.044 " "Data Arrival Time  :    15.044" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.487 " "Data Required Time :     1.487" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.557  " "Slack              :    13.557 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.634 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.634" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.634  " "Path #1: Removal slack is 13.634 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      3.399  F        clock network delay " "    13.399      3.399  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.399      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.399      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.188      0.789 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    14.188      0.789 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.240      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.240      0.052 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.252 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    14.492      0.252 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.918      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.918      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.934      0.934  R        clock network delay " "     0.934      0.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.284      0.350           clock uncertainty " "     1.284      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.284      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.284      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.918 " "Data Arrival Time  :    14.918" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.284 " "Data Required Time :     1.284" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.634  " "Slack              :    13.634 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889453 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.488 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.488" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889461 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889461 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.488  " "Path #1: slack is 8.488 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.051      5.060 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.051      5.060 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.691      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.691      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.669      4.008 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.669      4.008 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.055      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    25.055      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.736      0.681           clock pessimism removed " "    25.736      0.681           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.045 " "Actual Width     :     9.045" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.488 " "Slack            :     8.488" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889464 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.080 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.080" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889467 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889467 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889467 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889467 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.080  " "Path #1: slack is 15.080 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.833      1.773 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk1 " "    19.833      1.773 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.013      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0 " "    20.013      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.656      1.298 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk1 " "    35.656      1.298 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a200\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.796      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0 " "    35.796      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a200~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.045      0.249           clock pessimism removed " "    36.045      0.249           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.032 " "Actual Width     :    16.032" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.080 " "Slack            :    15.080" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889470 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.718 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.718" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889474 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889474 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889474 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889474 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.718  " "Path #1: slack is 18.718 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.443      1.443 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk0 " "    21.443      1.443 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.003      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19 " "    22.003      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.019      1.019 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk0 " "    41.019      1.019 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a120\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.454      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19 " "    41.454      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a120~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.673      0.219           clock pessimism removed " "    41.673      0.219           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.670 " "Actual Width     :    19.670" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.718 " "Slack            :    18.718" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.103 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.103" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889476 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.103  " "Path #1: slack is 19.103 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.818      1.818 FF    IC  audio_control\|u4\|LRCK_1X\|clk " "    21.818      1.818 FF    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.442      0.624 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    22.442      0.624 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.385      1.385 RR    IC  audio_control\|u4\|LRCK_1X\|clk " "    41.385      1.385 RR    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.767      0.382 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.767      0.382 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.102      0.335           clock pessimism removed " "    42.102      0.335           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.660 " "Actual Width     :    19.660" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.103 " "Slack            :    19.103" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889479 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.252 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.252" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889480 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889480 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.252  " "Path #1: slack is 19.252 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.344      0.344 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "     0.344      0.344 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.052      0.708 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "     1.052      0.708 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.200      0.200 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    20.200      0.200 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.510      0.310 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.510      0.310 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.861      0.351           clock pessimism removed " "    20.861      0.351           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.809 " "Actual Width     :    19.809" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.252 " "Slack            :    19.252" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.263 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.263" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|va...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|va...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889483 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.263  " "Path #1: slack is 19.263 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Clock_1Hz " "Node             : Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.226      1.226 FF    IC  Clock_1Hz\|clk " "    21.226      1.226 FF    IC  Clock_1Hz\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.866      0.640 FF  CELL  Clock_1Hz " "    21.866      0.640 FF  CELL  Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q " "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.013      1.013 RR    IC  Clock_1Hz\|clk " "    41.013      1.013 RR    IC  Clock_1Hz\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.399      0.386 RR  CELL  Clock_1Hz " "    41.399      0.386 RR  CELL  Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.686      0.287           clock pessimism removed " "    41.686      0.287           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.820 " "Actual Width     :    19.820" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.263 " "Slack            :    19.263" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889486 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.266 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.266" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889487 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889487 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889487 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889487 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.266  " "Path #1: slack is 19.266 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.468      0.468 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "     0.468      0.468 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.176      0.708 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     1.176      0.708 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.321      0.321 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    20.321      0.321 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.631      0.310 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.631      0.310 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.999      0.368           clock pessimism removed " "    20.999      0.368           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.823 " "Actual Width     :    19.823" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.266 " "Slack            :    19.266" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889490 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.306 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.306" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889492 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889492 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889492 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889492 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.306  " "Path #1: slack is 19.306 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.983      0.983 FF    IC  audio_control\|u3\|u0\|SD_COUNTER\[2\]~DUPLICATE\|clk " "    20.983      0.983 FF    IC  audio_control\|u3\|u0\|SD_COUNTER\[2\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.605      0.622 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE " "    21.605      0.622 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.806      0.806 RR    IC  audio_control\|u3\|u0\|SD_COUNTER\[2\]~DUPLICATE\|clk " "    40.806      0.806 RR    IC  audio_control\|u3\|u0\|SD_COUNTER\[2\]~DUPLICATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.187      0.381 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE " "    41.187      0.381 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\]~DUPLICATE" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.468      0.281           clock pessimism removed " "    41.468      0.281           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.863 " "Actual Width     :    19.863" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.306 " "Slack            :    19.306" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889494 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.394 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.394" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889495 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889495 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889495 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889495 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.394  " "Path #1: slack is 19.394 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_down_event_trigger " "     0.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.375      0.375 RR    IC  make_speedown_pulse\|async_trap\|clk " "     0.375      0.375 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.934      0.559 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     0.934      0.559 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.222      0.222 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.222      0.222 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.683      0.461 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    20.683      0.461 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.885      0.202           clock pessimism removed " "    20.885      0.202           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.951 " "Actual Width     :    19.951" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.394 " "Slack            :    19.394" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889498 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.396 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.396" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889499 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889499 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889499 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889499 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.396  " "Path #1: slack is 19.396 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.432      0.432 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.432      0.432 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.991      0.559 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.991      0.559 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.276      0.276 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.276      0.276 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.734      0.458 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.734      0.458 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.944      0.210           clock pessimism removed " "    20.944      0.210           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.953 " "Actual Width     :    19.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.396 " "Slack            :    19.396" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889501 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.400 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.400" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock_1Hz\}\] " "Targets: \[get_clocks \{Clock_1Hz\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889502 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889502 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889502 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889502 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.400  " "Path #1: slack is 19.400 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Light_Control:Led_Control\|direction " "Node             : Light_Control:Led_Control\|direction" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock_1Hz " "Clock            : Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clock_1Hz " "     0.000      0.000           Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Clock_1Hz\|q " "     0.000      0.000 RR  CELL  Clock_1Hz\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.351      0.351 RR    IC  Led_Control\|direction\|clk " "     0.351      0.351 RR    IC  Led_Control\|direction\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.907      0.556 RR  CELL  Light_Control:Led_Control\|direction " "     0.907      0.556 RR  CELL  Light_Control:Led_Control\|direction" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Clock_1Hz " "    20.000      0.000           Clock_1Hz" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Clock_1Hz\|q " "    20.000      0.000 FF  CELL  Clock_1Hz\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.222      0.222 FF    IC  Led_Control\|direction\|clk " "    20.222      0.222 FF    IC  Led_Control\|direction\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.665      0.443 FF  CELL  Light_Control:Led_Control\|direction " "    20.665      0.443 FF  CELL  Light_Control:Led_Control\|direction" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.864      0.199           clock pessimism removed " "    20.864      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.957 " "Actual Width     :    19.957" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.400 " "Slack            :    19.400" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889505 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.407 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.407" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|v...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|v...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889506 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889506 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889506 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889506 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.407  " "Path #1: slack is 19.407 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : updown_counter\[13\] " "Node             : updown_counter\[13\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q " "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.563      0.563 RR    IC  updown_counter\[13\]\|clk " "     0.563      0.563 RR    IC  updown_counter\[13\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.129      0.566 RR  CELL  updown_counter\[13\] " "     1.129      0.566 RR  CELL  updown_counter\[13\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|Div_Clk\|tc_reg\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.396      0.396 FF    IC  updown_counter\[13\]\|clk " "    20.396      0.396 FF    IC  updown_counter\[13\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.861      0.465 FF  CELL  updown_counter\[13\] " "    20.861      0.465 FF  CELL  updown_counter\[13\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.093      0.232           clock pessimism removed " "    21.093      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.964 " "Actual Width     :    19.964" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.407 " "Slack            :    19.407" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889508 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.423 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.423" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889509 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889509 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889509 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889509 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.423  " "Path #1: slack is 19.423 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.570      0.570 FF    IC  interface_actual_audio_data_left\|outdata\[0\]\|clk " "    20.570      0.570 FF    IC  interface_actual_audio_data_left\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.206      0.636 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\] " "    21.206      0.636 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "    40.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.549      0.549 RR    IC  interface_actual_audio_data_left\|outdata\[0\]\|clk " "    40.549      0.549 RR    IC  interface_actual_audio_data_left\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.946      0.397 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\] " "    40.946      0.397 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.186      0.240           clock pessimism removed " "    41.186      0.240           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.980 " "Actual Width     :    19.980" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.423 " "Slack            :    19.423" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889512 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.429 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.429" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889513 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889513 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.429  " "Path #1: slack is 19.429 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.534      0.534 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.534      0.534 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.151      0.617 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    21.151      0.617 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           speed_up_event_trigger " "    40.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q " "    40.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.522      0.522 RR    IC  make_speedup_pulse\|async_trap\|clk " "    40.522      0.522 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.902      0.380 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.902      0.380 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.137      0.235           clock pessimism removed " "    41.137      0.235           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.986 " "Actual Width     :    19.986" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.429 " "Slack            :    19.429" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1579866889516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579866890247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1579866890248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579866890708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 03:54:50 2020 " "Processing ended: Fri Jan 24 03:54:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579866890708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579866890708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579866890708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579866890708 ""}
