*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: F:\FPGA_prj\Fast_ref\FPGA-FAST
INFO: Auto-config - VLOG: F:\FPGA_prj\Fast_ref\FPGA-FAST
INFO: Auto-config - VHDL: F:\FPGA_prj\Fast_ref\FPGA-FAST
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build
    -f F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [251 ms] ***
*** Start VHDL build ***
Total number of lines [0]
Performing post full build step 1 (VHDL - RU) [4 ms] ...
*** Files summary [0 total, 0 unique] ***
*** Done VHDL build [185 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv ...
Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [43 ms, 484 lines, SystemVerilog_2012] ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [4 ms, 193 lines, SystemVerilog_2012] ...
Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [3 ms, 216 lines, SystemVerilog_2012] ...
Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [3 ms, 251 lines, SystemVerilog_2012] ...
Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [3 ms, 92 lines, SystemVerilog_2012] ...
Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [2 ms, 135 lines, SystemVerilog_2012] ...
Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.sv [5 ms, 55 lines, SystemVerilog_2012] ...
Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.sv [3 ms, 78 lines, SystemVerilog_2012] ...
Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.sv [1 ms, 23 lines, SystemVerilog_2012] ...
Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [15 ms, 306 lines, SystemVerilog_2012] ...
Loading (11) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [6 ms, 246 lines, SystemVerilog_2012] ...
Loading (12) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.sv [4 ms, 100 lines, SystemVerilog_2012] ...
Loading (13) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [12 ms, 378 lines, SystemVerilog_2012] ...
Loading (14) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [4 ms, 171 lines, SystemVerilog_2012] ...
Loading (15) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.sv [2 ms, 72 lines, SystemVerilog_2012] ...
Loading (16) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [1 ms, 69 lines, SystemVerilog_2012] ...
Loading (17) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv [7 ms, 503 lines, SystemVerilog_2012] ...
Loading (18) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.sv [11 ms, 381 lines, SystemVerilog_2012] ...
Loading (19) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv [1 ms, 17 lines, SystemVerilog_2012] ...
*** Done invocation #1 [129 ms] ***
*** Total number of lines [3 770] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [19 total, 19 unique, 0 optimized] ***
*** Done SystemVerilog build [136 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [4 ms] ...
Performing mixed post full build step (VHDL - RT) [51 ms] ...
Performing mixed post full build step (VHDL - RD) [2 ms] ...
Performing mixed post full build step (VHDL - FSC) [61 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.tb_fifo_swpb, work.tb_FAST_NMS, work.tb_resizeTop, work.tb
Performing mixed post full build step (MIXED - ELAB) [375 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to input 's_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tvalid, ...'
    at line 165 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [compile index 3]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to output 's_axis_tready, m_axis_tdata, m_axis_tkeep, m_axis_tlast, ...'
    at line 165 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [compile index 3]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to input 's_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tvalid, ...'
    at line 73 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to output 's_axis_tready, m_axis_tdata, m_axis_tkeep, m_axis_tlast, ...'
    at line 73 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: UNUSED_RETURN_VALUE: The return value of function '$fscanf' is not used
    at line 22 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to input 's_axis_tdata, s_axis_tkeep, s_axis_tlast, s_axis_tvalid, ...'
    at line 189 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_FAST_with_NMS' of module 'FAST_with_NMS' is missing port connection to output 's_axis_tready, m_axis_tdata, m_axis_tkeep, m_axis_tlast, ...'
    at line 189 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_fast_fifo' of module 'fast_fifo' is missing port connection to output 'o00, o01, o05, o06, ...'
    at line 57 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Error: SELECT_NOT_ALLOWED: Select expression for variable 'patch8x7_valid' not allowed
    at line 373 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Error: SELECT_NOT_ALLOWED: Select expression for variable 'xy_coord_vld' not allowed
    at line 373 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: UNDECLARED_MODULE: Module 'fifo_generator_0' is not declared
    at line 55 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 36 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 36 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 38 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 38 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 39 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 39 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 40 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 40 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 235 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 235 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 255 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 255 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_WIDTH' is not declared
    at line 270 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BMP_IMG_HEIGHT' is not declared
    at line 270 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'biBitCount' of signed type and item expression '32'd8' of unsigned type
    at line 138 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'biBitCount' of signed type and item expression '32'd24' of unsigned type
    at line 139 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'biBitCount' of '32-bit' type from '{bmp_img_header[15], bmp_img_h...' of '16-bit' type
    at line 213 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to '{bmp_img_header[15], bmp_img_h...' of '16-bit' type from 'BitCount' of '32-bit' type
    at line 387 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'k' of '3-bit' type and item expression '0' of '32-bit' type
    at line 42 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [compile index 16]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'k' of '3-bit' type and item expression '1' of '32-bit' type
    at line 46 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [compile index 16]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'k' of '3-bit' type and item expression '2' of '32-bit' type
    at line 50 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [compile index 16]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'k' of '3-bit' type and item expression '3' of '32-bit' type
    at line 54 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [compile index 16]
*** Warning: CASE_ITEM_WIDTH_MISMATCH: Comparison between case expression 'k' of '3-bit' type and item expression '4' of '32-bit' type
    at line 58 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\qmultipler.sv [compile index 16]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [52 ms] ...
Performing mixed post full build step (VLOG - ELPC) [1 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: PARAMETER_NEVER_USED: Parameter 'sim_root' is never used
    at line 10 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FIFO_NUM' is never used
    at line 18 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: PARAMETER_NEVER_USED: Parameter 'IMG_HEIGHT' is never used
    at line 19 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: PARAMETER_NEVER_USED: Parameter 'IMG_WIDTH' is never used
    at line 20 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 's_axis_tready' is never read (connected to sub-instance output port)
    at line 33 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'x_coord' is never read (connected to sub-instance output port)
    at line 34 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'y_coord' is never read (connected to sub-instance output port)
    at line 35 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o00' is never read (connected to sub-instance output port)
    at line 36 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o01' is never read (connected to sub-instance output port)
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o02' is never read (connected to sub-instance output port)
    at line 38 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o03' is never read (connected to sub-instance output port)
    at line 39 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o04' is never read (connected to sub-instance output port)
    at line 40 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o05' is never read (connected to sub-instance output port)
    at line 41 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o06' is never read (connected to sub-instance output port)
    at line 42 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o10' is never read (connected to sub-instance output port)
    at line 43 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o11' is never read (connected to sub-instance output port)
    at line 44 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o12' is never read (connected to sub-instance output port)
    at line 45 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o13' is never read (connected to sub-instance output port)
    at line 46 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o14' is never read (connected to sub-instance output port)
    at line 47 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o15' is never read (connected to sub-instance output port)
    at line 48 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o16' is never read (connected to sub-instance output port)
    at line 49 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o20' is never read (connected to sub-instance output port)
    at line 50 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o21' is never read (connected to sub-instance output port)
    at line 51 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o22' is never read (connected to sub-instance output port)
    at line 52 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o23' is never read (connected to sub-instance output port)
    at line 53 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o24' is never read (connected to sub-instance output port)
    at line 54 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o25' is never read (connected to sub-instance output port)
    at line 55 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o26' is never read (connected to sub-instance output port)
    at line 56 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o30' is never read (connected to sub-instance output port)
    at line 57 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o31' is never read (connected to sub-instance output port)
    at line 58 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o32' is never read (connected to sub-instance output port)
    at line 59 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o33' is never read (connected to sub-instance output port)
    at line 60 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o34' is never read (connected to sub-instance output port)
    at line 61 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o35' is never read (connected to sub-instance output port)
    at line 62 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o36' is never read (connected to sub-instance output port)
    at line 63 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o40' is never read (connected to sub-instance output port)
    at line 64 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o41' is never read (connected to sub-instance output port)
    at line 65 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o42' is never read (connected to sub-instance output port)
    at line 66 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o43' is never read (connected to sub-instance output port)
    at line 67 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o44' is never read (connected to sub-instance output port)
    at line 68 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o45' is never read (connected to sub-instance output port)
    at line 69 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o46' is never read (connected to sub-instance output port)
    at line 70 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o50' is never read (connected to sub-instance output port)
    at line 71 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o51' is never read (connected to sub-instance output port)
    at line 72 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o52' is never read (connected to sub-instance output port)
    at line 73 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o53' is never read (connected to sub-instance output port)
    at line 74 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o54' is never read (connected to sub-instance output port)
    at line 75 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o55' is never read (connected to sub-instance output port)
    at line 76 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o56' is never read (connected to sub-instance output port)
    at line 77 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o60' is never read (connected to sub-instance output port)
    at line 78 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o61' is never read (connected to sub-instance output port)
    at line 79 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o62' is never read (connected to sub-instance output port)
    at line 80 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o63' is never read (connected to sub-instance output port)
    at line 81 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o64' is never read (connected to sub-instance output port)
    at line 82 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o65' is never read (connected to sub-instance output port)
    at line 83 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o66' is never read (connected to sub-instance output port)
    at line 84 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o70' is never read (connected to sub-instance output port)
    at line 85 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o71' is never read (connected to sub-instance output port)
    at line 86 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o72' is never read (connected to sub-instance output port)
    at line 87 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o73' is never read (connected to sub-instance output port)
    at line 88 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o74' is never read (connected to sub-instance output port)
    at line 89 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o75' is never read (connected to sub-instance output port)
    at line 90 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'o76' is never read (connected to sub-instance output port)
    at line 91 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'xy_coord_vld' is never read (connected to sub-instance output port)
    at line 92 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'score_eol' is never read (connected to sub-instance output port)
    at line 93 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'patch8x7_valid' is never read (connected to sub-instance output port)
    at line 94 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_fifo_swpb.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'bmp_code' is never used
    at line 27 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'pBitMap' is never written
    at line 36 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'pBitMapRed' is never read
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'pBitMapGreen' is never read
    at line 38 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'pBitMapBlue' is never read
    at line 39 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'pBitMapGray' is never written
    at line 40 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tasks_bmp.sv [compile index 2]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'img_gray_ram' is never written
    at line 13 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_i' is never read
    at line 79 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_j' is never read
    at line 79 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_FAST_NMS.sv [compile index 3]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'img_gray_ram' is never written
    at line 17 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'resizeImg_sol' is never read (connected to sub-instance output port)
    at line 73 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'resizeImg_sof' is never read (connected to sub-instance output port)
    at line 73 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_i' is never read
    at line 89 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_j' is never read
    at line 89 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'fnsh_str' is never written
    at line 163 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_resizeTop.sv [compile index 4]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'img_gray_ram' is never written
    at line 10 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'x_coord' is never read (connected to sub-instance output port)
    at line 31 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'y_coord' is never read (connected to sub-instance output port)
    at line 31 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'iscorner' is never read (connected to sub-instance output port)
    at line 32 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 47 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'rst' is not an input port
    at line 48 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 65 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'rst' is not an input port
    at line 66 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tdata' is never used
    at line 17 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tkeep' is never used
    at line 18 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tlast' is never used
    at line 19 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tvalid' is never used
    at line 20 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tready' is never used
    at line 21 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'm_axis_tdata' is never used
    at line 24 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'm_axis_tkeep' is never used
    at line 25 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'm_axis_tlast' is never used
    at line 26 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'm_axis_tvalid' is never used
    at line 27 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'm_axis_tready' is never used
    at line 28 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.sv [compile index 7]
*** Warning: SIGNAL_NEVER_USED: Signal 'comp22' is never used
    at line 19 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.sv [compile index 7]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'x_coord' is not recommended
    at line 58 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'y_coord' is not recommended
    at line 58 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_0' is not reset
    at line 92 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_1' is not reset
    at line 93 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_2' is not reset
    at line 94 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_3' is not reset
    at line 95 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_4' is not reset
    at line 96 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_5' is not reset
    at line 97 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'score_sol' using `default_nettype set to wire
    at line 245 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'score_sol' is never read
    at line 245 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.sv [compile index 10]
*** Warning: PARAMETER_NEVER_USED: Parameter 'sourceImageWidth' is never used
    at line 6 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Warning: PARAMETER_NEVER_USED: Parameter 'validImageWidth' is never used
    at line 7 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Warning: SIGNAL_NEVER_USED: Signal 'int33' is never used
    at line 32 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'int66' is never read (connected to sub-instance output port)
    at line 45 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Warning: SIGNAL_NEVER_READ: Signal 'xy_coord' is never read (connected to sub-instance output port)
    at line 52 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.sv [compile index 11]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FAST_PTACH_SIZE' is never used
    at line 7 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tkeep' is never used
    at line 16 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 's_axis_tlast' is never used
    at line 17 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 'score_eol' is never used
    at line 35 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: PARAMETER_NEVER_USED: Parameter 'WAIT' is never used
    at line 77 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_swpb_fifo.sv [compile index 13]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FAST_SIZE' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [compile index 14]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FAST_DELAY' is never used
    at line 4 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [compile index 14]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_xy_coord_vld' is never read (connected to sub-instance output port)
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [compile index 14]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram0' is not reset
    at line 99 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [compile index 14]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram1' is not reset
    at line 106 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.sv [compile index 14]
*** Warning: PARAMETER_NEVER_USED: Parameter 'COL_NUM' is never used
    at line 2 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.sv [compile index 15]
*** Warning: PARAMETER_NEVER_USED: Parameter 'NMS_SIZE' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.sv [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_vld' is never read (connected to sub-instance output port)
    at line 24 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.sv [compile index 15]
*** Warning: PARAMETER_NEVER_USED: Parameter 'sourceImgHeight' is never used
    at line 25 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv [compile index 17]
*** Warning: PARAMETER_NEVER_USED: Parameter 'validImageWidth' is never used
    at line 28 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'currentData_d' is never read
    at line 104 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv [compile index 17]
*** Warning: PARAMETER_NEVER_USED: Parameter 'NEXT_FRAME' is never used
    at line 126 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\resize.sv [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'patch_7x7_vld' is never used
    at line 12 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.sv [compile index 18]
*** Done mixed mode extension build [755 ms] ***
*** Total build time [1s.330ms] ***
