{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 17:20:16 2016 " "Info: Processing started: Tue Jul 26 17:20:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off mesure_f -c mesure_f " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off mesure_f -c mesure_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mesure_f.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mesure_f.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 32 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 32 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[16\] " "Critical Warning: Node  \"fxCntTemp\[16\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 130 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[15\] " "Critical Warning: Node  \"fxCntTemp\[15\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 129 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[14\] " "Critical Warning: Node  \"fxCntTemp\[14\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 128 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[13\] " "Critical Warning: Node  \"fxCntTemp\[13\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 127 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[12\] " "Critical Warning: Node  \"fxCntTemp\[12\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 126 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[11\] " "Critical Warning: Node  \"fxCntTemp\[11\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 125 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[10\] " "Critical Warning: Node  \"fxCntTemp\[10\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 124 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[9\] " "Critical Warning: Node  \"fxCntTemp\[9\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 123 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[8\] " "Critical Warning: Node  \"fxCntTemp\[8\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 122 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[7\] " "Critical Warning: Node  \"fxCntTemp\[7\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 121 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[6\] " "Critical Warning: Node  \"fxCntTemp\[6\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 120 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[5\] " "Critical Warning: Node  \"fxCntTemp\[5\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 119 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[4\] " "Critical Warning: Node  \"fxCntTemp\[4\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 118 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[3\] " "Critical Warning: Node  \"fxCntTemp\[3\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 117 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[2\] " "Critical Warning: Node  \"fxCntTemp\[2\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 116 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[1\] " "Critical Warning: Node  \"fxCntTemp\[1\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 115 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[0\] " "Critical Warning: Node  \"fxCntTemp\[0\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[24\] " "Critical Warning: Node  \"fxCntTemp\[24\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 138 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[23\] " "Critical Warning: Node  \"fxCntTemp\[23\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 137 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[22\] " "Critical Warning: Node  \"fxCntTemp\[22\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 136 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[21\] " "Critical Warning: Node  \"fxCntTemp\[21\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 135 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[20\] " "Critical Warning: Node  \"fxCntTemp\[20\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 134 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[19\] " "Critical Warning: Node  \"fxCntTemp\[19\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 133 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[18\] " "Critical Warning: Node  \"fxCntTemp\[18\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 132 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[17\] " "Critical Warning: Node  \"fxCntTemp\[17\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 131 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[25\] " "Critical Warning: Node  \"fxCntTemp\[25\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 139 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[26\] " "Critical Warning: Node  \"fxCntTemp\[26\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 140 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[27\] " "Critical Warning: Node  \"fxCntTemp\[27\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[28\] " "Critical Warning: Node  \"fxCntTemp\[28\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fxCntTemp\[29\] " "Critical Warning: Node  \"fxCntTemp\[29\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 143 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " startCnt " "Warning: Node  \"startCnt\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 209 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " clk_25mhz~reg0 " "Warning: Node  \"clk_25mhz~reg0\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 208 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 4 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 4 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Info: Node  \"PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_test_altpll.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/db/pll_test_altpll.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " startCnt " "Info: Node  \"startCnt\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 209 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_25mhz~reg0clkctrl " "Info: Node  \"clk_25mhz~reg0clkctrl\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " startCnt~clkctrl " "Info: Node  \"startCnt~clkctrl\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 495 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " startCnt " "Info: Node  \"startCnt\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 209 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " startCnt~clkctrl " "Info: Node  \"startCnt~clkctrl\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 495 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Info: Node  \"PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_test_altpll.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/db/pll_test_altpll.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_25mhz~reg0clkctrl " "Info: Node  \"clk_25mhz~reg0clkctrl\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal0~9 " "Info: Node  \"Equal0~9\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 260 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_25mhz~reg0 " "Info: Node  \"clk_25mhz~reg0\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 208 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_cnthz~reg0 " "Info: Node  \"clk_cnthz~reg0\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 210 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[8\] " "Info: Node  \"fbaseCntTemp\[8\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[6\] " "Info: Node  \"counter3\[6\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[16\] " "Info: Node  \"counter3\[16\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 192 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[9\] " "Info: Node  \"fbaseCntTemp\[9\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fxCntTemp\[10\] " "Info: Node  \"fxCntTemp\[10\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 124 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[17\] " "Info: Node  \"counter3\[17\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[7\] " "Info: Node  \"counter3\[7\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[18\] " "Info: Node  \"counter3\[18\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[19\] " "Info: Node  \"fbaseCntTemp\[19\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[20\] " "Info: Node  \"fbaseCntTemp\[20\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[19\] " "Info: Node  \"counter3\[19\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 195 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[10\] " "Info: Node  \"counter3\[10\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[21\] " "Info: Node  \"counter3\[21\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[15\] " "Info: Node  \"fbaseCntTemp\[15\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 160 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[22\] " "Info: Node  \"counter3\[22\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fxCntTemp\[6\] " "Info: Node  \"fxCntTemp\[6\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 120 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[23\] " "Info: Node  \"counter3\[23\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 199 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fxCntTemp\[27\] " "Info: Node  \"fxCntTemp\[27\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[7\] " "Info: Node  \"fbaseCntTemp\[7\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[20\] " "Info: Node  \"counter3\[20\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fxCntTemp\[25\] " "Info: Node  \"fxCntTemp\[25\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 139 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fbaseCntTemp\[11\] " "Info: Node  \"fbaseCntTemp\[11\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " counter3\[11\] " "Info: Node  \"counter3\[11\]\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA/mesure_f.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/EDA/project_test_FPGA/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "54 34 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 54 information messages and 34 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 17:20:17 2016 " "Info: Processing ended: Tue Jul 26 17:20:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
