// Seed: 4272897959
module module_0 (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    output tri1 id_7,
    output supply0 id_8,
    output wor id_9,
    input tri1 id_10,
    output tri0 module_0,
    input tri1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input wand id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    output wand id_19,
    input uwire id_20,
    output tri1 id_21,
    input wire id_22,
    output tri1 id_23,
    output supply1 id_24,
    output tri id_25,
    output wor id_26,
    output tri1 id_27,
    output wand id_28
);
  logic id_30;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input wire id_13
);
  wire id_15;
  nor primCall (id_4, id_2, id_0, id_12, id_13, id_15, id_11, id_6, id_10, id_7, id_9);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_9,
      id_4,
      id_7,
      id_12,
      id_8,
      id_11,
      id_0,
      id_12,
      id_9,
      id_5,
      id_10,
      id_1,
      id_10,
      id_3,
      id_8,
      id_8,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
