;redcode
;assert 1
	SPL 0, <-22
	MOV 100, @802
	JMZ <-137, #50
	CMP 12, @0
	MOV 117, <-20
	ADD 8, 120
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP <-600, <-22
	MOV -9, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -11, @-20
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @121, 103
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, @103
	DJN -11, @-20
	SUB @127, 106
	MOV -9, <-20
	SUB -1, <-20
	ADD -1, <-20
	SUB @121, @103
	SUB @127, 106
	SUB @127, 106
	SUB 421, 1
	SUB #127, <106
	SUB @127, 106
	MOV -7, <-20
	JMZ 176, #246
	SPL <100, #60
	MOV -7, <-20
	MOV 100, @802
	JMZ <-127, #50
	JMZ 176, #246
	MOV 1, <0
	MOV -11, <-25
	SUB @121, 180
	JMZ <-127, #50
	SUB @127, 106
	SPL 0, <-22
	MOV 100, @802
	SUB @121, 180
	JMP @92, #200
