// Seed: 777730519
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    output id_8
);
  logic id_9 = {1{id_0}};
  logic id_10;
  assign id_8[1'b0] = id_0 == id_9;
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14 = 1;
  logic id_15 = 1'd0;
  logic id_16, id_17;
  assign id_6 = 1;
  logic id_18;
endmodule
