#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000220260f9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000220263638d0_0 .net "PC", 31 0, L_00000220263e0fd0;  1 drivers
v0000022026364410_0 .net "cycles_consumed", 31 0, v00000220263636f0_0;  1 drivers
v0000022026363c90_0 .var "input_clk", 0 0;
v0000022026362430_0 .var "rst", 0 0;
S_000002202600d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000220260f9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000220262a15c0 .functor NOR 1, v0000022026363c90_0, v00000220263491a0_0, C4<0>, C4<0>;
L_00000220262a20b0 .functor AND 1, v0000022026331160_0, v0000022026330800_0, C4<1>, C4<1>;
L_00000220262a1630 .functor AND 1, L_00000220262a20b0, L_00000220263624d0, C4<1>, C4<1>;
L_00000220262a10f0 .functor AND 1, v00000220263214c0_0, v00000220263216a0_0, C4<1>, C4<1>;
L_00000220262a1e80 .functor AND 1, L_00000220262a10f0, L_0000022026363d30, C4<1>, C4<1>;
L_00000220262a1860 .functor AND 1, v00000220263482a0_0, v0000022026347580_0, C4<1>, C4<1>;
L_00000220262a2200 .functor AND 1, L_00000220262a1860, L_0000022026363dd0, C4<1>, C4<1>;
L_00000220262a1710 .functor AND 1, v0000022026331160_0, v0000022026330800_0, C4<1>, C4<1>;
L_00000220262a1a90 .functor AND 1, L_00000220262a1710, L_0000022026364050, C4<1>, C4<1>;
L_00000220262a1be0 .functor AND 1, v00000220263214c0_0, v00000220263216a0_0, C4<1>, C4<1>;
L_00000220262a2040 .functor AND 1, L_00000220262a1be0, L_0000022026364370, C4<1>, C4<1>;
L_00000220262a0b40 .functor AND 1, v00000220263482a0_0, v0000022026347580_0, C4<1>, C4<1>;
L_00000220262a1cc0 .functor AND 1, L_00000220262a0b40, L_0000022026364230, C4<1>, C4<1>;
L_0000022026367a90 .functor NOT 1, L_00000220262a15c0, C4<0>, C4<0>, C4<0>;
L_0000022026368970 .functor NOT 1, L_00000220262a15c0, C4<0>, C4<0>, C4<0>;
L_000002202637cab0 .functor NOT 1, L_00000220262a15c0, C4<0>, C4<0>, C4<0>;
L_000002202637d290 .functor NOT 1, L_00000220262a15c0, C4<0>, C4<0>, C4<0>;
L_000002202637d140 .functor NOT 1, L_00000220262a15c0, C4<0>, C4<0>, C4<0>;
L_00000220263e0fd0 .functor BUFZ 32, v000002202634bb80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022026349240_0 .net "EX1_ALU_OPER1", 31 0, L_0000022026369230;  1 drivers
v0000022026348de0_0 .net "EX1_ALU_OPER2", 31 0, L_000002202637ba80;  1 drivers
v0000022026348c00_0 .net "EX1_PC", 31 0, v000002202632d9c0_0;  1 drivers
v0000022026348e80_0 .net "EX1_PFC", 31 0, v000002202632e500_0;  1 drivers
v0000022026348f20_0 .net "EX1_PFC_to_IF", 31 0, L_0000022026360bd0;  1 drivers
v0000022026348fc0_0 .net "EX1_forward_to_B", 31 0, v000002202632e460_0;  1 drivers
v0000022026349060_0 .net "EX1_is_beq", 0 0, v000002202632e1e0_0;  1 drivers
v0000022026347120_0 .net "EX1_is_bne", 0 0, v000002202632ffe0_0;  1 drivers
v000002202634b0e0_0 .net "EX1_is_jal", 0 0, v000002202632e780_0;  1 drivers
v000002202634a8c0_0 .net "EX1_is_jr", 0 0, v000002202632e820_0;  1 drivers
v0000022026349600_0 .net "EX1_is_oper2_immed", 0 0, v000002202632df60_0;  1 drivers
v000002202634a460_0 .net "EX1_memread", 0 0, v000002202632dce0_0;  1 drivers
v000002202634ad20_0 .net "EX1_memwrite", 0 0, v000002202632e960_0;  1 drivers
v000002202634b900_0 .net "EX1_opcode", 11 0, v000002202632fae0_0;  1 drivers
v0000022026349560_0 .net "EX1_predicted", 0 0, v000002202632dd80_0;  1 drivers
v000002202634a960_0 .net "EX1_rd_ind", 4 0, v000002202632e8c0_0;  1 drivers
v0000022026349ec0_0 .net "EX1_rd_indzero", 0 0, v000002202632f400_0;  1 drivers
v0000022026349380_0 .net "EX1_regwrite", 0 0, v000002202632f680_0;  1 drivers
v000002202634a640_0 .net "EX1_rs1", 31 0, v000002202632f860_0;  1 drivers
v000002202634adc0_0 .net "EX1_rs1_ind", 4 0, v000002202632e5a0_0;  1 drivers
v000002202634b180_0 .net "EX1_rs2", 31 0, v000002202632f180_0;  1 drivers
v000002202634a6e0_0 .net "EX1_rs2_ind", 4 0, v000002202632ea00_0;  1 drivers
v000002202634ae60_0 .net "EX1_rs2_out", 31 0, L_000002202637bc40;  1 drivers
v000002202634afa0_0 .net "EX2_ALU_OPER1", 31 0, v0000022026330a80_0;  1 drivers
v000002202634af00_0 .net "EX2_ALU_OPER2", 31 0, v0000022026331840_0;  1 drivers
v000002202634aaa0_0 .net "EX2_ALU_OUT", 31 0, L_000002202635f870;  1 drivers
v0000022026349ba0_0 .net "EX2_PC", 31 0, v0000022026330620_0;  1 drivers
v000002202634b220_0 .net "EX2_PFC_to_IF", 31 0, v0000022026331340_0;  1 drivers
v0000022026349740_0 .net "EX2_forward_to_B", 31 0, v0000022026331480_0;  1 drivers
v000002202634ac80_0 .net "EX2_is_beq", 0 0, v0000022026330da0_0;  1 drivers
v000002202634aa00_0 .net "EX2_is_bne", 0 0, v0000022026331520_0;  1 drivers
v000002202634a500_0 .net "EX2_is_jal", 0 0, v0000022026330ee0_0;  1 drivers
v000002202634b040_0 .net "EX2_is_jr", 0 0, v00000220263306c0_0;  1 drivers
v000002202634a320_0 .net "EX2_is_oper2_immed", 0 0, v00000220263315c0_0;  1 drivers
v000002202634b2c0_0 .net "EX2_memread", 0 0, v0000022026331660_0;  1 drivers
v000002202634a780_0 .net "EX2_memwrite", 0 0, v00000220263310c0_0;  1 drivers
v00000220263499c0_0 .net "EX2_opcode", 11 0, v0000022026331700_0;  1 drivers
v000002202634b360_0 .net "EX2_predicted", 0 0, v0000022026330e40_0;  1 drivers
v000002202634b4a0_0 .net "EX2_rd_ind", 4 0, v0000022026330bc0_0;  1 drivers
v0000022026349c40_0 .net "EX2_rd_indzero", 0 0, v0000022026330800_0;  1 drivers
v000002202634b400_0 .net "EX2_regwrite", 0 0, v0000022026331160_0;  1 drivers
v000002202634abe0_0 .net "EX2_rs1", 31 0, v0000022026330760_0;  1 drivers
v000002202634b9a0_0 .net "EX2_rs1_ind", 4 0, v00000220263301c0_0;  1 drivers
v0000022026349420_0 .net "EX2_rs2_ind", 4 0, v0000022026330260_0;  1 drivers
v000002202634ab40_0 .net "EX2_rs2_out", 31 0, v00000220263303a0_0;  1 drivers
v000002202634b540_0 .net "ID_INST", 31 0, v0000022026335270_0;  1 drivers
v000002202634bae0_0 .net "ID_PC", 31 0, v0000022026335310_0;  1 drivers
v000002202634a280_0 .net "ID_PFC_to_EX", 31 0, L_0000022026364f50;  1 drivers
v00000220263494c0_0 .net "ID_PFC_to_IF", 31 0, L_0000022026364d70;  1 drivers
v000002202634b5e0_0 .net "ID_forward_to_B", 31 0, L_00000220263656d0;  1 drivers
v000002202634a5a0_0 .net "ID_is_beq", 0 0, L_00000220263645f0;  1 drivers
v00000220263496a0_0 .net "ID_is_bne", 0 0, L_0000022026364690;  1 drivers
v0000022026349880_0 .net "ID_is_j", 0 0, L_0000022026366f30;  1 drivers
v000002202634b680_0 .net "ID_is_jal", 0 0, L_0000022026367110;  1 drivers
v000002202634a820_0 .net "ID_is_jr", 0 0, L_0000022026364910;  1 drivers
v0000022026349ce0_0 .net "ID_is_oper2_immed", 0 0, L_0000022026368270;  1 drivers
v0000022026349d80_0 .net "ID_memread", 0 0, L_0000022026366df0;  1 drivers
v000002202634b860_0 .net "ID_memwrite", 0 0, L_0000022026366e90;  1 drivers
v000002202634b720_0 .net "ID_opcode", 11 0, v000002202634d700_0;  1 drivers
v000002202634b7c0_0 .net "ID_predicted", 0 0, v0000022026338010_0;  1 drivers
v000002202634ba40_0 .net "ID_rd_ind", 4 0, v000002202634c1c0_0;  1 drivers
v00000220263497e0_0 .net "ID_regwrite", 0 0, L_0000022026367070;  1 drivers
v0000022026349920_0 .net "ID_rs1", 31 0, v00000220263331f0_0;  1 drivers
v000002202634a140_0 .net "ID_rs1_ind", 4 0, v000002202634ce40_0;  1 drivers
v0000022026349a60_0 .net "ID_rs2", 31 0, v0000022026333330_0;  1 drivers
v0000022026349b00_0 .net "ID_rs2_ind", 4 0, v000002202634c8a0_0;  1 drivers
v0000022026349e20_0 .net "IF_INST", 31 0, L_00000220263683c0;  1 drivers
v0000022026349f60_0 .net "IF_pc", 31 0, v000002202634bb80_0;  1 drivers
v000002202634a000_0 .net "MEM_ALU_OUT", 31 0, v0000022026321600_0;  1 drivers
v000002202634a0a0_0 .net "MEM_Data_mem_out", 31 0, v00000220263474e0_0;  1 drivers
v000002202634a1e0_0 .net "MEM_memread", 0 0, v0000022026320700_0;  1 drivers
v000002202634a3c0_0 .net "MEM_memwrite", 0 0, v0000022026320e80_0;  1 drivers
v0000022026362750_0 .net "MEM_opcode", 11 0, v0000022026321920_0;  1 drivers
v0000022026362250_0 .net "MEM_rd_ind", 4 0, v0000022026320840_0;  1 drivers
v00000220263640f0_0 .net "MEM_rd_indzero", 0 0, v00000220263216a0_0;  1 drivers
v0000022026362f70_0 .net "MEM_regwrite", 0 0, v00000220263214c0_0;  1 drivers
v0000022026363970_0 .net "MEM_rs2", 31 0, v00000220263212e0_0;  1 drivers
v0000022026362cf0_0 .net "PC", 31 0, L_00000220263e0fd0;  alias, 1 drivers
v0000022026363330_0 .net "STALL_ID1_FLUSH", 0 0, v0000022026338970_0;  1 drivers
v0000022026362a70_0 .net "STALL_ID2_FLUSH", 0 0, v0000022026338a10_0;  1 drivers
v0000022026361fd0_0 .net "STALL_IF_FLUSH", 0 0, v000002202633a090_0;  1 drivers
v0000022026361d50_0 .net "WB_ALU_OUT", 31 0, v00000220263479e0_0;  1 drivers
v0000022026362b10_0 .net "WB_Data_mem_out", 31 0, v0000022026348d40_0;  1 drivers
v0000022026363650_0 .net "WB_memread", 0 0, v0000022026348200_0;  1 drivers
v0000022026362610_0 .net "WB_rd_ind", 4 0, v00000220263485c0_0;  1 drivers
v0000022026361df0_0 .net "WB_rd_indzero", 0 0, v0000022026347580_0;  1 drivers
v00000220263627f0_0 .net "WB_regwrite", 0 0, v00000220263482a0_0;  1 drivers
v00000220263631f0_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  1 drivers
v0000022026362ed0_0 .net *"_ivl_1", 0 0, L_00000220262a20b0;  1 drivers
v0000022026363010_0 .net *"_ivl_13", 0 0, L_00000220262a1860;  1 drivers
v0000022026362890_0 .net *"_ivl_14", 0 0, L_0000022026363dd0;  1 drivers
v0000022026363290_0 .net *"_ivl_19", 0 0, L_00000220262a1710;  1 drivers
v0000022026363470_0 .net *"_ivl_2", 0 0, L_00000220263624d0;  1 drivers
v00000220263644b0_0 .net *"_ivl_20", 0 0, L_0000022026364050;  1 drivers
v0000022026361e90_0 .net *"_ivl_25", 0 0, L_00000220262a1be0;  1 drivers
v0000022026363a10_0 .net *"_ivl_26", 0 0, L_0000022026364370;  1 drivers
v0000022026361f30_0 .net *"_ivl_31", 0 0, L_00000220262a0b40;  1 drivers
v0000022026362bb0_0 .net *"_ivl_32", 0 0, L_0000022026364230;  1 drivers
v0000022026363f10_0 .net *"_ivl_40", 31 0, L_0000022026367250;  1 drivers
L_0000022026380c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026362c50_0 .net *"_ivl_43", 26 0, L_0000022026380c58;  1 drivers
L_0000022026380ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220263630b0_0 .net/2u *"_ivl_44", 31 0, L_0000022026380ca0;  1 drivers
v0000022026363510_0 .net *"_ivl_52", 31 0, L_00000220263d2dd0;  1 drivers
L_0000022026380d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026363b50_0 .net *"_ivl_55", 26 0, L_0000022026380d30;  1 drivers
L_0000022026380d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026363790_0 .net/2u *"_ivl_56", 31 0, L_0000022026380d78;  1 drivers
v0000022026362110_0 .net *"_ivl_7", 0 0, L_00000220262a10f0;  1 drivers
v0000022026363ab0_0 .net *"_ivl_8", 0 0, L_0000022026363d30;  1 drivers
v00000220263642d0_0 .net "alu_selA", 1 0, L_0000022026363e70;  1 drivers
v0000022026364190_0 .net "alu_selB", 1 0, L_0000022026366670;  1 drivers
v0000022026363bf0_0 .net "clk", 0 0, L_00000220262a15c0;  1 drivers
v00000220263636f0_0 .var "cycles_consumed", 31 0;
v0000022026362570_0 .net "exhaz", 0 0, L_00000220262a1e80;  1 drivers
v0000022026362e30_0 .net "exhaz2", 0 0, L_00000220262a2040;  1 drivers
v0000022026362070_0 .net "hlt", 0 0, v00000220263491a0_0;  1 drivers
v00000220263629d0_0 .net "idhaz", 0 0, L_00000220262a1630;  1 drivers
v0000022026362930_0 .net "idhaz2", 0 0, L_00000220262a1a90;  1 drivers
v00000220263626b0_0 .net "if_id_write", 0 0, v0000022026339cd0_0;  1 drivers
v0000022026363830_0 .net "input_clk", 0 0, v0000022026363c90_0;  1 drivers
v00000220263633d0_0 .net "is_branch_and_taken", 0 0, L_0000022026368660;  1 drivers
v00000220263635b0_0 .net "memhaz", 0 0, L_00000220262a2200;  1 drivers
v00000220263621b0_0 .net "memhaz2", 0 0, L_00000220262a1cc0;  1 drivers
v00000220263622f0_0 .net "pc_src", 2 0, L_0000022026365a90;  1 drivers
v0000022026362d90_0 .net "pc_write", 0 0, v0000022026339ff0_0;  1 drivers
v0000022026362390_0 .net "rst", 0 0, v0000022026362430_0;  1 drivers
v0000022026363150_0 .net "store_rs2_forward", 1 0, L_0000022026365450;  1 drivers
v0000022026363fb0_0 .net "wdata_to_reg_file", 31 0, L_000002202637d0d0;  1 drivers
E_00000220262bb350/0 .event negedge, v0000022026339a50_0;
E_00000220262bb350/1 .event posedge, v0000022026320ca0_0;
E_00000220262bb350 .event/or E_00000220262bb350/0, E_00000220262bb350/1;
L_00000220263624d0 .cmp/eq 5, v0000022026330bc0_0, v000002202632e5a0_0;
L_0000022026363d30 .cmp/eq 5, v0000022026320840_0, v000002202632e5a0_0;
L_0000022026363dd0 .cmp/eq 5, v00000220263485c0_0, v000002202632e5a0_0;
L_0000022026364050 .cmp/eq 5, v0000022026330bc0_0, v000002202632ea00_0;
L_0000022026364370 .cmp/eq 5, v0000022026320840_0, v000002202632ea00_0;
L_0000022026364230 .cmp/eq 5, v00000220263485c0_0, v000002202632ea00_0;
L_0000022026367250 .concat [ 5 27 0 0], v000002202634c1c0_0, L_0000022026380c58;
L_0000022026367390 .cmp/ne 32, L_0000022026367250, L_0000022026380ca0;
L_00000220263d2dd0 .concat [ 5 27 0 0], v0000022026330bc0_0, L_0000022026380d30;
L_00000220263d4770 .cmp/ne 32, L_00000220263d2dd0, L_0000022026380d78;
S_000002202600d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000220262a18d0 .functor NOT 1, L_00000220262a1e80, C4<0>, C4<0>, C4<0>;
L_00000220262a1fd0 .functor AND 1, L_00000220262a2200, L_00000220262a18d0, C4<1>, C4<1>;
L_00000220262a0d70 .functor OR 1, L_00000220262a1630, L_00000220262a1fd0, C4<0>, C4<0>;
L_00000220262a16a0 .functor OR 1, L_00000220262a1630, L_00000220262a1e80, C4<0>, C4<0>;
v00000220262c6ca0_0 .net *"_ivl_12", 0 0, L_00000220262a16a0;  1 drivers
v00000220262c81e0_0 .net *"_ivl_2", 0 0, L_00000220262a18d0;  1 drivers
v00000220262c7920_0 .net *"_ivl_5", 0 0, L_00000220262a1fd0;  1 drivers
v00000220262c6840_0 .net *"_ivl_7", 0 0, L_00000220262a0d70;  1 drivers
v00000220262c67a0_0 .net "alu_selA", 1 0, L_0000022026363e70;  alias, 1 drivers
v00000220262c72e0_0 .net "exhaz", 0 0, L_00000220262a1e80;  alias, 1 drivers
v00000220262c7c40_0 .net "idhaz", 0 0, L_00000220262a1630;  alias, 1 drivers
v00000220262c76a0_0 .net "memhaz", 0 0, L_00000220262a2200;  alias, 1 drivers
L_0000022026363e70 .concat8 [ 1 1 0 0], L_00000220262a0d70, L_00000220262a16a0;
S_00000220260069c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000220262a1c50 .functor NOT 1, L_00000220262a2040, C4<0>, C4<0>, C4<0>;
L_00000220262a1d30 .functor AND 1, L_00000220262a1cc0, L_00000220262a1c50, C4<1>, C4<1>;
L_00000220262a1ef0 .functor OR 1, L_00000220262a1a90, L_00000220262a1d30, C4<0>, C4<0>;
L_00000220262a1f60 .functor NOT 1, v000002202632df60_0, C4<0>, C4<0>, C4<0>;
L_00000220262a2270 .functor AND 1, L_00000220262a1ef0, L_00000220262a1f60, C4<1>, C4<1>;
L_00000220262a22e0 .functor OR 1, L_00000220262a1a90, L_00000220262a2040, C4<0>, C4<0>;
L_00000220262a0830 .functor NOT 1, v000002202632df60_0, C4<0>, C4<0>, C4<0>;
L_00000220262a0ad0 .functor AND 1, L_00000220262a22e0, L_00000220262a0830, C4<1>, C4<1>;
v00000220262c7740_0 .net "EX1_is_oper2_immed", 0 0, v000002202632df60_0;  alias, 1 drivers
v00000220262c68e0_0 .net *"_ivl_11", 0 0, L_00000220262a2270;  1 drivers
v00000220262c7060_0 .net *"_ivl_16", 0 0, L_00000220262a22e0;  1 drivers
v00000220262c8460_0 .net *"_ivl_17", 0 0, L_00000220262a0830;  1 drivers
v00000220262c6b60_0 .net *"_ivl_2", 0 0, L_00000220262a1c50;  1 drivers
v00000220262c77e0_0 .net *"_ivl_20", 0 0, L_00000220262a0ad0;  1 drivers
v00000220262c79c0_0 .net *"_ivl_5", 0 0, L_00000220262a1d30;  1 drivers
v00000220262c80a0_0 .net *"_ivl_7", 0 0, L_00000220262a1ef0;  1 drivers
v00000220262c8280_0 .net *"_ivl_8", 0 0, L_00000220262a1f60;  1 drivers
v00000220262c7a60_0 .net "alu_selB", 1 0, L_0000022026366670;  alias, 1 drivers
v00000220262c7b00_0 .net "exhaz", 0 0, L_00000220262a2040;  alias, 1 drivers
v00000220262c7ba0_0 .net "idhaz", 0 0, L_00000220262a1a90;  alias, 1 drivers
v00000220262c7ec0_0 .net "memhaz", 0 0, L_00000220262a1cc0;  alias, 1 drivers
L_0000022026366670 .concat8 [ 1 1 0 0], L_00000220262a2270, L_00000220262a0ad0;
S_0000022026006b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000220262a2580 .functor NOT 1, L_00000220262a2040, C4<0>, C4<0>, C4<0>;
L_00000220262a25f0 .functor AND 1, L_00000220262a1cc0, L_00000220262a2580, C4<1>, C4<1>;
L_00000220262a2660 .functor OR 1, L_00000220262a1a90, L_00000220262a25f0, C4<0>, C4<0>;
L_00000220262a2430 .functor OR 1, L_00000220262a1a90, L_00000220262a2040, C4<0>, C4<0>;
v00000220262c7f60_0 .net *"_ivl_12", 0 0, L_00000220262a2430;  1 drivers
v00000220262c8500_0 .net *"_ivl_2", 0 0, L_00000220262a2580;  1 drivers
v00000220262c6980_0 .net *"_ivl_5", 0 0, L_00000220262a25f0;  1 drivers
v00000220262c85a0_0 .net *"_ivl_7", 0 0, L_00000220262a2660;  1 drivers
v00000220262c6ac0_0 .net "exhaz", 0 0, L_00000220262a2040;  alias, 1 drivers
v00000220262c6c00_0 .net "idhaz", 0 0, L_00000220262a1a90;  alias, 1 drivers
v0000022026243b60_0 .net "memhaz", 0 0, L_00000220262a1cc0;  alias, 1 drivers
v0000022026241e00_0 .net "store_rs2_forward", 1 0, L_0000022026365450;  alias, 1 drivers
L_0000022026365450 .concat8 [ 1 1 0 0], L_00000220262a2660, L_00000220262a2430;
S_00000220260e9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000022026243200_0 .net "EX_ALU_OUT", 31 0, L_000002202635f870;  alias, 1 drivers
v0000022026242bc0_0 .net "EX_memread", 0 0, v0000022026331660_0;  alias, 1 drivers
v000002202621e8c0_0 .net "EX_memwrite", 0 0, v00000220263310c0_0;  alias, 1 drivers
v000002202621ea00_0 .net "EX_opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
v0000022026321a60_0 .net "EX_rd_ind", 4 0, v0000022026330bc0_0;  alias, 1 drivers
v0000022026320ac0_0 .net "EX_rd_indzero", 0 0, L_00000220263d4770;  1 drivers
v00000220263207a0_0 .net "EX_regwrite", 0 0, v0000022026331160_0;  alias, 1 drivers
v0000022026321240_0 .net "EX_rs2_out", 31 0, v00000220263303a0_0;  alias, 1 drivers
v0000022026321600_0 .var "MEM_ALU_OUT", 31 0;
v0000022026320700_0 .var "MEM_memread", 0 0;
v0000022026320e80_0 .var "MEM_memwrite", 0 0;
v0000022026321920_0 .var "MEM_opcode", 11 0;
v0000022026320840_0 .var "MEM_rd_ind", 4 0;
v00000220263216a0_0 .var "MEM_rd_indzero", 0 0;
v00000220263214c0_0 .var "MEM_regwrite", 0 0;
v00000220263212e0_0 .var "MEM_rs2", 31 0;
v0000022026320d40_0 .net "clk", 0 0, L_000002202637d290;  1 drivers
v0000022026320ca0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bb210 .event posedge, v0000022026320ca0_0, v0000022026320d40_0;
S_00000220260e9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000220260d1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000220260d14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000220260d1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000220260d1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000220260d1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000220260d15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000220260d15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000220260d1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000220260d1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000220260d1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000220260d16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000220260d16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000220260d1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000220260d1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000220260d17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000220260d17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000220260d1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000220260d1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000220260d1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000220260d18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000220260d18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000220260d1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000220260d1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000220260d1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000220260d19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002202637b700 .functor XOR 1, L_000002202637b690, v0000022026330e40_0, C4<0>, C4<0>;
L_000002202637b770 .functor NOT 1, L_000002202637b700, C4<0>, C4<0>, C4<0>;
L_000002202637d1b0 .functor OR 1, v0000022026362430_0, L_000002202637b770, C4<0>, C4<0>;
L_000002202637d060 .functor NOT 1, L_000002202637d1b0, C4<0>, C4<0>, C4<0>;
v0000022026323450_0 .net "ALU_OP", 3 0, v0000022026322730_0;  1 drivers
v00000220263254d0_0 .net "BranchDecision", 0 0, L_000002202637b690;  1 drivers
v0000022026325a70_0 .net "CF", 0 0, v0000022026323270_0;  1 drivers
v0000022026324e90_0 .net "EX_opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
v0000022026325570_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  alias, 1 drivers
v0000022026325610_0 .net "ZF", 0 0, L_000002202637c1f0;  1 drivers
L_0000022026380ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022026325930_0 .net/2u *"_ivl_0", 31 0, L_0000022026380ce8;  1 drivers
v0000022026324c10_0 .net *"_ivl_11", 0 0, L_000002202637d1b0;  1 drivers
v0000022026325250_0 .net *"_ivl_2", 31 0, L_0000022026360130;  1 drivers
v00000220263252f0_0 .net *"_ivl_6", 0 0, L_000002202637b700;  1 drivers
v00000220263259d0_0 .net *"_ivl_8", 0 0, L_000002202637b770;  1 drivers
v0000022026324a30_0 .net "alu_out", 31 0, L_000002202635f870;  alias, 1 drivers
v00000220263248f0_0 .net "alu_outw", 31 0, v0000022026321d30_0;  1 drivers
v00000220263256b0_0 .net "is_beq", 0 0, v0000022026330da0_0;  alias, 1 drivers
v0000022026324710_0 .net "is_bne", 0 0, v0000022026331520_0;  alias, 1 drivers
v0000022026324d50_0 .net "is_jal", 0 0, v0000022026330ee0_0;  alias, 1 drivers
v00000220263243f0_0 .net "oper1", 31 0, v0000022026330a80_0;  alias, 1 drivers
v0000022026325390_0 .net "oper2", 31 0, v0000022026331840_0;  alias, 1 drivers
v0000022026325430_0 .net "pc", 31 0, v0000022026330620_0;  alias, 1 drivers
v0000022026324cb0_0 .net "predicted", 0 0, v0000022026330e40_0;  alias, 1 drivers
v00000220263247b0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
L_0000022026360130 .arith/sum 32, v0000022026330620_0, L_0000022026380ce8;
L_000002202635f870 .functor MUXZ 32, v0000022026321d30_0, L_0000022026360130, v0000022026330ee0_0, C4<>;
S_0000022026130140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000220260e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002202637b460 .functor AND 1, v0000022026330da0_0, L_000002202637cea0, C4<1>, C4<1>;
L_000002202637b4d0 .functor NOT 1, L_000002202637cea0, C4<0>, C4<0>, C4<0>;
L_000002202637b5b0 .functor AND 1, v0000022026331520_0, L_000002202637b4d0, C4<1>, C4<1>;
L_000002202637b690 .functor OR 1, L_000002202637b460, L_000002202637b5b0, C4<0>, C4<0>;
v0000022026322c30_0 .net "BranchDecision", 0 0, L_000002202637b690;  alias, 1 drivers
v00000220263233b0_0 .net *"_ivl_2", 0 0, L_000002202637b4d0;  1 drivers
v0000022026321bf0_0 .net "is_beq", 0 0, v0000022026330da0_0;  alias, 1 drivers
v00000220263225f0_0 .net "is_beq_taken", 0 0, L_000002202637b460;  1 drivers
v0000022026322550_0 .net "is_bne", 0 0, v0000022026331520_0;  alias, 1 drivers
v0000022026323d10_0 .net "is_bne_taken", 0 0, L_000002202637b5b0;  1 drivers
v0000022026323db0_0 .net "is_eq", 0 0, L_000002202637cea0;  1 drivers
v0000022026323130_0 .net "oper1", 31 0, v0000022026330a80_0;  alias, 1 drivers
v00000220263240d0_0 .net "oper2", 31 0, v0000022026331840_0;  alias, 1 drivers
S_00000220261302d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000022026130140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002202637baf0 .functor XOR 1, L_0000022026361a30, L_0000022026360310, C4<0>, C4<0>;
L_000002202637bee0 .functor XOR 1, L_000002202635f9b0, L_0000022026360270, C4<0>, C4<0>;
L_000002202637c570 .functor XOR 1, L_000002202635fff0, L_00000220263613f0, C4<0>, C4<0>;
L_000002202637c260 .functor XOR 1, L_000002202635faf0, L_000002202635fc30, C4<0>, C4<0>;
L_000002202637be00 .functor XOR 1, L_000002202635ff50, L_00000220263603b0, C4<0>, C4<0>;
L_000002202637c730 .functor XOR 1, L_00000220263604f0, L_0000022026360590, C4<0>, C4<0>;
L_000002202637ce30 .functor XOR 1, L_00000220263d1b10, L_00000220263d1070, C4<0>, C4<0>;
L_000002202637c2d0 .functor XOR 1, L_00000220263d1250, L_00000220263d0e90, C4<0>, C4<0>;
L_000002202637bcb0 .functor XOR 1, L_00000220263d1570, L_00000220263d1930, C4<0>, C4<0>;
L_000002202637c7a0 .functor XOR 1, L_00000220263d12f0, L_00000220263d2330, C4<0>, C4<0>;
L_000002202637bf50 .functor XOR 1, L_00000220263d0210, L_00000220263d0990, C4<0>, C4<0>;
L_000002202637b540 .functor XOR 1, L_00000220263d11b0, L_00000220263d1bb0, C4<0>, C4<0>;
L_000002202637c030 .functor XOR 1, L_00000220263cff90, L_00000220263d08f0, C4<0>, C4<0>;
L_000002202637b620 .functor XOR 1, L_00000220263d0030, L_00000220263d0a30, C4<0>, C4<0>;
L_000002202637c0a0 .functor XOR 1, L_00000220263d1430, L_00000220263d16b0, C4<0>, C4<0>;
L_000002202637c420 .functor XOR 1, L_00000220263d0670, L_00000220263d0df0, C4<0>, C4<0>;
L_000002202637cc00 .functor XOR 1, L_00000220263d2290, L_00000220263d14d0, C4<0>, C4<0>;
L_000002202637c810 .functor XOR 1, L_00000220263d0850, L_00000220263d0350, C4<0>, C4<0>;
L_000002202637c880 .functor XOR 1, L_00000220263d1cf0, L_00000220263d1f70, C4<0>, C4<0>;
L_000002202637b9a0 .functor XOR 1, L_00000220263d0c10, L_00000220263d2010, C4<0>, C4<0>;
L_000002202637b850 .functor XOR 1, L_00000220263d20b0, L_00000220263d2510, C4<0>, C4<0>;
L_000002202637c8f0 .functor XOR 1, L_00000220263d1ed0, L_00000220263d0d50, C4<0>, C4<0>;
L_000002202637b7e0 .functor XOR 1, L_00000220263d1e30, L_00000220263d0710, C4<0>, C4<0>;
L_000002202637c490 .functor XOR 1, L_00000220263d1890, L_00000220263d02b0, C4<0>, C4<0>;
L_000002202637b8c0 .functor XOR 1, L_00000220263d03f0, L_00000220263d1610, C4<0>, C4<0>;
L_000002202637c960 .functor XOR 1, L_00000220263d00d0, L_00000220263d1390, C4<0>, C4<0>;
L_000002202637c5e0 .functor XOR 1, L_00000220263d1750, L_00000220263d0ad0, C4<0>, C4<0>;
L_000002202637c650 .functor XOR 1, L_00000220263d07b0, L_00000220263d26f0, C4<0>, C4<0>;
L_000002202637c9d0 .functor XOR 1, L_00000220263d17f0, L_00000220263d23d0, C4<0>, C4<0>;
L_000002202637ca40 .functor XOR 1, L_00000220263d19d0, L_00000220263d05d0, C4<0>, C4<0>;
L_000002202637cb20 .functor XOR 1, L_00000220263d0b70, L_00000220263d1a70, C4<0>, C4<0>;
L_000002202637cdc0 .functor XOR 1, L_00000220263d0f30, L_00000220263d1d90, C4<0>, C4<0>;
L_000002202637cea0/0/0 .functor OR 1, L_00000220263d2150, L_00000220263d21f0, L_00000220263d2470, L_00000220263d0490;
L_000002202637cea0/0/4 .functor OR 1, L_00000220263d25b0, L_00000220263d2650, L_00000220263d0530, L_00000220263d0cb0;
L_000002202637cea0/0/8 .functor OR 1, L_00000220263d1110, L_00000220263d0fd0, L_00000220263d0170, L_00000220263d4ef0;
L_000002202637cea0/0/12 .functor OR 1, L_00000220263d4b30, L_00000220263d32d0, L_00000220263d4090, L_00000220263d37d0;
L_000002202637cea0/0/16 .functor OR 1, L_00000220263d4d10, L_00000220263d4db0, L_00000220263d3190, L_00000220263d2970;
L_000002202637cea0/0/20 .functor OR 1, L_00000220263d4590, L_00000220263d4bd0, L_00000220263d39b0, L_00000220263d43b0;
L_000002202637cea0/0/24 .functor OR 1, L_00000220263d3730, L_00000220263d48b0, L_00000220263d34b0, L_00000220263d2790;
L_000002202637cea0/0/28 .functor OR 1, L_00000220263d30f0, L_00000220263d2ab0, L_00000220263d4130, L_00000220263d4270;
L_000002202637cea0/1/0 .functor OR 1, L_000002202637cea0/0/0, L_000002202637cea0/0/4, L_000002202637cea0/0/8, L_000002202637cea0/0/12;
L_000002202637cea0/1/4 .functor OR 1, L_000002202637cea0/0/16, L_000002202637cea0/0/20, L_000002202637cea0/0/24, L_000002202637cea0/0/28;
L_000002202637cea0 .functor NOR 1, L_000002202637cea0/1/0, L_000002202637cea0/1/4, C4<0>, C4<0>;
v0000022026320b60_0 .net *"_ivl_0", 0 0, L_000002202637baf0;  1 drivers
v0000022026320520_0 .net *"_ivl_101", 0 0, L_00000220263d14d0;  1 drivers
v0000022026321560_0 .net *"_ivl_102", 0 0, L_000002202637c810;  1 drivers
v0000022026320f20_0 .net *"_ivl_105", 0 0, L_00000220263d0850;  1 drivers
v00000220263208e0_0 .net *"_ivl_107", 0 0, L_00000220263d0350;  1 drivers
v0000022026321380_0 .net *"_ivl_108", 0 0, L_000002202637c880;  1 drivers
v0000022026320c00_0 .net *"_ivl_11", 0 0, L_0000022026360270;  1 drivers
v0000022026321420_0 .net *"_ivl_111", 0 0, L_00000220263d1cf0;  1 drivers
v00000220263219c0_0 .net *"_ivl_113", 0 0, L_00000220263d1f70;  1 drivers
v0000022026321100_0 .net *"_ivl_114", 0 0, L_000002202637b9a0;  1 drivers
v00000220263205c0_0 .net *"_ivl_117", 0 0, L_00000220263d0c10;  1 drivers
v0000022026321740_0 .net *"_ivl_119", 0 0, L_00000220263d2010;  1 drivers
v0000022026320fc0_0 .net *"_ivl_12", 0 0, L_000002202637c570;  1 drivers
v0000022026321060_0 .net *"_ivl_120", 0 0, L_000002202637b850;  1 drivers
v0000022026320660_0 .net *"_ivl_123", 0 0, L_00000220263d20b0;  1 drivers
v00000220263211a0_0 .net *"_ivl_125", 0 0, L_00000220263d2510;  1 drivers
v0000022026320a20_0 .net *"_ivl_126", 0 0, L_000002202637c8f0;  1 drivers
v00000220263217e0_0 .net *"_ivl_129", 0 0, L_00000220263d1ed0;  1 drivers
v0000022026321880_0 .net *"_ivl_131", 0 0, L_00000220263d0d50;  1 drivers
v00000220263203e0_0 .net *"_ivl_132", 0 0, L_000002202637b7e0;  1 drivers
v0000022026320480_0 .net *"_ivl_135", 0 0, L_00000220263d1e30;  1 drivers
v0000022026320980_0 .net *"_ivl_137", 0 0, L_00000220263d0710;  1 drivers
v000002202631e4a0_0 .net *"_ivl_138", 0 0, L_000002202637c490;  1 drivers
v000002202631f300_0 .net *"_ivl_141", 0 0, L_00000220263d1890;  1 drivers
v0000022026320200_0 .net *"_ivl_143", 0 0, L_00000220263d02b0;  1 drivers
v000002202631f6c0_0 .net *"_ivl_144", 0 0, L_000002202637b8c0;  1 drivers
v000002202631fbc0_0 .net *"_ivl_147", 0 0, L_00000220263d03f0;  1 drivers
v000002202631e7c0_0 .net *"_ivl_149", 0 0, L_00000220263d1610;  1 drivers
v000002202631f800_0 .net *"_ivl_15", 0 0, L_000002202635fff0;  1 drivers
v000002202631f940_0 .net *"_ivl_150", 0 0, L_000002202637c960;  1 drivers
v000002202631de60_0 .net *"_ivl_153", 0 0, L_00000220263d00d0;  1 drivers
v000002202631e220_0 .net *"_ivl_155", 0 0, L_00000220263d1390;  1 drivers
v000002202631e900_0 .net *"_ivl_156", 0 0, L_000002202637c5e0;  1 drivers
v000002202631f9e0_0 .net *"_ivl_159", 0 0, L_00000220263d1750;  1 drivers
v000002202631fa80_0 .net *"_ivl_161", 0 0, L_00000220263d0ad0;  1 drivers
v000002202631fc60_0 .net *"_ivl_162", 0 0, L_000002202637c650;  1 drivers
v000002202631e2c0_0 .net *"_ivl_165", 0 0, L_00000220263d07b0;  1 drivers
v000002202631f8a0_0 .net *"_ivl_167", 0 0, L_00000220263d26f0;  1 drivers
v000002202631e540_0 .net *"_ivl_168", 0 0, L_000002202637c9d0;  1 drivers
v000002202631e860_0 .net *"_ivl_17", 0 0, L_00000220263613f0;  1 drivers
v000002202631fb20_0 .net *"_ivl_171", 0 0, L_00000220263d17f0;  1 drivers
v000002202631e9a0_0 .net *"_ivl_173", 0 0, L_00000220263d23d0;  1 drivers
v000002202631fd00_0 .net *"_ivl_174", 0 0, L_000002202637ca40;  1 drivers
v000002202631fda0_0 .net *"_ivl_177", 0 0, L_00000220263d19d0;  1 drivers
v000002202631efe0_0 .net *"_ivl_179", 0 0, L_00000220263d05d0;  1 drivers
v000002202631e720_0 .net *"_ivl_18", 0 0, L_000002202637c260;  1 drivers
v000002202631e040_0 .net *"_ivl_180", 0 0, L_000002202637cb20;  1 drivers
v000002202631e680_0 .net *"_ivl_183", 0 0, L_00000220263d0b70;  1 drivers
v000002202631f260_0 .net *"_ivl_185", 0 0, L_00000220263d1a70;  1 drivers
v000002202631dc80_0 .net *"_ivl_186", 0 0, L_000002202637cdc0;  1 drivers
v000002202631eae0_0 .net *"_ivl_190", 0 0, L_00000220263d0f30;  1 drivers
v000002202631ea40_0 .net *"_ivl_192", 0 0, L_00000220263d1d90;  1 drivers
v000002202631eb80_0 .net *"_ivl_194", 0 0, L_00000220263d2150;  1 drivers
v000002202631e360_0 .net *"_ivl_196", 0 0, L_00000220263d21f0;  1 drivers
v000002202631ec20_0 .net *"_ivl_198", 0 0, L_00000220263d2470;  1 drivers
v000002202631f3a0_0 .net *"_ivl_200", 0 0, L_00000220263d0490;  1 drivers
v000002202631ecc0_0 .net *"_ivl_202", 0 0, L_00000220263d25b0;  1 drivers
v000002202631dbe0_0 .net *"_ivl_204", 0 0, L_00000220263d2650;  1 drivers
v000002202631e400_0 .net *"_ivl_206", 0 0, L_00000220263d0530;  1 drivers
v000002202631fe40_0 .net *"_ivl_208", 0 0, L_00000220263d0cb0;  1 drivers
v000002202631df00_0 .net *"_ivl_21", 0 0, L_000002202635faf0;  1 drivers
v000002202631fee0_0 .net *"_ivl_210", 0 0, L_00000220263d1110;  1 drivers
v000002202631eea0_0 .net *"_ivl_212", 0 0, L_00000220263d0fd0;  1 drivers
v000002202631ff80_0 .net *"_ivl_214", 0 0, L_00000220263d0170;  1 drivers
v000002202631ed60_0 .net *"_ivl_216", 0 0, L_00000220263d4ef0;  1 drivers
v000002202631ee00_0 .net *"_ivl_218", 0 0, L_00000220263d4b30;  1 drivers
v000002202631ef40_0 .net *"_ivl_220", 0 0, L_00000220263d32d0;  1 drivers
v000002202631f080_0 .net *"_ivl_222", 0 0, L_00000220263d4090;  1 drivers
v00000220263202a0_0 .net *"_ivl_224", 0 0, L_00000220263d37d0;  1 drivers
v000002202631f120_0 .net *"_ivl_226", 0 0, L_00000220263d4d10;  1 drivers
v0000022026320020_0 .net *"_ivl_228", 0 0, L_00000220263d4db0;  1 drivers
v000002202631dfa0_0 .net *"_ivl_23", 0 0, L_000002202635fc30;  1 drivers
v000002202631f1c0_0 .net *"_ivl_230", 0 0, L_00000220263d3190;  1 drivers
v000002202631f440_0 .net *"_ivl_232", 0 0, L_00000220263d2970;  1 drivers
v000002202631f4e0_0 .net *"_ivl_234", 0 0, L_00000220263d4590;  1 drivers
v000002202631f580_0 .net *"_ivl_236", 0 0, L_00000220263d4bd0;  1 drivers
v00000220263200c0_0 .net *"_ivl_238", 0 0, L_00000220263d39b0;  1 drivers
v0000022026320160_0 .net *"_ivl_24", 0 0, L_000002202637be00;  1 drivers
v000002202631f620_0 .net *"_ivl_240", 0 0, L_00000220263d43b0;  1 drivers
v000002202631f760_0 .net *"_ivl_242", 0 0, L_00000220263d3730;  1 drivers
v0000022026320340_0 .net *"_ivl_244", 0 0, L_00000220263d48b0;  1 drivers
v000002202631dd20_0 .net *"_ivl_246", 0 0, L_00000220263d34b0;  1 drivers
v000002202631ddc0_0 .net *"_ivl_248", 0 0, L_00000220263d2790;  1 drivers
v000002202631e0e0_0 .net *"_ivl_250", 0 0, L_00000220263d30f0;  1 drivers
v000002202631e180_0 .net *"_ivl_252", 0 0, L_00000220263d2ab0;  1 drivers
v000002202631e5e0_0 .net *"_ivl_254", 0 0, L_00000220263d4130;  1 drivers
v0000022026242300_0 .net *"_ivl_256", 0 0, L_00000220263d4270;  1 drivers
v0000022026322e10_0 .net *"_ivl_27", 0 0, L_000002202635ff50;  1 drivers
v0000022026323310_0 .net *"_ivl_29", 0 0, L_00000220263603b0;  1 drivers
v00000220263239f0_0 .net *"_ivl_3", 0 0, L_0000022026361a30;  1 drivers
v0000022026323630_0 .net *"_ivl_30", 0 0, L_000002202637c730;  1 drivers
v0000022026321fb0_0 .net *"_ivl_33", 0 0, L_00000220263604f0;  1 drivers
v0000022026322230_0 .net *"_ivl_35", 0 0, L_0000022026360590;  1 drivers
v0000022026324030_0 .net *"_ivl_36", 0 0, L_000002202637ce30;  1 drivers
v00000220263234f0_0 .net *"_ivl_39", 0 0, L_00000220263d1b10;  1 drivers
v0000022026322050_0 .net *"_ivl_41", 0 0, L_00000220263d1070;  1 drivers
v0000022026324210_0 .net *"_ivl_42", 0 0, L_000002202637c2d0;  1 drivers
v00000220263242b0_0 .net *"_ivl_45", 0 0, L_00000220263d1250;  1 drivers
v0000022026321e70_0 .net *"_ivl_47", 0 0, L_00000220263d0e90;  1 drivers
v0000022026323a90_0 .net *"_ivl_48", 0 0, L_000002202637bcb0;  1 drivers
v00000220263222d0_0 .net *"_ivl_5", 0 0, L_0000022026360310;  1 drivers
v00000220263227d0_0 .net *"_ivl_51", 0 0, L_00000220263d1570;  1 drivers
v0000022026322ff0_0 .net *"_ivl_53", 0 0, L_00000220263d1930;  1 drivers
v0000022026323590_0 .net *"_ivl_54", 0 0, L_000002202637c7a0;  1 drivers
v00000220263229b0_0 .net *"_ivl_57", 0 0, L_00000220263d12f0;  1 drivers
v00000220263236d0_0 .net *"_ivl_59", 0 0, L_00000220263d2330;  1 drivers
v0000022026324170_0 .net *"_ivl_6", 0 0, L_000002202637bee0;  1 drivers
v0000022026322370_0 .net *"_ivl_60", 0 0, L_000002202637bf50;  1 drivers
v0000022026323bd0_0 .net *"_ivl_63", 0 0, L_00000220263d0210;  1 drivers
v0000022026323ef0_0 .net *"_ivl_65", 0 0, L_00000220263d0990;  1 drivers
v0000022026321f10_0 .net *"_ivl_66", 0 0, L_000002202637b540;  1 drivers
v0000022026323770_0 .net *"_ivl_69", 0 0, L_00000220263d11b0;  1 drivers
v0000022026322cd0_0 .net *"_ivl_71", 0 0, L_00000220263d1bb0;  1 drivers
v00000220263231d0_0 .net *"_ivl_72", 0 0, L_000002202637c030;  1 drivers
v0000022026322870_0 .net *"_ivl_75", 0 0, L_00000220263cff90;  1 drivers
v0000022026323b30_0 .net *"_ivl_77", 0 0, L_00000220263d08f0;  1 drivers
v0000022026322eb0_0 .net *"_ivl_78", 0 0, L_000002202637b620;  1 drivers
v0000022026323810_0 .net *"_ivl_81", 0 0, L_00000220263d0030;  1 drivers
v0000022026323950_0 .net *"_ivl_83", 0 0, L_00000220263d0a30;  1 drivers
v0000022026323090_0 .net *"_ivl_84", 0 0, L_000002202637c0a0;  1 drivers
v0000022026322910_0 .net *"_ivl_87", 0 0, L_00000220263d1430;  1 drivers
v00000220263238b0_0 .net *"_ivl_89", 0 0, L_00000220263d16b0;  1 drivers
v0000022026322a50_0 .net *"_ivl_9", 0 0, L_000002202635f9b0;  1 drivers
v0000022026324350_0 .net *"_ivl_90", 0 0, L_000002202637c420;  1 drivers
v00000220263220f0_0 .net *"_ivl_93", 0 0, L_00000220263d0670;  1 drivers
v0000022026322410_0 .net *"_ivl_95", 0 0, L_00000220263d0df0;  1 drivers
v0000022026323c70_0 .net *"_ivl_96", 0 0, L_000002202637cc00;  1 drivers
v0000022026322b90_0 .net *"_ivl_99", 0 0, L_00000220263d2290;  1 drivers
v0000022026322190_0 .net "a", 31 0, v0000022026330a80_0;  alias, 1 drivers
v00000220263224b0_0 .net "b", 31 0, v0000022026331840_0;  alias, 1 drivers
v0000022026322f50_0 .net "out", 0 0, L_000002202637cea0;  alias, 1 drivers
v0000022026322af0_0 .net "temp", 31 0, L_00000220263d1c50;  1 drivers
L_0000022026361a30 .part v0000022026330a80_0, 0, 1;
L_0000022026360310 .part v0000022026331840_0, 0, 1;
L_000002202635f9b0 .part v0000022026330a80_0, 1, 1;
L_0000022026360270 .part v0000022026331840_0, 1, 1;
L_000002202635fff0 .part v0000022026330a80_0, 2, 1;
L_00000220263613f0 .part v0000022026331840_0, 2, 1;
L_000002202635faf0 .part v0000022026330a80_0, 3, 1;
L_000002202635fc30 .part v0000022026331840_0, 3, 1;
L_000002202635ff50 .part v0000022026330a80_0, 4, 1;
L_00000220263603b0 .part v0000022026331840_0, 4, 1;
L_00000220263604f0 .part v0000022026330a80_0, 5, 1;
L_0000022026360590 .part v0000022026331840_0, 5, 1;
L_00000220263d1b10 .part v0000022026330a80_0, 6, 1;
L_00000220263d1070 .part v0000022026331840_0, 6, 1;
L_00000220263d1250 .part v0000022026330a80_0, 7, 1;
L_00000220263d0e90 .part v0000022026331840_0, 7, 1;
L_00000220263d1570 .part v0000022026330a80_0, 8, 1;
L_00000220263d1930 .part v0000022026331840_0, 8, 1;
L_00000220263d12f0 .part v0000022026330a80_0, 9, 1;
L_00000220263d2330 .part v0000022026331840_0, 9, 1;
L_00000220263d0210 .part v0000022026330a80_0, 10, 1;
L_00000220263d0990 .part v0000022026331840_0, 10, 1;
L_00000220263d11b0 .part v0000022026330a80_0, 11, 1;
L_00000220263d1bb0 .part v0000022026331840_0, 11, 1;
L_00000220263cff90 .part v0000022026330a80_0, 12, 1;
L_00000220263d08f0 .part v0000022026331840_0, 12, 1;
L_00000220263d0030 .part v0000022026330a80_0, 13, 1;
L_00000220263d0a30 .part v0000022026331840_0, 13, 1;
L_00000220263d1430 .part v0000022026330a80_0, 14, 1;
L_00000220263d16b0 .part v0000022026331840_0, 14, 1;
L_00000220263d0670 .part v0000022026330a80_0, 15, 1;
L_00000220263d0df0 .part v0000022026331840_0, 15, 1;
L_00000220263d2290 .part v0000022026330a80_0, 16, 1;
L_00000220263d14d0 .part v0000022026331840_0, 16, 1;
L_00000220263d0850 .part v0000022026330a80_0, 17, 1;
L_00000220263d0350 .part v0000022026331840_0, 17, 1;
L_00000220263d1cf0 .part v0000022026330a80_0, 18, 1;
L_00000220263d1f70 .part v0000022026331840_0, 18, 1;
L_00000220263d0c10 .part v0000022026330a80_0, 19, 1;
L_00000220263d2010 .part v0000022026331840_0, 19, 1;
L_00000220263d20b0 .part v0000022026330a80_0, 20, 1;
L_00000220263d2510 .part v0000022026331840_0, 20, 1;
L_00000220263d1ed0 .part v0000022026330a80_0, 21, 1;
L_00000220263d0d50 .part v0000022026331840_0, 21, 1;
L_00000220263d1e30 .part v0000022026330a80_0, 22, 1;
L_00000220263d0710 .part v0000022026331840_0, 22, 1;
L_00000220263d1890 .part v0000022026330a80_0, 23, 1;
L_00000220263d02b0 .part v0000022026331840_0, 23, 1;
L_00000220263d03f0 .part v0000022026330a80_0, 24, 1;
L_00000220263d1610 .part v0000022026331840_0, 24, 1;
L_00000220263d00d0 .part v0000022026330a80_0, 25, 1;
L_00000220263d1390 .part v0000022026331840_0, 25, 1;
L_00000220263d1750 .part v0000022026330a80_0, 26, 1;
L_00000220263d0ad0 .part v0000022026331840_0, 26, 1;
L_00000220263d07b0 .part v0000022026330a80_0, 27, 1;
L_00000220263d26f0 .part v0000022026331840_0, 27, 1;
L_00000220263d17f0 .part v0000022026330a80_0, 28, 1;
L_00000220263d23d0 .part v0000022026331840_0, 28, 1;
L_00000220263d19d0 .part v0000022026330a80_0, 29, 1;
L_00000220263d05d0 .part v0000022026331840_0, 29, 1;
L_00000220263d0b70 .part v0000022026330a80_0, 30, 1;
L_00000220263d1a70 .part v0000022026331840_0, 30, 1;
LS_00000220263d1c50_0_0 .concat8 [ 1 1 1 1], L_000002202637baf0, L_000002202637bee0, L_000002202637c570, L_000002202637c260;
LS_00000220263d1c50_0_4 .concat8 [ 1 1 1 1], L_000002202637be00, L_000002202637c730, L_000002202637ce30, L_000002202637c2d0;
LS_00000220263d1c50_0_8 .concat8 [ 1 1 1 1], L_000002202637bcb0, L_000002202637c7a0, L_000002202637bf50, L_000002202637b540;
LS_00000220263d1c50_0_12 .concat8 [ 1 1 1 1], L_000002202637c030, L_000002202637b620, L_000002202637c0a0, L_000002202637c420;
LS_00000220263d1c50_0_16 .concat8 [ 1 1 1 1], L_000002202637cc00, L_000002202637c810, L_000002202637c880, L_000002202637b9a0;
LS_00000220263d1c50_0_20 .concat8 [ 1 1 1 1], L_000002202637b850, L_000002202637c8f0, L_000002202637b7e0, L_000002202637c490;
LS_00000220263d1c50_0_24 .concat8 [ 1 1 1 1], L_000002202637b8c0, L_000002202637c960, L_000002202637c5e0, L_000002202637c650;
LS_00000220263d1c50_0_28 .concat8 [ 1 1 1 1], L_000002202637c9d0, L_000002202637ca40, L_000002202637cb20, L_000002202637cdc0;
LS_00000220263d1c50_1_0 .concat8 [ 4 4 4 4], LS_00000220263d1c50_0_0, LS_00000220263d1c50_0_4, LS_00000220263d1c50_0_8, LS_00000220263d1c50_0_12;
LS_00000220263d1c50_1_4 .concat8 [ 4 4 4 4], LS_00000220263d1c50_0_16, LS_00000220263d1c50_0_20, LS_00000220263d1c50_0_24, LS_00000220263d1c50_0_28;
L_00000220263d1c50 .concat8 [ 16 16 0 0], LS_00000220263d1c50_1_0, LS_00000220263d1c50_1_4;
L_00000220263d0f30 .part v0000022026330a80_0, 31, 1;
L_00000220263d1d90 .part v0000022026331840_0, 31, 1;
L_00000220263d2150 .part L_00000220263d1c50, 0, 1;
L_00000220263d21f0 .part L_00000220263d1c50, 1, 1;
L_00000220263d2470 .part L_00000220263d1c50, 2, 1;
L_00000220263d0490 .part L_00000220263d1c50, 3, 1;
L_00000220263d25b0 .part L_00000220263d1c50, 4, 1;
L_00000220263d2650 .part L_00000220263d1c50, 5, 1;
L_00000220263d0530 .part L_00000220263d1c50, 6, 1;
L_00000220263d0cb0 .part L_00000220263d1c50, 7, 1;
L_00000220263d1110 .part L_00000220263d1c50, 8, 1;
L_00000220263d0fd0 .part L_00000220263d1c50, 9, 1;
L_00000220263d0170 .part L_00000220263d1c50, 10, 1;
L_00000220263d4ef0 .part L_00000220263d1c50, 11, 1;
L_00000220263d4b30 .part L_00000220263d1c50, 12, 1;
L_00000220263d32d0 .part L_00000220263d1c50, 13, 1;
L_00000220263d4090 .part L_00000220263d1c50, 14, 1;
L_00000220263d37d0 .part L_00000220263d1c50, 15, 1;
L_00000220263d4d10 .part L_00000220263d1c50, 16, 1;
L_00000220263d4db0 .part L_00000220263d1c50, 17, 1;
L_00000220263d3190 .part L_00000220263d1c50, 18, 1;
L_00000220263d2970 .part L_00000220263d1c50, 19, 1;
L_00000220263d4590 .part L_00000220263d1c50, 20, 1;
L_00000220263d4bd0 .part L_00000220263d1c50, 21, 1;
L_00000220263d39b0 .part L_00000220263d1c50, 22, 1;
L_00000220263d43b0 .part L_00000220263d1c50, 23, 1;
L_00000220263d3730 .part L_00000220263d1c50, 24, 1;
L_00000220263d48b0 .part L_00000220263d1c50, 25, 1;
L_00000220263d34b0 .part L_00000220263d1c50, 26, 1;
L_00000220263d2790 .part L_00000220263d1c50, 27, 1;
L_00000220263d30f0 .part L_00000220263d1c50, 28, 1;
L_00000220263d2ab0 .part L_00000220263d1c50, 29, 1;
L_00000220263d4130 .part L_00000220263d1c50, 30, 1;
L_00000220263d4270 .part L_00000220263d1c50, 31, 1;
S_00000220260e8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000220260e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000220262bb1d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002202637c1f0 .functor NOT 1, L_0000022026361350, C4<0>, C4<0>, C4<0>;
v0000022026323e50_0 .net "A", 31 0, v0000022026330a80_0;  alias, 1 drivers
v0000022026322d70_0 .net "ALUOP", 3 0, v0000022026322730_0;  alias, 1 drivers
v0000022026323f90_0 .net "B", 31 0, v0000022026331840_0;  alias, 1 drivers
v0000022026323270_0 .var "CF", 0 0;
v0000022026321c90_0 .net "ZF", 0 0, L_000002202637c1f0;  alias, 1 drivers
v0000022026322690_0 .net *"_ivl_1", 0 0, L_0000022026361350;  1 drivers
v0000022026321d30_0 .var "res", 31 0;
E_00000220262baf10 .event anyedge, v0000022026322d70_0, v0000022026322190_0, v00000220263224b0_0, v0000022026323270_0;
L_0000022026361350 .reduce/or v0000022026321d30_0;
S_00000220260e8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000220260e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000220263263b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000220263263e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022026326420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022026326458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026326490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000220263264c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022026326500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022026326538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022026326570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000220263265a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000220263265e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022026326618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022026326650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022026326688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000220263266c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000220263266f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022026326730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022026326768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000220263267a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000220263267d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022026326810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022026326848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022026326880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000220263268b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000220263268f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022026322730_0 .var "ALU_OP", 3 0;
v0000022026321dd0_0 .net "opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
E_00000220262bb7d0 .event anyedge, v000002202621ea00_0;
S_000002202612d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002202632ef00_0 .net "EX1_forward_to_B", 31 0, v000002202632e460_0;  alias, 1 drivers
v000002202632edc0_0 .net "EX_PFC", 31 0, v000002202632e500_0;  alias, 1 drivers
v000002202632f040_0 .net "EX_PFC_to_IF", 31 0, L_0000022026360bd0;  alias, 1 drivers
v000002202632fa40_0 .net "alu_selA", 1 0, L_0000022026363e70;  alias, 1 drivers
v000002202632eb40_0 .net "alu_selB", 1 0, L_0000022026366670;  alias, 1 drivers
v000002202632ff40_0 .net "ex_haz", 31 0, v0000022026321600_0;  alias, 1 drivers
v000002202632e640_0 .net "id_haz", 31 0, L_000002202635f870;  alias, 1 drivers
v000002202632f0e0_0 .net "is_jr", 0 0, v000002202632e820_0;  alias, 1 drivers
v000002202632f9a0_0 .net "mem_haz", 31 0, L_000002202637d0d0;  alias, 1 drivers
v000002202632fcc0_0 .net "oper1", 31 0, L_0000022026369230;  alias, 1 drivers
v000002202632dc40_0 .net "oper2", 31 0, L_000002202637ba80;  alias, 1 drivers
v000002202632f360_0 .net "pc", 31 0, v000002202632d9c0_0;  alias, 1 drivers
v000002202632eaa0_0 .net "rs1", 31 0, v000002202632f860_0;  alias, 1 drivers
v000002202632efa0_0 .net "rs2_in", 31 0, v000002202632f180_0;  alias, 1 drivers
v000002202632e6e0_0 .net "rs2_out", 31 0, L_000002202637bc40;  alias, 1 drivers
v000002202632f900_0 .net "store_rs2_forward", 1 0, L_0000022026365450;  alias, 1 drivers
L_0000022026360bd0 .functor MUXZ 32, v000002202632e500_0, L_0000022026369230, v000002202632e820_0, C4<>;
S_000002202612da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002202612d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000220262bb250 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000220263682e0 .functor NOT 1, L_00000220263618f0, C4<0>, C4<0>, C4<0>;
L_0000022026368f20 .functor NOT 1, L_000002202635fa50, C4<0>, C4<0>, C4<0>;
L_0000022026368ac0 .functor NOT 1, L_0000022026360e50, C4<0>, C4<0>, C4<0>;
L_0000022026368ba0 .functor NOT 1, L_0000022026360810, C4<0>, C4<0>, C4<0>;
L_0000022026368c10 .functor AND 32, L_0000022026368040, v000002202632f860_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000220263685f0 .functor AND 32, L_00000220263676a0, L_000002202637d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026368c80 .functor OR 32, L_0000022026368c10, L_00000220263685f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022026368d60 .functor AND 32, L_0000022026368350, v0000022026321600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026369000 .functor OR 32, L_0000022026368c80, L_0000022026368d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022026369310 .functor AND 32, L_0000022026368510, L_000002202635f870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026369230 .functor OR 32, L_0000022026369000, L_0000022026369310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000220263245d0_0 .net *"_ivl_1", 0 0, L_00000220263618f0;  1 drivers
v0000022026325070_0 .net *"_ivl_13", 0 0, L_0000022026360e50;  1 drivers
v0000022026325110_0 .net *"_ivl_14", 0 0, L_0000022026368ac0;  1 drivers
v0000022026324670_0 .net *"_ivl_19", 0 0, L_0000022026360f90;  1 drivers
v00000220263251b0_0 .net *"_ivl_2", 0 0, L_00000220263682e0;  1 drivers
v000002202632b500_0 .net *"_ivl_23", 0 0, L_0000022026361c10;  1 drivers
v000002202632b5a0_0 .net *"_ivl_27", 0 0, L_0000022026360810;  1 drivers
v000002202632a880_0 .net *"_ivl_28", 0 0, L_0000022026368ba0;  1 drivers
v000002202632b6e0_0 .net *"_ivl_33", 0 0, L_0000022026360a90;  1 drivers
v000002202632af60_0 .net *"_ivl_37", 0 0, L_0000022026361cb0;  1 drivers
v000002202632b460_0 .net *"_ivl_40", 31 0, L_0000022026368c10;  1 drivers
v000002202632aba0_0 .net *"_ivl_42", 31 0, L_00000220263685f0;  1 drivers
v000002202632b3c0_0 .net *"_ivl_44", 31 0, L_0000022026368c80;  1 drivers
v000002202632b820_0 .net *"_ivl_46", 31 0, L_0000022026368d60;  1 drivers
v000002202632b780_0 .net *"_ivl_48", 31 0, L_0000022026369000;  1 drivers
v000002202632b000_0 .net *"_ivl_50", 31 0, L_0000022026369310;  1 drivers
v000002202632b0a0_0 .net *"_ivl_7", 0 0, L_000002202635fa50;  1 drivers
v000002202632a920_0 .net *"_ivl_8", 0 0, L_0000022026368f20;  1 drivers
v000002202632b140_0 .net "ina", 31 0, v000002202632f860_0;  alias, 1 drivers
v000002202632a9c0_0 .net "inb", 31 0, L_000002202637d0d0;  alias, 1 drivers
v000002202632a1a0_0 .net "inc", 31 0, v0000022026321600_0;  alias, 1 drivers
v000002202632a6a0_0 .net "ind", 31 0, L_000002202635f870;  alias, 1 drivers
v000002202632b640_0 .net "out", 31 0, L_0000022026369230;  alias, 1 drivers
v000002202632a380_0 .net "s0", 31 0, L_0000022026368040;  1 drivers
v000002202632b320_0 .net "s1", 31 0, L_00000220263676a0;  1 drivers
v000002202632ace0_0 .net "s2", 31 0, L_0000022026368350;  1 drivers
v000002202632a240_0 .net "s3", 31 0, L_0000022026368510;  1 drivers
v000002202632aa60_0 .net "sel", 1 0, L_0000022026363e70;  alias, 1 drivers
L_00000220263618f0 .part L_0000022026363e70, 1, 1;
LS_0000022026361ad0_0_0 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_4 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_8 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_12 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_16 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_20 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_24 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_0_28 .concat [ 1 1 1 1], L_00000220263682e0, L_00000220263682e0, L_00000220263682e0, L_00000220263682e0;
LS_0000022026361ad0_1_0 .concat [ 4 4 4 4], LS_0000022026361ad0_0_0, LS_0000022026361ad0_0_4, LS_0000022026361ad0_0_8, LS_0000022026361ad0_0_12;
LS_0000022026361ad0_1_4 .concat [ 4 4 4 4], LS_0000022026361ad0_0_16, LS_0000022026361ad0_0_20, LS_0000022026361ad0_0_24, LS_0000022026361ad0_0_28;
L_0000022026361ad0 .concat [ 16 16 0 0], LS_0000022026361ad0_1_0, LS_0000022026361ad0_1_4;
L_000002202635fa50 .part L_0000022026363e70, 0, 1;
LS_000002202635fcd0_0_0 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_4 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_8 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_12 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_16 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_20 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_24 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_0_28 .concat [ 1 1 1 1], L_0000022026368f20, L_0000022026368f20, L_0000022026368f20, L_0000022026368f20;
LS_000002202635fcd0_1_0 .concat [ 4 4 4 4], LS_000002202635fcd0_0_0, LS_000002202635fcd0_0_4, LS_000002202635fcd0_0_8, LS_000002202635fcd0_0_12;
LS_000002202635fcd0_1_4 .concat [ 4 4 4 4], LS_000002202635fcd0_0_16, LS_000002202635fcd0_0_20, LS_000002202635fcd0_0_24, LS_000002202635fcd0_0_28;
L_000002202635fcd0 .concat [ 16 16 0 0], LS_000002202635fcd0_1_0, LS_000002202635fcd0_1_4;
L_0000022026360e50 .part L_0000022026363e70, 1, 1;
LS_00000220263606d0_0_0 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_4 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_8 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_12 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_16 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_20 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_24 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_0_28 .concat [ 1 1 1 1], L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0, L_0000022026368ac0;
LS_00000220263606d0_1_0 .concat [ 4 4 4 4], LS_00000220263606d0_0_0, LS_00000220263606d0_0_4, LS_00000220263606d0_0_8, LS_00000220263606d0_0_12;
LS_00000220263606d0_1_4 .concat [ 4 4 4 4], LS_00000220263606d0_0_16, LS_00000220263606d0_0_20, LS_00000220263606d0_0_24, LS_00000220263606d0_0_28;
L_00000220263606d0 .concat [ 16 16 0 0], LS_00000220263606d0_1_0, LS_00000220263606d0_1_4;
L_0000022026360f90 .part L_0000022026363e70, 0, 1;
LS_000002202635fd70_0_0 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_4 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_8 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_12 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_16 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_20 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_24 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_0_28 .concat [ 1 1 1 1], L_0000022026360f90, L_0000022026360f90, L_0000022026360f90, L_0000022026360f90;
LS_000002202635fd70_1_0 .concat [ 4 4 4 4], LS_000002202635fd70_0_0, LS_000002202635fd70_0_4, LS_000002202635fd70_0_8, LS_000002202635fd70_0_12;
LS_000002202635fd70_1_4 .concat [ 4 4 4 4], LS_000002202635fd70_0_16, LS_000002202635fd70_0_20, LS_000002202635fd70_0_24, LS_000002202635fd70_0_28;
L_000002202635fd70 .concat [ 16 16 0 0], LS_000002202635fd70_1_0, LS_000002202635fd70_1_4;
L_0000022026361c10 .part L_0000022026363e70, 1, 1;
LS_0000022026360db0_0_0 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_4 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_8 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_12 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_16 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_20 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_24 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_0_28 .concat [ 1 1 1 1], L_0000022026361c10, L_0000022026361c10, L_0000022026361c10, L_0000022026361c10;
LS_0000022026360db0_1_0 .concat [ 4 4 4 4], LS_0000022026360db0_0_0, LS_0000022026360db0_0_4, LS_0000022026360db0_0_8, LS_0000022026360db0_0_12;
LS_0000022026360db0_1_4 .concat [ 4 4 4 4], LS_0000022026360db0_0_16, LS_0000022026360db0_0_20, LS_0000022026360db0_0_24, LS_0000022026360db0_0_28;
L_0000022026360db0 .concat [ 16 16 0 0], LS_0000022026360db0_1_0, LS_0000022026360db0_1_4;
L_0000022026360810 .part L_0000022026363e70, 0, 1;
LS_0000022026361b70_0_0 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_4 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_8 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_12 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_16 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_20 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_24 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_0_28 .concat [ 1 1 1 1], L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0, L_0000022026368ba0;
LS_0000022026361b70_1_0 .concat [ 4 4 4 4], LS_0000022026361b70_0_0, LS_0000022026361b70_0_4, LS_0000022026361b70_0_8, LS_0000022026361b70_0_12;
LS_0000022026361b70_1_4 .concat [ 4 4 4 4], LS_0000022026361b70_0_16, LS_0000022026361b70_0_20, LS_0000022026361b70_0_24, LS_0000022026361b70_0_28;
L_0000022026361b70 .concat [ 16 16 0 0], LS_0000022026361b70_1_0, LS_0000022026361b70_1_4;
L_0000022026360a90 .part L_0000022026363e70, 1, 1;
LS_0000022026361530_0_0 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_4 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_8 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_12 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_16 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_20 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_24 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_0_28 .concat [ 1 1 1 1], L_0000022026360a90, L_0000022026360a90, L_0000022026360a90, L_0000022026360a90;
LS_0000022026361530_1_0 .concat [ 4 4 4 4], LS_0000022026361530_0_0, LS_0000022026361530_0_4, LS_0000022026361530_0_8, LS_0000022026361530_0_12;
LS_0000022026361530_1_4 .concat [ 4 4 4 4], LS_0000022026361530_0_16, LS_0000022026361530_0_20, LS_0000022026361530_0_24, LS_0000022026361530_0_28;
L_0000022026361530 .concat [ 16 16 0 0], LS_0000022026361530_1_0, LS_0000022026361530_1_4;
L_0000022026361cb0 .part L_0000022026363e70, 0, 1;
LS_000002202635f550_0_0 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_4 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_8 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_12 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_16 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_20 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_24 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_0_28 .concat [ 1 1 1 1], L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0, L_0000022026361cb0;
LS_000002202635f550_1_0 .concat [ 4 4 4 4], LS_000002202635f550_0_0, LS_000002202635f550_0_4, LS_000002202635f550_0_8, LS_000002202635f550_0_12;
LS_000002202635f550_1_4 .concat [ 4 4 4 4], LS_000002202635f550_0_16, LS_000002202635f550_0_20, LS_000002202635f550_0_24, LS_000002202635f550_0_28;
L_000002202635f550 .concat [ 16 16 0 0], LS_000002202635f550_1_0, LS_000002202635f550_1_4;
S_0000022026120940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002202612da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022026368040 .functor AND 32, L_0000022026361ad0, L_000002202635fcd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026324ad0_0 .net "in1", 31 0, L_0000022026361ad0;  1 drivers
v0000022026324df0_0 .net "in2", 31 0, L_000002202635fcd0;  1 drivers
v0000022026325750_0 .net "out", 31 0, L_0000022026368040;  alias, 1 drivers
S_0000022026120ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002202612da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000220263676a0 .functor AND 32, L_00000220263606d0, L_000002202635fd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000220263257f0_0 .net "in1", 31 0, L_00000220263606d0;  1 drivers
v0000022026324990_0 .net "in2", 31 0, L_000002202635fd70;  1 drivers
v0000022026325890_0 .net "out", 31 0, L_00000220263676a0;  alias, 1 drivers
S_00000220260cc4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002202612da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022026368350 .functor AND 32, L_0000022026360db0, L_0000022026361b70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026324490_0 .net "in1", 31 0, L_0000022026360db0;  1 drivers
v0000022026324850_0 .net "in2", 31 0, L_0000022026361b70;  1 drivers
v0000022026324f30_0 .net "out", 31 0, L_0000022026368350;  alias, 1 drivers
S_0000022026327790 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002202612da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022026368510 .functor AND 32, L_0000022026361530, L_000002202635f550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026324b70_0 .net "in1", 31 0, L_0000022026361530;  1 drivers
v0000022026324530_0 .net "in2", 31 0, L_000002202635f550;  1 drivers
v0000022026324fd0_0 .net "out", 31 0, L_0000022026368510;  alias, 1 drivers
S_00000220263272e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002202612d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000220262ba810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022026369380 .functor NOT 1, L_0000022026360c70, C4<0>, C4<0>, C4<0>;
L_00000220263693f0 .functor NOT 1, L_000002202635f730, C4<0>, C4<0>, C4<0>;
L_00000220263692a0 .functor NOT 1, L_0000022026360ef0, C4<0>, C4<0>, C4<0>;
L_00000220262a1da0 .functor NOT 1, L_0000022026361490, C4<0>, C4<0>, C4<0>;
L_000002202637bbd0 .functor AND 32, L_0000022026369460, v000002202632e460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637be70 .functor AND 32, L_0000022026369150, L_000002202637d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637bd20 .functor OR 32, L_000002202637bbd0, L_000002202637be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002202637cce0 .functor AND 32, L_00000220263691c0, v0000022026321600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637bd90 .functor OR 32, L_000002202637bd20, L_000002202637cce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002202637c340 .functor AND 32, L_000002202637cc70, L_000002202635f870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637ba80 .functor OR 32, L_000002202637bd90, L_000002202637c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002202632ae20_0 .net *"_ivl_1", 0 0, L_0000022026360c70;  1 drivers
v000002202632aec0_0 .net *"_ivl_13", 0 0, L_0000022026360ef0;  1 drivers
v0000022026328620_0 .net *"_ivl_14", 0 0, L_00000220263692a0;  1 drivers
v00000220263279a0_0 .net *"_ivl_19", 0 0, L_00000220263608b0;  1 drivers
v0000022026328bc0_0 .net *"_ivl_2", 0 0, L_0000022026369380;  1 drivers
v0000022026329b60_0 .net *"_ivl_23", 0 0, L_000002202635feb0;  1 drivers
v0000022026328c60_0 .net *"_ivl_27", 0 0, L_0000022026361490;  1 drivers
v0000022026329340_0 .net *"_ivl_28", 0 0, L_00000220262a1da0;  1 drivers
v0000022026328260_0 .net *"_ivl_33", 0 0, L_000002202635f910;  1 drivers
v00000220263286c0_0 .net *"_ivl_37", 0 0, L_0000022026360770;  1 drivers
v000002202632a100_0 .net *"_ivl_40", 31 0, L_000002202637bbd0;  1 drivers
v0000022026327d60_0 .net *"_ivl_42", 31 0, L_000002202637be70;  1 drivers
v0000022026328120_0 .net *"_ivl_44", 31 0, L_000002202637bd20;  1 drivers
v00000220263292a0_0 .net *"_ivl_46", 31 0, L_000002202637cce0;  1 drivers
v0000022026328760_0 .net *"_ivl_48", 31 0, L_000002202637bd90;  1 drivers
v0000022026328d00_0 .net *"_ivl_50", 31 0, L_000002202637c340;  1 drivers
v0000022026329d40_0 .net *"_ivl_7", 0 0, L_000002202635f730;  1 drivers
v00000220263293e0_0 .net *"_ivl_8", 0 0, L_00000220263693f0;  1 drivers
v0000022026329200_0 .net "ina", 31 0, v000002202632e460_0;  alias, 1 drivers
v00000220263281c0_0 .net "inb", 31 0, L_000002202637d0d0;  alias, 1 drivers
v0000022026327e00_0 .net "inc", 31 0, v0000022026321600_0;  alias, 1 drivers
v0000022026328800_0 .net "ind", 31 0, L_000002202635f870;  alias, 1 drivers
v00000220263295c0_0 .net "out", 31 0, L_000002202637ba80;  alias, 1 drivers
v0000022026327c20_0 .net "s0", 31 0, L_0000022026369460;  1 drivers
v0000022026328940_0 .net "s1", 31 0, L_0000022026369150;  1 drivers
v0000022026328f80_0 .net "s2", 31 0, L_00000220263691c0;  1 drivers
v0000022026328da0_0 .net "s3", 31 0, L_000002202637cc70;  1 drivers
v00000220263284e0_0 .net "sel", 1 0, L_0000022026366670;  alias, 1 drivers
L_0000022026360c70 .part L_0000022026366670, 1, 1;
LS_0000022026360630_0_0 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_4 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_8 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_12 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_16 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_20 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_24 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_0_28 .concat [ 1 1 1 1], L_0000022026369380, L_0000022026369380, L_0000022026369380, L_0000022026369380;
LS_0000022026360630_1_0 .concat [ 4 4 4 4], LS_0000022026360630_0_0, LS_0000022026360630_0_4, LS_0000022026360630_0_8, LS_0000022026360630_0_12;
LS_0000022026360630_1_4 .concat [ 4 4 4 4], LS_0000022026360630_0_16, LS_0000022026360630_0_20, LS_0000022026360630_0_24, LS_0000022026360630_0_28;
L_0000022026360630 .concat [ 16 16 0 0], LS_0000022026360630_1_0, LS_0000022026360630_1_4;
L_000002202635f730 .part L_0000022026366670, 0, 1;
LS_000002202635f5f0_0_0 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_4 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_8 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_12 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_16 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_20 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_24 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_0_28 .concat [ 1 1 1 1], L_00000220263693f0, L_00000220263693f0, L_00000220263693f0, L_00000220263693f0;
LS_000002202635f5f0_1_0 .concat [ 4 4 4 4], LS_000002202635f5f0_0_0, LS_000002202635f5f0_0_4, LS_000002202635f5f0_0_8, LS_000002202635f5f0_0_12;
LS_000002202635f5f0_1_4 .concat [ 4 4 4 4], LS_000002202635f5f0_0_16, LS_000002202635f5f0_0_20, LS_000002202635f5f0_0_24, LS_000002202635f5f0_0_28;
L_000002202635f5f0 .concat [ 16 16 0 0], LS_000002202635f5f0_1_0, LS_000002202635f5f0_1_4;
L_0000022026360ef0 .part L_0000022026366670, 1, 1;
LS_000002202635fe10_0_0 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_4 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_8 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_12 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_16 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_20 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_24 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_0_28 .concat [ 1 1 1 1], L_00000220263692a0, L_00000220263692a0, L_00000220263692a0, L_00000220263692a0;
LS_000002202635fe10_1_0 .concat [ 4 4 4 4], LS_000002202635fe10_0_0, LS_000002202635fe10_0_4, LS_000002202635fe10_0_8, LS_000002202635fe10_0_12;
LS_000002202635fe10_1_4 .concat [ 4 4 4 4], LS_000002202635fe10_0_16, LS_000002202635fe10_0_20, LS_000002202635fe10_0_24, LS_000002202635fe10_0_28;
L_000002202635fe10 .concat [ 16 16 0 0], LS_000002202635fe10_1_0, LS_000002202635fe10_1_4;
L_00000220263608b0 .part L_0000022026366670, 0, 1;
LS_000002202635fb90_0_0 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_4 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_8 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_12 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_16 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_20 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_24 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_0_28 .concat [ 1 1 1 1], L_00000220263608b0, L_00000220263608b0, L_00000220263608b0, L_00000220263608b0;
LS_000002202635fb90_1_0 .concat [ 4 4 4 4], LS_000002202635fb90_0_0, LS_000002202635fb90_0_4, LS_000002202635fb90_0_8, LS_000002202635fb90_0_12;
LS_000002202635fb90_1_4 .concat [ 4 4 4 4], LS_000002202635fb90_0_16, LS_000002202635fb90_0_20, LS_000002202635fb90_0_24, LS_000002202635fb90_0_28;
L_000002202635fb90 .concat [ 16 16 0 0], LS_000002202635fb90_1_0, LS_000002202635fb90_1_4;
L_000002202635feb0 .part L_0000022026366670, 1, 1;
LS_0000022026361030_0_0 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_4 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_8 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_12 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_16 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_20 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_24 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_0_28 .concat [ 1 1 1 1], L_000002202635feb0, L_000002202635feb0, L_000002202635feb0, L_000002202635feb0;
LS_0000022026361030_1_0 .concat [ 4 4 4 4], LS_0000022026361030_0_0, LS_0000022026361030_0_4, LS_0000022026361030_0_8, LS_0000022026361030_0_12;
LS_0000022026361030_1_4 .concat [ 4 4 4 4], LS_0000022026361030_0_16, LS_0000022026361030_0_20, LS_0000022026361030_0_24, LS_0000022026361030_0_28;
L_0000022026361030 .concat [ 16 16 0 0], LS_0000022026361030_1_0, LS_0000022026361030_1_4;
L_0000022026361490 .part L_0000022026366670, 0, 1;
LS_0000022026360450_0_0 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_4 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_8 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_12 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_16 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_20 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_24 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_0_28 .concat [ 1 1 1 1], L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0, L_00000220262a1da0;
LS_0000022026360450_1_0 .concat [ 4 4 4 4], LS_0000022026360450_0_0, LS_0000022026360450_0_4, LS_0000022026360450_0_8, LS_0000022026360450_0_12;
LS_0000022026360450_1_4 .concat [ 4 4 4 4], LS_0000022026360450_0_16, LS_0000022026360450_0_20, LS_0000022026360450_0_24, LS_0000022026360450_0_28;
L_0000022026360450 .concat [ 16 16 0 0], LS_0000022026360450_1_0, LS_0000022026360450_1_4;
L_000002202635f910 .part L_0000022026366670, 1, 1;
LS_0000022026360090_0_0 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_4 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_8 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_12 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_16 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_20 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_24 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_0_28 .concat [ 1 1 1 1], L_000002202635f910, L_000002202635f910, L_000002202635f910, L_000002202635f910;
LS_0000022026360090_1_0 .concat [ 4 4 4 4], LS_0000022026360090_0_0, LS_0000022026360090_0_4, LS_0000022026360090_0_8, LS_0000022026360090_0_12;
LS_0000022026360090_1_4 .concat [ 4 4 4 4], LS_0000022026360090_0_16, LS_0000022026360090_0_20, LS_0000022026360090_0_24, LS_0000022026360090_0_28;
L_0000022026360090 .concat [ 16 16 0 0], LS_0000022026360090_1_0, LS_0000022026360090_1_4;
L_0000022026360770 .part L_0000022026366670, 0, 1;
LS_00000220263615d0_0_0 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_4 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_8 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_12 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_16 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_20 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_24 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_0_28 .concat [ 1 1 1 1], L_0000022026360770, L_0000022026360770, L_0000022026360770, L_0000022026360770;
LS_00000220263615d0_1_0 .concat [ 4 4 4 4], LS_00000220263615d0_0_0, LS_00000220263615d0_0_4, LS_00000220263615d0_0_8, LS_00000220263615d0_0_12;
LS_00000220263615d0_1_4 .concat [ 4 4 4 4], LS_00000220263615d0_0_16, LS_00000220263615d0_0_20, LS_00000220263615d0_0_24, LS_00000220263615d0_0_28;
L_00000220263615d0 .concat [ 16 16 0 0], LS_00000220263615d0_1_0, LS_00000220263615d0_1_4;
S_0000022026326980 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000220263272e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022026369460 .functor AND 32, L_0000022026360630, L_000002202635f5f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002202632ab00_0 .net "in1", 31 0, L_0000022026360630;  1 drivers
v000002202632a2e0_0 .net "in2", 31 0, L_000002202635f5f0;  1 drivers
v000002202632b1e0_0 .net "out", 31 0, L_0000022026369460;  alias, 1 drivers
S_0000022026327600 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000220263272e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022026369150 .functor AND 32, L_000002202635fe10, L_000002202635fb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002202632a420_0 .net "in1", 31 0, L_000002202635fe10;  1 drivers
v000002202632a4c0_0 .net "in2", 31 0, L_000002202635fb90;  1 drivers
v000002202632a7e0_0 .net "out", 31 0, L_0000022026369150;  alias, 1 drivers
S_0000022026326e30 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000220263272e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000220263691c0 .functor AND 32, L_0000022026361030, L_0000022026360450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002202632a560_0 .net "in1", 31 0, L_0000022026361030;  1 drivers
v000002202632b280_0 .net "in2", 31 0, L_0000022026360450;  1 drivers
v000002202632a600_0 .net "out", 31 0, L_00000220263691c0;  alias, 1 drivers
S_0000022026326ca0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000220263272e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002202637cc70 .functor AND 32, L_0000022026360090, L_00000220263615d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002202632a740_0 .net "in1", 31 0, L_0000022026360090;  1 drivers
v000002202632ac40_0 .net "in2", 31 0, L_00000220263615d0;  1 drivers
v000002202632ad80_0 .net "out", 31 0, L_000002202637cc70;  alias, 1 drivers
S_0000022026327150 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002202612d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000220262baf90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002202637c6c0 .functor NOT 1, L_0000022026360950, C4<0>, C4<0>, C4<0>;
L_000002202637cb90 .functor NOT 1, L_00000220263609f0, C4<0>, C4<0>, C4<0>;
L_000002202637bb60 .functor NOT 1, L_00000220263612b0, C4<0>, C4<0>, C4<0>;
L_000002202637c180 .functor NOT 1, L_00000220263617b0, C4<0>, C4<0>, C4<0>;
L_000002202637c500 .functor AND 32, L_000002202637ba10, v000002202632f180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637cf10 .functor AND 32, L_000002202637c110, L_000002202637d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637c3b0 .functor OR 32, L_000002202637c500, L_000002202637cf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002202637b930 .functor AND 32, L_000002202637bfc0, v0000022026321600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637b3f0 .functor OR 32, L_000002202637c3b0, L_000002202637b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002202637cd50 .functor AND 32, L_000002202637cf80, L_000002202635f870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637bc40 .functor OR 32, L_000002202637b3f0, L_000002202637cd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022026329ca0_0 .net *"_ivl_1", 0 0, L_0000022026360950;  1 drivers
v0000022026328a80_0 .net *"_ivl_13", 0 0, L_00000220263612b0;  1 drivers
v0000022026329fc0_0 .net *"_ivl_14", 0 0, L_000002202637bb60;  1 drivers
v0000022026329020_0 .net *"_ivl_19", 0 0, L_0000022026361670;  1 drivers
v0000022026328b20_0 .net *"_ivl_2", 0 0, L_000002202637c6c0;  1 drivers
v0000022026327ae0_0 .net *"_ivl_23", 0 0, L_00000220263601d0;  1 drivers
v0000022026328ee0_0 .net *"_ivl_27", 0 0, L_00000220263617b0;  1 drivers
v00000220263290c0_0 .net *"_ivl_28", 0 0, L_000002202637c180;  1 drivers
v0000022026329160_0 .net *"_ivl_33", 0 0, L_0000022026361210;  1 drivers
v0000022026329520_0 .net *"_ivl_37", 0 0, L_000002202635f7d0;  1 drivers
v0000022026328300_0 .net *"_ivl_40", 31 0, L_000002202637c500;  1 drivers
v0000022026329660_0 .net *"_ivl_42", 31 0, L_000002202637cf10;  1 drivers
v000002202632a060_0 .net *"_ivl_44", 31 0, L_000002202637c3b0;  1 drivers
v0000022026329700_0 .net *"_ivl_46", 31 0, L_000002202637b930;  1 drivers
v0000022026329980_0 .net *"_ivl_48", 31 0, L_000002202637b3f0;  1 drivers
v00000220263297a0_0 .net *"_ivl_50", 31 0, L_000002202637cd50;  1 drivers
v0000022026329a20_0 .net *"_ivl_7", 0 0, L_00000220263609f0;  1 drivers
v0000022026327f40_0 .net *"_ivl_8", 0 0, L_000002202637cb90;  1 drivers
v0000022026327fe0_0 .net "ina", 31 0, v000002202632f180_0;  alias, 1 drivers
v0000022026329ac0_0 .net "inb", 31 0, L_000002202637d0d0;  alias, 1 drivers
v0000022026329e80_0 .net "inc", 31 0, v0000022026321600_0;  alias, 1 drivers
v0000022026329c00_0 .net "ind", 31 0, L_000002202635f870;  alias, 1 drivers
v0000022026329de0_0 .net "out", 31 0, L_000002202637bc40;  alias, 1 drivers
v0000022026327b80_0 .net "s0", 31 0, L_000002202637ba10;  1 drivers
v0000022026328080_0 .net "s1", 31 0, L_000002202637c110;  1 drivers
v00000220263283a0_0 .net "s2", 31 0, L_000002202637bfc0;  1 drivers
v0000022026330120_0 .net "s3", 31 0, L_000002202637cf80;  1 drivers
v000002202632dec0_0 .net "sel", 1 0, L_0000022026365450;  alias, 1 drivers
L_0000022026360950 .part L_0000022026365450, 1, 1;
LS_0000022026360d10_0_0 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_4 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_8 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_12 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_16 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_20 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_24 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_0_28 .concat [ 1 1 1 1], L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0, L_000002202637c6c0;
LS_0000022026360d10_1_0 .concat [ 4 4 4 4], LS_0000022026360d10_0_0, LS_0000022026360d10_0_4, LS_0000022026360d10_0_8, LS_0000022026360d10_0_12;
LS_0000022026360d10_1_4 .concat [ 4 4 4 4], LS_0000022026360d10_0_16, LS_0000022026360d10_0_20, LS_0000022026360d10_0_24, LS_0000022026360d10_0_28;
L_0000022026360d10 .concat [ 16 16 0 0], LS_0000022026360d10_1_0, LS_0000022026360d10_1_4;
L_00000220263609f0 .part L_0000022026365450, 0, 1;
LS_000002202635f690_0_0 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_4 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_8 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_12 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_16 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_20 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_24 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_0_28 .concat [ 1 1 1 1], L_000002202637cb90, L_000002202637cb90, L_000002202637cb90, L_000002202637cb90;
LS_000002202635f690_1_0 .concat [ 4 4 4 4], LS_000002202635f690_0_0, LS_000002202635f690_0_4, LS_000002202635f690_0_8, LS_000002202635f690_0_12;
LS_000002202635f690_1_4 .concat [ 4 4 4 4], LS_000002202635f690_0_16, LS_000002202635f690_0_20, LS_000002202635f690_0_24, LS_000002202635f690_0_28;
L_000002202635f690 .concat [ 16 16 0 0], LS_000002202635f690_1_0, LS_000002202635f690_1_4;
L_00000220263612b0 .part L_0000022026365450, 1, 1;
LS_0000022026360b30_0_0 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_4 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_8 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_12 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_16 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_20 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_24 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_0_28 .concat [ 1 1 1 1], L_000002202637bb60, L_000002202637bb60, L_000002202637bb60, L_000002202637bb60;
LS_0000022026360b30_1_0 .concat [ 4 4 4 4], LS_0000022026360b30_0_0, LS_0000022026360b30_0_4, LS_0000022026360b30_0_8, LS_0000022026360b30_0_12;
LS_0000022026360b30_1_4 .concat [ 4 4 4 4], LS_0000022026360b30_0_16, LS_0000022026360b30_0_20, LS_0000022026360b30_0_24, LS_0000022026360b30_0_28;
L_0000022026360b30 .concat [ 16 16 0 0], LS_0000022026360b30_1_0, LS_0000022026360b30_1_4;
L_0000022026361670 .part L_0000022026365450, 0, 1;
LS_00000220263610d0_0_0 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_4 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_8 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_12 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_16 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_20 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_24 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_0_28 .concat [ 1 1 1 1], L_0000022026361670, L_0000022026361670, L_0000022026361670, L_0000022026361670;
LS_00000220263610d0_1_0 .concat [ 4 4 4 4], LS_00000220263610d0_0_0, LS_00000220263610d0_0_4, LS_00000220263610d0_0_8, LS_00000220263610d0_0_12;
LS_00000220263610d0_1_4 .concat [ 4 4 4 4], LS_00000220263610d0_0_16, LS_00000220263610d0_0_20, LS_00000220263610d0_0_24, LS_00000220263610d0_0_28;
L_00000220263610d0 .concat [ 16 16 0 0], LS_00000220263610d0_1_0, LS_00000220263610d0_1_4;
L_00000220263601d0 .part L_0000022026365450, 1, 1;
LS_0000022026361710_0_0 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_4 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_8 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_12 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_16 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_20 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_24 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_0_28 .concat [ 1 1 1 1], L_00000220263601d0, L_00000220263601d0, L_00000220263601d0, L_00000220263601d0;
LS_0000022026361710_1_0 .concat [ 4 4 4 4], LS_0000022026361710_0_0, LS_0000022026361710_0_4, LS_0000022026361710_0_8, LS_0000022026361710_0_12;
LS_0000022026361710_1_4 .concat [ 4 4 4 4], LS_0000022026361710_0_16, LS_0000022026361710_0_20, LS_0000022026361710_0_24, LS_0000022026361710_0_28;
L_0000022026361710 .concat [ 16 16 0 0], LS_0000022026361710_1_0, LS_0000022026361710_1_4;
L_00000220263617b0 .part L_0000022026365450, 0, 1;
LS_0000022026361170_0_0 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_4 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_8 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_12 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_16 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_20 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_24 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_0_28 .concat [ 1 1 1 1], L_000002202637c180, L_000002202637c180, L_000002202637c180, L_000002202637c180;
LS_0000022026361170_1_0 .concat [ 4 4 4 4], LS_0000022026361170_0_0, LS_0000022026361170_0_4, LS_0000022026361170_0_8, LS_0000022026361170_0_12;
LS_0000022026361170_1_4 .concat [ 4 4 4 4], LS_0000022026361170_0_16, LS_0000022026361170_0_20, LS_0000022026361170_0_24, LS_0000022026361170_0_28;
L_0000022026361170 .concat [ 16 16 0 0], LS_0000022026361170_1_0, LS_0000022026361170_1_4;
L_0000022026361210 .part L_0000022026365450, 1, 1;
LS_0000022026361990_0_0 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_4 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_8 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_12 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_16 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_20 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_24 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_0_28 .concat [ 1 1 1 1], L_0000022026361210, L_0000022026361210, L_0000022026361210, L_0000022026361210;
LS_0000022026361990_1_0 .concat [ 4 4 4 4], LS_0000022026361990_0_0, LS_0000022026361990_0_4, LS_0000022026361990_0_8, LS_0000022026361990_0_12;
LS_0000022026361990_1_4 .concat [ 4 4 4 4], LS_0000022026361990_0_16, LS_0000022026361990_0_20, LS_0000022026361990_0_24, LS_0000022026361990_0_28;
L_0000022026361990 .concat [ 16 16 0 0], LS_0000022026361990_1_0, LS_0000022026361990_1_4;
L_000002202635f7d0 .part L_0000022026365450, 0, 1;
LS_0000022026361850_0_0 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_4 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_8 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_12 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_16 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_20 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_24 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_0_28 .concat [ 1 1 1 1], L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0, L_000002202635f7d0;
LS_0000022026361850_1_0 .concat [ 4 4 4 4], LS_0000022026361850_0_0, LS_0000022026361850_0_4, LS_0000022026361850_0_8, LS_0000022026361850_0_12;
LS_0000022026361850_1_4 .concat [ 4 4 4 4], LS_0000022026361850_0_16, LS_0000022026361850_0_20, LS_0000022026361850_0_24, LS_0000022026361850_0_28;
L_0000022026361850 .concat [ 16 16 0 0], LS_0000022026361850_1_0, LS_0000022026361850_1_4;
S_0000022026327470 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022026327150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002202637ba10 .functor AND 32, L_0000022026360d10, L_000002202635f690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026328580_0 .net "in1", 31 0, L_0000022026360d10;  1 drivers
v0000022026327a40_0 .net "in2", 31 0, L_000002202635f690;  1 drivers
v00000220263288a0_0 .net "out", 31 0, L_000002202637ba10;  alias, 1 drivers
S_0000022026326b10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022026327150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002202637c110 .functor AND 32, L_0000022026360b30, L_00000220263610d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026328e40_0 .net "in1", 31 0, L_0000022026360b30;  1 drivers
v0000022026327ea0_0 .net "in2", 31 0, L_00000220263610d0;  1 drivers
v0000022026329f20_0 .net "out", 31 0, L_000002202637c110;  alias, 1 drivers
S_0000022026326fc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022026327150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002202637bfc0 .functor AND 32, L_0000022026361710, L_0000022026361170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000220263289e0_0 .net "in1", 31 0, L_0000022026361710;  1 drivers
v0000022026327cc0_0 .net "in2", 31 0, L_0000022026361170;  1 drivers
v00000220263298e0_0 .net "out", 31 0, L_000002202637bfc0;  alias, 1 drivers
S_000002202632cc60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022026327150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002202637cf80 .functor AND 32, L_0000022026361990, L_0000022026361850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022026328440_0 .net "in1", 31 0, L_0000022026361990;  1 drivers
v0000022026329480_0 .net "in2", 31 0, L_0000022026361850;  1 drivers
v0000022026329840_0 .net "out", 31 0, L_000002202637cf80;  alias, 1 drivers
S_000002202632cad0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000022026331970 .param/l "add" 0 9 6, C4<000000100000>;
P_00000220263319a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000220263319e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022026331a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026331a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022026331a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022026331ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022026331af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022026331b30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022026331b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022026331ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022026331bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022026331c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022026331c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022026331c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022026331cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022026331cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022026331d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022026331d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022026331d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022026331dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022026331e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022026331e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022026331e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022026331eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002202632d9c0_0 .var "EX1_PC", 31 0;
v000002202632e500_0 .var "EX1_PFC", 31 0;
v000002202632e460_0 .var "EX1_forward_to_B", 31 0;
v000002202632e1e0_0 .var "EX1_is_beq", 0 0;
v000002202632ffe0_0 .var "EX1_is_bne", 0 0;
v000002202632e780_0 .var "EX1_is_jal", 0 0;
v000002202632e820_0 .var "EX1_is_jr", 0 0;
v000002202632df60_0 .var "EX1_is_oper2_immed", 0 0;
v000002202632dce0_0 .var "EX1_memread", 0 0;
v000002202632e960_0 .var "EX1_memwrite", 0 0;
v000002202632fae0_0 .var "EX1_opcode", 11 0;
v000002202632dd80_0 .var "EX1_predicted", 0 0;
v000002202632e8c0_0 .var "EX1_rd_ind", 4 0;
v000002202632f400_0 .var "EX1_rd_indzero", 0 0;
v000002202632f680_0 .var "EX1_regwrite", 0 0;
v000002202632f860_0 .var "EX1_rs1", 31 0;
v000002202632e5a0_0 .var "EX1_rs1_ind", 4 0;
v000002202632f180_0 .var "EX1_rs2", 31 0;
v000002202632ea00_0 .var "EX1_rs2_ind", 4 0;
v000002202632f4a0_0 .net "FLUSH", 0 0, v0000022026338970_0;  alias, 1 drivers
v000002202632db00_0 .net "ID_PC", 31 0, v0000022026335310_0;  alias, 1 drivers
v000002202632da60_0 .net "ID_PFC_to_EX", 31 0, L_0000022026364f50;  alias, 1 drivers
v000002202632ebe0_0 .net "ID_forward_to_B", 31 0, L_00000220263656d0;  alias, 1 drivers
v000002202632ec80_0 .net "ID_is_beq", 0 0, L_00000220263645f0;  alias, 1 drivers
v000002202632fb80_0 .net "ID_is_bne", 0 0, L_0000022026364690;  alias, 1 drivers
v000002202632de20_0 .net "ID_is_jal", 0 0, L_0000022026367110;  alias, 1 drivers
v0000022026330080_0 .net "ID_is_jr", 0 0, L_0000022026364910;  alias, 1 drivers
v000002202632ed20_0 .net "ID_is_oper2_immed", 0 0, L_0000022026368270;  alias, 1 drivers
v000002202632f720_0 .net "ID_memread", 0 0, L_0000022026366df0;  alias, 1 drivers
v000002202632e000_0 .net "ID_memwrite", 0 0, L_0000022026366e90;  alias, 1 drivers
v000002202632f7c0_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
v000002202632f540_0 .net "ID_predicted", 0 0, v0000022026338010_0;  alias, 1 drivers
v000002202632fc20_0 .net "ID_rd_ind", 4 0, v000002202634c1c0_0;  alias, 1 drivers
v000002202632fd60_0 .net "ID_rd_indzero", 0 0, L_0000022026367390;  1 drivers
v000002202632dba0_0 .net "ID_regwrite", 0 0, L_0000022026367070;  alias, 1 drivers
v000002202632fe00_0 .net "ID_rs1", 31 0, v00000220263331f0_0;  alias, 1 drivers
v000002202632f2c0_0 .net "ID_rs1_ind", 4 0, v000002202634ce40_0;  alias, 1 drivers
v000002202632e0a0_0 .net "ID_rs2", 31 0, v0000022026333330_0;  alias, 1 drivers
v000002202632e140_0 .net "ID_rs2_ind", 4 0, v000002202634c8a0_0;  alias, 1 drivers
v000002202632e280_0 .net "clk", 0 0, L_0000022026368970;  1 drivers
v000002202632e3c0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bb550 .event posedge, v0000022026320ca0_0, v000002202632e280_0;
S_000002202632be50 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000022026331ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022026331f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022026331f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022026331f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026331fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022026332008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022026332040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022026332078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000220263320b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000220263320e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022026332120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022026332158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022026332190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000220263321c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022026332200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022026332238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022026332270 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000220263322a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000220263322e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022026332318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022026332350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022026332388 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000220263323c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000220263323f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022026332430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002202632ee60_0 .net "EX1_ALU_OPER1", 31 0, L_0000022026369230;  alias, 1 drivers
v000002202632f220_0 .net "EX1_ALU_OPER2", 31 0, L_000002202637ba80;  alias, 1 drivers
v000002202632f5e0_0 .net "EX1_PC", 31 0, v000002202632d9c0_0;  alias, 1 drivers
v000002202632e320_0 .net "EX1_PFC_to_IF", 31 0, L_0000022026360bd0;  alias, 1 drivers
v000002202632fea0_0 .net "EX1_forward_to_B", 31 0, v000002202632e460_0;  alias, 1 drivers
v00000220263313e0_0 .net "EX1_is_beq", 0 0, v000002202632e1e0_0;  alias, 1 drivers
v0000022026330d00_0 .net "EX1_is_bne", 0 0, v000002202632ffe0_0;  alias, 1 drivers
v0000022026331020_0 .net "EX1_is_jal", 0 0, v000002202632e780_0;  alias, 1 drivers
v0000022026331200_0 .net "EX1_is_jr", 0 0, v000002202632e820_0;  alias, 1 drivers
v00000220263312a0_0 .net "EX1_is_oper2_immed", 0 0, v000002202632df60_0;  alias, 1 drivers
v0000022026330c60_0 .net "EX1_memread", 0 0, v000002202632dce0_0;  alias, 1 drivers
v00000220263304e0_0 .net "EX1_memwrite", 0 0, v000002202632e960_0;  alias, 1 drivers
v0000022026330580_0 .net "EX1_opcode", 11 0, v000002202632fae0_0;  alias, 1 drivers
v0000022026330940_0 .net "EX1_predicted", 0 0, v000002202632dd80_0;  alias, 1 drivers
v0000022026330440_0 .net "EX1_rd_ind", 4 0, v000002202632e8c0_0;  alias, 1 drivers
v0000022026330f80_0 .net "EX1_rd_indzero", 0 0, v000002202632f400_0;  alias, 1 drivers
v0000022026330300_0 .net "EX1_regwrite", 0 0, v000002202632f680_0;  alias, 1 drivers
v00000220263317a0_0 .net "EX1_rs1", 31 0, v000002202632f860_0;  alias, 1 drivers
v00000220263309e0_0 .net "EX1_rs1_ind", 4 0, v000002202632e5a0_0;  alias, 1 drivers
v0000022026330b20_0 .net "EX1_rs2_ind", 4 0, v000002202632ea00_0;  alias, 1 drivers
v00000220263308a0_0 .net "EX1_rs2_out", 31 0, L_000002202637bc40;  alias, 1 drivers
v0000022026330a80_0 .var "EX2_ALU_OPER1", 31 0;
v0000022026331840_0 .var "EX2_ALU_OPER2", 31 0;
v0000022026330620_0 .var "EX2_PC", 31 0;
v0000022026331340_0 .var "EX2_PFC_to_IF", 31 0;
v0000022026331480_0 .var "EX2_forward_to_B", 31 0;
v0000022026330da0_0 .var "EX2_is_beq", 0 0;
v0000022026331520_0 .var "EX2_is_bne", 0 0;
v0000022026330ee0_0 .var "EX2_is_jal", 0 0;
v00000220263306c0_0 .var "EX2_is_jr", 0 0;
v00000220263315c0_0 .var "EX2_is_oper2_immed", 0 0;
v0000022026331660_0 .var "EX2_memread", 0 0;
v00000220263310c0_0 .var "EX2_memwrite", 0 0;
v0000022026331700_0 .var "EX2_opcode", 11 0;
v0000022026330e40_0 .var "EX2_predicted", 0 0;
v0000022026330bc0_0 .var "EX2_rd_ind", 4 0;
v0000022026330800_0 .var "EX2_rd_indzero", 0 0;
v0000022026331160_0 .var "EX2_regwrite", 0 0;
v0000022026330760_0 .var "EX2_rs1", 31 0;
v00000220263301c0_0 .var "EX2_rs1_ind", 4 0;
v0000022026330260_0 .var "EX2_rs2_ind", 4 0;
v00000220263303a0_0 .var "EX2_rs2_out", 31 0;
v00000220263392d0_0 .net "FLUSH", 0 0, v0000022026338a10_0;  alias, 1 drivers
v0000022026338290_0 .net "clk", 0 0, L_000002202637cab0;  1 drivers
v0000022026337c50_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bb5d0 .event posedge, v0000022026320ca0_0, v0000022026338290_0;
S_000002202632c300 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002202633a480 .param/l "add" 0 9 6, C4<000000100000>;
P_000002202633a4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002202633a4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002202633a528 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002202633a560 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002202633a598 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002202633a5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002202633a608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002202633a640 .param/l "j" 0 9 19, C4<000010000000>;
P_000002202633a678 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002202633a6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002202633a6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002202633a720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002202633a758 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002202633a790 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002202633a7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002202633a800 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002202633a838 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002202633a870 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002202633a8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002202633a8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002202633a918 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002202633a950 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002202633a988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002202633a9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022026367e80 .functor OR 1, L_00000220263645f0, L_0000022026364690, C4<0>, C4<0>;
L_0000022026368660 .functor AND 1, L_0000022026367e80, L_0000022026367da0, C4<1>, C4<1>;
L_00000220263680b0 .functor OR 1, L_00000220263645f0, L_0000022026364690, C4<0>, C4<0>;
L_0000022026367be0 .functor AND 1, L_00000220263680b0, L_0000022026367da0, C4<1>, C4<1>;
L_0000022026367ef0 .functor OR 1, L_00000220263645f0, L_0000022026364690, C4<0>, C4<0>;
L_00000220263678d0 .functor AND 1, L_0000022026367ef0, v0000022026338010_0, C4<1>, C4<1>;
v0000022026337430_0 .net "EX1_memread", 0 0, v000002202632dce0_0;  alias, 1 drivers
v0000022026336df0_0 .net "EX1_opcode", 11 0, v000002202632fae0_0;  alias, 1 drivers
v0000022026336b70_0 .net "EX1_rd_ind", 4 0, v000002202632e8c0_0;  alias, 1 drivers
v0000022026336350_0 .net "EX1_rd_indzero", 0 0, v000002202632f400_0;  alias, 1 drivers
v0000022026335ef0_0 .net "EX2_memread", 0 0, v0000022026331660_0;  alias, 1 drivers
v00000220263363f0_0 .net "EX2_opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
v00000220263371b0_0 .net "EX2_rd_ind", 4 0, v0000022026330bc0_0;  alias, 1 drivers
v0000022026335810_0 .net "EX2_rd_indzero", 0 0, v0000022026330800_0;  alias, 1 drivers
v0000022026336530_0 .net "ID_EX1_flush", 0 0, v0000022026338970_0;  alias, 1 drivers
v0000022026336d50_0 .net "ID_EX2_flush", 0 0, v0000022026338a10_0;  alias, 1 drivers
v00000220263368f0_0 .net "ID_is_beq", 0 0, L_00000220263645f0;  alias, 1 drivers
v0000022026336490_0 .net "ID_is_bne", 0 0, L_0000022026364690;  alias, 1 drivers
v0000022026336c10_0 .net "ID_is_j", 0 0, L_0000022026366f30;  alias, 1 drivers
v0000022026335f90_0 .net "ID_is_jal", 0 0, L_0000022026367110;  alias, 1 drivers
v0000022026335bd0_0 .net "ID_is_jr", 0 0, L_0000022026364910;  alias, 1 drivers
v0000022026337250_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
v00000220263358b0_0 .net "ID_rs1_ind", 4 0, v000002202634ce40_0;  alias, 1 drivers
v0000022026335770_0 .net "ID_rs2_ind", 4 0, v000002202634c8a0_0;  alias, 1 drivers
v00000220263353b0_0 .net "IF_ID_flush", 0 0, v000002202633a090_0;  alias, 1 drivers
v00000220263354f0_0 .net "IF_ID_write", 0 0, v0000022026339cd0_0;  alias, 1 drivers
v00000220263372f0_0 .net "PC_src", 2 0, L_0000022026365a90;  alias, 1 drivers
v00000220263351d0_0 .net "PFC_to_EX", 31 0, L_0000022026364f50;  alias, 1 drivers
v0000022026337070_0 .net "PFC_to_IF", 31 0, L_0000022026364d70;  alias, 1 drivers
v0000022026335a90_0 .net "WB_rd_ind", 4 0, v00000220263485c0_0;  alias, 1 drivers
v0000022026335c70_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  alias, 1 drivers
v0000022026336e90_0 .net *"_ivl_11", 0 0, L_0000022026367be0;  1 drivers
v00000220263359f0_0 .net *"_ivl_13", 9 0, L_00000220263649b0;  1 drivers
v0000022026335b30_0 .net *"_ivl_15", 9 0, L_0000022026366170;  1 drivers
v0000022026336670_0 .net *"_ivl_16", 9 0, L_0000022026366530;  1 drivers
v0000022026336ad0_0 .net *"_ivl_19", 9 0, L_0000022026366a30;  1 drivers
v0000022026335450_0 .net *"_ivl_20", 9 0, L_00000220263660d0;  1 drivers
v0000022026336030_0 .net *"_ivl_25", 0 0, L_0000022026367ef0;  1 drivers
v00000220263362b0_0 .net *"_ivl_27", 0 0, L_00000220263678d0;  1 drivers
v00000220263367b0_0 .net *"_ivl_29", 9 0, L_0000022026365770;  1 drivers
v0000022026336170_0 .net *"_ivl_3", 0 0, L_0000022026367e80;  1 drivers
L_00000220263801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000220263365d0_0 .net/2u *"_ivl_30", 9 0, L_00000220263801f0;  1 drivers
v0000022026335590_0 .net *"_ivl_32", 9 0, L_00000220263658b0;  1 drivers
v0000022026336990_0 .net *"_ivl_35", 9 0, L_0000022026364550;  1 drivers
v0000022026334cd0_0 .net *"_ivl_37", 9 0, L_0000022026365310;  1 drivers
v0000022026336f30_0 .net *"_ivl_38", 9 0, L_0000022026366210;  1 drivers
v0000022026335d10_0 .net *"_ivl_40", 9 0, L_0000022026365090;  1 drivers
L_0000022026380238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000220263360d0_0 .net/2s *"_ivl_45", 21 0, L_0000022026380238;  1 drivers
L_0000022026380280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026335090_0 .net/2s *"_ivl_50", 21 0, L_0000022026380280;  1 drivers
v0000022026336cb0_0 .net *"_ivl_9", 0 0, L_00000220263680b0;  1 drivers
v0000022026337110_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026336fd0_0 .net "forward_to_B", 31 0, L_00000220263656d0;  alias, 1 drivers
v0000022026336a30_0 .net "imm", 31 0, v00000220263330b0_0;  1 drivers
v0000022026337390_0 .net "inst", 31 0, v0000022026335270_0;  alias, 1 drivers
v0000022026335db0_0 .net "is_branch_and_taken", 0 0, L_0000022026368660;  alias, 1 drivers
v0000022026336210_0 .net "is_oper2_immed", 0 0, L_0000022026368270;  alias, 1 drivers
v0000022026334d70_0 .net "mem_read", 0 0, L_0000022026366df0;  alias, 1 drivers
v0000022026336710_0 .net "mem_write", 0 0, L_0000022026366e90;  alias, 1 drivers
v0000022026334e10_0 .net "pc", 31 0, v0000022026335310_0;  alias, 1 drivers
v0000022026334eb0_0 .net "pc_write", 0 0, v0000022026339ff0_0;  alias, 1 drivers
v0000022026335950_0 .net "predicted", 0 0, L_0000022026367da0;  1 drivers
v0000022026336850_0 .net "predicted_to_EX", 0 0, v0000022026338010_0;  alias, 1 drivers
v0000022026335630_0 .net "reg_write", 0 0, L_0000022026367070;  alias, 1 drivers
v0000022026334f50_0 .net "reg_write_from_wb", 0 0, v00000220263482a0_0;  alias, 1 drivers
v0000022026335e50_0 .net "rs1", 31 0, v00000220263331f0_0;  alias, 1 drivers
v0000022026334ff0_0 .net "rs2", 31 0, v0000022026333330_0;  alias, 1 drivers
v0000022026335130_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
v00000220263356d0_0 .net "wr_reg_data", 31 0, L_000002202637d0d0;  alias, 1 drivers
L_00000220263656d0 .functor MUXZ 32, v0000022026333330_0, v00000220263330b0_0, L_0000022026368270, C4<>;
L_00000220263649b0 .part v0000022026335310_0, 0, 10;
L_0000022026366170 .part v0000022026335270_0, 0, 10;
L_0000022026366530 .arith/sum 10, L_00000220263649b0, L_0000022026366170;
L_0000022026366a30 .part v0000022026335270_0, 0, 10;
L_00000220263660d0 .functor MUXZ 10, L_0000022026366a30, L_0000022026366530, L_0000022026367be0, C4<>;
L_0000022026365770 .part v0000022026335310_0, 0, 10;
L_00000220263658b0 .arith/sum 10, L_0000022026365770, L_00000220263801f0;
L_0000022026364550 .part v0000022026335310_0, 0, 10;
L_0000022026365310 .part v0000022026335270_0, 0, 10;
L_0000022026366210 .arith/sum 10, L_0000022026364550, L_0000022026365310;
L_0000022026365090 .functor MUXZ 10, L_0000022026366210, L_00000220263658b0, L_00000220263678d0, C4<>;
L_0000022026364d70 .concat8 [ 10 22 0 0], L_00000220263660d0, L_0000022026380238;
L_0000022026364f50 .concat8 [ 10 22 0 0], L_0000022026365090, L_0000022026380280;
S_000002202632c170 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002202632c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002202633aa00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002202633aa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002202633aa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002202633aaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002202633aae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002202633ab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002202633ab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002202633ab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002202633abc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002202633abf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002202633ac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002202633ac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002202633aca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002202633acd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002202633ad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002202633ad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002202633ad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002202633adb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002202633adf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002202633ae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002202633ae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002202633ae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002202633aed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002202633af08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002202633af40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022026367860 .functor OR 1, L_0000022026367da0, L_0000022026364c30, C4<0>, C4<0>;
L_0000022026368f90 .functor OR 1, L_0000022026367860, L_0000022026365950, C4<0>, C4<0>;
v00000220263390f0_0 .net "EX1_opcode", 11 0, v000002202632fae0_0;  alias, 1 drivers
v00000220263395f0_0 .net "EX2_opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
v00000220263377f0_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
v00000220263380b0_0 .net "PC_src", 2 0, L_0000022026365a90;  alias, 1 drivers
v0000022026339190_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  alias, 1 drivers
L_00000220263803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000022026339410_0 .net/2u *"_ivl_0", 2 0, L_00000220263803e8;  1 drivers
v00000220263386f0_0 .net *"_ivl_10", 0 0, L_0000022026364af0;  1 drivers
L_0000022026380508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000022026337d90_0 .net/2u *"_ivl_12", 2 0, L_0000022026380508;  1 drivers
L_0000022026380550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022026338fb0_0 .net/2u *"_ivl_14", 11 0, L_0000022026380550;  1 drivers
v0000022026338f10_0 .net *"_ivl_16", 0 0, L_0000022026364c30;  1 drivers
v0000022026337610_0 .net *"_ivl_19", 0 0, L_0000022026367860;  1 drivers
L_0000022026380430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000022026337e30_0 .net/2u *"_ivl_2", 11 0, L_0000022026380430;  1 drivers
L_0000022026380598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022026339230_0 .net/2u *"_ivl_20", 11 0, L_0000022026380598;  1 drivers
v0000022026339c30_0 .net *"_ivl_22", 0 0, L_0000022026365950;  1 drivers
v00000220263376b0_0 .net *"_ivl_25", 0 0, L_0000022026368f90;  1 drivers
L_00000220263805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000220263381f0_0 .net/2u *"_ivl_26", 2 0, L_00000220263805e0;  1 drivers
L_0000022026380628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000022026339b90_0 .net/2u *"_ivl_28", 2 0, L_0000022026380628;  1 drivers
v00000220263394b0_0 .net *"_ivl_30", 2 0, L_0000022026365130;  1 drivers
v0000022026337570_0 .net *"_ivl_32", 2 0, L_00000220263653b0;  1 drivers
v0000022026338830_0 .net *"_ivl_34", 2 0, L_00000220263659f0;  1 drivers
v0000022026339690_0 .net *"_ivl_4", 0 0, L_0000022026365b30;  1 drivers
L_0000022026380478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000022026338470_0 .net/2u *"_ivl_6", 2 0, L_0000022026380478;  1 drivers
L_00000220263804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022026339af0_0 .net/2u *"_ivl_8", 11 0, L_00000220263804c0;  1 drivers
v0000022026338510_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026338e70_0 .net "predicted", 0 0, L_0000022026367da0;  alias, 1 drivers
v0000022026337ed0_0 .net "predicted_to_EX", 0 0, v0000022026338010_0;  alias, 1 drivers
v0000022026339050_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
v0000022026339730_0 .net "state", 1 0, v0000022026337cf0_0;  1 drivers
L_0000022026365b30 .cmp/eq 12, v000002202634d700_0, L_0000022026380430;
L_0000022026364af0 .cmp/eq 12, v000002202632fae0_0, L_00000220263804c0;
L_0000022026364c30 .cmp/eq 12, v000002202634d700_0, L_0000022026380550;
L_0000022026365950 .cmp/eq 12, v000002202634d700_0, L_0000022026380598;
L_0000022026365130 .functor MUXZ 3, L_0000022026380628, L_00000220263805e0, L_0000022026368f90, C4<>;
L_00000220263653b0 .functor MUXZ 3, L_0000022026365130, L_0000022026380508, L_0000022026364af0, C4<>;
L_00000220263659f0 .functor MUXZ 3, L_00000220263653b0, L_0000022026380478, L_0000022026365b30, C4<>;
L_0000022026365a90 .functor MUXZ 3, L_00000220263659f0, L_00000220263803e8, L_000002202637d060, C4<>;
S_000002202632c490 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002202632c170;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002202633af80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002202633afb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002202633aff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002202633b028 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002202633b060 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002202633b098 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002202633b0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002202633b108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002202633b140 .param/l "j" 0 9 19, C4<000010000000>;
P_000002202633b178 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002202633b1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002202633b1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002202633b220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002202633b258 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002202633b290 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002202633b2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002202633b300 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002202633b338 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002202633b370 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002202633b3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002202633b3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002202633b418 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002202633b450 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002202633b488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002202633b4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022026368a50 .functor OR 1, L_0000022026364730, L_0000022026366c10, C4<0>, C4<0>;
L_0000022026367f60 .functor OR 1, L_0000022026366350, L_0000022026364b90, C4<0>, C4<0>;
L_0000022026368200 .functor AND 1, L_0000022026368a50, L_0000022026367f60, C4<1>, C4<1>;
L_0000022026368430 .functor NOT 1, L_0000022026368200, C4<0>, C4<0>, C4<0>;
L_0000022026367cc0 .functor OR 1, v0000022026362430_0, L_0000022026368430, C4<0>, C4<0>;
L_0000022026367da0 .functor NOT 1, L_0000022026367cc0, C4<0>, C4<0>, C4<0>;
v0000022026339370_0 .net "EX_opcode", 11 0, v0000022026331700_0;  alias, 1 drivers
v0000022026337750_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
v00000220263374d0_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  alias, 1 drivers
L_00000220263802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000220263379d0_0 .net/2u *"_ivl_0", 11 0, L_00000220263802c8;  1 drivers
L_0000022026380358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022026339870_0 .net/2u *"_ivl_10", 1 0, L_0000022026380358;  1 drivers
v0000022026339910_0 .net *"_ivl_12", 0 0, L_0000022026366350;  1 drivers
L_00000220263803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000220263397d0_0 .net/2u *"_ivl_14", 1 0, L_00000220263803a0;  1 drivers
v0000022026338b50_0 .net *"_ivl_16", 0 0, L_0000022026364b90;  1 drivers
v00000220263399b0_0 .net *"_ivl_19", 0 0, L_0000022026367f60;  1 drivers
v0000022026338bf0_0 .net *"_ivl_2", 0 0, L_0000022026364730;  1 drivers
v0000022026337930_0 .net *"_ivl_21", 0 0, L_0000022026368200;  1 drivers
v0000022026339550_0 .net *"_ivl_22", 0 0, L_0000022026368430;  1 drivers
v0000022026338650_0 .net *"_ivl_25", 0 0, L_0000022026367cc0;  1 drivers
L_0000022026380310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022026338330_0 .net/2u *"_ivl_4", 11 0, L_0000022026380310;  1 drivers
v0000022026338790_0 .net *"_ivl_6", 0 0, L_0000022026366c10;  1 drivers
v00000220263383d0_0 .net *"_ivl_9", 0 0, L_0000022026368a50;  1 drivers
v0000022026339a50_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026338dd0_0 .net "predicted", 0 0, L_0000022026367da0;  alias, 1 drivers
v0000022026338010_0 .var "predicted_to_EX", 0 0;
v0000022026337bb0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
v0000022026337cf0_0 .var "state", 1 0;
E_00000220262bad90 .event posedge, v0000022026339a50_0, v0000022026320ca0_0;
L_0000022026364730 .cmp/eq 12, v000002202634d700_0, L_00000220263802c8;
L_0000022026366c10 .cmp/eq 12, v000002202634d700_0, L_0000022026380310;
L_0000022026366350 .cmp/eq 2, v0000022026337cf0_0, L_0000022026380358;
L_0000022026364b90 .cmp/eq 2, v0000022026337cf0_0, L_00000220263803a0;
S_000002202632bfe0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002202632c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002202633d510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002202633d548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002202633d580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002202633d5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002202633d5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002202633d628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002202633d660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002202633d698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002202633d6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002202633d708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002202633d740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002202633d778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002202633d7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002202633d7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002202633d820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002202633d858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002202633d890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002202633d8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002202633d900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002202633d938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002202633d970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002202633d9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002202633d9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002202633da18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002202633da50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022026337b10_0 .net "EX1_memread", 0 0, v000002202632dce0_0;  alias, 1 drivers
v00000220263388d0_0 .net "EX1_rd_ind", 4 0, v000002202632e8c0_0;  alias, 1 drivers
v0000022026338150_0 .net "EX1_rd_indzero", 0 0, v000002202632f400_0;  alias, 1 drivers
v00000220263385b0_0 .net "EX2_memread", 0 0, v0000022026331660_0;  alias, 1 drivers
v0000022026337a70_0 .net "EX2_rd_ind", 4 0, v0000022026330bc0_0;  alias, 1 drivers
v0000022026337890_0 .net "EX2_rd_indzero", 0 0, v0000022026330800_0;  alias, 1 drivers
v0000022026338970_0 .var "ID_EX1_flush", 0 0;
v0000022026338a10_0 .var "ID_EX2_flush", 0 0;
v0000022026338ab0_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
v0000022026338c90_0 .net "ID_rs1_ind", 4 0, v000002202634ce40_0;  alias, 1 drivers
v0000022026338d30_0 .net "ID_rs2_ind", 4 0, v000002202634c8a0_0;  alias, 1 drivers
v0000022026339cd0_0 .var "IF_ID_Write", 0 0;
v000002202633a090_0 .var "IF_ID_flush", 0 0;
v0000022026339ff0_0 .var "PC_Write", 0 0;
v000002202633a130_0 .net "Wrong_prediction", 0 0, L_000002202637d060;  alias, 1 drivers
E_00000220262bb610/0 .event anyedge, v0000022026325570_0, v000002202632dce0_0, v000002202632f400_0, v000002202632f2c0_0;
E_00000220262bb610/1 .event anyedge, v000002202632e8c0_0, v000002202632e140_0, v0000022026242bc0_0, v0000022026330800_0;
E_00000220262bb610/2 .event anyedge, v0000022026321a60_0, v000002202632f7c0_0;
E_00000220262bb610 .event/or E_00000220262bb610/0, E_00000220262bb610/1, E_00000220262bb610/2;
S_000002202632d750 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002202632c300;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002202633da90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002202633dac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002202633db00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002202633db38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002202633db70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002202633dba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002202633dbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002202633dc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002202633dc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002202633dc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002202633dcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002202633dcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002202633dd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002202633dd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002202633dda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002202633ddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002202633de10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002202633de48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002202633de80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002202633deb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002202633def0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002202633df28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002202633df60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002202633df98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002202633dfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022026368890 .functor OR 1, L_00000220263663f0, L_00000220263665d0, C4<0>, C4<0>;
L_0000022026367fd0 .functor OR 1, L_0000022026368890, L_00000220263647d0, C4<0>, C4<0>;
L_0000022026368120 .functor OR 1, L_0000022026367fd0, L_0000022026365db0, C4<0>, C4<0>;
L_0000022026367b00 .functor OR 1, L_0000022026368120, L_0000022026366850, C4<0>, C4<0>;
L_0000022026367940 .functor OR 1, L_0000022026367b00, L_00000220263668f0, C4<0>, C4<0>;
L_00000220263679b0 .functor OR 1, L_0000022026367940, L_0000022026366990, C4<0>, C4<0>;
L_0000022026367a20 .functor OR 1, L_00000220263679b0, L_0000022026366ad0, C4<0>, C4<0>;
L_0000022026368270 .functor OR 1, L_0000022026367a20, L_0000022026366cb0, C4<0>, C4<0>;
L_0000022026368eb0 .functor OR 1, L_0000022026366fd0, L_0000022026367430, C4<0>, C4<0>;
L_0000022026367e10 .functor OR 1, L_0000022026368eb0, L_00000220263671b0, C4<0>, C4<0>;
L_0000022026368900 .functor OR 1, L_0000022026367e10, L_00000220263672f0, C4<0>, C4<0>;
L_00000220263684a0 .functor OR 1, L_0000022026368900, L_0000022026366d50, C4<0>, C4<0>;
v0000022026339f50_0 .net "ID_opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
L_0000022026380670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002202633a1d0_0 .net/2u *"_ivl_0", 11 0, L_0000022026380670;  1 drivers
L_0000022026380700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002202633a270_0 .net/2u *"_ivl_10", 11 0, L_0000022026380700;  1 drivers
L_0000022026380bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022026339e10_0 .net/2u *"_ivl_102", 11 0, L_0000022026380bc8;  1 drivers
L_0000022026380c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002202633a3b0_0 .net/2u *"_ivl_106", 11 0, L_0000022026380c10;  1 drivers
v000002202633a310_0 .net *"_ivl_12", 0 0, L_00000220263647d0;  1 drivers
v0000022026339d70_0 .net *"_ivl_15", 0 0, L_0000022026367fd0;  1 drivers
L_0000022026380748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000022026339eb0_0 .net/2u *"_ivl_16", 11 0, L_0000022026380748;  1 drivers
v0000022026332750_0 .net *"_ivl_18", 0 0, L_0000022026365db0;  1 drivers
v0000022026334230_0 .net *"_ivl_2", 0 0, L_00000220263663f0;  1 drivers
v0000022026333e70_0 .net *"_ivl_21", 0 0, L_0000022026368120;  1 drivers
L_0000022026380790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022026334190_0 .net/2u *"_ivl_22", 11 0, L_0000022026380790;  1 drivers
v00000220263342d0_0 .net *"_ivl_24", 0 0, L_0000022026366850;  1 drivers
v0000022026332f70_0 .net *"_ivl_27", 0 0, L_0000022026367b00;  1 drivers
L_00000220263807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022026333830_0 .net/2u *"_ivl_28", 11 0, L_00000220263807d8;  1 drivers
v00000220263336f0_0 .net *"_ivl_30", 0 0, L_00000220263668f0;  1 drivers
v0000022026333010_0 .net *"_ivl_33", 0 0, L_0000022026367940;  1 drivers
L_0000022026380820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026333f10_0 .net/2u *"_ivl_34", 11 0, L_0000022026380820;  1 drivers
v0000022026334c30_0 .net *"_ivl_36", 0 0, L_0000022026366990;  1 drivers
v00000220263324d0_0 .net *"_ivl_39", 0 0, L_00000220263679b0;  1 drivers
L_00000220263806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000022026334370_0 .net/2u *"_ivl_4", 11 0, L_00000220263806b8;  1 drivers
L_0000022026380868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000022026332570_0 .net/2u *"_ivl_40", 11 0, L_0000022026380868;  1 drivers
v0000022026334690_0 .net *"_ivl_42", 0 0, L_0000022026366ad0;  1 drivers
v00000220263327f0_0 .net *"_ivl_45", 0 0, L_0000022026367a20;  1 drivers
L_00000220263808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000022026334b90_0 .net/2u *"_ivl_46", 11 0, L_00000220263808b0;  1 drivers
v0000022026333d30_0 .net *"_ivl_48", 0 0, L_0000022026366cb0;  1 drivers
L_00000220263808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022026333bf0_0 .net/2u *"_ivl_52", 11 0, L_00000220263808f8;  1 drivers
L_0000022026380940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022026334410_0 .net/2u *"_ivl_56", 11 0, L_0000022026380940;  1 drivers
v0000022026333fb0_0 .net *"_ivl_6", 0 0, L_00000220263665d0;  1 drivers
L_0000022026380988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000220263344b0_0 .net/2u *"_ivl_60", 11 0, L_0000022026380988;  1 drivers
L_00000220263809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022026334550_0 .net/2u *"_ivl_64", 11 0, L_00000220263809d0;  1 drivers
L_0000022026380a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022026332610_0 .net/2u *"_ivl_68", 11 0, L_0000022026380a18;  1 drivers
L_0000022026380a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000220263345f0_0 .net/2u *"_ivl_72", 11 0, L_0000022026380a60;  1 drivers
v0000022026332c50_0 .net *"_ivl_74", 0 0, L_0000022026366fd0;  1 drivers
L_0000022026380aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022026334050_0 .net/2u *"_ivl_76", 11 0, L_0000022026380aa8;  1 drivers
v00000220263326b0_0 .net *"_ivl_78", 0 0, L_0000022026367430;  1 drivers
v0000022026334af0_0 .net *"_ivl_81", 0 0, L_0000022026368eb0;  1 drivers
L_0000022026380af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022026332ed0_0 .net/2u *"_ivl_82", 11 0, L_0000022026380af0;  1 drivers
v00000220263340f0_0 .net *"_ivl_84", 0 0, L_00000220263671b0;  1 drivers
v0000022026334730_0 .net *"_ivl_87", 0 0, L_0000022026367e10;  1 drivers
L_0000022026380b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022026332b10_0 .net/2u *"_ivl_88", 11 0, L_0000022026380b38;  1 drivers
v0000022026334a50_0 .net *"_ivl_9", 0 0, L_0000022026368890;  1 drivers
v00000220263347d0_0 .net *"_ivl_90", 0 0, L_00000220263672f0;  1 drivers
v0000022026333dd0_0 .net *"_ivl_93", 0 0, L_0000022026368900;  1 drivers
L_0000022026380b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022026334870_0 .net/2u *"_ivl_94", 11 0, L_0000022026380b80;  1 drivers
v0000022026333290_0 .net *"_ivl_96", 0 0, L_0000022026366d50;  1 drivers
v0000022026332a70_0 .net *"_ivl_99", 0 0, L_00000220263684a0;  1 drivers
v0000022026333790_0 .net "is_beq", 0 0, L_00000220263645f0;  alias, 1 drivers
v0000022026332890_0 .net "is_bne", 0 0, L_0000022026364690;  alias, 1 drivers
v0000022026333150_0 .net "is_j", 0 0, L_0000022026366f30;  alias, 1 drivers
v0000022026333c90_0 .net "is_jal", 0 0, L_0000022026367110;  alias, 1 drivers
v0000022026334910_0 .net "is_jr", 0 0, L_0000022026364910;  alias, 1 drivers
v00000220263349b0_0 .net "is_oper2_immed", 0 0, L_0000022026368270;  alias, 1 drivers
v0000022026332930_0 .net "memread", 0 0, L_0000022026366df0;  alias, 1 drivers
v00000220263329d0_0 .net "memwrite", 0 0, L_0000022026366e90;  alias, 1 drivers
v0000022026332bb0_0 .net "regwrite", 0 0, L_0000022026367070;  alias, 1 drivers
L_00000220263663f0 .cmp/eq 12, v000002202634d700_0, L_0000022026380670;
L_00000220263665d0 .cmp/eq 12, v000002202634d700_0, L_00000220263806b8;
L_00000220263647d0 .cmp/eq 12, v000002202634d700_0, L_0000022026380700;
L_0000022026365db0 .cmp/eq 12, v000002202634d700_0, L_0000022026380748;
L_0000022026366850 .cmp/eq 12, v000002202634d700_0, L_0000022026380790;
L_00000220263668f0 .cmp/eq 12, v000002202634d700_0, L_00000220263807d8;
L_0000022026366990 .cmp/eq 12, v000002202634d700_0, L_0000022026380820;
L_0000022026366ad0 .cmp/eq 12, v000002202634d700_0, L_0000022026380868;
L_0000022026366cb0 .cmp/eq 12, v000002202634d700_0, L_00000220263808b0;
L_00000220263645f0 .cmp/eq 12, v000002202634d700_0, L_00000220263808f8;
L_0000022026364690 .cmp/eq 12, v000002202634d700_0, L_0000022026380940;
L_0000022026364910 .cmp/eq 12, v000002202634d700_0, L_0000022026380988;
L_0000022026367110 .cmp/eq 12, v000002202634d700_0, L_00000220263809d0;
L_0000022026366f30 .cmp/eq 12, v000002202634d700_0, L_0000022026380a18;
L_0000022026366fd0 .cmp/eq 12, v000002202634d700_0, L_0000022026380a60;
L_0000022026367430 .cmp/eq 12, v000002202634d700_0, L_0000022026380aa8;
L_00000220263671b0 .cmp/eq 12, v000002202634d700_0, L_0000022026380af0;
L_00000220263672f0 .cmp/eq 12, v000002202634d700_0, L_0000022026380b38;
L_0000022026366d50 .cmp/eq 12, v000002202634d700_0, L_0000022026380b80;
L_0000022026367070 .reduce/nor L_00000220263684a0;
L_0000022026366df0 .cmp/eq 12, v000002202634d700_0, L_0000022026380bc8;
L_0000022026366e90 .cmp/eq 12, v000002202634d700_0, L_0000022026380c10;
S_000002202632d110 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002202632c300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000022026346020 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022026346058 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022026346090 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000220263460c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026346100 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022026346138 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022026346170 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000220263461a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000220263461e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022026346218 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022026346250 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022026346288 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000220263462c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000220263462f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022026346330 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022026346368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000220263463a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000220263463d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022026346410 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022026346448 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022026346480 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000220263464b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000220263464f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022026346528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022026346560 .param/l "xori" 0 9 12, C4<001110000000>;
v00000220263330b0_0 .var "Immed", 31 0;
v0000022026333470_0 .net "Inst", 31 0, v0000022026335270_0;  alias, 1 drivers
v0000022026332cf0_0 .net "opcode", 11 0, v000002202634d700_0;  alias, 1 drivers
E_00000220262bb110 .event anyedge, v000002202632f7c0_0, v0000022026333470_0;
S_000002202632c620 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002202632c300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000220263331f0_0 .var "Read_data1", 31 0;
v0000022026333330_0 .var "Read_data2", 31 0;
v0000022026333510_0 .net "Read_reg1", 4 0, v000002202634ce40_0;  alias, 1 drivers
v00000220263338d0_0 .net "Read_reg2", 4 0, v000002202634c8a0_0;  alias, 1 drivers
v00000220263333d0_0 .net "Write_data", 31 0, L_000002202637d0d0;  alias, 1 drivers
v0000022026333970_0 .net "Write_en", 0 0, v00000220263482a0_0;  alias, 1 drivers
v00000220263335b0_0 .net "Write_reg", 4 0, v00000220263485c0_0;  alias, 1 drivers
v0000022026333650_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026333a10_0 .var/i "i", 31 0;
v0000022026333ab0 .array "reg_file", 0 31, 31 0;
v0000022026333b50_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bb310 .event posedge, v0000022026339a50_0;
S_000002202632c7b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002202632c620;
 .timescale 0 0;
v0000022026332e30_0 .var/i "i", 31 0;
S_000002202632b9a0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000220263465a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000220263465d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022026346610 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022026346648 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026346680 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000220263466b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000220263466f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022026346728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022026346760 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022026346798 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000220263467d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022026346808 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022026346840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022026346878 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000220263468b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000220263468e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022026346920 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022026346958 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022026346990 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000220263469c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022026346a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022026346a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022026346a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022026346aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022026346ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022026335270_0 .var "ID_INST", 31 0;
v0000022026335310_0 .var "ID_PC", 31 0;
v000002202634d700_0 .var "ID_opcode", 11 0;
v000002202634c1c0_0 .var "ID_rd_ind", 4 0;
v000002202634ce40_0 .var "ID_rs1_ind", 4 0;
v000002202634c8a0_0 .var "ID_rs2_ind", 4 0;
v000002202634c620_0 .net "IF_FLUSH", 0 0, v000002202633a090_0;  alias, 1 drivers
v000002202634d480_0 .net "IF_INST", 31 0, L_00000220263683c0;  alias, 1 drivers
v000002202634d520_0 .net "IF_PC", 31 0, v000002202634bb80_0;  alias, 1 drivers
v000002202634e240_0 .net "clk", 0 0, L_0000022026367a90;  1 drivers
v000002202634c940_0 .net "if_id_Write", 0 0, v0000022026339cd0_0;  alias, 1 drivers
v000002202634d160_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bac50 .event posedge, v0000022026320ca0_0, v000002202634e240_0;
S_000002202632d2a0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000022026347c60_0 .net "EX1_PFC", 31 0, L_0000022026360bd0;  alias, 1 drivers
v00000220263473a0_0 .net "EX2_PFC", 31 0, v0000022026331340_0;  alias, 1 drivers
v0000022026348700_0 .net "ID_PFC", 31 0, L_0000022026364d70;  alias, 1 drivers
v0000022026348480_0 .net "PC_src", 2 0, L_0000022026365a90;  alias, 1 drivers
v0000022026347d00_0 .net "PC_write", 0 0, v0000022026339ff0_0;  alias, 1 drivers
L_0000022026380088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000220263487a0_0 .net/2u *"_ivl_0", 31 0, L_0000022026380088;  1 drivers
v00000220263471c0_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v00000220263488e0_0 .net "inst", 31 0, L_00000220263683c0;  alias, 1 drivers
v0000022026347080_0 .net "inst_mem_in", 31 0, v000002202634bb80_0;  alias, 1 drivers
v0000022026347440_0 .net "pc_reg_in", 31 0, L_0000022026368dd0;  1 drivers
v0000022026348ca0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
L_0000022026365630 .arith/sum 32, v000002202634bb80_0, L_0000022026380088;
S_000002202632c940 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002202632d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000220263683c0 .functor BUFZ 32, L_0000022026364870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002202634dca0_0 .net "Data_Out", 31 0, L_00000220263683c0;  alias, 1 drivers
v000002202634bfe0 .array "InstMem", 0 1023, 31 0;
v000002202634c6c0_0 .net *"_ivl_0", 31 0, L_0000022026364870;  1 drivers
v000002202634c9e0_0 .net *"_ivl_3", 9 0, L_0000022026364e10;  1 drivers
v000002202634cee0_0 .net *"_ivl_4", 11 0, L_0000022026364ff0;  1 drivers
L_00000220263801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002202634e060_0 .net *"_ivl_7", 1 0, L_00000220263801a8;  1 drivers
v000002202634d5c0_0 .net "addr", 31 0, v000002202634bb80_0;  alias, 1 drivers
v000002202634d3e0_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v000002202634c760_0 .var/i "i", 31 0;
L_0000022026364870 .array/port v000002202634bfe0, L_0000022026364ff0;
L_0000022026364e10 .part v000002202634bb80_0, 0, 10;
L_0000022026364ff0 .concat [ 10 2 0 0], L_0000022026364e10, L_00000220263801a8;
S_000002202632cdf0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002202632d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000220262bac90 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002202634be00_0 .net "DataIn", 31 0, L_0000022026368dd0;  alias, 1 drivers
v000002202634bb80_0 .var "DataOut", 31 0;
v000002202634cc60_0 .net "PC_Write", 0 0, v0000022026339ff0_0;  alias, 1 drivers
v000002202634c800_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v000002202634e2e0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
S_000002202632cf80 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002202632d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000220262ba950 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000220262a2350 .functor NOT 1, L_0000022026364a50, C4<0>, C4<0>, C4<0>;
L_00000220262a23c0 .functor NOT 1, L_0000022026364cd0, C4<0>, C4<0>, C4<0>;
L_00000220262a2510 .functor AND 1, L_00000220262a2350, L_00000220262a23c0, C4<1>, C4<1>;
L_00000220262a24a0 .functor NOT 1, L_0000022026365bd0, C4<0>, C4<0>, C4<0>;
L_000002202623cf60 .functor AND 1, L_00000220262a2510, L_00000220262a24a0, C4<1>, C4<1>;
L_000002202623cb00 .functor AND 32, L_0000022026365810, L_0000022026365630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202623ce10 .functor NOT 1, L_0000022026365e50, C4<0>, C4<0>, C4<0>;
L_000002202623c4e0 .functor NOT 1, L_00000220263651d0, C4<0>, C4<0>, C4<0>;
L_0000022026369070 .functor AND 1, L_000002202623ce10, L_000002202623c4e0, C4<1>, C4<1>;
L_0000022026368740 .functor AND 1, L_0000022026369070, L_0000022026366710, C4<1>, C4<1>;
L_0000022026368580 .functor AND 32, L_0000022026366030, L_0000022026364d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000220263686d0 .functor OR 32, L_000002202623cb00, L_0000022026368580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022026367710 .functor NOT 1, L_00000220263654f0, C4<0>, C4<0>, C4<0>;
L_0000022026368b30 .functor AND 1, L_0000022026367710, L_0000022026365270, C4<1>, C4<1>;
L_00000220263689e0 .functor NOT 1, L_0000022026365ef0, C4<0>, C4<0>, C4<0>;
L_00000220263687b0 .functor AND 1, L_0000022026368b30, L_00000220263689e0, C4<1>, C4<1>;
L_00000220263677f0 .functor AND 32, L_0000022026365c70, v000002202634bb80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026368190 .functor OR 32, L_00000220263686d0, L_00000220263677f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022026367780 .functor NOT 1, L_00000220263662b0, C4<0>, C4<0>, C4<0>;
L_0000022026367b70 .functor AND 1, L_0000022026367780, L_00000220263667b0, C4<1>, C4<1>;
L_0000022026367550 .functor AND 1, L_0000022026367b70, L_0000022026366b70, C4<1>, C4<1>;
L_00000220263690e0 .functor AND 32, L_0000022026366490, L_0000022026360bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026368cf0 .functor OR 32, L_0000022026368190, L_00000220263690e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022026367d30 .functor NOT 1, L_0000022026364eb0, C4<0>, C4<0>, C4<0>;
L_0000022026368820 .functor AND 1, L_0000022026365f90, L_0000022026367d30, C4<1>, C4<1>;
L_00000220263675c0 .functor NOT 1, L_0000022026365d10, C4<0>, C4<0>, C4<0>;
L_0000022026368e40 .functor AND 1, L_0000022026368820, L_00000220263675c0, C4<1>, C4<1>;
L_0000022026367c50 .functor AND 32, L_0000022026365590, v0000022026331340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022026368dd0 .functor OR 32, L_0000022026368cf0, L_0000022026367c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002202634e100_0 .net *"_ivl_1", 0 0, L_0000022026364a50;  1 drivers
v000002202634d660_0 .net *"_ivl_11", 0 0, L_0000022026365bd0;  1 drivers
v000002202634ca80_0 .net *"_ivl_12", 0 0, L_00000220262a24a0;  1 drivers
v000002202634cb20_0 .net *"_ivl_14", 0 0, L_000002202623cf60;  1 drivers
v000002202634cf80_0 .net *"_ivl_16", 31 0, L_0000022026365810;  1 drivers
v000002202634e1a0_0 .net *"_ivl_18", 31 0, L_000002202623cb00;  1 drivers
v000002202634d7a0_0 .net *"_ivl_2", 0 0, L_00000220262a2350;  1 drivers
v000002202634d840_0 .net *"_ivl_21", 0 0, L_0000022026365e50;  1 drivers
v000002202634c3a0_0 .net *"_ivl_22", 0 0, L_000002202623ce10;  1 drivers
v000002202634bd60_0 .net *"_ivl_25", 0 0, L_00000220263651d0;  1 drivers
v000002202634de80_0 .net *"_ivl_26", 0 0, L_000002202623c4e0;  1 drivers
v000002202634cda0_0 .net *"_ivl_28", 0 0, L_0000022026369070;  1 drivers
v000002202634c300_0 .net *"_ivl_31", 0 0, L_0000022026366710;  1 drivers
v000002202634dd40_0 .net *"_ivl_32", 0 0, L_0000022026368740;  1 drivers
v000002202634bea0_0 .net *"_ivl_34", 31 0, L_0000022026366030;  1 drivers
v000002202634d8e0_0 .net *"_ivl_36", 31 0, L_0000022026368580;  1 drivers
v000002202634d020_0 .net *"_ivl_38", 31 0, L_00000220263686d0;  1 drivers
v000002202634c260_0 .net *"_ivl_41", 0 0, L_00000220263654f0;  1 drivers
v000002202634d0c0_0 .net *"_ivl_42", 0 0, L_0000022026367710;  1 drivers
v000002202634d2a0_0 .net *"_ivl_45", 0 0, L_0000022026365270;  1 drivers
v000002202634c440_0 .net *"_ivl_46", 0 0, L_0000022026368b30;  1 drivers
v000002202634d340_0 .net *"_ivl_49", 0 0, L_0000022026365ef0;  1 drivers
v000002202634c4e0_0 .net *"_ivl_5", 0 0, L_0000022026364cd0;  1 drivers
v000002202634d980_0 .net *"_ivl_50", 0 0, L_00000220263689e0;  1 drivers
v000002202634bc20_0 .net *"_ivl_52", 0 0, L_00000220263687b0;  1 drivers
v000002202634dde0_0 .net *"_ivl_54", 31 0, L_0000022026365c70;  1 drivers
v000002202634cbc0_0 .net *"_ivl_56", 31 0, L_00000220263677f0;  1 drivers
v000002202634da20_0 .net *"_ivl_58", 31 0, L_0000022026368190;  1 drivers
v000002202634dac0_0 .net *"_ivl_6", 0 0, L_00000220262a23c0;  1 drivers
v000002202634db60_0 .net *"_ivl_61", 0 0, L_00000220263662b0;  1 drivers
v000002202634dc00_0 .net *"_ivl_62", 0 0, L_0000022026367780;  1 drivers
v000002202634bf40_0 .net *"_ivl_65", 0 0, L_00000220263667b0;  1 drivers
v000002202634c580_0 .net *"_ivl_66", 0 0, L_0000022026367b70;  1 drivers
v000002202634dfc0_0 .net *"_ivl_69", 0 0, L_0000022026366b70;  1 drivers
v000002202634df20_0 .net *"_ivl_70", 0 0, L_0000022026367550;  1 drivers
v000002202634c080_0 .net *"_ivl_72", 31 0, L_0000022026366490;  1 drivers
v000002202634bcc0_0 .net *"_ivl_74", 31 0, L_00000220263690e0;  1 drivers
v000002202634c120_0 .net *"_ivl_76", 31 0, L_0000022026368cf0;  1 drivers
v000002202634cd00_0 .net *"_ivl_79", 0 0, L_0000022026365f90;  1 drivers
v000002202634e920_0 .net *"_ivl_8", 0 0, L_00000220262a2510;  1 drivers
v000002202634e420_0 .net *"_ivl_81", 0 0, L_0000022026364eb0;  1 drivers
v000002202634ea60_0 .net *"_ivl_82", 0 0, L_0000022026367d30;  1 drivers
v000002202634e9c0_0 .net *"_ivl_84", 0 0, L_0000022026368820;  1 drivers
v000002202634e7e0_0 .net *"_ivl_87", 0 0, L_0000022026365d10;  1 drivers
v000002202634e600_0 .net *"_ivl_88", 0 0, L_00000220263675c0;  1 drivers
v000002202634e880_0 .net *"_ivl_90", 0 0, L_0000022026368e40;  1 drivers
v000002202634e380_0 .net *"_ivl_92", 31 0, L_0000022026365590;  1 drivers
v000002202634e6a0_0 .net *"_ivl_94", 31 0, L_0000022026367c50;  1 drivers
v000002202634e4c0_0 .net "ina", 31 0, L_0000022026365630;  1 drivers
v000002202634e560_0 .net "inb", 31 0, L_0000022026364d70;  alias, 1 drivers
v000002202634e740_0 .net "inc", 31 0, v000002202634bb80_0;  alias, 1 drivers
v0000022026347260_0 .net "ind", 31 0, L_0000022026360bd0;  alias, 1 drivers
v0000022026349100_0 .net "ine", 31 0, v0000022026331340_0;  alias, 1 drivers
L_00000220263800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026346d60_0 .net "inf", 31 0, L_00000220263800d0;  1 drivers
L_0000022026380118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026348660_0 .net "ing", 31 0, L_0000022026380118;  1 drivers
L_0000022026380160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022026347b20_0 .net "inh", 31 0, L_0000022026380160;  1 drivers
v0000022026347bc0_0 .net "out", 31 0, L_0000022026368dd0;  alias, 1 drivers
v0000022026347940_0 .net "sel", 2 0, L_0000022026365a90;  alias, 1 drivers
L_0000022026364a50 .part L_0000022026365a90, 2, 1;
L_0000022026364cd0 .part L_0000022026365a90, 1, 1;
L_0000022026365bd0 .part L_0000022026365a90, 0, 1;
LS_0000022026365810_0_0 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_4 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_8 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_12 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_16 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_20 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_24 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_0_28 .concat [ 1 1 1 1], L_000002202623cf60, L_000002202623cf60, L_000002202623cf60, L_000002202623cf60;
LS_0000022026365810_1_0 .concat [ 4 4 4 4], LS_0000022026365810_0_0, LS_0000022026365810_0_4, LS_0000022026365810_0_8, LS_0000022026365810_0_12;
LS_0000022026365810_1_4 .concat [ 4 4 4 4], LS_0000022026365810_0_16, LS_0000022026365810_0_20, LS_0000022026365810_0_24, LS_0000022026365810_0_28;
L_0000022026365810 .concat [ 16 16 0 0], LS_0000022026365810_1_0, LS_0000022026365810_1_4;
L_0000022026365e50 .part L_0000022026365a90, 2, 1;
L_00000220263651d0 .part L_0000022026365a90, 1, 1;
L_0000022026366710 .part L_0000022026365a90, 0, 1;
LS_0000022026366030_0_0 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_4 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_8 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_12 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_16 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_20 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_24 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_0_28 .concat [ 1 1 1 1], L_0000022026368740, L_0000022026368740, L_0000022026368740, L_0000022026368740;
LS_0000022026366030_1_0 .concat [ 4 4 4 4], LS_0000022026366030_0_0, LS_0000022026366030_0_4, LS_0000022026366030_0_8, LS_0000022026366030_0_12;
LS_0000022026366030_1_4 .concat [ 4 4 4 4], LS_0000022026366030_0_16, LS_0000022026366030_0_20, LS_0000022026366030_0_24, LS_0000022026366030_0_28;
L_0000022026366030 .concat [ 16 16 0 0], LS_0000022026366030_1_0, LS_0000022026366030_1_4;
L_00000220263654f0 .part L_0000022026365a90, 2, 1;
L_0000022026365270 .part L_0000022026365a90, 1, 1;
L_0000022026365ef0 .part L_0000022026365a90, 0, 1;
LS_0000022026365c70_0_0 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_4 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_8 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_12 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_16 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_20 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_24 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_0_28 .concat [ 1 1 1 1], L_00000220263687b0, L_00000220263687b0, L_00000220263687b0, L_00000220263687b0;
LS_0000022026365c70_1_0 .concat [ 4 4 4 4], LS_0000022026365c70_0_0, LS_0000022026365c70_0_4, LS_0000022026365c70_0_8, LS_0000022026365c70_0_12;
LS_0000022026365c70_1_4 .concat [ 4 4 4 4], LS_0000022026365c70_0_16, LS_0000022026365c70_0_20, LS_0000022026365c70_0_24, LS_0000022026365c70_0_28;
L_0000022026365c70 .concat [ 16 16 0 0], LS_0000022026365c70_1_0, LS_0000022026365c70_1_4;
L_00000220263662b0 .part L_0000022026365a90, 2, 1;
L_00000220263667b0 .part L_0000022026365a90, 1, 1;
L_0000022026366b70 .part L_0000022026365a90, 0, 1;
LS_0000022026366490_0_0 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_4 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_8 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_12 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_16 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_20 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_24 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_0_28 .concat [ 1 1 1 1], L_0000022026367550, L_0000022026367550, L_0000022026367550, L_0000022026367550;
LS_0000022026366490_1_0 .concat [ 4 4 4 4], LS_0000022026366490_0_0, LS_0000022026366490_0_4, LS_0000022026366490_0_8, LS_0000022026366490_0_12;
LS_0000022026366490_1_4 .concat [ 4 4 4 4], LS_0000022026366490_0_16, LS_0000022026366490_0_20, LS_0000022026366490_0_24, LS_0000022026366490_0_28;
L_0000022026366490 .concat [ 16 16 0 0], LS_0000022026366490_1_0, LS_0000022026366490_1_4;
L_0000022026365f90 .part L_0000022026365a90, 2, 1;
L_0000022026364eb0 .part L_0000022026365a90, 1, 1;
L_0000022026365d10 .part L_0000022026365a90, 0, 1;
LS_0000022026365590_0_0 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_4 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_8 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_12 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_16 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_20 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_24 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_0_28 .concat [ 1 1 1 1], L_0000022026368e40, L_0000022026368e40, L_0000022026368e40, L_0000022026368e40;
LS_0000022026365590_1_0 .concat [ 4 4 4 4], LS_0000022026365590_0_0, LS_0000022026365590_0_4, LS_0000022026365590_0_8, LS_0000022026365590_0_12;
LS_0000022026365590_1_4 .concat [ 4 4 4 4], LS_0000022026365590_0_16, LS_0000022026365590_0_20, LS_0000022026365590_0_24, LS_0000022026365590_0_28;
L_0000022026365590 .concat [ 16 16 0 0], LS_0000022026365590_1_0, LS_0000022026365590_1_4;
S_000002202632d430 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000022026346ea0_0 .net "Write_Data", 31 0, v00000220263212e0_0;  alias, 1 drivers
v00000220263478a0_0 .net "addr", 31 0, v0000022026321600_0;  alias, 1 drivers
v0000022026348520_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026346c20_0 .net "mem_out", 31 0, v00000220263474e0_0;  alias, 1 drivers
v0000022026348020_0 .net "mem_read", 0 0, v0000022026320700_0;  alias, 1 drivers
v0000022026347e40_0 .net "mem_write", 0 0, v0000022026320e80_0;  alias, 1 drivers
S_000002202632bb30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002202632d430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000220263476c0 .array "DataMem", 1023 0, 31 0;
v0000022026347620_0 .net "Data_In", 31 0, v00000220263212e0_0;  alias, 1 drivers
v00000220263474e0_0 .var "Data_Out", 31 0;
v0000022026346e00_0 .net "Write_en", 0 0, v0000022026320e80_0;  alias, 1 drivers
v0000022026348980_0 .net "addr", 31 0, v0000022026321600_0;  alias, 1 drivers
v0000022026348a20_0 .net "clk", 0 0, L_00000220262a15c0;  alias, 1 drivers
v0000022026347da0_0 .var/i "i", 31 0;
S_000002202632d5c0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000022026356f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022026356f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022026356fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022026357008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022026357040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022026357078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000220263570b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000220263570e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022026357120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022026357158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022026357190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000220263571c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022026357200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022026357238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022026357270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000220263572a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000220263572e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022026357318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022026357350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022026357388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000220263573c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000220263573f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022026357430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022026357468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000220263574a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000220263480c0_0 .net "MEM_ALU_OUT", 31 0, v0000022026321600_0;  alias, 1 drivers
v0000022026347300_0 .net "MEM_Data_mem_out", 31 0, v00000220263474e0_0;  alias, 1 drivers
v0000022026347ee0_0 .net "MEM_memread", 0 0, v0000022026320700_0;  alias, 1 drivers
v0000022026348160_0 .net "MEM_opcode", 11 0, v0000022026321920_0;  alias, 1 drivers
v0000022026347800_0 .net "MEM_rd_ind", 4 0, v0000022026320840_0;  alias, 1 drivers
v0000022026346b80_0 .net "MEM_rd_indzero", 0 0, v00000220263216a0_0;  alias, 1 drivers
v0000022026347f80_0 .net "MEM_regwrite", 0 0, v00000220263214c0_0;  alias, 1 drivers
v00000220263479e0_0 .var "WB_ALU_OUT", 31 0;
v0000022026348d40_0 .var "WB_Data_mem_out", 31 0;
v0000022026348200_0 .var "WB_memread", 0 0;
v00000220263485c0_0 .var "WB_rd_ind", 4 0;
v0000022026347580_0 .var "WB_rd_indzero", 0 0;
v00000220263482a0_0 .var "WB_regwrite", 0 0;
v0000022026347a80_0 .net "clk", 0 0, L_000002202637d140;  1 drivers
v00000220263491a0_0 .var "hlt", 0 0;
v0000022026348ac0_0 .net "rst", 0 0, v0000022026362430_0;  alias, 1 drivers
E_00000220262bb690 .event posedge, v0000022026320ca0_0, v0000022026347a80_0;
S_000002202632bcc0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002202600d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002202637d220 .functor AND 32, v0000022026348d40_0, L_00000220263d3cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637d300 .functor NOT 1, v0000022026348200_0, C4<0>, C4<0>, C4<0>;
L_000002202637cff0 .functor AND 32, v00000220263479e0_0, L_00000220263d3d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002202637d0d0 .functor OR 32, L_000002202637d220, L_000002202637cff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022026346fe0_0 .net "Write_Data_RegFile", 31 0, L_000002202637d0d0;  alias, 1 drivers
v0000022026348840_0 .net *"_ivl_0", 31 0, L_00000220263d3cd0;  1 drivers
v0000022026346f40_0 .net *"_ivl_2", 31 0, L_000002202637d220;  1 drivers
v0000022026346cc0_0 .net *"_ivl_4", 0 0, L_000002202637d300;  1 drivers
v0000022026348340_0 .net *"_ivl_6", 31 0, L_00000220263d3d70;  1 drivers
v00000220263483e0_0 .net *"_ivl_8", 31 0, L_000002202637cff0;  1 drivers
v0000022026348b60_0 .net "alu_out", 31 0, v00000220263479e0_0;  alias, 1 drivers
v00000220263492e0_0 .net "mem_out", 31 0, v0000022026348d40_0;  alias, 1 drivers
v0000022026347760_0 .net "mem_read", 0 0, v0000022026348200_0;  alias, 1 drivers
LS_00000220263d3cd0_0_0 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_4 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_8 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_12 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_16 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_20 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_24 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_0_28 .concat [ 1 1 1 1], v0000022026348200_0, v0000022026348200_0, v0000022026348200_0, v0000022026348200_0;
LS_00000220263d3cd0_1_0 .concat [ 4 4 4 4], LS_00000220263d3cd0_0_0, LS_00000220263d3cd0_0_4, LS_00000220263d3cd0_0_8, LS_00000220263d3cd0_0_12;
LS_00000220263d3cd0_1_4 .concat [ 4 4 4 4], LS_00000220263d3cd0_0_16, LS_00000220263d3cd0_0_20, LS_00000220263d3cd0_0_24, LS_00000220263d3cd0_0_28;
L_00000220263d3cd0 .concat [ 16 16 0 0], LS_00000220263d3cd0_1_0, LS_00000220263d3cd0_1_4;
LS_00000220263d3d70_0_0 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_4 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_8 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_12 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_16 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_20 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_24 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_0_28 .concat [ 1 1 1 1], L_000002202637d300, L_000002202637d300, L_000002202637d300, L_000002202637d300;
LS_00000220263d3d70_1_0 .concat [ 4 4 4 4], LS_00000220263d3d70_0_0, LS_00000220263d3d70_0_4, LS_00000220263d3d70_0_8, LS_00000220263d3d70_0_12;
LS_00000220263d3d70_1_4 .concat [ 4 4 4 4], LS_00000220263d3d70_0_16, LS_00000220263d3d70_0_20, LS_00000220263d3d70_0_24, LS_00000220263d3d70_0_28;
L_00000220263d3d70 .concat [ 16 16 0 0], LS_00000220263d3d70_1_0, LS_00000220263d3d70_1_4;
    .scope S_000002202632cdf0;
T_0 ;
    %wait E_00000220262bad90;
    %load/vec4 v000002202634e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002202634bb80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002202634cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002202634be00_0;
    %assign/vec4 v000002202634bb80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002202632c940;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002202634c760_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002202634c760_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002202634c760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %load/vec4 v000002202634c760_0;
    %addi 1, 0, 32;
    %store/vec4 v000002202634c760_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002202634bfe0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002202632b9a0;
T_2 ;
    %wait E_00000220262bac50;
    %load/vec4 v000002202634d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022026335310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026335270_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634c1c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634c8a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634ce40_0, 0;
    %assign/vec4 v000002202634d700_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002202634c940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002202634c620_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022026335310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026335270_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634c1c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634c8a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202634ce40_0, 0;
    %assign/vec4 v000002202634d700_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002202634c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002202634d480_0;
    %assign/vec4 v0000022026335270_0, 0;
    %load/vec4 v000002202634d520_0;
    %assign/vec4 v0000022026335310_0, 0;
    %load/vec4 v000002202634d480_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002202634c8a0_0, 0;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002202634d700_0, 4, 5;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002202634d700_0, 4, 5;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002202634d480_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002202634d480_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002202634ce40_0, 0;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002202634d480_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002202634c1c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002202634d480_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002202634c1c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002202634d480_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002202634c1c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002202632c620;
T_3 ;
    %wait E_00000220262bad90;
    %load/vec4 v0000022026333b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022026333a10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000022026333a10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022026333a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022026333ab0, 0, 4;
    %load/vec4 v0000022026333a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022026333a10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000220263335b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000022026333970_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000220263333d0_0;
    %load/vec4 v00000220263335b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022026333ab0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022026333ab0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002202632c620;
T_4 ;
    %wait E_00000220262bb310;
    %load/vec4 v00000220263335b0_0;
    %load/vec4 v0000022026333510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000220263335b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022026333970_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000220263333d0_0;
    %assign/vec4 v00000220263331f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022026333510_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022026333ab0, 4;
    %assign/vec4 v00000220263331f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002202632c620;
T_5 ;
    %wait E_00000220262bb310;
    %load/vec4 v00000220263335b0_0;
    %load/vec4 v00000220263338d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000220263335b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000022026333970_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000220263333d0_0;
    %assign/vec4 v0000022026333330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000220263338d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022026333ab0, 4;
    %assign/vec4 v0000022026333330_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002202632c620;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002202632c7b0;
    %jmp t_0;
    .scope S_000002202632c7b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022026332e30_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000022026332e30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000022026332e30_0;
    %ix/getv/s 4, v0000022026332e30_0;
    %load/vec4a v0000022026333ab0, 4;
    %ix/getv/s 4, v0000022026332e30_0;
    %load/vec4a v0000022026333ab0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022026332e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022026332e30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002202632c620;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002202632d110;
T_7 ;
    %wait E_00000220262bb110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220263330b0_0, 0, 32;
    %load/vec4 v0000022026332cf0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022026332cf0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022026333470_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000220263330b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022026332cf0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022026332cf0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022026332cf0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022026333470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000220263330b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000022026333470_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000022026333470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000220263330b0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002202632c490;
T_8 ;
    %wait E_00000220262bad90;
    %load/vec4 v0000022026337bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022026339370_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022026339370_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000022026337cf0_0;
    %load/vec4 v00000220263374d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022026337cf0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002202632c490;
T_9 ;
    %wait E_00000220262bad90;
    %load/vec4 v0000022026337bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022026338dd0_0;
    %assign/vec4 v0000022026338010_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002202632bfe0;
T_10 ;
    %wait E_00000220262bb610;
    %load/vec4 v000002202633a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026339ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026339cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002202633a090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026338970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026338a10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022026337b10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000022026338150_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000022026338c90_0;
    %load/vec4 v00000220263388d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000022026338d30_0;
    %load/vec4 v00000220263388d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000220263385b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000022026337890_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000022026338c90_0;
    %load/vec4 v0000022026337a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000022026338d30_0;
    %load/vec4 v0000022026337a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026339ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026339cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002202633a090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026338970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338a10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000022026338ab0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026339ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026339cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002202633a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338a10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026339ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022026339cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002202633a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026338a10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002202632cad0;
T_11 ;
    %wait E_00000220262bb550;
    %load/vec4 v000002202632e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002202632f400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632df60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632dd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632e500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632dce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632f680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632f180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632f860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632d9c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632e8c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632ea00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632e5a0_0, 0;
    %assign/vec4 v000002202632fae0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002202632f4a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002202632f7c0_0;
    %assign/vec4 v000002202632fae0_0, 0;
    %load/vec4 v000002202632f2c0_0;
    %assign/vec4 v000002202632e5a0_0, 0;
    %load/vec4 v000002202632e140_0;
    %assign/vec4 v000002202632ea00_0, 0;
    %load/vec4 v000002202632fc20_0;
    %assign/vec4 v000002202632e8c0_0, 0;
    %load/vec4 v000002202632db00_0;
    %assign/vec4 v000002202632d9c0_0, 0;
    %load/vec4 v000002202632fe00_0;
    %assign/vec4 v000002202632f860_0, 0;
    %load/vec4 v000002202632e0a0_0;
    %assign/vec4 v000002202632f180_0, 0;
    %load/vec4 v000002202632dba0_0;
    %assign/vec4 v000002202632f680_0, 0;
    %load/vec4 v000002202632f720_0;
    %assign/vec4 v000002202632dce0_0, 0;
    %load/vec4 v000002202632e000_0;
    %assign/vec4 v000002202632e960_0, 0;
    %load/vec4 v000002202632da60_0;
    %assign/vec4 v000002202632e500_0, 0;
    %load/vec4 v000002202632f540_0;
    %assign/vec4 v000002202632dd80_0, 0;
    %load/vec4 v000002202632ed20_0;
    %assign/vec4 v000002202632df60_0, 0;
    %load/vec4 v000002202632ec80_0;
    %assign/vec4 v000002202632e1e0_0, 0;
    %load/vec4 v000002202632fb80_0;
    %assign/vec4 v000002202632ffe0_0, 0;
    %load/vec4 v0000022026330080_0;
    %assign/vec4 v000002202632e820_0, 0;
    %load/vec4 v000002202632de20_0;
    %assign/vec4 v000002202632e780_0, 0;
    %load/vec4 v000002202632ebe0_0;
    %assign/vec4 v000002202632e460_0, 0;
    %load/vec4 v000002202632fd60_0;
    %assign/vec4 v000002202632f400_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002202632f400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632df60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632dd80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632e500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632dce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002202632f680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632f180_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632f860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002202632d9c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632e8c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632ea00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002202632e5a0_0, 0;
    %assign/vec4 v000002202632fae0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002202632be50;
T_12 ;
    %wait E_00000220262bb5d0;
    %load/vec4 v0000022026337c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022026330800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263306c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263315c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263310c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000220263303a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026330760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026330620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022026330bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022026330260_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000220263301c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022026331700_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331840_0, 0;
    %assign/vec4 v0000022026330a80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000220263392d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002202632ee60_0;
    %assign/vec4 v0000022026330a80_0, 0;
    %load/vec4 v000002202632f220_0;
    %assign/vec4 v0000022026331840_0, 0;
    %load/vec4 v0000022026330580_0;
    %assign/vec4 v0000022026331700_0, 0;
    %load/vec4 v00000220263309e0_0;
    %assign/vec4 v00000220263301c0_0, 0;
    %load/vec4 v0000022026330b20_0;
    %assign/vec4 v0000022026330260_0, 0;
    %load/vec4 v0000022026330440_0;
    %assign/vec4 v0000022026330bc0_0, 0;
    %load/vec4 v000002202632f5e0_0;
    %assign/vec4 v0000022026330620_0, 0;
    %load/vec4 v00000220263317a0_0;
    %assign/vec4 v0000022026330760_0, 0;
    %load/vec4 v00000220263308a0_0;
    %assign/vec4 v00000220263303a0_0, 0;
    %load/vec4 v0000022026330300_0;
    %assign/vec4 v0000022026331160_0, 0;
    %load/vec4 v0000022026330c60_0;
    %assign/vec4 v0000022026331660_0, 0;
    %load/vec4 v00000220263304e0_0;
    %assign/vec4 v00000220263310c0_0, 0;
    %load/vec4 v0000022026330940_0;
    %assign/vec4 v0000022026330e40_0, 0;
    %load/vec4 v00000220263312a0_0;
    %assign/vec4 v00000220263315c0_0, 0;
    %load/vec4 v00000220263313e0_0;
    %assign/vec4 v0000022026330da0_0, 0;
    %load/vec4 v0000022026330d00_0;
    %assign/vec4 v0000022026331520_0, 0;
    %load/vec4 v0000022026331200_0;
    %assign/vec4 v00000220263306c0_0, 0;
    %load/vec4 v0000022026331020_0;
    %assign/vec4 v0000022026330ee0_0, 0;
    %load/vec4 v000002202632fea0_0;
    %assign/vec4 v0000022026331480_0, 0;
    %load/vec4 v000002202632e320_0;
    %assign/vec4 v0000022026331340_0, 0;
    %load/vec4 v0000022026330f80_0;
    %assign/vec4 v0000022026330800_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022026330800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263306c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263315c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026330e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263310c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026331160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000220263303a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026330760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026330620_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022026330bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022026330260_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000220263301c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022026331700_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026331840_0, 0;
    %assign/vec4 v0000022026330a80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000220260e8390;
T_13 ;
    %wait E_00000220262bb7d0;
    %load/vec4 v0000022026321dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022026322730_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000220260e8200;
T_14 ;
    %wait E_00000220262baf10;
    %load/vec4 v0000022026322d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000022026323e50_0;
    %pad/u 33;
    %load/vec4 v0000022026323f90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000022026321d30_0, 0;
    %assign/vec4 v0000022026323270_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000022026323f90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000022026323270_0;
    %load/vec4 v0000022026323f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022026323e50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000022026323f90_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000022026323f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000022026323270_0, 0;
    %load/vec4 v0000022026323e50_0;
    %ix/getv 4, v0000022026323f90_0;
    %shiftl 4;
    %assign/vec4 v0000022026321d30_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000022026323f90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000022026323270_0;
    %load/vec4 v0000022026323f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022026323e50_0;
    %load/vec4 v0000022026323f90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000022026323f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000022026323270_0, 0;
    %load/vec4 v0000022026323e50_0;
    %ix/getv 4, v0000022026323f90_0;
    %shiftr 4;
    %assign/vec4 v0000022026321d30_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026323270_0, 0;
    %load/vec4 v0000022026323e50_0;
    %load/vec4 v0000022026323f90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000022026321d30_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022026323270_0, 0;
    %load/vec4 v0000022026323f90_0;
    %load/vec4 v0000022026323e50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000022026321d30_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000220260e9aa0;
T_15 ;
    %wait E_00000220262bb210;
    %load/vec4 v0000022026320ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000220263216a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263214c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026320e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026320700_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022026321920_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022026320840_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000220263212e0_0, 0;
    %assign/vec4 v0000022026321600_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022026243200_0;
    %assign/vec4 v0000022026321600_0, 0;
    %load/vec4 v0000022026321240_0;
    %assign/vec4 v00000220263212e0_0, 0;
    %load/vec4 v0000022026321a60_0;
    %assign/vec4 v0000022026320840_0, 0;
    %load/vec4 v000002202621ea00_0;
    %assign/vec4 v0000022026321920_0, 0;
    %load/vec4 v0000022026242bc0_0;
    %assign/vec4 v0000022026320700_0, 0;
    %load/vec4 v000002202621e8c0_0;
    %assign/vec4 v0000022026320e80_0, 0;
    %load/vec4 v00000220263207a0_0;
    %assign/vec4 v00000220263214c0_0, 0;
    %load/vec4 v0000022026320ac0_0;
    %assign/vec4 v00000220263216a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002202632bb30;
T_16 ;
    %wait E_00000220262bb310;
    %load/vec4 v0000022026346e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000022026347620_0;
    %load/vec4 v0000022026348980_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220263476c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002202632bb30;
T_17 ;
    %wait E_00000220262bb310;
    %load/vec4 v0000022026348980_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000220263476c0, 4;
    %assign/vec4 v00000220263474e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002202632bb30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022026347da0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000022026347da0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022026347da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220263476c0, 0, 4;
    %load/vec4 v0000022026347da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022026347da0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220263476c0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002202632bb30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022026347da0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000022026347da0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000022026347da0_0;
    %load/vec4a v00000220263476c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000022026347da0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022026347da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022026347da0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002202632d5c0;
T_20 ;
    %wait E_00000220262bb690;
    %load/vec4 v0000022026348ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000022026347580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263491a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000220263482a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022026348200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000220263485c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022026348d40_0, 0;
    %assign/vec4 v00000220263479e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000220263480c0_0;
    %assign/vec4 v00000220263479e0_0, 0;
    %load/vec4 v0000022026347300_0;
    %assign/vec4 v0000022026348d40_0, 0;
    %load/vec4 v0000022026347ee0_0;
    %assign/vec4 v0000022026348200_0, 0;
    %load/vec4 v0000022026347800_0;
    %assign/vec4 v00000220263485c0_0, 0;
    %load/vec4 v0000022026347f80_0;
    %assign/vec4 v00000220263482a0_0, 0;
    %load/vec4 v0000022026346b80_0;
    %assign/vec4 v0000022026347580_0, 0;
    %load/vec4 v0000022026348160_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000220263491a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002202600d800;
T_21 ;
    %wait E_00000220262bb350;
    %load/vec4 v0000022026362390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000220263636f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000220263636f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000220263636f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000220260f9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022026363c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022026362430_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000220260f9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000022026363c90_0;
    %inv;
    %assign/vec4 v0000022026363c90_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000220260f9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022026362430_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022026362430_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000022026364410_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
