# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" \

vhdl xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/new/Add4Bits.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/new/Add1BitA.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/imports/new/Add1BitB.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Thermo2Bin.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/ThermoChecker2Bit.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Count12Bits.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Count4Bits_1Bits.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Fct2_3.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" \

# Do not sort compile order
nosort
