<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt0: FDCPE port map (CLOCK_ENABLE0/s_cnt(0),CLOCK_ENABLE0/s_cnt_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(0) <= (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND NOT CLOCK_ENABLE0/s_cnt(0));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt1: FDCPE port map (CLOCK_ENABLE0/s_cnt(1),CLOCK_ENABLE0/s_cnt_D(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(1) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND CLOCK_ENABLE0/s_cnt(0) AND NOT CLOCK_ENABLE0/s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND NOT CLOCK_ENABLE0/s_cnt(0) AND CLOCK_ENABLE0/s_cnt(1)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt2: FDCPE port map (CLOCK_ENABLE0/s_cnt(2),CLOCK_ENABLE0/s_cnt_D(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(2) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND CLOCK_ENABLE0/s_cnt(2) AND NOT CLOCK_ENABLE0/s_cnt(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND CLOCK_ENABLE0/s_cnt(2) AND NOT CLOCK_ENABLE0/s_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND NOT CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(1)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt3: FDCPE port map (CLOCK_ENABLE0/s_cnt(3),CLOCK_ENABLE0/s_cnt_D(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(3) <= (CLOCK_ENABLE0/s_cnt(3) AND N_PZ_149)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(1) AND N_PZ_149);
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt4: FDCPE port map (CLOCK_ENABLE0/s_cnt(4),CLOCK_ENABLE0/s_cnt_D(4),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(4) <= ((NOT N_PZ_145 AND N_PZ_149 AND CLOCK_ENABLE0/s_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_145 AND CLOCK_ENABLE0/s_cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(0) AND CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_149));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt5: FDCPE port map (CLOCK_ENABLE0/s_cnt(5),CLOCK_ENABLE0/s_cnt_D(5),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(5) <= ((CLOCK_ENABLE0/s_cnt(5) AND NOT N_PZ_145 AND N_PZ_149)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt6: FDCPE port map (CLOCK_ENABLE0/s_cnt(6),CLOCK_ENABLE0/s_cnt_D(6),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(6) <= (N_PZ_149 AND CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149);
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt7: FDCPE port map (CLOCK_ENABLE0/s_cnt(7),CLOCK_ENABLE0/s_cnt_D(7),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(7) <= (N_PZ_149 AND CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(6));
</td></tr><tr><td>
FTCPE_CLOCK_ENABLE0/s_cnt8: FTCPE port map (CLOCK_ENABLE0/s_cnt(8),CLOCK_ENABLE0/s_cnt_T(8),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_T(8) <= ((NOT BTN0 AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(12) AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(13) AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(14) AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(15) AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_122 AND CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(6) AND CLOCK_ENABLE0/s_cnt(7)));
</td></tr><tr><td>
FTCPE_CLOCK_ENABLE0/s_cnt9: FTCPE port map (CLOCK_ENABLE0/s_cnt(9),CLOCK_ENABLE0/s_cnt_T(9),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_T(9) <= ((CLOCK_ENABLE0/s_cnt(9) AND NOT N_PZ_149)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(6) AND CLOCK_ENABLE0/s_cnt(7) AND CLOCK_ENABLE0/s_cnt(8)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt10: FDCPE port map (CLOCK_ENABLE0/s_cnt(10),CLOCK_ENABLE0/s_cnt_D(10),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(10) <= ((CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_149)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(10) AND NOT N_PZ_145 AND N_PZ_149)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(10) AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(10) AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLOCK_ENABLE0/s_cnt(10) AND N_PZ_149 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND CLOCK_ENABLE0/s_cnt(10) AND NOT CLOCK_ENABLE0/s_cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(10) AND CLOCK_ENABLE0/s_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(5) AND N_PZ_145 AND N_PZ_149 AND CLOCK_ENABLE0/s_cnt(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(7) AND CLOCK_ENABLE0/s_cnt(8)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt11: FDCPE port map (CLOCK_ENABLE0/s_cnt(11),CLOCK_ENABLE0/s_cnt_D(11),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLOCK_ENABLE0/s_cnt_D(11) <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_122 AND CLOCK_ENABLE0/s_cnt(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(10) AND CLOCK_ENABLE0/s_cnt(9) AND CLOCK_ENABLE0/s_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_145 AND NOT CLOCK_ENABLE0/s_cnt(11) AND CLOCK_ENABLE0/s_cnt(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(7) AND CLOCK_ENABLE0/s_cnt(8)));
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt12: FDCPE port map (CLOCK_ENABLE0/s_cnt(12),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt13: FDCPE port map (CLOCK_ENABLE0/s_cnt(13),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt14: FDCPE port map (CLOCK_ENABLE0/s_cnt(14),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_CLOCK_ENABLE0/s_cnt15: FDCPE port map (CLOCK_ENABLE0/s_cnt(15),'0',clk_i,'0','0','1');
</td></tr><tr><td>
FDCPE_MAIN/count0: FDCPE port map (MAIN/count(0),MAIN/count_D(0),s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/count_D(0) <= (NOT MAIN/count(0) AND N_PZ_129);
</td></tr><tr><td>
FDCPE_MAIN/count1: FDCPE port map (MAIN/count(1),MAIN/count_D(1),s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/count_D(1) <= ((MAIN/count(0) AND N_PZ_129 AND NOT MAIN/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/count(0) AND N_PZ_129 AND MAIN/count(1)));
</td></tr><tr><td>
FDCPE_MAIN/count2: FDCPE port map (MAIN/count(2),MAIN/count_D(2),s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/count_D(2) <= NOT (((MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/count(0) AND NOT MAIN/count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/count(2) AND NOT MAIN/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MAIN/count(0) AND MAIN/count(2) AND MAIN/count(1))));
</td></tr><tr><td>
FTCPE_MAIN/count3: FTCPE port map (MAIN/count(3),MAIN/count_T(3),s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/count_T(3) <= ((NOT N_PZ_129 AND MAIN/count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MAIN/count(0) AND N_PZ_129 AND MAIN/count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/count(1)));
</td></tr><tr><td>
FDCPE_MAIN/state_FSM_FFd1: FDCPE port map (MAIN/state_FSM_FFd1,MAIN/state_FSM_FFd1_D,s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/state_FSM_FFd1_D <= NOT (((NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd2 AND NOT N_PZ_129)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MAIN/count(0) AND N_PZ_129)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_129 AND NOT MAIN/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd2 AND NOT MAIN/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/count(0) AND MAIN/count(1))));
</td></tr><tr><td>
FDCPE_MAIN/state_FSM_FFd2: FDCPE port map (MAIN/state_FSM_FFd2,MAIN/state_FSM_FFd2_D,s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/state_FSM_FFd2_D <= NOT (((NOT MAIN/state_FSM_FFd2 AND NOT MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd3 AND NOT N_PZ_129)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/count(0) AND MAIN/count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MAIN/count(0) AND N_PZ_129)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_129 AND NOT MAIN/count(1))));
</td></tr><tr><td>
FTCPE_MAIN/state_FSM_FFd3: FTCPE port map (MAIN/state_FSM_FFd3,MAIN/state_FSM_FFd3_T,s_en,NOT BTN0,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MAIN/state_FSM_FFd3_T <= ((NOT MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/count(0) AND MAIN/count(2) AND MAIN/count(1) AND MAIN/count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/state_FSM_FFd3 AND MAIN/count(0) AND MAIN/count(2) AND MAIN/count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MAIN/count(3)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_122 <= ((NOT CLOCK_ENABLE0/s_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(2) AND NOT CLOCK_ENABLE0/s_cnt(3) AND NOT CLOCK_ENABLE0/s_cnt(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(7) AND NOT CLOCK_ENABLE0/s_cnt(4)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_129 <= ((MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MAIN/count(2) AND NOT MAIN/count(3)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_145 <= (CLOCK_ENABLE0/s_cnt(2) AND CLOCK_ENABLE0/s_cnt(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLOCK_ENABLE0/s_cnt(1) AND CLOCK_ENABLE0/s_cnt(3) AND CLOCK_ENABLE0/s_cnt(4));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_149 <= ((BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BTN0 AND NOT CLOCK_ENABLE0/s_cnt(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(13) AND NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(9) AND NOT CLOCK_ENABLE0/s_cnt(8)));
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC1_LED_GREEN <= (NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC1_LED_ORANGE <= NOT ((NOT MAIN/state_FSM_FFd2 AND MAIN/state_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC1_LED_RED <= NOT ((NOT MAIN/state_FSM_FFd1 AND NOT MAIN/state_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC2_LED_GREEN <= (MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC2_LED_ORANGE <= NOT ((MAIN/state_FSM_FFd2 AND NOT MAIN/state_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
TRAFFIC2_LED_RED <= NOT ((MAIN/state_FSM_FFd1 AND MAIN/state_FSM_FFd3));
</td></tr><tr><td>
FDCPE_s_en: FDCPE port map (s_en,s_en_D,clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s_en_D <= NOT (((NOT BTN0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLOCK_ENABLE0/s_cnt(12) AND NOT CLOCK_ENABLE0/s_cnt(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLOCK_ENABLE0/s_cnt(14) AND NOT CLOCK_ENABLE0/s_cnt(15) AND N_PZ_122)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
