{"vcs1":{"timestamp_begin":1760942667.051324812, "rt":1.57, "ut":1.01, "st":0.18}}
{"vcselab":{"timestamp_begin":1760942668.680309769, "rt":0.63, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1760942669.359432111, "rt":0.23, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942666.630851557}
{"VCS_COMP_START_TIME": 1760942666.630851557}
{"VCS_COMP_END_TIME": 1760942697.200739501}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog2 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372332}}
{"vcselab": {"peak_mem": 247088}}
